

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt_MIV # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                          10 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml_MIV # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000001c2000 	high:21 low:13
addr_dec_mask[ROW]   = 00000001ffe00000 	high:33 low:21
addr_dec_mask[COL]   = 000000000003c0ff 	high:18 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000000
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46
00e7cc0414213f17bedf3ac1f14c93d8  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_3LPtY8"
Parsing file _cuobjdump_complete_output_3LPtY8
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_XNwKY2"
Running: cat _ptx_XNwKY2 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_8ls5YW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_8ls5YW --output-file  /dev/null 2> _ptx_XNwKY2info"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_XNwKY2 _ptx2_8ls5YW _ptx_XNwKY2info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_AW4yiR"
Running: cat _ptx_AW4yiR | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Tpa5BL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Tpa5BL --output-file  /dev/null 2> _ptx_AW4yiRinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_AW4yiR _ptx2_Tpa5BL _ptx_AW4yiRinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bb0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_JGHmaG"
Running: cat _ptx_JGHmaG | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_k3apJA
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_k3apJA --output-file  /dev/null 2> _ptx_JGHmaGinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_JGHmaG _ptx2_k3apJA _ptx_JGHmaGinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bc0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b60, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_IZUUxv"
Running: cat _ptx_IZUUxv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_zIDbnq
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_zIDbnq --output-file  /dev/null 2> _ptx_IZUUxvinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_IZUUxv _ptx2_zIDbnq _ptx_IZUUxvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b50, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406590, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_A7uuvl"
Running: cat _ptx_A7uuvl | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_v4fQDg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_v4fQDg --output-file  /dev/null 2> _ptx_A7uuvlinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_A7uuvl _ptx2_v4fQDg _ptx_A7uuvlinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406510, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 6144 (ipc=12.3) sim_rate=6144 (inst/sec) elapsed = 0:0:00:01 / Fri Jul 27 18:55:34 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5729,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8269,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8270
gpu_sim_insn = 314944
gpu_ipc =      38.0827
gpu_tot_sim_cycle = 8270
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      38.0827
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=314944

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 14
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:306	W0_Idle:5978	W0_Scoreboard:9938	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 30 
maxdqlatency = 0 
maxmflatency = 256 
averagemflatency = 174 
max_icnt2mem_latency = 35 
max_icnt2sh_latency = 8269 
mrq_lat_table:248 	138 	359 	71 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	481 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	389 	103 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14 	8 	1 	9 	0 	0 	0 	0 	178 	271 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2192      1938         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2144      1942         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2210      1946         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2221      1943         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2234      1949         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2174      1953         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2252      1957         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2090      1967         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2421      1970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2438      1896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2445      1900         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2462      2537         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2323      3179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2155      3201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1315      3251         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1794      3242         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2203      3285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2590      3388         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2611      3466         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      2618      3560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      2636      2716         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2642      3322         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      2681      3353         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      2694      3414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      2818      3420         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2315      3460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      2766      3578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2777      3638         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      2783      3670         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2802      2827         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2811      3490         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 17.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.500000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  9.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  9.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  9.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/68 = 13.720589
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         9         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 17/14 = 1.21
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 16/14 = 1.14
average mf latency per bank:
dram[0]:        100        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         86       102    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         85       101    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         86       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         88       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         87       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         85       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         88       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         87       104    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         86       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         88       121    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         87       120    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         87       111    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         83        94    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         77        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         76        87    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         75        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         88        83    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         86        88    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         87        83    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         87        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         86        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         86        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         87        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         84        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         84        87    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         87        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         87        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         86        83    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         86        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         86        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         83        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        183       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        194       236         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        195       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        196       231         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        202       232         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        209       250         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        183       254         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        213       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        192       250         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        187       252         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        192       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        197       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        201       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        206       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        196       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        192       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        177       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        194       169         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        188       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        192       170         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        197       177         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        185       184         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        188       182         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        195       184         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        177       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        173       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        194       170         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        195       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        184       169         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        190       171         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        192       184         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        169       175         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6227 n_act=3 n_pre=1 n_req=33 n_rd=34 n_write=32 bw_util=0.02096
n_activity=369 dram_eff=0.3577
bk0: 18a 6136i bk1: 16a 6143i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0188979
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6144i bk1: 16a 6172i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0146101
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=321 dram_eff=0.3738
bk0: 16a 6140i bk1: 16a 6166i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.012228
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=330 dram_eff=0.3636
bk0: 16a 6144i bk1: 16a 6162i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0258853
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=331 dram_eff=0.3625
bk0: 16a 6144i bk1: 16a 6166i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0254089
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6148i bk1: 16a 6164i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0193743
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6152i bk1: 16a 6168i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0123869
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6144i bk1: 16a 6168i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0190567
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6140i bk1: 16a 6172i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0203271
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6140i bk1: 16a 6164i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0239797
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=329 dram_eff=0.3647
bk0: 16a 6140i bk1: 16a 6172i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0173098
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=321 dram_eff=0.3738
bk0: 16a 6142i bk1: 16a 6155i bk2: 0a 6295i bk3: 0a 6297i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0209624
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6235 n_act=2 n_pre=0 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=326 dram_eff=0.3681
bk0: 16a 6145i bk1: 16a 6168i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0249325
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6233 n_act=3 n_pre=1 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=333 dram_eff=0.3604
bk0: 18a 6134i bk1: 14a 6175i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0238209
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6233 n_act=3 n_pre=1 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=333 dram_eff=0.3604
bk0: 20a 6130i bk1: 12a 6183i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0198507
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6233 n_act=3 n_pre=1 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=333 dram_eff=0.3604
bk0: 20a 6134i bk1: 12a 6175i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0174686
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6233 n_act=3 n_pre=1 n_req=30 n_rd=32 n_write=28 bw_util=0.01906
n_activity=332 dram_eff=0.3614
bk0: 20a 6130i bk1: 12a 6181i bk2: 0a 6295i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6296i bk6: 0a 6296i bk7: 0a 6296i bk8: 0a 6296i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6298i bk12: 0a 6298i bk13: 0a 6298i bk14: 0a 6298i bk15: 0a 6299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0112752
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6141i bk1: 12a 6188i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0182627
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6141i bk1: 12a 6180i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0260441
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6188i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0130221
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6184i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0169922
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6184i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0154042
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6180i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0154042
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6181i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0176274
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=305 dram_eff=0.3672
bk0: 16a 6142i bk1: 12a 6178i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0100048
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6147i bk1: 12a 6184i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6296i bk6: 0a 6296i bk7: 0a 6296i bk8: 0a 6296i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6298i bk12: 0a 6298i bk13: 0a 6298i bk14: 0a 6298i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0125457
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=296 dram_eff=0.3784
bk0: 16a 6128i bk1: 12a 6170i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0177862
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6141i bk1: 12a 6184i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0223916
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6188i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.011434
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=310 dram_eff=0.3613
bk0: 16a 6145i bk1: 12a 6188i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0127045
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6239 n_act=2 n_pre=0 n_req=28 n_rd=28 n_write=28 bw_util=0.01779
n_activity=299 dram_eff=0.3746
bk0: 16a 6147i bk1: 12a 6169i bk2: 0a 6296i bk3: 0a 6297i bk4: 0a 6297i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.015563
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7fbd646d2d70 :  mf: uid=  8733, sid01:w15, part=31, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (8269), 

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6297 n_nop=6240 n_act=2 n_pre=0 n_req=28 n_rd=27 n_write=28 bw_util=0.01747
n_activity=304 dram_eff=0.3618
bk0: 15a 6155i bk1: 12a 6184i bk2: 0a 6296i bk3: 0a 6296i bk4: 0a 6296i bk5: 0a 6297i bk6: 0a 6297i bk7: 0a 6297i bk8: 0a 6297i bk9: 0a 6297i bk10: 0a 6297i bk11: 0a 6297i bk12: 0a 6297i bk13: 0a 6297i bk14: 0a 6297i bk15: 0a 6298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00730507

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18, Miss = 17, Miss_rate = 0.944, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.45665
	minimum = 6
	maximum = 78
Network latency average = 9.0746
	minimum = 6
	maximum = 78
Slowest packet = 72
Flit latency average = 7.6642
	minimum = 6
	maximum = 74
Slowest flit = 208
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00255216
	minimum = 0 (at node 0)
	maximum = 0.0521161 (at node 1)
Accepted packet rate average = 0.00255216
	minimum = 0 (at node 0)
	maximum = 0.0521161 (at node 1)
Injected flit rate average = 0.0076462
	minimum = 0 (at node 0)
	maximum = 0.245586 (at node 1)
Accepted flit rate average= 0.0076462
	minimum = 0 (at node 0)
	maximum = 0.0668682 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.45665 (1 samples)
	minimum = 6 (1 samples)
	maximum = 78 (1 samples)
Network latency average = 9.0746 (1 samples)
	minimum = 6 (1 samples)
	maximum = 78 (1 samples)
Flit latency average = 7.6642 (1 samples)
	minimum = 6 (1 samples)
	maximum = 74 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00255216 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0521161 (1 samples)
Accepted packet rate average = 0.00255216 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0521161 (1 samples)
Injected flit rate average = 0.0076462 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.245586 (1 samples)
Accepted flit rate average = 0.0076462 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0668682 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 314944 (inst/sec)
gpgpu_simulation_rate = 8270 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8270)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8270)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8270)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,8270)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,8270)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,8270)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,8270)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,8270)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,8270)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 8770  inst.: 432688 (ipc=235.5) sim_rate=216344 (inst/sec) elapsed = 0:0:00:02 / Fri Jul 27 18:55:36 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,29,0) tid=(7,7,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,38,0) tid=(7,5,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,19,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 9770  inst.: 636976 (ipc=214.7) sim_rate=212325 (inst/sec) elapsed = 0:0:00:03 / Fri Jul 27 18:55:37 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,30,0) tid=(7,3,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,19,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 11270  inst.: 827168 (ipc=170.7) sim_rate=206792 (inst/sec) elapsed = 0:0:00:04 / Fri Jul 27 18:55:38 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,26,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 12270  inst.: 957088 (ipc=160.5) sim_rate=191417 (inst/sec) elapsed = 0:0:00:05 / Fri Jul 27 18:55:39 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,11,0) tid=(7,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,18,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 13770  inst.: 1158496 (ipc=153.4) sim_rate=193082 (inst/sec) elapsed = 0:0:00:06 / Fri Jul 27 18:55:40 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,12,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 14770  inst.: 1285456 (ipc=149.3) sim_rate=183636 (inst/sec) elapsed = 0:0:00:07 / Fri Jul 27 18:55:41 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7501,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7502,8270)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,32,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7939,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7940,8270)
GPGPU-Sim uArch: cycles simulated: 16270  inst.: 1482432 (ipc=145.9) sim_rate=185304 (inst/sec) elapsed = 0:0:00:08 / Fri Jul 27 18:55:42 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8100,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8101,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8125,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8126,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8249,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8250,8270)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,13,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8561,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8562,8270)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8767,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8768,8270)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8844,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8845,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8863,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8864,8270)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8882,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8883,8270)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,22,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 17270  inst.: 1635872 (ipc=146.8) sim_rate=181763 (inst/sec) elapsed = 0:0:00:09 / Fri Jul 27 18:55:43 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9084,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9085,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9111,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9112,8270)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9246,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9247,8270)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9268,8270), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9269,8270)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9279,8270), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9280,8270)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9470,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9471,8270)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,0,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9476,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9477,8270)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9716,8270), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9717,8270)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9787,8270), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9788,8270)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9844,8270), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9845,8270)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9879,8270), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9880,8270)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,16,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10283,8270), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10284,8270)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10297,8270), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10298,8270)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (10304,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(10305,8270)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10393,8270), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10394,8270)
GPGPU-Sim uArch: cycles simulated: 18770  inst.: 1889840 (ipc=150.0) sim_rate=188984 (inst/sec) elapsed = 0:0:00:10 / Fri Jul 27 18:55:44 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10522,8270), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10523,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10553,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10554,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10618,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10619,8270)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,30,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10771,8270), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10772,8270)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10851,8270), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10852,8270)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10922,8270), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10923,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11115,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11116,8270)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11122,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11123,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11133,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11134,8270)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11146,8270), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11147,8270)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11165,8270), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11166,8270)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,20,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (11213,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(11214,8270)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11221,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(11222,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (11289,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(11290,8270)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11306,8270), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11307,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11311,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11312,8270)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11375,8270), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11376,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11462,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11463,8270)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11466,8270), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11467,8270)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11478,8270), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(11479,8270)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (11490,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(11491,8270)
GPGPU-Sim uArch: cycles simulated: 19770  inst.: 2082048 (ipc=153.7) sim_rate=189277 (inst/sec) elapsed = 0:0:00:11 / Fri Jul 27 18:55:45 2018
GPGPU-Sim uArch: Shader 13 finished CTA #5 (11526,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(11527,8270)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,49,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (11638,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(11639,8270)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11640,8270), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11641,8270)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (11651,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(11652,8270)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11683,8270), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11684,8270)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11704,8270), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11705,8270)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11714,8270), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11715,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (11796,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(11797,8270)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11804,8270), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11805,8270)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11816,8270), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11817,8270)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11861,8270), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11862,8270)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11872,8270), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(11873,8270)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11944,8270), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11945,8270)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,55,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12154,8270), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12155,8270)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12391,8270), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12392,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12438,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12439,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12496,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12497,8270)
GPGPU-Sim uArch: cycles simulated: 20770  inst.: 2297616 (ipc=158.6) sim_rate=191468 (inst/sec) elapsed = 0:0:00:12 / Fri Jul 27 18:55:46 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12533,8270), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12534,8270)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,60,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12585,8270), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12586,8270)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12679,8270), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(12680,8270)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (12703,8270), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(12704,8270)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12707,8270), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12708,8270)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12752,8270), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(12753,8270)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (12775,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(12776,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (12877,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(12878,8270)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12952,8270), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12953,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (12997,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(12998,8270)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,64,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13142,8270), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(13143,8270)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13251,8270), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13252,8270)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13256,8270), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13257,8270)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (13346,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(13347,8270)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (13420,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(13421,8270)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13456,8270), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13457,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (13457,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(13458,8270)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,60,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 21770  inst.: 2515248 (ipc=163.0) sim_rate=193480 (inst/sec) elapsed = 0:0:00:13 / Fri Jul 27 18:55:47 2018
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13550,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (13550,8270), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(13551,8270)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(13551,8270)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13598,8270), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13599,8270)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (13650,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(13651,8270)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (13772,8270), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(13773,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13800,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(13801,8270)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (13854,8270), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(13855,8270)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,64,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (13928,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(13929,8270)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13946,8270), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13947,8270)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13953,8270), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13954,8270)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (13972,8270), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(13973,8270)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13980,8270), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13981,8270)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14009,8270), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14010,8270)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14048,8270), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14049,8270)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14184,8270), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14185,8270)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (14280,8270), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(14281,8270)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,34,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14354,8270), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 22770  inst.: 2745568 (ipc=167.6) sim_rate=196112 (inst/sec) elapsed = 0:0:00:14 / Fri Jul 27 18:55:48 2018
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14515,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14564,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14634,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14679,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14694,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (14778,8270), 6 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,42,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (14888,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (14995,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15052,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15114,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15116,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15169,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15183,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15231,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (15263,8270), 6 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,67,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (15286,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15352,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (15370,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (15379,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15414,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15438,8270), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 23770  inst.: 2950864 (ipc=170.1) sim_rate=196724 (inst/sec) elapsed = 0:0:00:15 / Fri Jul 27 18:55:49 2018
GPGPU-Sim uArch: Shader 1 finished CTA #7 (15534,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (15584,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (15605,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15681,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (15759,8270), 5 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,61,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (15812,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (15828,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15850,8270), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15967,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (15967,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (15981,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16022,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16045,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (16057,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16109,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16111,8270), 5 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,53,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16268,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (16271,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16334,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16347,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16374,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16397,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16482,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (16494,8270), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 24770  inst.: 3147232 (ipc=171.7) sim_rate=196702 (inst/sec) elapsed = 0:0:00:16 / Fri Jul 27 18:55:50 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16568,8270), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16568,8270), 4 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,53,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16835,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16902,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16904,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16907,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16986,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17089,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (17139,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17153,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17197,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17236,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17269,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17306,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17332,8270), 6 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,69,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17344,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17345,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17440,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17450,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17464,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17470,8270), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 25770  inst.: 3328960 (ipc=172.2) sim_rate=195821 (inst/sec) elapsed = 0:0:00:17 / Fri Jul 27 18:55:51 2018
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17510,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (17519,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17525,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17558,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17651,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17669,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17670,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17698,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17700,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17713,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17725,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17729,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17798,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17808,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (17821,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17836,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17855,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17859,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17861,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (17918,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (17965,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (18007,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #6 (18053,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18082,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (18089,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18091,8270), 2 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,50,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18117,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #7 (18183,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18214,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (18218,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18248,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18273,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (18289,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18346,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18463,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18514,8270), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18526,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18562,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18609,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18655,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18775,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18781,8270), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18859,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (18952,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (18994,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19144,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19246,8270), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (19279,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (19304,8270), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (19477,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (19537,8270), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (19561,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #7 (19618,8270), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 19619
gpu_sim_insn = 3147264
gpu_ipc =     160.4192
gpu_tot_sim_cycle = 27889
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =     124.1424
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 455
gpu_stall_icnt2sh    = 18727
gpu_total_sim_rate=203659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71447
	L1I_total_cache_misses = 965
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4900, Miss = 2445, Miss_rate = 0.499, Pending_hits = 82, Reservation_fails = 10516
	L1D_cache_core[1]: Access = 6095, Miss = 2942, Miss_rate = 0.483, Pending_hits = 69, Reservation_fails = 10786
	L1D_cache_core[2]: Access = 6236, Miss = 2887, Miss_rate = 0.463, Pending_hits = 42, Reservation_fails = 11601
	L1D_cache_core[3]: Access = 4816, Miss = 2470, Miss_rate = 0.513, Pending_hits = 89, Reservation_fails = 11525
	L1D_cache_core[4]: Access = 4868, Miss = 2470, Miss_rate = 0.507, Pending_hits = 99, Reservation_fails = 11735
	L1D_cache_core[5]: Access = 5732, Miss = 2762, Miss_rate = 0.482, Pending_hits = 90, Reservation_fails = 12308
	L1D_cache_core[6]: Access = 4900, Miss = 2700, Miss_rate = 0.551, Pending_hits = 130, Reservation_fails = 11421
	L1D_cache_core[7]: Access = 4846, Miss = 2703, Miss_rate = 0.558, Pending_hits = 147, Reservation_fails = 11563
	L1D_cache_core[8]: Access = 5018, Miss = 2714, Miss_rate = 0.541, Pending_hits = 113, Reservation_fails = 11726
	L1D_cache_core[9]: Access = 5638, Miss = 2915, Miss_rate = 0.517, Pending_hits = 86, Reservation_fails = 12277
	L1D_cache_core[10]: Access = 5274, Miss = 2612, Miss_rate = 0.495, Pending_hits = 94, Reservation_fails = 11476
	L1D_cache_core[11]: Access = 4996, Miss = 2616, Miss_rate = 0.524, Pending_hits = 120, Reservation_fails = 11564
	L1D_cache_core[12]: Access = 5936, Miss = 2618, Miss_rate = 0.441, Pending_hits = 136, Reservation_fails = 10524
	L1D_cache_core[13]: Access = 5926, Miss = 2612, Miss_rate = 0.441, Pending_hits = 127, Reservation_fails = 10463
	L1D_cache_core[14]: Access = 5756, Miss = 2634, Miss_rate = 0.458, Pending_hits = 123, Reservation_fails = 10619
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 40100
	L1D_total_cache_miss_rate = 0.4954
	L1D_total_cache_pending_hits = 1547
	L1D_total_cache_reservation_fails = 170104
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 79656
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 965
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 272, 272, 272, 272, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 217309
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10167
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 217309
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:327969	W0_Idle:45569	W0_Scoreboard:75950	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 81336 {8:10167,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1382712 {136:10167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 37 
maxdqlatency = 0 
maxmflatency = 532 
averagemflatency = 198 
max_icnt2mem_latency = 214 
max_icnt2sh_latency = 27888 
mrq_lat_table:659 	362 	535 	84 	122 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40237 	993 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3691 	4704 	12298 	20584 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3557 	4249 	2064 	306 	6 	0 	0 	0 	178 	271 	10160 	20441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2192      1938         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2144      1942         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2210      1946         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2221      1943         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2234      1949         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2174      1953         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2252      1957         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2090      1967         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2421      1970         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2438      1896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2445      1900         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2462      2537         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2323      3179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2155      3201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1315      3251         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1794      3242         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2203      3285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2590      3388         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2611      3466         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      2618      3560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      2636      2716         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2642      3322         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      2681      3353         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      2694      3414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      2818      3420         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2315      3460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      2766      3578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2777      3638         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      2783      3670         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      2802      2827         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2811      3490         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 31.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 10.333333 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 10.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  9.666667 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 14.500000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 15.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 15.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 15.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        23        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        21        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        20        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        20        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        20        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        21        21         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 43/40 = 1.08
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 16/14 = 1.14
average mf latency per bank:
dram[0]:       5457      3757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5470      3910    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5405      4231    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4700      4981    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4581      3182    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4764      3996    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       5177      3599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4433      3819    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4431      3001    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4509      3914    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4397      4676    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4271      4525    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       4672      4485    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       4671      5202    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3634      5266    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3648      4754    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       5355      5317    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       5046      5416    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       5152      5703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       4770      6169    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       4439      4508    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       5032      4587    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       4655      5136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       4746      5095    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       4551      4517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       4873      5176    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       4703      5378    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       4226      4784    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       4171      5109    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       4618      4621    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       3825      5331    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       3438      5626    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        410       327         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        350       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        281       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        343       353         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        283       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        285       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        386       330         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        369       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        264       275         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        293       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        381       413         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        322       315         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        396       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        310       314         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        287       324         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        323       351         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        403       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        290       321         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        396       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        293       305         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        279       287         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        275       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        331       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        278       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        288       330         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        473       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        299       326         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        314       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        303       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        376       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        455       532         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21113 n_act=3 n_pre=1 n_req=59 n_rd=86 n_write=32 bw_util=0.01111
n_activity=567 dram_eff=0.4162
bk0: 46a 21016i bk1: 40a 21026i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00607488
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=517 dram_eff=0.4333
bk0: 44a 21014i bk1: 40a 21045i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00518013
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=519 dram_eff=0.4316
bk0: 44a 21015i bk1: 40a 21054i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00404992
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=522 dram_eff=0.4291
bk0: 44a 21018i bk1: 40a 21034i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00871203
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=519 dram_eff=0.4316
bk0: 44a 21015i bk1: 40a 21040i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00819402
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=521 dram_eff=0.4299
bk0: 44a 21022i bk1: 40a 21048i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00635743
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21115 n_act=4 n_pre=2 n_req=57 n_rd=86 n_write=28 bw_util=0.01074
n_activity=543 dram_eff=0.4199
bk0: 46a 21014i bk1: 40a 21046i bk2: 0a 21232i bk3: 0a 21233i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21236i bk14: 0a 21237i bk15: 0a 21237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00452084
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21117 n_act=4 n_pre=2 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=536 dram_eff=0.4179
bk0: 44a 21004i bk1: 40a 21040i bk2: 0a 21231i bk3: 0a 21233i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21236i bk14: 0a 21237i bk15: 0a 21238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00645161
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21119 n_act=4 n_pre=2 n_req=55 n_rd=82 n_write=28 bw_util=0.01036
n_activity=525 dram_eff=0.419
bk0: 42a 21000i bk1: 40a 21047i bk2: 0a 21232i bk3: 0a 21233i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21236i bk14: 0a 21237i bk15: 0a 21237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00706381
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=507 dram_eff=0.426
bk0: 40a 21026i bk1: 40a 21044i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00777019
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=527 dram_eff=0.425
bk0: 40a 21026i bk1: 44a 21050i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00550977
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=507 dram_eff=0.4418
bk0: 40a 21024i bk1: 44a 21023i bk2: 0a 21233i bk3: 0a 21235i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00762891
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21121 n_act=2 n_pre=0 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=516 dram_eff=0.4341
bk0: 40a 21031i bk1: 44a 21040i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00805274
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21119 n_act=3 n_pre=1 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=525 dram_eff=0.4267
bk0: 42a 21012i bk1: 42a 21045i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00791147
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21119 n_act=3 n_pre=1 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=527 dram_eff=0.425
bk0: 44a 21016i bk1: 40a 21055i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00678126
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21119 n_act=3 n_pre=1 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=519 dram_eff=0.4316
bk0: 44a 21016i bk1: 40a 21045i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00602778
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21119 n_act=3 n_pre=1 n_req=56 n_rd=84 n_write=28 bw_util=0.01055
n_activity=522 dram_eff=0.4291
bk0: 44a 21010i bk1: 40a 21044i bk2: 0a 21233i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21234i bk6: 0a 21234i bk7: 0a 21234i bk8: 0a 21234i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21236i bk12: 0a 21236i bk13: 0a 21236i bk14: 0a 21236i bk15: 0a 21237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00452084
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=500 dram_eff=0.432
bk0: 40a 21025i bk1: 40a 21060i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00607488
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=497 dram_eff=0.4346
bk0: 40a 21020i bk1: 40a 21046i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00875912
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=492 dram_eff=0.439
bk0: 40a 21025i bk1: 40a 21050i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00569814
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=502 dram_eff=0.4303
bk0: 40a 21035i bk1: 40a 21049i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00588651
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=498 dram_eff=0.4337
bk0: 40a 21027i bk1: 40a 21052i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00513304
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=496 dram_eff=0.4355
bk0: 40a 21025i bk1: 40a 21050i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00546268
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=496 dram_eff=0.4355
bk0: 40a 21026i bk1: 40a 21053i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00616906
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=496 dram_eff=0.4355
bk0: 40a 21018i bk1: 40a 21044i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00395573
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=506 dram_eff=0.4269
bk0: 40a 21033i bk1: 40a 21059i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21234i bk6: 0a 21234i bk7: 0a 21234i bk8: 0a 21234i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21236i bk12: 0a 21236i bk13: 0a 21236i bk14: 0a 21236i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00433247
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=480 dram_eff=0.45
bk0: 40a 21009i bk1: 40a 21033i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00692253
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=506 dram_eff=0.4269
bk0: 40a 21023i bk1: 40a 21064i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0071109
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=502 dram_eff=0.4303
bk0: 40a 21029i bk1: 40a 21060i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00409701
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=493 dram_eff=0.4381
bk0: 40a 21025i bk1: 40a 21048i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00569814
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=483 dram_eff=0.4472
bk0: 40a 21029i bk1: 40a 21022i bk2: 0a 21234i bk3: 0a 21235i bk4: 0a 21235i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00682835
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=21235 n_nop=21125 n_act=2 n_pre=0 n_req=54 n_rd=80 n_write=28 bw_util=0.01017
n_activity=494 dram_eff=0.4372
bk0: 40a 21036i bk1: 40a 21025i bk2: 0a 21234i bk3: 0a 21234i bk4: 0a 21234i bk5: 0a 21235i bk6: 0a 21235i bk7: 0a 21235i bk8: 0a 21235i bk9: 0a 21235i bk10: 0a 21235i bk11: 0a 21235i bk12: 0a 21235i bk13: 0a 21235i bk14: 0a 21235i bk15: 0a 21236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00508594

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1373, Miss = 43, Miss_rate = 0.031, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 1321, Miss = 42, Miss_rate = 0.032, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 1373, Miss = 42, Miss_rate = 0.031, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 1355, Miss = 42, Miss_rate = 0.031, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[4]: Access = 1132, Miss = 42, Miss_rate = 0.037, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 1238, Miss = 42, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 1290, Miss = 43, Miss_rate = 0.033, Pending_hits = 12, Reservation_fails = 27
L2_cache_bank[7]: Access = 1205, Miss = 42, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 1067, Miss = 41, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1183, Miss = 40, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 1259, Miss = 42, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[11]: Access = 1242, Miss = 42, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[12]: Access = 1320, Miss = 42, Miss_rate = 0.032, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 1410, Miss = 42, Miss_rate = 0.030, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[14]: Access = 1249, Miss = 42, Miss_rate = 0.034, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 1170, Miss = 42, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[16]: Access = 1476, Miss = 42, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[17]: Access = 1386, Miss = 40, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[18]: Access = 1462, Miss = 40, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 1472, Miss = 40, Miss_rate = 0.027, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[20]: Access = 1205, Miss = 40, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 1328, Miss = 40, Miss_rate = 0.030, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 1341, Miss = 40, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 1332, Miss = 40, Miss_rate = 0.030, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[24]: Access = 1269, Miss = 40, Miss_rate = 0.032, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[25]: Access = 1360, Miss = 40, Miss_rate = 0.029, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[26]: Access = 1334, Miss = 40, Miss_rate = 0.030, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 1223, Miss = 40, Miss_rate = 0.033, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 1273, Miss = 40, Miss_rate = 0.031, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[29]: Access = 1293, Miss = 40, Miss_rate = 0.031, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[30]: Access = 1228, Miss = 40, Miss_rate = 0.033, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[31]: Access = 1137, Miss = 40, Miss_rate = 0.035, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 41306
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0318
L2_total_cache_pending_hits = 303
L2_total_cache_reservation_fails = 27
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27
L2_cache_data_port_util = 0.144
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=82300
icnt_total_pkts_simt_to_mem=134906
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.3676
	minimum = 6
	maximum = 141
Network latency average = 14.5164
	minimum = 6
	maximum = 128
Slowest packet = 1497
Flit latency average = 13.2763
	minimum = 6
	maximum = 124
Slowest flit = 3963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.088516
	minimum = 0.0535705 (at node 23)
	maximum = 0.152913 (at node 9)
Accepted packet rate average = 0.088516
	minimum = 0.0535705 (at node 23)
	maximum = 0.152913 (at node 9)
Injected flit rate average = 0.232334
	minimum = 0.089709 (at node 30)
	maximum = 0.49661 (at node 13)
Accepted flit rate average= 0.232334
	minimum = 0.183547 (at node 23)
	maximum = 0.328406 (at node 8)
Injected packet length average = 2.62477
Accepted packet length average = 2.62477
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4121 (2 samples)
	minimum = 6 (2 samples)
	maximum = 109.5 (2 samples)
Network latency average = 11.7955 (2 samples)
	minimum = 6 (2 samples)
	maximum = 103 (2 samples)
Flit latency average = 10.4702 (2 samples)
	minimum = 6 (2 samples)
	maximum = 99 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0455341 (2 samples)
	minimum = 0.0267853 (2 samples)
	maximum = 0.102515 (2 samples)
Accepted packet rate average = 0.0455341 (2 samples)
	minimum = 0.0267853 (2 samples)
	maximum = 0.102515 (2 samples)
Injected flit rate average = 0.11999 (2 samples)
	minimum = 0.0448545 (2 samples)
	maximum = 0.371098 (2 samples)
Accepted flit rate average = 0.11999 (2 samples)
	minimum = 0.0917733 (2 samples)
	maximum = 0.197637 (2 samples)
Injected packet size average = 2.63518 (2 samples)
Accepted packet size average = 2.63518 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 203659 (inst/sec)
gpgpu_simulation_rate = 1640 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,27889)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,27889)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,27889)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,27889)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,27889)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,27889)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,27889)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,27889)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,27889)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,21,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 28389  inst.: 3556736 (ipc=189.1) sim_rate=197596 (inst/sec) elapsed = 0:0:00:18 / Fri Jul 27 18:55:52 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,30,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1232,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1233,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1241,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1242,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1254,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1255,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1257,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1258,27889)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,29,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1272,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1273,27889)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1296,27889), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1297,27889)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1298,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1299,27889)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1305,27889), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1306,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1312,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1313,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1319,27889), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1320,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1327,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1327,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1328,27889)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1328,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1329,27889), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1330,27889)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1330,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1331,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1333,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1334,27889)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1336,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1337,27889)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1339,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1340,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1340,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1341,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1353,27889), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1354,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1360,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1361,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1361,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1362,27889)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1362,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1363,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1371,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1372,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (1379,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(1380,27889)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1382,27889), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1383,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1385,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1386,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1388,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1389,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1392,27889), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1393,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1394,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1395,27889)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1398,27889), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1399,27889)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1399,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1400,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (1408,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(1409,27889)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1413,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1413,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1414,27889)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1414,27889)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (1414,27889), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(1415,27889)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (1418,27889), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(1419,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1428,27889), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1429,27889)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1430,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1430,27889), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1431,27889)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1431,27889)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1437,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1438,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1446,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1447,27889)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1452,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1453,27889)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1453,27889), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1454,27889)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1461,27889), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1462,27889)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (1463,27889), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(1464,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1465,27889), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1466,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1466,27889), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1467,27889)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1470,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1470,27889), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1471,27889)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1471,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1475,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1476,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1477,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1477,27889), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1478,27889)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1478,27889)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1479,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1480,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (1480,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(1481,27889)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1486,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (1486,27889), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(1487,27889)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(1487,27889)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1489,27889), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1490,27889)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1493,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1493,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1493,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1494,27889)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1494,27889)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1494,27889)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1494,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1495,27889)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1497,27889), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1498,27889)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1499,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1500,27889)
GPGPU-Sim uArch: cycles simulated: 29389  inst.: 3765024 (ipc=201.9) sim_rate=198159 (inst/sec) elapsed = 0:0:00:19 / Fri Jul 27 18:55:53 2018
GPGPU-Sim uArch: Shader 2 finished CTA #7 (1504,27889), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(1505,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1505,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1506,27889)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1508,27889), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1509,27889)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1518,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(1519,27889)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1522,27889), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(1523,27889)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1524,27889), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1525,27889)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1529,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1530,27889)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1539,27889), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1540,27889)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,49,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (1547,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(1548,27889)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1568,27889), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1569,27889)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1577,27889), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1578,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1595,27889), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1596,27889)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1596,27889), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1597,27889)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1601,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1601,27889), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1602,27889)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1602,27889)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (1602,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(1603,27889)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1607,27889), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1608,27889)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1611,27889), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1612,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1614,27889), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1615,27889)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (1615,27889), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(1616,27889)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1616,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1616,27889), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1617,27889)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1617,27889)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1626,27889), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1627,27889)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1629,27889), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1630,27889)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1638,27889), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1639,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1640,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (1640,27889), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(1641,27889)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1641,27889)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1641,27889), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1642,27889)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1649,27889), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1650,27889)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (1650,27889), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(1651,27889)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (1652,27889), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(1653,27889)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1653,27889), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1654,27889)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1654,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1654,27889), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1655,27889)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1665,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (1668,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1675,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1676,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1677,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1678,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1681,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1685,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1689,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1691,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (1696,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1705,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (1717,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (1762,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (1797,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (1812,27889), 4 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,71,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1828,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (1856,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (1857,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (1858,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (1866,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (1870,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (1874,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1876,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1896,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1898,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1904,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1906,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1910,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (1913,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1916,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1924,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1947,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1950,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1950,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1959,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1964,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1966,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1966,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1979,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1980,27889), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1982,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1982,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1985,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (1988,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1989,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1992,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1992,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1993,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1993,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1999,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2002,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2011,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2019,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2029,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2030,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2033,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2033,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2039,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2043,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2045,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2051,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2051,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2052,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2057,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2060,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2060,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2067,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2075,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2077,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2079,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2083,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2085,27889), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2087,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2093,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2093,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2097,27889), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2097,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2102,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2103,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2105,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2107,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2109,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2110,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2111,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2113,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2122,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2123,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2127,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2135,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2137,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2139,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2142,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2145,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2150,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2158,27889), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2167,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2169,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2171,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2173,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2175,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2176,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2176,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2185,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2186,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2186,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2188,27889), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2194,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2202,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2210,27889), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2219,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2221,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2223,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2224,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2230,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2240,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2256,27889), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2268,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2272,27889), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 5.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2273
gpu_sim_insn = 440064
gpu_ipc =     193.6049
gpu_tot_sim_cycle = 30162
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     129.3771
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 603
gpu_stall_icnt2sh    = 26714
gpu_total_sim_rate=195113

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79943
	L1I_total_cache_misses = 1685
	L1I_total_cache_miss_rate = 0.0211
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5096, Miss = 2531, Miss_rate = 0.497, Pending_hits = 97, Reservation_fails = 11098
	L1D_cache_core[1]: Access = 6295, Miss = 3022, Miss_rate = 0.480, Pending_hits = 91, Reservation_fails = 11369
	L1D_cache_core[2]: Access = 6462, Miss = 2985, Miss_rate = 0.462, Pending_hits = 65, Reservation_fails = 11973
	L1D_cache_core[3]: Access = 4984, Miss = 2545, Miss_rate = 0.511, Pending_hits = 104, Reservation_fails = 12114
	L1D_cache_core[4]: Access = 5060, Miss = 2544, Miss_rate = 0.503, Pending_hits = 121, Reservation_fails = 12322
	L1D_cache_core[5]: Access = 5952, Miss = 2854, Miss_rate = 0.480, Pending_hits = 116, Reservation_fails = 12850
	L1D_cache_core[6]: Access = 5070, Miss = 2774, Miss_rate = 0.547, Pending_hits = 142, Reservation_fails = 11967
	L1D_cache_core[7]: Access = 5018, Miss = 2771, Miss_rate = 0.552, Pending_hits = 167, Reservation_fails = 12124
	L1D_cache_core[8]: Access = 5250, Miss = 2812, Miss_rate = 0.536, Pending_hits = 140, Reservation_fails = 12034
	L1D_cache_core[9]: Access = 5850, Miss = 3007, Miss_rate = 0.514, Pending_hits = 105, Reservation_fails = 12714
	L1D_cache_core[10]: Access = 5516, Miss = 2710, Miss_rate = 0.491, Pending_hits = 118, Reservation_fails = 11899
	L1D_cache_core[11]: Access = 5224, Miss = 2714, Miss_rate = 0.520, Pending_hits = 153, Reservation_fails = 11860
	L1D_cache_core[12]: Access = 6164, Miss = 2716, Miss_rate = 0.441, Pending_hits = 157, Reservation_fails = 10931
	L1D_cache_core[13]: Access = 6172, Miss = 2710, Miss_rate = 0.439, Pending_hits = 153, Reservation_fails = 10762
	L1D_cache_core[14]: Access = 5992, Miss = 2732, Miss_rate = 0.456, Pending_hits = 152, Reservation_fails = 11028
	L1D_total_cache_accesses = 84105
	L1D_total_cache_misses = 41427
	L1D_total_cache_miss_rate = 0.4926
	L1D_total_cache_pending_hits = 1881
	L1D_total_cache_reservation_fails = 177045
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 95781
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81264
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1685
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 307, 307, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 226122
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11326
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 226122
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:339389	W0_Idle:67695	W0_Scoreboard:92734	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 90608 {8:11326,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1540336 {136:11326,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 37 
maxdqlatency = 0 
maxmflatency = 532 
averagemflatency = 199 
max_icnt2mem_latency = 214 
max_icnt2sh_latency = 30161 
mrq_lat_table:834 	464 	582 	120 	128 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42361 	1324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4464 	5425 	12921 	20966 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3681 	4642 	2558 	454 	6 	0 	0 	0 	178 	271 	10160 	21737 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882         0         0         0         0         0         0         0         0         0         0         0         0       901       932 
dram[1]:      2192      1938         0         0         0         0         0         0         0         0         0         0         0         0       870       951 
dram[2]:      2144      1942         0         0         0         0         0         0         0         0         0         0         0         0       869       950 
dram[3]:      2210      1946         0         0         0         0         0         0         0         0         0         0         0         0       882       982 
dram[4]:      2221      1943         0         0         0         0         0         0         0         0         0         0         0         0       880       900 
dram[5]:      2234      1949         0         0         0         0         0         0         0         0         0         0         0         0       908       895 
dram[6]:      2174      1953         0         0         0         0         0         0         0         0         0         0         0         0       904       890 
dram[7]:      2252      1957         0         0         0         0         0         0         0         0         0         0         0         0       911       886 
dram[8]:      2090      1967         0         0         0         0         0         0         0         0         0         0         0         0       926       911 
dram[9]:      2421      1970         0         0         0         0         0         0         0         0         0         0         0         0       924       905 
dram[10]:      2438      1896         0         0         0         0         0         0         0         0         0         0         0         0       933       920 
dram[11]:      2445      1900         0         0         0         0         0         0         0         0         0         0         0         0       891       933 
dram[12]:      2462      2537         0         0         0         0         0         0         0         0         0         0         0       911       890       932 
dram[13]:      2323      3179         0         0         0         0         0         0         0         0         0         0         0       908       884       964 
dram[14]:      2155      3201         0         0         0         0         0         0         0         0         0         0         0         0       878       957 
dram[15]:      1315      3251         0         0         0         0         0         0         0         0         0         0         0         0       895       972 
dram[16]:      1794      3242         0         0         0         0         0         0         0         0         0         0         0         0       891       922 
dram[17]:      2203      3285         0         0         0         0         0         0         0         0         0         0         0         0       912       916 
dram[18]:      2590      3388         0         0         0         0         0         0         0         0         0         0         0         0       919       870 
dram[19]:      2611      3466         0         0         0         0         0         0         0         0         0         0         0         0       916       869 
dram[20]:      2618      3560         0         0         0         0         0         0         0         0         0         0         0         0       943       859 
dram[21]:      2636      2716         0         0         0         0         0         0         0         0         0         0         0         0       937       855 
dram[22]:      2642      3322         0         0         0         0         0         0         0         0         0         0         0         0       951       869 
dram[23]:      2681      3353         0         0         0         0         0         0         0         0         0         0         0         0       878       874 
dram[24]:      2694      3414         0         0         0         0         0         0         0         0         0         0         0         0       874       886 
dram[25]:      2818      3420         0         0         0         0         0         0         0         0         0         0         0         0       890       886 
dram[26]:      2315      3460         0         0         0         0         0         0         0         0         0         0         0         0       863       897 
dram[27]:      2766      3578         0         0         0         0         0         0         0         0         0         0         0         0       862       911 
dram[28]:      2777      3638         0         0         0         0         0         0         0         0         0         0         0         0       895       916 
dram[29]:      2783      3670         0         0         0         0         0         0         0         0         0         0         0         0       891       924 
dram[30]:      2802      2827         0         0         0         0         0         0         0         0         0         0         0         0       928       887 
dram[31]:      2811      3490         0         0         0         0         0         0         0         0         0         0         0         0       924       884 
average row accesses per activate:
dram[0]: 31.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[1]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[2]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[3]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[4]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[5]: 30.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[6]: 10.333333 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[7]: 10.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[8]:  9.666667 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[9]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[10]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[11]: 14.500000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[12]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  4.000000 
dram[13]: 14.500000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  4.000000 
dram[14]: 15.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[15]: 15.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[16]: 15.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[17]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000 
dram[18]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[19]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[20]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[21]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[22]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[23]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[24]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[25]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[26]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[27]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[28]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[29]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[30]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[31]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
average row locality = 2129/142 = 14.992958
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[1]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[2]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[3]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[4]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[5]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[6]:        23        20         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[7]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[8]:        21        20         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[9]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[10]:        20        22         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[11]:        21        22         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[12]:        22        22         0         0         0         0         0         0         0         0         0         0         0         1         6         4 
dram[13]:        21        21         0         0         0         0         0         0         0         0         0         0         0         1         6         4 
dram[14]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[15]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[16]:        22        20         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[17]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         5 
dram[18]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[19]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[20]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[21]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[22]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[23]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[24]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[25]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[26]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[27]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[28]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[29]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[30]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[31]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
total reads: 1679
min_bank_accesses = 0!
chip skew: 55/50 = 1.10
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 16/14 = 1.14
average mf latency per bank:
dram[0]:       5457      3757    none      none      none      none      none      none      none      none      none      none      none      none        1576      1491
dram[1]:       5470      3910    none      none      none      none      none      none      none      none      none      none      none      none        1218      1399
dram[2]:       5405      4231    none      none      none      none      none      none      none      none      none      none      none      none        1426      1585
dram[3]:       4700      4981    none      none      none      none      none      none      none      none      none      none      none      none        1345      1425
dram[4]:       4581      3182    none      none      none      none      none      none      none      none      none      none      none      none        1403      1341
dram[5]:       4764      3996    none      none      none      none      none      none      none      none      none      none      none      none        1577      1159
dram[6]:       5177      3599    none      none      none      none      none      none      none      none      none      none      none      none        1252      1328
dram[7]:       4433      3819    none      none      none      none      none      none      none      none      none      none      none      none        1480      1409
dram[8]:       4431      3001    none      none      none      none      none      none      none      none      none      none      none      none        1332      1294
dram[9]:       4509      3914    none      none      none      none      none      none      none      none      none      none      none      none        1404      1261
dram[10]:       4397      4676    none      none      none      none      none      none      none      none      none      none      none      none        1527      1213
dram[11]:       4123      4525    none      none      none      none      none      none      none      none      none      none      none      none        1300      1404
dram[12]:       4360      4485    none      none      none      none      none      none      none      none      none      none      none        4563      1647      1666
dram[13]:       4671      5202    none      none      none      none      none      none      none      none      none      none      none        4050      1354      1480
dram[14]:       3634      5266    none      none      none      none      none      none      none      none      none      none      none      none        1462      1563
dram[15]:       3648      4754    none      none      none      none      none      none      none      none      none      none      none      none        1446      1329
dram[16]:       5355      5317    none      none      none      none      none      none      none      none      none      none      none      none        1168      1374
dram[17]:       5046      5416    none      none      none      none      none      none      none      none      none      none      none      none        1256      1184
dram[18]:       5152      5703    none      none      none      none      none      none      none      none      none      none      none      none        1437      1276
dram[19]:       4770      6169    none      none      none      none      none      none      none      none      none      none      none      none        1485      1424
dram[20]:       4439      4508    none      none      none      none      none      none      none      none      none      none      none      none        1351      1271
dram[21]:       5032      4587    none      none      none      none      none      none      none      none      none      none      none      none        1380      1334
dram[22]:       4655      5136    none      none      none      none      none      none      none      none      none      none      none      none        1433      1621
dram[23]:       4746      5095    none      none      none      none      none      none      none      none      none      none      none      none        1269      1249
dram[24]:       4551      4517    none      none      none      none      none      none      none      none      none      none      none      none        1242      1539
dram[25]:       4873      5176    none      none      none      none      none      none      none      none      none      none      none      none        1277      1334
dram[26]:       4703      5378    none      none      none      none      none      none      none      none      none      none      none      none        1209      1411
dram[27]:       4226      4784    none      none      none      none      none      none      none      none      none      none      none      none        1275      1339
dram[28]:       4171      5109    none      none      none      none      none      none      none      none      none      none      none      none        1260      1349
dram[29]:       4618      4621    none      none      none      none      none      none      none      none      none      none      none      none        1356      1570
dram[30]:       3825      5331    none      none      none      none      none      none      none      none      none      none      none      none        1375      1412
dram[31]:       3438      5626    none      none      none      none      none      none      none      none      none      none      none      none        1399      1507
maximum mf latency per bank:
dram[0]:        410       327         0         0         0         0         0         0         0         0         0         0         0         0       381       379
dram[1]:        350       403         0         0         0         0         0         0         0         0         0         0         0         0       260       314
dram[2]:        281       346         0         0         0         0         0         0         0         0         0         0         0         0       360       413
dram[3]:        343       353         0         0         0         0         0         0         0         0         0         0         0         0       268       301
dram[4]:        283       346         0         0         0         0         0         0         0         0         0         0         0         0       326       307
dram[5]:        285       279         0         0         0         0         0         0         0         0         0         0         0         0       369       302
dram[6]:        386       330         0         0         0         0         0         0         0         0         0         0         0         0       303       243
dram[7]:        369       407         0         0         0         0         0         0         0         0         0         0         0         0       328       278
dram[8]:        264       275         0         0         0         0         0         0         0         0         0         0         0         0       255       223
dram[9]:        293       268         0         0         0         0         0         0         0         0         0         0         0         0       292       240
dram[10]:        381       413         0         0         0         0         0         0         0         0         0         0         0         0       325       237
dram[11]:        322       315         0         0         0         0         0         0         0         0         0         0         0         0       275       294
dram[12]:        364       336         0         0         0         0         0         0         0         0         0         0         0       436       430       422
dram[13]:        396       407         0         0         0         0         0         0         0         0         0         0         0       407       324       400
dram[14]:        310       314         0         0         0         0         0         0         0         0         0         0         0         0       320       384
dram[15]:        287       324         0         0         0         0         0         0         0         0         0         0         0         0       352       364
dram[16]:        323       351         0         0         0         0         0         0         0         0         0         0         0         0       260       272
dram[17]:        403       343         0         0         0         0         0         0         0         0         0         0         0         0       283       316
dram[18]:        290       321         0         0         0         0         0         0         0         0         0         0         0         0       309       331
dram[19]:        396       349         0         0         0         0         0         0         0         0         0         0         0         0       382       383
dram[20]:        293       305         0         0         0         0         0         0         0         0         0         0         0         0       233       238
dram[21]:        279       287         0         0         0         0         0         0         0         0         0         0         0         0       338       291
dram[22]:        275       267         0         0         0         0         0         0         0         0         0         0         0         0       394       345
dram[23]:        331       291         0         0         0         0         0         0         0         0         0         0         0         0       295       279
dram[24]:        278       302         0         0         0         0         0         0         0         0         0         0         0         0       329       403
dram[25]:        288       330         0         0         0         0         0         0         0         0         0         0         0         0       274       266
dram[26]:        473       423         0         0         0         0         0         0         0         0         0         0         0         0       263       309
dram[27]:        299       326         0         0         0         0         0         0         0         0         0         0         0         0       250       267
dram[28]:        314       310         0         0         0         0         0         0         0         0         0         0         0         0       264       319
dram[29]:        303       349         0         0         0         0         0         0         0         0         0         0         0         0       272       355
dram[30]:        376       397         0         0         0         0         0         0         0         0         0         0         0         0       288       278
dram[31]:        455       532         0         0         0         0         0         0         0         0         0         0         0         0       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22817 n_act=5 n_pre=1 n_req=71 n_rd=110 n_write=32 bw_util=0.01237
n_activity=657 dram_eff=0.4323
bk0: 46a 22744i bk1: 40a 22754i bk2: 0a 22962i bk3: 0a 22963i bk4: 0a 22963i bk5: 0a 22964i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22966i bk9: 0a 22966i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22967i bk14: 12a 22929i bk15: 12a 22932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00666231
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22825 n_act=4 n_pre=0 n_req=68 n_rd=108 n_write=28 bw_util=0.01184
n_activity=617 dram_eff=0.4408
bk0: 44a 22742i bk1: 40a 22773i bk2: 0a 22962i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22964i bk6: 0a 22964i bk7: 0a 22966i bk8: 0a 22966i bk9: 0a 22966i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22966i bk14: 12a 22934i bk15: 12a 22931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00561724
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22825 n_act=4 n_pre=0 n_req=68 n_rd=108 n_write=28 bw_util=0.01184
n_activity=620 dram_eff=0.4387
bk0: 44a 22743i bk1: 40a 22782i bk2: 0a 22961i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22964i bk6: 0a 22964i bk7: 0a 22966i bk8: 0a 22966i bk9: 0a 22966i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22967i bk14: 12a 22933i bk15: 12a 22933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0040061
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22825 n_act=4 n_pre=0 n_req=68 n_rd=108 n_write=28 bw_util=0.01184
n_activity=622 dram_eff=0.4373
bk0: 44a 22746i bk1: 40a 22762i bk2: 0a 22962i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22964i bk6: 0a 22964i bk7: 0a 22966i bk8: 0a 22966i bk9: 0a 22966i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22966i bk14: 12a 22933i bk15: 12a 22933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00857827
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22825 n_act=4 n_pre=0 n_req=68 n_rd=108 n_write=28 bw_util=0.01184
n_activity=614 dram_eff=0.443
bk0: 44a 22743i bk1: 40a 22769i bk2: 0a 22962i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22964i bk6: 0a 22964i bk7: 0a 22966i bk8: 0a 22966i bk9: 0a 22966i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22966i bk14: 12a 22936i bk15: 12a 22931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0079251
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22825 n_act=4 n_pre=0 n_req=68 n_rd=108 n_write=28 bw_util=0.01184
n_activity=615 dram_eff=0.4423
bk0: 44a 22750i bk1: 40a 22777i bk2: 0a 22962i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22964i bk6: 0a 22964i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22966i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22967i bk14: 12a 22931i bk15: 12a 22931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00631396
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22823 n_act=6 n_pre=2 n_req=67 n_rd=106 n_write=28 bw_util=0.01167
n_activity=624 dram_eff=0.4295
bk0: 46a 22742i bk1: 40a 22775i bk2: 0a 22961i bk3: 0a 22962i bk4: 0a 22963i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22965i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22968i bk14: 12a 22934i bk15: 8a 22936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00470281
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22825 n_act=6 n_pre=2 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=619 dram_eff=0.4265
bk0: 44a 22732i bk1: 40a 22768i bk2: 0a 22960i bk3: 0a 22962i bk4: 0a 22963i bk5: 0a 22964i bk6: 0a 22964i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22966i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22967i bk13: 0a 22968i bk14: 12a 22934i bk15: 8a 22941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00657522
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22827 n_act=6 n_pre=2 n_req=65 n_rd=102 n_write=28 bw_util=0.01132
n_activity=611 dram_eff=0.4255
bk0: 42a 22728i bk1: 40a 22776i bk2: 0a 22961i bk3: 0a 22962i bk4: 0a 22963i bk5: 0a 22964i bk6: 0a 22964i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22966i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22968i bk14: 12a 22934i bk15: 8a 22944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00701067
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22833 n_act=4 n_pre=0 n_req=64 n_rd=100 n_write=28 bw_util=0.01115
n_activity=583 dram_eff=0.4391
bk0: 40a 22754i bk1: 40a 22772i bk2: 0a 22962i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22965i bk11: 0a 22966i bk12: 0a 22967i bk13: 0a 22967i bk14: 12a 22933i bk15: 8a 22940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00796865
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=609 dram_eff=0.4335
bk0: 40a 22754i bk1: 44a 22779i bk2: 0a 22962i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22964i bk6: 0a 22964i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22966i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22967i bk14: 12a 22933i bk15: 8a 22941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00566079
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22825 n_act=5 n_pre=1 n_req=67 n_rd=106 n_write=28 bw_util=0.01167
n_activity=609 dram_eff=0.4401
bk0: 42a 22741i bk1: 44a 22751i bk2: 0a 22962i bk3: 0a 22964i bk4: 0a 22964i bk5: 0a 22964i bk6: 0a 22964i bk7: 0a 22964i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22967i bk13: 0a 22967i bk14: 12a 22934i bk15: 8a 22942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00775093
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22820 n_act=6 n_pre=1 n_req=69 n_rd=110 n_write=28 bw_util=0.01202
n_activity=624 dram_eff=0.4423
bk0: 44a 22744i bk1: 44a 22768i bk2: 0a 22962i bk3: 0a 22963i bk4: 0a 22963i bk5: 0a 22964i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22965i bk11: 0a 22966i bk12: 0a 22968i bk13: 2a 22957i bk14: 12a 22923i bk15: 8a 22936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00875245
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22824 n_act=6 n_pre=1 n_req=67 n_rd=106 n_write=28 bw_util=0.01167
n_activity=619 dram_eff=0.433
bk0: 42a 22740i bk1: 42a 22774i bk2: 0a 22963i bk3: 0a 22963i bk4: 0a 22963i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22966i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22967i bk13: 2a 22954i bk14: 12a 22926i bk15: 8a 22940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00744611
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22827 n_act=5 n_pre=1 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=604 dram_eff=0.4371
bk0: 44a 22744i bk1: 40a 22784i bk2: 0a 22962i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22966i bk14: 12a 22933i bk15: 8a 22939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00701067
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22827 n_act=5 n_pre=1 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=607 dram_eff=0.4349
bk0: 44a 22744i bk1: 40a 22773i bk2: 0a 22961i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22967i bk14: 12a 22934i bk15: 8a 22942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00592206
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22827 n_act=5 n_pre=1 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=608 dram_eff=0.4342
bk0: 44a 22739i bk1: 40a 22774i bk2: 0a 22963i bk3: 0a 22964i bk4: 0a 22964i bk5: 0a 22964i bk6: 0a 22964i bk7: 0a 22964i bk8: 0a 22964i bk9: 0a 22965i bk10: 0a 22965i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22966i bk14: 12a 22934i bk15: 8a 22942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00461572
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22831 n_act=4 n_pre=0 n_req=65 n_rd=102 n_write=28 bw_util=0.01132
n_activity=582 dram_eff=0.4467
bk0: 40a 22754i bk1: 40a 22789i bk2: 0a 22963i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22966i bk14: 12a 22930i bk15: 10a 22926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00701067
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=596 dram_eff=0.443
bk0: 40a 22748i bk1: 40a 22774i bk2: 0a 22963i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22965i bk11: 0a 22965i bk12: 0a 22967i bk13: 0a 22967i bk14: 12a 22932i bk15: 12a 22931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00892663
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=585 dram_eff=0.4513
bk0: 40a 22753i bk1: 40a 22778i bk2: 0a 22962i bk3: 0a 22962i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22967i bk13: 0a 22967i bk14: 12a 22932i bk15: 12a 22929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00570433
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=606 dram_eff=0.4356
bk0: 40a 22763i bk1: 40a 22777i bk2: 0a 22962i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22965i bk11: 0a 22966i bk12: 0a 22967i bk13: 0a 22967i bk14: 12a 22935i bk15: 12a 22933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00553015
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=590 dram_eff=0.4475
bk0: 40a 22755i bk1: 40a 22780i bk2: 0a 22962i bk3: 0a 22962i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22967i bk13: 0a 22967i bk14: 12a 22932i bk15: 12a 22930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0055737
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=598 dram_eff=0.4415
bk0: 40a 22753i bk1: 40a 22778i bk2: 0a 22962i bk3: 0a 22962i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22967i bk13: 0a 22967i bk14: 12a 22932i bk15: 12a 22933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00561724
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=591 dram_eff=0.4467
bk0: 40a 22754i bk1: 40a 22782i bk2: 0a 22963i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22965i bk11: 0a 22965i bk12: 0a 22966i bk13: 0a 22967i bk14: 12a 22928i bk15: 12a 22927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00631396
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=588 dram_eff=0.449
bk0: 40a 22746i bk1: 40a 22773i bk2: 0a 22963i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22966i bk14: 12a 22933i bk15: 12a 22928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00457217
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=601 dram_eff=0.4393
bk0: 40a 22762i bk1: 40a 22789i bk2: 0a 22964i bk3: 0a 22964i bk4: 0a 22964i bk5: 0a 22964i bk6: 0a 22964i bk7: 0a 22964i bk8: 0a 22964i bk9: 0a 22965i bk10: 0a 22965i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22967i bk14: 12a 22930i bk15: 12a 22925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00426736
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=576 dram_eff=0.4583
bk0: 40a 22737i bk1: 40a 22762i bk2: 0a 22963i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22966i bk14: 12a 22929i bk15: 12a 22929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00744611
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=608 dram_eff=0.4342
bk0: 40a 22752i bk1: 40a 22793i bk2: 0a 22963i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22966i bk14: 12a 22931i bk15: 12a 22933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0071413
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=598 dram_eff=0.4415
bk0: 40a 22757i bk1: 40a 22789i bk2: 0a 22963i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22966i bk14: 12a 22931i bk15: 12a 22931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00448509
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=587 dram_eff=0.4497
bk0: 40a 22753i bk1: 40a 22777i bk2: 0a 22963i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22966i bk13: 0a 22966i bk14: 12a 22931i bk15: 12a 22927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00718485
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=579 dram_eff=0.456
bk0: 40a 22757i bk1: 40a 22750i bk2: 0a 22963i bk3: 0a 22964i bk4: 0a 22964i bk5: 0a 22964i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22966i bk11: 0a 22966i bk12: 0a 22967i bk13: 0a 22967i bk14: 12a 22934i bk15: 12a 22925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00648813
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=22965 n_nop=22829 n_act=4 n_pre=0 n_req=66 n_rd=104 n_write=28 bw_util=0.0115
n_activity=590 dram_eff=0.4475
bk0: 40a 22764i bk1: 40a 22753i bk2: 0a 22962i bk3: 0a 22963i bk4: 0a 22964i bk5: 0a 22965i bk6: 0a 22965i bk7: 0a 22965i bk8: 0a 22965i bk9: 0a 22965i bk10: 0a 22965i bk11: 0a 22966i bk12: 0a 22967i bk13: 0a 22967i bk14: 12a 22932i bk15: 12a 22931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00561724

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1455, Miss = 55, Miss_rate = 0.038, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[1]: Access = 1399, Miss = 54, Miss_rate = 0.039, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[2]: Access = 1452, Miss = 54, Miss_rate = 0.037, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 1435, Miss = 54, Miss_rate = 0.038, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 1212, Miss = 54, Miss_rate = 0.045, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[5]: Access = 1318, Miss = 54, Miss_rate = 0.041, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[6]: Access = 1358, Miss = 53, Miss_rate = 0.039, Pending_hits = 23, Reservation_fails = 27
L2_cache_bank[7]: Access = 1273, Miss = 52, Miss_rate = 0.041, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 1135, Miss = 51, Miss_rate = 0.045, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[9]: Access = 1251, Miss = 50, Miss_rate = 0.040, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[10]: Access = 1328, Miss = 52, Miss_rate = 0.039, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 1325, Miss = 53, Miss_rate = 0.040, Pending_hits = 18, Reservation_fails = 27
L2_cache_bank[12]: Access = 1433, Miss = 55, Miss_rate = 0.038, Pending_hits = 28, Reservation_fails = 25
L2_cache_bank[13]: Access = 1494, Miss = 53, Miss_rate = 0.035, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 1317, Miss = 52, Miss_rate = 0.039, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[15]: Access = 1237, Miss = 52, Miss_rate = 0.042, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[16]: Access = 1542, Miss = 52, Miss_rate = 0.034, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 1452, Miss = 51, Miss_rate = 0.035, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 1543, Miss = 52, Miss_rate = 0.034, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[19]: Access = 1554, Miss = 52, Miss_rate = 0.033, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[20]: Access = 1288, Miss = 52, Miss_rate = 0.040, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[21]: Access = 1410, Miss = 52, Miss_rate = 0.037, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[22]: Access = 1421, Miss = 52, Miss_rate = 0.037, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[23]: Access = 1410, Miss = 52, Miss_rate = 0.037, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[24]: Access = 1348, Miss = 52, Miss_rate = 0.039, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[25]: Access = 1440, Miss = 52, Miss_rate = 0.036, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[26]: Access = 1414, Miss = 52, Miss_rate = 0.037, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[27]: Access = 1305, Miss = 52, Miss_rate = 0.040, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[28]: Access = 1353, Miss = 52, Miss_rate = 0.038, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 1375, Miss = 52, Miss_rate = 0.038, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[30]: Access = 1311, Miss = 52, Miss_rate = 0.040, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[31]: Access = 1218, Miss = 52, Miss_rate = 0.043, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 43806
L2_total_cache_misses = 1679
L2_total_cache_miss_rate = 0.0383
L2_total_cache_pending_hits = 741
L2_total_cache_reservation_fails = 79
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1214
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 79
L2_cache_data_port_util = 0.138
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=89616
icnt_total_pkts_simt_to_mem=140934
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.606
	minimum = 6
	maximum = 117
Network latency average = 17.4578
	minimum = 6
	maximum = 95
Slowest packet = 83197
Flit latency average = 16.2707
	minimum = 6
	maximum = 95
Slowest flit = 227850
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0468029
	minimum = 0.0290365 (at node 31)
	maximum = 0.0827101 (at node 12)
Accepted packet rate average = 0.0468029
	minimum = 0.0290365 (at node 31)
	maximum = 0.0827101 (at node 12)
Injected flit rate average = 0.124908
	minimum = 0.0800704 (at node 32)
	maximum = 0.208975 (at node 10)
Accepted flit rate average= 0.124908
	minimum = 0.0721513 (at node 31)
	maximum = 0.244611 (at node 12)
Injected packet length average = 2.6688
Accepted packet length average = 2.6688
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1434 (3 samples)
	minimum = 6 (3 samples)
	maximum = 112 (3 samples)
Network latency average = 13.6829 (3 samples)
	minimum = 6 (3 samples)
	maximum = 100.333 (3 samples)
Flit latency average = 12.4037 (3 samples)
	minimum = 6 (3 samples)
	maximum = 97.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.045957 (3 samples)
	minimum = 0.0275357 (3 samples)
	maximum = 0.095913 (3 samples)
Accepted packet rate average = 0.045957 (3 samples)
	minimum = 0.0275357 (3 samples)
	maximum = 0.095913 (3 samples)
Injected flit rate average = 0.121629 (3 samples)
	minimum = 0.0565931 (3 samples)
	maximum = 0.317057 (3 samples)
Accepted flit rate average = 0.121629 (3 samples)
	minimum = 0.0852326 (3 samples)
	maximum = 0.213295 (3 samples)
Injected packet size average = 2.64659 (3 samples)
Accepted packet size average = 2.64659 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 195113 (inst/sec)
gpgpu_simulation_rate = 1508 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,30162)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,30162)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,30162)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,30162)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,30162)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,30162)
GPGPU-Sim uArch: cycles simulated: 30662  inst.: 3955264 (ipc=106.0) sim_rate=197763 (inst/sec) elapsed = 0:0:00:20 / Fri Jul 27 18:55:54 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 32662  inst.: 4156551 (ipc=101.7) sim_rate=197931 (inst/sec) elapsed = 0:0:00:21 / Fri Jul 27 18:55:55 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2817,30162), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3127,30162), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3223,30162), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3248,30162), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3277,30162), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3295,30162), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 6.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3296
gpu_sim_insn = 334884
gpu_ipc =     101.6032
gpu_tot_sim_cycle = 33458
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     126.6410
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 603
gpu_stall_icnt2sh    = 30266
gpu_total_sim_rate=201769

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86605
	L1I_total_cache_misses = 2191
	L1I_total_cache_miss_rate = 0.0253
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5096, Miss = 2531, Miss_rate = 0.497, Pending_hits = 97, Reservation_fails = 11098
	L1D_cache_core[1]: Access = 6295, Miss = 3022, Miss_rate = 0.480, Pending_hits = 91, Reservation_fails = 11369
	L1D_cache_core[2]: Access = 6792, Miss = 3082, Miss_rate = 0.454, Pending_hits = 75, Reservation_fails = 12259
	L1D_cache_core[3]: Access = 5316, Miss = 2643, Miss_rate = 0.497, Pending_hits = 113, Reservation_fails = 12444
	L1D_cache_core[4]: Access = 5390, Miss = 2641, Miss_rate = 0.490, Pending_hits = 131, Reservation_fails = 12727
	L1D_cache_core[5]: Access = 6282, Miss = 2951, Miss_rate = 0.470, Pending_hits = 125, Reservation_fails = 13212
	L1D_cache_core[6]: Access = 5402, Miss = 2872, Miss_rate = 0.532, Pending_hits = 151, Reservation_fails = 12367
	L1D_cache_core[7]: Access = 5224, Miss = 2832, Miss_rate = 0.542, Pending_hits = 173, Reservation_fails = 12330
	L1D_cache_core[8]: Access = 5250, Miss = 2812, Miss_rate = 0.536, Pending_hits = 140, Reservation_fails = 12034
	L1D_cache_core[9]: Access = 5850, Miss = 3007, Miss_rate = 0.514, Pending_hits = 105, Reservation_fails = 12714
	L1D_cache_core[10]: Access = 5516, Miss = 2710, Miss_rate = 0.491, Pending_hits = 118, Reservation_fails = 11899
	L1D_cache_core[11]: Access = 5224, Miss = 2714, Miss_rate = 0.520, Pending_hits = 153, Reservation_fails = 11860
	L1D_cache_core[12]: Access = 6164, Miss = 2716, Miss_rate = 0.441, Pending_hits = 157, Reservation_fails = 10931
	L1D_cache_core[13]: Access = 6172, Miss = 2710, Miss_rate = 0.439, Pending_hits = 153, Reservation_fails = 10762
	L1D_cache_core[14]: Access = 5992, Miss = 2732, Miss_rate = 0.456, Pending_hits = 152, Reservation_fails = 11028
	L1D_total_cache_accesses = 85965
	L1D_total_cache_misses = 41975
	L1D_total_cache_miss_rate = 0.4883
	L1D_total_cache_pending_hits = 1934
	L1D_total_cache_reservation_fails = 179034
	L1D_cache_data_port_util = 0.123
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 97770
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81264
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2191
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 307, 307, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 229431
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11694
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 229431
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:342000	W0_Idle:77556	W0_Scoreboard:106512	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 93552 {8:11694,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1590384 {136:11694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 558 
averagemflatency = 199 
max_icnt2mem_latency = 214 
max_icnt2sh_latency = 33457 
mrq_lat_table:1078 	621 	755 	187 	174 	35 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42740 	1489 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4765 	5613 	13016 	20966 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3716 	4697 	2671 	606 	19 	0 	0 	0 	178 	271 	10160 	21743 	174 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882      1974      1970         0         0         0         0         0         0         0         0         0         0       901       932 
dram[1]:      2192      1938      1968      2112         0         0         0         0         0         0         0         0         0         0       870       951 
dram[2]:      2144      1942      1963      1978         0         0         0         0         0         0         0         0         0         0       869       950 
dram[3]:      2210      1946      2144      1942         0         0         0         0         0         0         0         0         0         0       882       982 
dram[4]:      2221      1943      2123      1936         0         0         0         0         0         0         0         0         0         0       880       900 
dram[5]:      2234      1949      1981      2129         0         0         0         0         0         0         0         0         0         0       908       895 
dram[6]:      2174      1953      1977      1960         0         0         0         0         0         0         0         0         0         0       904       890 
dram[7]:      2252      1957      2312      1957         0         0         0         0         0         0         0         0         0         0       911       886 
dram[8]:      2090      1967      2106      1953         0         0         0         0         0         0         0         0         0         0       926       911 
dram[9]:      2421      1970      2089      2689         0         0         0         0         0         0         0         0         0         0       924       905 
dram[10]:      2438      1896      1985      2706         0         0         0         0         0         0         0         0         0         0       933       920 
dram[11]:      2445      1900      2330      2756         0         0         0         0         0         0         0         0         0         0       891       933 
dram[12]:      2462      2537      2219      2786         0         0         0         0         0         0         0         0         0       911       890       932 
dram[13]:      2323      3179      2167      2822         0         0         0         0         0         0         0         0         0       908       884       964 
dram[14]:      2155      3201      2156      2829         0         0         0         0         0         0         0         0         0         0       878       957 
dram[15]:      1315      3251      2354      2885         0         0         0         0         0         0         0         0         0         0       895       972 
dram[16]:      1794      3242      2341      2945         0         0         0         0         0         0         0         0         0         0       891       922 
dram[17]:      2203      3285      2236      2756         0         0         0         0         0         0         0         0         0         0       912       916 
dram[18]:      2590      3388      2224      2794         0         0         0         0         0         0         0         0         0         0       919       870 
dram[19]:      2611      3466      2379      2777         0         0         0         0         0         0         0         0         0         0       916       869 
dram[20]:      2618      3560      1921      2829         0         0         0         0         0         0         0         0         0         0       943       859 
dram[21]:      2636      2716      1915      2812         0         0         0         0         0         0         0         0         0         0       937       855 
dram[22]:      2642      3322      1910      2878         0         0         0         0         0         0         0         0         0         0       951       869 
dram[23]:      2681      3353      1947      2910         0         0         0         0         0         0         0         0         0         0       878       874 
dram[24]:      2694      3414      1935      2997         0         0         0         0         0         0         0         0         0         0       874       886 
dram[25]:      2818      3420      1928      2785         0         0         0         0         0         0         0         0         0         0       890       886 
dram[26]:      2315      3460      1922      2823         0         0         0         0         0         0         0         0         0         0       863       897 
dram[27]:      2766      3578      2154      2836         0         0         0         0         0         0         0         0         0         0       862       911 
dram[28]:      2777      3638      2143      2812         0         0         0         0         0         0         0         0         0         0       895       916 
dram[29]:      2783      3670      1967      2910         0         0         0         0         0         0         0         0         0         0       891       924 
dram[30]:      2802      2827      1964      2962         0         0         0         0         0         0         0         0         0         0       928       887 
dram[31]:      2811      3490      1974      3019         0         0         0         0         0         0         0         0         0         0       924       884 
average row accesses per activate:
dram[0]: 35.000000 36.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[1]: 34.000000 34.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[2]: 34.000000 34.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[3]: 34.000000 34.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[4]: 34.000000 34.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[5]: 34.000000 34.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[6]: 11.666667 34.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[7]: 11.333333 34.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[8]: 12.333333 34.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[9]: 36.000000 34.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[10]: 36.000000 36.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[11]: 12.333333 36.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[12]: 12.666667 36.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  4.000000 
dram[13]: 18.500000 35.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  4.000000 
dram[14]: 19.000000 34.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[15]: 19.000000 34.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[16]: 19.000000 34.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[17]: 36.000000 34.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000 
dram[18]: 36.000000 34.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[19]: 36.000000 34.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[20]: 36.000000 34.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[21]: 36.000000 32.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[22]: 36.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[23]: 12.666667 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[24]: 12.666667 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[25]: 12.666667 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[26]: 36.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[27]: 36.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[28]: 36.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[29]: 36.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[30]: 36.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[31]: 36.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
average row locality = 2855/214 = 13.341122
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        26         4         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[1]:        26        26         4         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[2]:        26        26         4         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[3]:        26        26         4         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[4]:        26        26         4         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[5]:        26        26         4         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[6]:        27        26         4         2         0         0         0         0         0         0         0         0         0         0         6         4 
dram[7]:        26        26         4         2         0         0         0         0         0         0         0         0         0         0         6         4 
dram[8]:        27        26         4         2         0         0         0         0         0         0         0         0         0         0         6         4 
dram[9]:        26        26         4         2         0         0         0         0         0         0         0         0         0         0         6         4 
dram[10]:        26        28         4         2         0         0         0         0         0         0         0         0         0         0         6         4 
dram[11]:        27        28         4         2         0         0         0         0         0         0         0         0         0         0         6         4 
dram[12]:        28        28         4         2         0         0         0         0         0         0         0         0         0         1         6         4 
dram[13]:        27        27         4         2         0         0         0         0         0         0         0         0         0         1         6         4 
dram[14]:        28        26         4         2         0         0         0         0         0         0         0         0         0         0         6         4 
dram[15]:        28        26         4         2         0         0         0         0         0         0         0         0         0         0         6         4 
dram[16]:        28        26         4         2         0         0         0         0         0         0         0         0         0         0         6         4 
dram[17]:        26        26         4         2         0         0         0         0         0         0         0         0         0         0         6         5 
dram[18]:        26        26         4         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[19]:        26        26         4         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[20]:        26        26         4         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[21]:        26        26         4         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[22]:        26        26         2         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[23]:        28        26         2         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[24]:        28        26         2         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[25]:        28        26         2         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[26]:        26        26         2         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[27]:        26        26         2         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[28]:        26        26         2         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[29]:        26        26         2         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[30]:        26        26         2         2         0         0         0         0         0         0         0         0         0         0         6         6 
dram[31]:        26        26         2         2         0         0         0         0         0         0         0         0         0         0         6         6 
total reads: 2225
min_bank_accesses = 0!
chip skew: 73/68 = 1.07
number of total write accesses:
dram[0]:         8        10         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        10         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 630
min_bank_accesses = 0!
chip skew: 22/18 = 1.22
average mf latency per bank:
dram[0]:       4863      2961       141       336    none      none      none      none      none      none      none      none      none      none        1576      1491
dram[1]:       4857      3044       215       334    none      none      none      none      none      none      none      none      none      none        1218      1399
dram[2]:       4800      3290       225       512    none      none      none      none      none      none      none      none      none      none        1426      1585
dram[3]:       4177      3845       140       215    none      none      none      none      none      none      none      none      none      none        1345      1425
dram[4]:       4076      2469       130       202    none      none      none      none      none      none      none      none      none      none        1403      1341
dram[5]:       4225      3093       151       181    none      none      none      none      none      none      none      none      none      none        1577      1159
dram[6]:       4620      2800       204       276    none      none      none      none      none      none      none      none      none      none        1252      1328
dram[7]:       3937      2958       134       219    none      none      none      none      none      none      none      none      none      none        1480      1409
dram[8]:       3503      2326       123       227    none      none      none      none      none      none      none      none      none      none        1332      1294
dram[9]:       3547      3034       170        92    none      none      none      none      none      none      none      none      none      none        1404      1261
dram[10]:       3452      3671       159       104    none      none      none      none      none      none      none      none      none      none        1527      1213
dram[11]:       3269      3554       138        95    none      none      none      none      none      none      none      none      none      none        1300      1404
dram[12]:       3479      3523       140        94    none      none      none      none      none      none      none      none      none        4563      1647      1666
dram[13]:       3691      4049       135        90    none      none      none      none      none      none      none      none      none        4050      1354      1480
dram[14]:       2901      4066       143        85    none      none      none      none      none      none      none      none      none      none        1462      1563
dram[15]:       2909      3669       145        88    none      none      none      none      none      none      none      none      none      none        1446      1329
dram[16]:       4259      4100       133        88    none      none      none      none      none      none      none      none      none      none        1168      1374
dram[17]:       3957      4177       137        90    none      none      none      none      none      none      none      none      none      none        1256      1184
dram[18]:       4040      4402       139        97    none      none      none      none      none      none      none      none      none      none        1437      1276
dram[19]:       3741      4754       126        87    none      none      none      none      none      none      none      none      none      none        1485      1424
dram[20]:       3489      3493       158        99    none      none      none      none      none      none      none      none      none      none        1351      1271
dram[21]:       3952      3780       177        88    none      none      none      none      none      none      none      none      none      none        1380      1334
dram[22]:       3649      4210       252        88    none      none      none      none      none      none      none      none      none      none        1433      1621
dram[23]:       3548      4210       429        85    none      none      none      none      none      none      none      none      none      none        1269      1249
dram[24]:       3401      3725       397        86    none      none      none      none      none      none      none      none      none      none        1242      1539
dram[25]:       3639      4256       368        86    none      none      none      none      none      none      none      none      none      none        1277      1334
dram[26]:       3700      4425       386        96    none      none      none      none      none      none      none      none      none      none        1209      1411
dram[27]:       3328      3955       243        88    none      none      none      none      none      none      none      none      none      none        1275      1339
dram[28]:       3287      4220       262        86    none      none      none      none      none      none      none      none      none      none        1260      1349
dram[29]:       3635      3823       477        92    none      none      none      none      none      none      none      none      none      none        1356      1570
dram[30]:       3019      4397       485        92    none      none      none      none      none      none      none      none      none      none        1375      1412
dram[31]:       2710      4614       302        87    none      none      none      none      none      none      none      none      none      none        1399      1507
maximum mf latency per bank:
dram[0]:        410       327       326       339         0         0         0         0         0         0         0         0         0         0       381       379
dram[1]:        350       408       475       343         0         0         0         0         0         0         0         0         0         0       260       314
dram[2]:        289       416       483       524         0         0         0         0         0         0         0         0         0         0       360       413
dram[3]:        343       353       275       230         0         0         0         0         0         0         0         0         0         0       268       301
dram[4]:        299       346       221       208         0         0         0         0         0         0         0         0         0         0       326       307
dram[5]:        285       279       286       181         0         0         0         0         0         0         0         0         0         0       369       302
dram[6]:        386       376       454       325         0         0         0         0         0         0         0         0         0         0       303       243
dram[7]:        369       407       275       234         0         0         0         0         0         0         0         0         0         0       328       278
dram[8]:        264       275       217       242         0         0         0         0         0         0         0         0         0         0       255       223
dram[9]:        293       297       330       199         0         0         0         0         0         0         0         0         0         0       292       240
dram[10]:        381       413       290       243         0         0         0         0         0         0         0         0         0         0       325       237
dram[11]:        322       315       263       207         0         0         0         0         0         0         0         0         0         0       275       294
dram[12]:        364       336       285       197         0         0         0         0         0         0         0         0         0       436       430       422
dram[13]:        396       407       263       182         0         0         0         0         0         0         0         0         0       407       324       400
dram[14]:        310       314       280       172         0         0         0         0         0         0         0         0         0         0       320       384
dram[15]:        287       324       257       181         0         0         0         0         0         0         0         0         0         0       352       364
dram[16]:        323       351       233       181         0         0         0         0         0         0         0         0         0         0       260       272
dram[17]:        403       343       267       188         0         0         0         0         0         0         0         0         0         0       283       316
dram[18]:        290       329       237       207         0         0         0         0         0         0         0         0         0         0       309       331
dram[19]:        396       349       221       175         0         0         0         0         0         0         0         0         0         0       382       383
dram[20]:        293       305       198       205         0         0         0         0         0         0         0         0         0         0       233       238
dram[21]:        279       287       289       181         0         0         0         0         0         0         0         0         0         0       338       291
dram[22]:        275       267       267       178         0         0         0         0         0         0         0         0         0         0       394       345
dram[23]:        445       537       558       173         0         0         0         0         0         0         0         0         0         0       295       279
dram[24]:        417       503       530       173         0         0         0         0         0         0         0         0         0         0       329       403
dram[25]:        426       445       465       174         0         0         0         0         0         0         0         0         0         0       274       266
dram[26]:        473       423       389       206         0         0         0         0         0         0         0         0         0         0       263       309
dram[27]:        321       432       252       181         0         0         0         0         0         0         0         0         0         0       250       267
dram[28]:        329       440       271       174         0         0         0         0         0         0         0         0         0         0       264       319
dram[29]:        329       439       489       195         0         0         0         0         0         0         0         0         0         0       272       355
dram[30]:        376       447       497       194         0         0         0         0         0         0         0         0         0         0       288       278
dram[31]:        455       532       305       177         0         0         0         0         0         0         0         0         0         0       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25284 n_act=7 n_pre=1 n_req=91 n_rd=142 n_write=40 bw_util=0.01429
n_activity=828 dram_eff=0.4396
bk0: 54a 25234i bk1: 52a 25210i bk2: 8a 25417i bk3: 4a 25442i bk4: 0a 25470i bk5: 0a 25472i bk6: 0a 25473i bk7: 0a 25473i bk8: 0a 25474i bk9: 0a 25474i bk10: 0a 25475i bk11: 0a 25475i bk12: 0a 25475i bk13: 0a 25476i bk14: 12a 25439i bk15: 12a 25442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00769412
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25292 n_act=6 n_pre=0 n_req=88 n_rd=140 n_write=36 bw_util=0.01382
n_activity=784 dram_eff=0.449
bk0: 52a 25234i bk1: 52a 25208i bk2: 8a 25382i bk3: 4a 25455i bk4: 0a 25471i bk5: 0a 25471i bk6: 0a 25471i bk7: 0a 25473i bk8: 0a 25473i bk9: 0a 25473i bk10: 0a 25473i bk11: 0a 25476i bk12: 0a 25476i bk13: 0a 25477i bk14: 12a 25445i bk15: 12a 25442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00851849
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25292 n_act=6 n_pre=0 n_req=88 n_rd=140 n_write=36 bw_util=0.01382
n_activity=775 dram_eff=0.4542
bk0: 52a 25233i bk1: 52a 25218i bk2: 8a 25363i bk3: 4a 25424i bk4: 0a 25471i bk5: 0a 25471i bk6: 0a 25471i bk7: 0a 25474i bk8: 0a 25474i bk9: 0a 25474i bk10: 0a 25475i bk11: 0a 25475i bk12: 0a 25476i bk13: 0a 25477i bk14: 12a 25443i bk15: 12a 25443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.010285
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25292 n_act=6 n_pre=0 n_req=88 n_rd=140 n_write=36 bw_util=0.01382
n_activity=804 dram_eff=0.4378
bk0: 52a 25237i bk1: 52a 25213i bk2: 8a 25406i bk3: 4a 25455i bk4: 0a 25471i bk5: 0a 25471i bk6: 0a 25471i bk7: 0a 25473i bk8: 0a 25473i bk9: 0a 25474i bk10: 0a 25475i bk11: 0a 25475i bk12: 0a 25476i bk13: 0a 25476i bk14: 12a 25443i bk15: 12a 25444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00918584
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25292 n_act=6 n_pre=0 n_req=88 n_rd=140 n_write=36 bw_util=0.01382
n_activity=786 dram_eff=0.4478
bk0: 52a 25233i bk1: 52a 25222i bk2: 8a 25411i bk3: 4a 25455i bk4: 0a 25471i bk5: 0a 25471i bk6: 0a 25471i bk7: 0a 25473i bk8: 0a 25473i bk9: 0a 25473i bk10: 0a 25474i bk11: 0a 25476i bk12: 0a 25476i bk13: 0a 25476i bk14: 12a 25447i bk15: 12a 25442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00832221
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25292 n_act=6 n_pre=0 n_req=88 n_rd=140 n_write=36 bw_util=0.01382
n_activity=792 dram_eff=0.4444
bk0: 52a 25244i bk1: 52a 25230i bk2: 8a 25377i bk3: 4a 25455i bk4: 0a 25471i bk5: 0a 25471i bk6: 0a 25471i bk7: 0a 25472i bk8: 0a 25472i bk9: 0a 25473i bk10: 0a 25474i bk11: 0a 25475i bk12: 0a 25476i bk13: 0a 25478i bk14: 12a 25442i bk15: 12a 25442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00800817
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25290 n_act=8 n_pre=2 n_req=87 n_rd=138 n_write=36 bw_util=0.01366
n_activity=804 dram_eff=0.4328
bk0: 54a 25234i bk1: 52a 25213i bk2: 8a 25390i bk3: 4a 25456i bk4: 0a 25470i bk5: 0a 25473i bk6: 0a 25473i bk7: 0a 25473i bk8: 0a 25474i bk9: 0a 25474i bk10: 0a 25474i bk11: 0a 25475i bk12: 0a 25475i bk13: 0a 25477i bk14: 12a 25443i bk15: 8a 25445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00647719
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25292 n_act=8 n_pre=2 n_req=86 n_rd=136 n_write=36 bw_util=0.0135
n_activity=791 dram_eff=0.4349
bk0: 52a 25223i bk1: 52a 25220i bk2: 8a 25395i bk3: 4a 25454i bk4: 0a 25470i bk5: 0a 25471i bk6: 0a 25471i bk7: 0a 25473i bk8: 0a 25473i bk9: 0a 25474i bk10: 0a 25475i bk11: 0a 25475i bk12: 0a 25477i bk13: 0a 25478i bk14: 12a 25444i bk15: 8a 25451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00710528
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25286 n_act=8 n_pre=2 n_req=89 n_rd=138 n_write=40 bw_util=0.01398
n_activity=829 dram_eff=0.4294
bk0: 54a 25174i bk1: 52a 25234i bk2: 8a 25415i bk3: 4a 25454i bk4: 0a 25470i bk5: 0a 25471i bk6: 0a 25471i bk7: 0a 25473i bk8: 0a 25474i bk9: 0a 25475i bk10: 0a 25475i bk11: 0a 25475i bk12: 0a 25475i bk13: 0a 25477i bk14: 12a 25443i bk15: 8a 25454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00749784
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25288 n_act=6 n_pre=0 n_req=90 n_rd=136 n_write=44 bw_util=0.01413
n_activity=786 dram_eff=0.458
bk0: 52a 25208i bk1: 52a 25182i bk2: 8a 25345i bk3: 4a 25393i bk4: 0a 25471i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25473i bk9: 0a 25473i bk10: 0a 25473i bk11: 0a 25474i bk12: 0a 25477i bk13: 0a 25477i bk14: 12a 25444i bk15: 8a 25451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0131899
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25284 n_act=6 n_pre=0 n_req=92 n_rd=140 n_write=44 bw_util=0.01445
n_activity=833 dram_eff=0.4418
bk0: 52a 25202i bk1: 56a 25207i bk2: 8a 25381i bk3: 4a 25399i bk4: 0a 25471i bk5: 0a 25471i bk6: 0a 25471i bk7: 0a 25472i bk8: 0a 25473i bk9: 0a 25474i bk10: 0a 25474i bk11: 0a 25475i bk12: 0a 25475i bk13: 0a 25477i bk14: 12a 25444i bk15: 8a 25452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0103635
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25278 n_act=8 n_pre=2 n_req=93 n_rd=142 n_write=44 bw_util=0.0146
n_activity=827 dram_eff=0.4498
bk0: 54a 25169i bk1: 56a 25198i bk2: 8a 25351i bk3: 4a 25418i bk4: 0a 25470i bk5: 0a 25470i bk6: 0a 25470i bk7: 0a 25472i bk8: 0a 25474i bk9: 0a 25474i bk10: 0a 25476i bk11: 0a 25476i bk12: 0a 25477i bk13: 0a 25477i bk14: 12a 25444i bk15: 8a 25453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0113449
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25273 n_act=9 n_pre=2 n_req=95 n_rd=146 n_write=44 bw_util=0.01492
n_activity=841 dram_eff=0.4518
bk0: 56a 25166i bk1: 56a 25210i bk2: 8a 25408i bk3: 4a 25421i bk4: 0a 25470i bk5: 0a 25471i bk6: 0a 25472i bk7: 0a 25473i bk8: 0a 25473i bk9: 0a 25474i bk10: 0a 25474i bk11: 0a 25476i bk12: 0a 25478i bk13: 2a 25467i bk14: 12a 25433i bk15: 8a 25447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00989244
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25279 n_act=8 n_pre=1 n_req=93 n_rd=142 n_write=44 bw_util=0.0146
n_activity=832 dram_eff=0.4471
bk0: 54a 25191i bk1: 54a 25219i bk2: 8a 25360i bk3: 4a 25388i bk4: 0a 25470i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25472i bk9: 0a 25474i bk10: 0a 25474i bk11: 0a 25475i bk12: 0a 25476i bk13: 2a 25465i bk14: 12a 25437i bk15: 8a 25451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00808668
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25282 n_act=7 n_pre=1 n_req=92 n_rd=140 n_write=44 bw_util=0.01445
n_activity=837 dram_eff=0.4397
bk0: 56a 25200i bk1: 52a 25225i bk2: 8a 25391i bk3: 4a 25410i bk4: 0a 25471i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25472i bk9: 0a 25472i bk10: 0a 25474i bk11: 0a 25475i bk12: 0a 25476i bk13: 0a 25477i bk14: 12a 25444i bk15: 8a 25450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00851849
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents
MSHR: tag=0x80036f80, atomic=0 1 entries : 0x7fbd672eda80 :  mf: uid=357833, sid06:w15, part=15, addr=0x80036f80, load , size=128, unknown  status = IN_PARTITION_DRAM (33455), 

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25282 n_act=7 n_pre=1 n_req=92 n_rd=140 n_write=44 bw_util=0.01445
n_activity=838 dram_eff=0.4391
bk0: 56a 25200i bk1: 52a 25226i bk2: 8a 25394i bk3: 4a 25422i bk4: 0a 25471i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25473i bk9: 0a 25473i bk10: 0a 25474i bk11: 0a 25476i bk12: 0a 25476i bk13: 0a 25477i bk14: 12a 25444i bk15: 8a 25452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0075371
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents
MSHR: tag=0x80045080, atomic=0 1 entries : 0x7fbd672f7e50 :  mf: uid=357834, sid06:w15, part=16, addr=0x80045080, load , size=128, unknown  status = IN_PARTITION_DRAM (33456), 

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25283 n_act=7 n_pre=1 n_req=92 n_rd=139 n_write=44 bw_util=0.01437
n_activity=834 dram_eff=0.4388
bk0: 56a 25190i bk1: 52a 25223i bk2: 7a 25416i bk3: 4a 25435i bk4: 0a 25471i bk5: 0a 25471i bk6: 0a 25471i bk7: 0a 25471i bk8: 0a 25472i bk9: 0a 25474i bk10: 0a 25474i bk11: 0a 25475i bk12: 0a 25475i bk13: 0a 25475i bk14: 12a 25444i bk15: 8a 25453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00541729
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25286 n_act=6 n_pre=0 n_req=91 n_rd=138 n_write=44 bw_util=0.01429
n_activity=818 dram_eff=0.445
bk0: 52a 25185i bk1: 52a 25245i bk2: 8a 25414i bk3: 4a 25417i bk4: 0a 25471i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25473i bk9: 0a 25474i bk10: 0a 25475i bk11: 0a 25475i bk12: 0a 25475i bk13: 0a 25475i bk14: 12a 25440i bk15: 10a 25437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00953914
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25284 n_act=6 n_pre=0 n_req=92 n_rd=140 n_write=44 bw_util=0.01445
n_activity=836 dram_eff=0.4402
bk0: 52a 25200i bk1: 52a 25217i bk2: 8a 25400i bk3: 4a 25424i bk4: 0a 25471i bk5: 0a 25473i bk6: 0a 25473i bk7: 0a 25473i bk8: 0a 25473i bk9: 0a 25474i bk10: 0a 25474i bk11: 0a 25474i bk12: 0a 25476i bk13: 0a 25477i bk14: 12a 25442i bk15: 12a 25441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0116982
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25284 n_act=6 n_pre=0 n_req=92 n_rd=140 n_write=44 bw_util=0.01445
n_activity=820 dram_eff=0.4488
bk0: 52a 25194i bk1: 52a 25232i bk2: 8a 25405i bk3: 4a 25416i bk4: 0a 25471i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25472i bk9: 0a 25473i bk10: 0a 25474i bk11: 0a 25475i bk12: 0a 25476i bk13: 0a 25478i bk14: 12a 25443i bk15: 12a 25440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00659496
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25284 n_act=6 n_pre=0 n_req=92 n_rd=140 n_write=44 bw_util=0.01445
n_activity=839 dram_eff=0.4386
bk0: 52a 25203i bk1: 52a 25230i bk2: 8a 25388i bk3: 4a 25421i bk4: 0a 25471i bk5: 0a 25473i bk6: 0a 25473i bk7: 0a 25473i bk8: 0a 25473i bk9: 0a 25474i bk10: 0a 25474i bk11: 0a 25475i bk12: 0a 25476i bk13: 0a 25477i bk14: 12a 25445i bk15: 12a 25443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00757635
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25288 n_act=6 n_pre=0 n_req=90 n_rd=140 n_write=40 bw_util=0.01413
n_activity=797 dram_eff=0.4517
bk0: 52a 25208i bk1: 52a 25233i bk2: 8a 25378i bk3: 4a 25433i bk4: 0a 25471i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25473i bk9: 0a 25473i bk10: 0a 25475i bk11: 0a 25475i bk12: 0a 25477i bk13: 0a 25477i bk14: 12a 25442i bk15: 12a 25440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.010599
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25296 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.0135
n_activity=761 dram_eff=0.452
bk0: 52a 25206i bk1: 52a 25230i bk2: 4a 25413i bk3: 4a 25433i bk4: 0a 25471i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25472i bk9: 0a 25472i bk10: 0a 25474i bk11: 0a 25474i bk12: 0a 25478i bk13: 0a 25478i bk14: 12a 25443i bk15: 12a 25444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0111486
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25288 n_act=8 n_pre=2 n_req=88 n_rd=140 n_write=36 bw_util=0.01382
n_activity=777 dram_eff=0.453
bk0: 56a 25175i bk1: 52a 25227i bk2: 4a 25408i bk3: 4a 25432i bk4: 0a 25470i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25473i bk9: 0a 25474i bk10: 0a 25475i bk11: 0a 25475i bk12: 0a 25476i bk13: 0a 25477i bk14: 12a 25439i bk15: 12a 25439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0129544
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25288 n_act=8 n_pre=2 n_req=88 n_rd=140 n_write=36 bw_util=0.01382
n_activity=776 dram_eff=0.4536
bk0: 56a 25166i bk1: 52a 25220i bk2: 4a 25410i bk3: 4a 25432i bk4: 0a 25469i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25473i bk9: 0a 25473i bk10: 0a 25475i bk11: 0a 25475i bk12: 0a 25477i bk13: 0a 25478i bk14: 12a 25445i bk15: 12a 25440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00934286
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25288 n_act=8 n_pre=2 n_req=88 n_rd=140 n_write=36 bw_util=0.01382
n_activity=782 dram_eff=0.4501
bk0: 56a 25169i bk1: 52a 25236i bk2: 4a 25417i bk3: 4a 25427i bk4: 0a 25469i bk5: 0a 25470i bk6: 0a 25471i bk7: 0a 25472i bk8: 0a 25473i bk9: 0a 25474i bk10: 0a 25475i bk11: 0a 25476i bk12: 0a 25476i bk13: 0a 25478i bk14: 12a 25441i bk15: 12a 25436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00773338
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25296 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.0135
n_activity=719 dram_eff=0.4784
bk0: 52a 25180i bk1: 52a 25216i bk2: 4a 25416i bk3: 4a 25407i bk4: 0a 25471i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25472i bk9: 0a 25473i bk10: 0a 25474i bk11: 0a 25474i bk12: 0a 25476i bk13: 0a 25477i bk14: 12a 25440i bk15: 12a 25440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0130329
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25296 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.0135
n_activity=777 dram_eff=0.4427
bk0: 52a 25203i bk1: 52a 25246i bk2: 4a 25457i bk3: 4a 25414i bk4: 0a 25471i bk5: 0a 25473i bk6: 0a 25473i bk7: 0a 25474i bk8: 0a 25474i bk9: 0a 25474i bk10: 0a 25475i bk11: 0a 25475i bk12: 0a 25475i bk13: 0a 25475i bk14: 12a 25440i bk15: 12a 25442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0124441
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25296 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.0135
n_activity=759 dram_eff=0.4532
bk0: 52a 25197i bk1: 52a 25240i bk2: 4a 25456i bk3: 4a 25422i bk4: 0a 25472i bk5: 0a 25474i bk6: 0a 25474i bk7: 0a 25474i bk8: 0a 25474i bk9: 0a 25474i bk10: 0a 25475i bk11: 0a 25475i bk12: 0a 25475i bk13: 0a 25475i bk14: 12a 25440i bk15: 12a 25440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0111879
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25296 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.0135
n_activity=746 dram_eff=0.4611
bk0: 52a 25196i bk1: 52a 25229i bk2: 4a 25418i bk3: 4a 25412i bk4: 0a 25471i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25473i bk9: 0a 25473i bk10: 0a 25474i bk11: 0a 25475i bk12: 0a 25475i bk13: 0a 25476i bk14: 12a 25442i bk15: 12a 25438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0145246
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25296 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.0135
n_activity=744 dram_eff=0.4624
bk0: 52a 25197i bk1: 52a 25204i bk2: 4a 25423i bk3: 4a 25431i bk4: 0a 25471i bk5: 0a 25471i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25473i bk9: 0a 25473i bk10: 0a 25475i bk11: 0a 25475i bk12: 0a 25476i bk13: 0a 25476i bk14: 12a 25445i bk15: 12a 25436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0132684
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=25474 n_nop=25296 n_act=6 n_pre=0 n_req=86 n_rd=136 n_write=36 bw_util=0.0135
n_activity=755 dram_eff=0.4556
bk0: 52a 25218i bk1: 52a 25236i bk2: 4a 25455i bk3: 4a 25414i bk4: 0a 25471i bk5: 0a 25472i bk6: 0a 25472i bk7: 0a 25472i bk8: 0a 25473i bk9: 0a 25474i bk10: 0a 25474i bk11: 0a 25475i bk12: 0a 25476i bk13: 0a 25476i bk14: 12a 25442i bk15: 12a 25442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00635943

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1471, Miss = 71, Miss_rate = 0.048, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[1]: Access = 1415, Miss = 70, Miss_rate = 0.049, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[2]: Access = 1468, Miss = 70, Miss_rate = 0.048, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 1451, Miss = 70, Miss_rate = 0.048, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 1228, Miss = 70, Miss_rate = 0.057, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[5]: Access = 1334, Miss = 70, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[6]: Access = 1374, Miss = 69, Miss_rate = 0.050, Pending_hits = 23, Reservation_fails = 27
L2_cache_bank[7]: Access = 1289, Miss = 68, Miss_rate = 0.053, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 1153, Miss = 69, Miss_rate = 0.060, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[9]: Access = 1269, Miss = 68, Miss_rate = 0.054, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[10]: Access = 1346, Miss = 70, Miss_rate = 0.052, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 1343, Miss = 71, Miss_rate = 0.053, Pending_hits = 18, Reservation_fails = 27
L2_cache_bank[12]: Access = 1451, Miss = 73, Miss_rate = 0.050, Pending_hits = 28, Reservation_fails = 25
L2_cache_bank[13]: Access = 1512, Miss = 71, Miss_rate = 0.047, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 1335, Miss = 70, Miss_rate = 0.052, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[15]: Access = 1255, Miss = 70, Miss_rate = 0.056, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[16]: Access = 1560, Miss = 70, Miss_rate = 0.045, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 1470, Miss = 69, Miss_rate = 0.047, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 1561, Miss = 70, Miss_rate = 0.045, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[19]: Access = 1572, Miss = 70, Miss_rate = 0.045, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[20]: Access = 1310, Miss = 70, Miss_rate = 0.053, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[21]: Access = 1432, Miss = 70, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[22]: Access = 1437, Miss = 68, Miss_rate = 0.047, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[23]: Access = 1438, Miss = 70, Miss_rate = 0.049, Pending_hits = 38, Reservation_fails = 27
L2_cache_bank[24]: Access = 1376, Miss = 70, Miss_rate = 0.051, Pending_hits = 33, Reservation_fails = 8
L2_cache_bank[25]: Access = 1468, Miss = 70, Miss_rate = 0.048, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[26]: Access = 1430, Miss = 68, Miss_rate = 0.048, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[27]: Access = 1321, Miss = 68, Miss_rate = 0.051, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[28]: Access = 1369, Miss = 68, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 1391, Miss = 68, Miss_rate = 0.049, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[30]: Access = 1327, Miss = 68, Miss_rate = 0.051, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[31]: Access = 1234, Miss = 68, Miss_rate = 0.055, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 44390
L2_total_cache_misses = 2225
L2_total_cache_miss_rate = 0.0501
L2_total_cache_pending_hits = 756
L2_total_cache_reservation_fails = 114
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1574
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 103
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.125
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=91816
icnt_total_pkts_simt_to_mem=142238
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.1396
	minimum = 6
	maximum = 154
Network latency average = 21.2363
	minimum = 6
	maximum = 121
Slowest packet = 87896
Flit latency average = 22.4789
	minimum = 6
	maximum = 117
Slowest flit = 231408
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00753976
	minimum = 0 (at node 0)
	maximum = 0.0315534 (at node 3)
Accepted packet rate average = 0.00753976
	minimum = 0 (at node 0)
	maximum = 0.0315534 (at node 3)
Injected flit rate average = 0.0226193
	minimum = 0 (at node 0)
	maximum = 0.0703883 (at node 3)
Accepted flit rate average= 0.0226193
	minimum = 0 (at node 0)
	maximum = 0.118932 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6425 (4 samples)
	minimum = 6 (4 samples)
	maximum = 122.5 (4 samples)
Network latency average = 15.5713 (4 samples)
	minimum = 6 (4 samples)
	maximum = 105.5 (4 samples)
Flit latency average = 14.9225 (4 samples)
	minimum = 6 (4 samples)
	maximum = 102.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0363527 (4 samples)
	minimum = 0.0206518 (4 samples)
	maximum = 0.0798231 (4 samples)
Accepted packet rate average = 0.0363527 (4 samples)
	minimum = 0.0206518 (4 samples)
	maximum = 0.0798231 (4 samples)
Injected flit rate average = 0.0968769 (4 samples)
	minimum = 0.0424448 (4 samples)
	maximum = 0.25539 (4 samples)
Accepted flit rate average = 0.0968769 (4 samples)
	minimum = 0.0639245 (4 samples)
	maximum = 0.189704 (4 samples)
Injected packet size average = 2.66492 (4 samples)
Accepted packet size average = 2.66492 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 201769 (inst/sec)
gpgpu_simulation_rate = 1593 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,33458)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,33458)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,33458)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(439,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(2,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 36458  inst.: 4485700 (ipc=82.8) sim_rate=203895 (inst/sec) elapsed = 0:0:00:22 / Fri Jul 27 18:55:56 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(343,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,0,0) tid=(503,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5448,33458), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(407,0,0)
GPGPU-Sim uArch: cycles simulated: 39958  inst.: 4888004 (ipc=100.1) sim_rate=212521 (inst/sec) elapsed = 0:0:00:23 / Fri Jul 27 18:55:57 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,0,0) tid=(503,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7574,33458), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7599,33458), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 9.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7600
gpu_sim_insn = 692480
gpu_ipc =      91.1158
gpu_tot_sim_cycle = 41058
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =     120.0652
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 603
gpu_stall_icnt2sh    = 30266
gpu_total_sim_rate=214332

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101300
	L1I_total_cache_misses = 2478
	L1I_total_cache_miss_rate = 0.0245
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5096, Miss = 2531, Miss_rate = 0.497, Pending_hits = 97, Reservation_fails = 11098
	L1D_cache_core[1]: Access = 6295, Miss = 3022, Miss_rate = 0.480, Pending_hits = 91, Reservation_fails = 11369
	L1D_cache_core[2]: Access = 6792, Miss = 3082, Miss_rate = 0.454, Pending_hits = 75, Reservation_fails = 12259
	L1D_cache_core[3]: Access = 5316, Miss = 2643, Miss_rate = 0.497, Pending_hits = 113, Reservation_fails = 12444
	L1D_cache_core[4]: Access = 5390, Miss = 2641, Miss_rate = 0.490, Pending_hits = 131, Reservation_fails = 12727
	L1D_cache_core[5]: Access = 6282, Miss = 2951, Miss_rate = 0.470, Pending_hits = 125, Reservation_fails = 13212
	L1D_cache_core[6]: Access = 5402, Miss = 2872, Miss_rate = 0.532, Pending_hits = 151, Reservation_fails = 12367
	L1D_cache_core[7]: Access = 5224, Miss = 2832, Miss_rate = 0.542, Pending_hits = 173, Reservation_fails = 12330
	L1D_cache_core[8]: Access = 6554, Miss = 3248, Miss_rate = 0.496, Pending_hits = 144, Reservation_fails = 12034
	L1D_cache_core[9]: Access = 7154, Miss = 3443, Miss_rate = 0.481, Pending_hits = 109, Reservation_fails = 12714
	L1D_cache_core[10]: Access = 6168, Miss = 2928, Miss_rate = 0.475, Pending_hits = 120, Reservation_fails = 11899
	L1D_cache_core[11]: Access = 5224, Miss = 2714, Miss_rate = 0.520, Pending_hits = 153, Reservation_fails = 11860
	L1D_cache_core[12]: Access = 6164, Miss = 2716, Miss_rate = 0.441, Pending_hits = 157, Reservation_fails = 10931
	L1D_cache_core[13]: Access = 6172, Miss = 2710, Miss_rate = 0.439, Pending_hits = 153, Reservation_fails = 10762
	L1D_cache_core[14]: Access = 5992, Miss = 2732, Miss_rate = 0.456, Pending_hits = 152, Reservation_fails = 11028
	L1D_total_cache_accesses = 89225
	L1D_total_cache_misses = 43065
	L1D_total_cache_miss_rate = 0.4827
	L1D_total_cache_pending_hits = 1944
	L1D_total_cache_reservation_fails = 179034
	L1D_cache_data_port_util = 0.122
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 97770
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81264
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2478
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 307, 307, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 230691
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11784
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 230691
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:342589	W0_Idle:82423	W0_Scoreboard:116328	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 94272 {8:11784,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1602624 {136:11784,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 558 
averagemflatency = 199 
max_icnt2mem_latency = 214 
max_icnt2sh_latency = 41057 
mrq_lat_table:1683 	976 	1620 	280 	325 	55 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43811 	1508 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5558 	5923 	13024 	20966 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3746 	4714 	2682 	636 	21 	0 	0 	0 	178 	271 	10160 	21743 	1174 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882      1974      1970         0         0         0         0         0         0         0         0         0         0       901       932 
dram[1]:      2192      1938      1968      2112         0         0         0         0         0         0         0         0         0         0       870       951 
dram[2]:      2144      1942      1963      1978         0         0         0         0         0         0         0         0         0         0       869       950 
dram[3]:      2210      1946      2144      1942         0         0         0         0         0         0         0         0         0         0       882       982 
dram[4]:      2221      1943      2123      1936         0         0         0         0         0         0         0         0         0         0       880       900 
dram[5]:      2234      1949      1981      2129         0         0         0         0         0         0         0         0         0         0       908       895 
dram[6]:      2174      1953      1977      1960         0         0         0         0         0         0         0         0         0         0       904       890 
dram[7]:      2252      1957      2312      1957         0         0         0         0         0         0         0         0         0         0       911       886 
dram[8]:      2090      1967      2106      1953         0         0         0         0         0         0         0         0         0         0       926       911 
dram[9]:      2421      1970      2089      2689         0         0         0         0         0         0         0         0         0         0       924       905 
dram[10]:      2438      1896      1985      2706         0         0         0         0         0         0         0         0         0         0       933       920 
dram[11]:      2445      1900      2330      2756         0         0         0         0         0         0         0         0         0         0       891       933 
dram[12]:      2462      2537      2219      2786         0         0         0         0         0         0         0         0         0       911       890       932 
dram[13]:      2323      3179      2167      2822         0         0         0         0         0         0         0         0         0       908       884       964 
dram[14]:      2155      3201      2156      2829         0         0         0         0         0         0         0         0         0         0       878       957 
dram[15]:      1315      3251      2354      2885         0         0         0         0         0         0         0         0         0         0       895       972 
dram[16]:      1794      3242      2341      2945         0         0         0         0         0         0         0         0         0         0       891       922 
dram[17]:      2203      3285      2236      2756         0         0         0         0         0         0         0         0         0         0       912       916 
dram[18]:      2590      3388      2224      2794         0         0         0         0         0         0         0         0         0         0       919       870 
dram[19]:      2611      3466      2379      2777         0         0         0         0         0         0         0         0         0         0       916       869 
dram[20]:      2618      3560      1921      2829         0         0         0         0         0         0         0         0         0         0       943       859 
dram[21]:      2636      2716      1915      2812         0         0         0         0         0         0         0         0         0         0       937       855 
dram[22]:      2642      3322      1910      2878         0         0         0         0         0         0         0         0         0         0       951       869 
dram[23]:      2681      3353      1947      2910         0         0         0         0         0         0         0         0         0         0       878       874 
dram[24]:      2694      3414      1935      2997         0         0         0         0         0         0         0         0         0         0       874       886 
dram[25]:      2818      3420      1928      2785         0         0         0         0         0         0         0         0         0         0       890       886 
dram[26]:      2315      3460      1922      2823         0         0         0         0         0         0         0         0         0         0       863       897 
dram[27]:      2766      3578      2154      2836         0         0         0         0         0         0         0         0         0         0       862       911 
dram[28]:      2777      3638      2143      2812         0         0         0         0         0         0         0         0         0         0       895       916 
dram[29]:      2783      3670      1967      2910         0         0         0         0         0         0         0         0         0         0       891       924 
dram[30]:      2802      2827      1964      2962         0         0         0         0         0         0         0         0         0         0       928       887 
dram[31]:      2811      3490      1974      3019         0         0         0         0         0         0         0         0         0         0       924       884 
average row accesses per activate:
dram[0]: 35.000000 36.000000 38.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[1]: 34.000000 34.000000 38.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[2]: 34.000000 34.000000 38.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[3]: 34.000000 34.000000 38.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[4]: 34.000000 34.000000 38.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[5]: 34.000000 34.000000 38.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[6]: 11.666667 34.000000 38.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[7]: 11.333333 34.000000 38.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[8]: 12.333333 34.000000 38.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[9]: 36.000000 34.000000 38.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[10]: 36.000000 36.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[11]: 12.333333 36.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[12]: 12.666667 36.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  4.000000 
dram[13]: 18.500000 35.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  4.000000 
dram[14]: 19.000000 34.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[15]: 19.000000 34.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[16]: 19.000000 34.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[17]: 36.000000 34.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000 
dram[18]: 36.000000 34.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[19]: 36.000000 34.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[20]: 36.000000 34.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[21]: 36.000000 32.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[22]: 36.000000 32.000000 36.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[23]: 12.666667 32.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[24]: 12.666667 32.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[25]: 12.666667 32.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[26]: 36.000000 32.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[27]: 36.000000 32.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[28]: 36.000000 32.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[29]: 36.000000 32.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[30]: 36.000000 32.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[31]: 36.000000 32.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
average row locality = 4945/214 = 23.107477
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        26        20        20         0         0         0         0         0         0         0         0         0         0         6         6 
dram[1]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         6 
dram[2]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         6 
dram[3]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         6 
dram[4]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         6 
dram[5]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         6 
dram[6]:        27        26        20        20         0         0         0         0         0         0         0         0         0         0         6         4 
dram[7]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         4 
dram[8]:        27        26        20        20         0         0         0         0         0         0         0         0         0         0         6         4 
dram[9]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         4 
dram[10]:        26        28        20        20         0         0         0         0         0         0         0         0         0         0         6         4 
dram[11]:        27        28        20        20         0         0         0         0         0         0         0         0         0         0         6         4 
dram[12]:        28        28        20        20         0         0         0         0         0         0         0         0         0         1         6         4 
dram[13]:        27        27        20        20         0         0         0         0         0         0         0         0         0         1         6         4 
dram[14]:        28        26        20        20         0         0         0         0         0         0         0         0         0         0         6         4 
dram[15]:        28        26        20        20         0         0         0         0         0         0         0         0         0         0         6         4 
dram[16]:        28        26        20        20         0         0         0         0         0         0         0         0         0         0         6         4 
dram[17]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         5 
dram[18]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         6 
dram[19]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         6 
dram[20]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         6 
dram[21]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         6 
dram[22]:        26        26        20        20         0         0         0         0         0         0         0         0         0         0         6         6 
dram[23]:        28        26        20        18         0         0         0         0         0         0         0         0         0         0         6         6 
dram[24]:        28        26        20        18         0         0         0         0         0         0         0         0         0         0         6         6 
dram[25]:        28        26        20        18         0         0         0         0         0         0         0         0         0         0         6         6 
dram[26]:        26        26        20        18         0         0         0         0         0         0         0         0         0         0         6         6 
dram[27]:        26        26        20        18         0         0         0         0         0         0         0         0         0         0         6         6 
dram[28]:        26        26        20        18         0         0         0         0         0         0         0         0         0         0         6         6 
dram[29]:        26        26        20        18         0         0         0         0         0         0         0         0         0         0         6         6 
dram[30]:        26        26        20        18         0         0         0         0         0         0         0         0         0         0         6         6 
dram[31]:        26        26        20        18         0         0         0         0         0         0         0         0         0         0         6         6 
total reads: 3315
min_bank_accesses = 0!
chip skew: 107/102 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 54/50 = 1.08
average mf latency per bank:
dram[0]:       4863      2961        94       107    none      none      none      none      none      none      none      none      none      none        1576      1491
dram[1]:       4857      3044       105       109    none      none      none      none      none      none      none      none      none      none        1218      1399
dram[2]:       4800      3290       107       116    none      none      none      none      none      none      none      none      none      none        1426      1585
dram[3]:       4177      3845        94       100    none      none      none      none      none      none      none      none      none      none        1345      1425
dram[4]:       4076      2469        92        99    none      none      none      none      none      none      none      none      none      none        1403      1341
dram[5]:       4225      3093        98        99    none      none      none      none      none      none      none      none      none      none        1577      1159
dram[6]:       4620      2800       108       100    none      none      none      none      none      none      none      none      none      none        1252      1328
dram[7]:       3937      2958        93       100    none      none      none      none      none      none      none      none      none      none        1480      1409
dram[8]:       3503      2326        92       100    none      none      none      none      none      none      none      none      none      none        1332      1294
dram[9]:       3547      3034        99        90    none      none      none      none      none      none      none      none      none      none        1404      1261
dram[10]:       3452      3671       104        97    none      none      none      none      none      none      none      none      none      none        1527      1213
dram[11]:       3269      3554        99        90    none      none      none      none      none      none      none      none      none      none        1300      1404
dram[12]:       3479      3523       102        95    none      none      none      none      none      none      none      none      none        4563      1647      1666
dram[13]:       3691      4049       104        96    none      none      none      none      none      none      none      none      none        4050      1354      1480
dram[14]:       2901      4066       101        91    none      none      none      none      none      none      none      none      none      none        1462      1563
dram[15]:       2909      3669       102        89    none      none      none      none      none      none      none      none      none      none        1446      1329
dram[16]:       4259      4100        99        92    none      none      none      none      none      none      none      none      none      none        1168      1374
dram[17]:       3957      4177       101        92    none      none      none      none      none      none      none      none      none      none        1256      1184
dram[18]:       4040      4402        99        92    none      none      none      none      none      none      none      none      none      none        1437      1276
dram[19]:       3741      4754        99        92    none      none      none      none      none      none      none      none      none      none        1485      1424
dram[20]:       3489      3493       106        92    none      none      none      none      none      none      none      none      none      none        1351      1271
dram[21]:       3952      3780       109        94    none      none      none      none      none      none      none      none      none      none        1380      1334
dram[22]:       3649      4210       102        92    none      none      none      none      none      none      none      none      none      none        1433      1621
dram[23]:       3548      4210       109        85    none      none      none      none      none      none      none      none      none      none        1269      1249
dram[24]:       3401      3725       111        90    none      none      none      none      none      none      none      none      none      none        1242      1539
dram[25]:       3639      4256       106        85    none      none      none      none      none      none      none      none      none      none        1277      1334
dram[26]:       3700      4425       111        87    none      none      none      none      none      none      none      none      none      none        1209      1411
dram[27]:       3328      3955        99        87    none      none      none      none      none      none      none      none      none      none        1275      1339
dram[28]:       3287      4220       101        86    none      none      none      none      none      none      none      none      none      none        1260      1349
dram[29]:       3635      3823       113        85    none      none      none      none      none      none      none      none      none      none        1356      1570
dram[30]:       3019      4397       116        86    none      none      none      none      none      none      none      none      none      none        1375      1412
dram[31]:       2710      4614       104        86    none      none      none      none      none      none      none      none      none      none        1399      1507
maximum mf latency per bank:
dram[0]:        410       327       326       339         0         0         0         0         0         0         0         0         0         0       381       379
dram[1]:        350       408       475       343         0         0         0         0         0         0         0         0         0         0       260       314
dram[2]:        289       416       483       524         0         0         0         0         0         0         0         0         0         0       360       413
dram[3]:        343       353       275       243         0         0         0         0         0         0         0         0         0         0       268       301
dram[4]:        299       346       221       250         0         0         0         0         0         0         0         0         0         0       326       307
dram[5]:        285       279       286       267         0         0         0         0         0         0         0         0         0         0       369       302
dram[6]:        386       376       454       325         0         0         0         0         0         0         0         0         0         0       303       243
dram[7]:        369       407       275       269         0         0         0         0         0         0         0         0         0         0       328       278
dram[8]:        264       275       217       263         0         0         0         0         0         0         0         0         0         0       255       223
dram[9]:        293       297       330       199         0         0         0         0         0         0         0         0         0         0       292       240
dram[10]:        381       413       290       285         0         0         0         0         0         0         0         0         0         0       325       237
dram[11]:        322       315       263       207         0         0         0         0         0         0         0         0         0         0       275       294
dram[12]:        364       336       285       277         0         0         0         0         0         0         0         0         0       436       430       422
dram[13]:        396       407       318       293         0         0         0         0         0         0         0         0         0       407       324       400
dram[14]:        310       314       280       223         0         0         0         0         0         0         0         0         0         0       320       384
dram[15]:        287       324       269       181         0         0         0         0         0         0         0         0         0         0       352       364
dram[16]:        323       351       261       223         0         0         0         0         0         0         0         0         0         0       260       272
dram[17]:        403       343       268       222         0         0         0         0         0         0         0         0         0         0       283       316
dram[18]:        290       329       237       207         0         0         0         0         0         0         0         0         0         0       309       331
dram[19]:        396       349       275       227         0         0         0         0         0         0         0         0         0         0       382       383
dram[20]:        293       305       272       205         0         0         0         0         0         0         0         0         0         0       233       238
dram[21]:        279       287       289       230         0         0         0         0         0         0         0         0         0         0       338       291
dram[22]:        275       267       285       202         0         0         0         0         0         0         0         0         0         0       394       345
dram[23]:        445       537       558       194         0         0         0         0         0         0         0         0         0         0       295       279
dram[24]:        417       503       530       235         0         0         0         0         0         0         0         0         0         0       329       403
dram[25]:        426       445       465       196         0         0         0         0         0         0         0         0         0         0       274       266
dram[26]:        473       423       389       206         0         0         0         0         0         0         0         0         0         0       263       309
dram[27]:        321       432       252       208         0         0         0         0         0         0         0         0         0         0       250       267
dram[28]:        329       440       271       185         0         0         0         0         0         0         0         0         0         0       264       319
dram[29]:        329       439       489       195         0         0         0         0         0         0         0         0         0         0       272       355
dram[30]:        376       447       497       194         0         0         0         0         0         0         0         0         0         0       288       278
dram[31]:        455       532       305       190         0         0         0         0         0         0         0         0         0         0       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30939 n_act=7 n_pre=1 n_req=157 n_rd=210 n_write=104 bw_util=0.02009
n_activity=1538 dram_eff=0.4083
bk0: 54a 31021i bk1: 52a 30997i bk2: 40a 30901i bk3: 40a 30912i bk4: 0a 31257i bk5: 0a 31259i bk6: 0a 31260i bk7: 0a 31260i bk8: 0a 31261i bk9: 0a 31261i bk10: 0a 31262i bk11: 0a 31262i bk12: 0a 31262i bk13: 0a 31263i bk14: 12a 31226i bk15: 12a 31229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0126675
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30947 n_act=6 n_pre=0 n_req=154 n_rd=208 n_write=100 bw_util=0.01971
n_activity=1502 dram_eff=0.4101
bk0: 52a 31021i bk1: 52a 30995i bk2: 40a 30877i bk3: 40a 30938i bk4: 0a 31258i bk5: 0a 31258i bk6: 0a 31258i bk7: 0a 31260i bk8: 0a 31260i bk9: 0a 31260i bk10: 0a 31260i bk11: 0a 31263i bk12: 0a 31263i bk13: 0a 31264i bk14: 12a 31232i bk15: 12a 31229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0126356
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30947 n_act=6 n_pre=0 n_req=154 n_rd=208 n_write=100 bw_util=0.01971
n_activity=1467 dram_eff=0.4199
bk0: 52a 31020i bk1: 52a 31005i bk2: 40a 30831i bk3: 40a 30851i bk4: 0a 31258i bk5: 0a 31258i bk6: 0a 31258i bk7: 0a 31261i bk8: 0a 31261i bk9: 0a 31261i bk10: 0a 31262i bk11: 0a 31262i bk12: 0a 31263i bk13: 0a 31264i bk14: 12a 31230i bk15: 12a 31230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0159944
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30947 n_act=6 n_pre=0 n_req=154 n_rd=208 n_write=100 bw_util=0.01971
n_activity=1504 dram_eff=0.4096
bk0: 52a 31024i bk1: 52a 31000i bk2: 40a 30882i bk3: 40a 30914i bk4: 0a 31258i bk5: 0a 31258i bk6: 0a 31258i bk7: 0a 31260i bk8: 0a 31260i bk9: 0a 31261i bk10: 0a 31262i bk11: 0a 31262i bk12: 0a 31263i bk13: 0a 31263i bk14: 12a 31230i bk15: 12a 31231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0137871
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30947 n_act=6 n_pre=0 n_req=154 n_rd=208 n_write=100 bw_util=0.01971
n_activity=1482 dram_eff=0.4157
bk0: 52a 31020i bk1: 52a 31009i bk2: 40a 30894i bk3: 40a 30892i bk4: 0a 31258i bk5: 0a 31258i bk6: 0a 31258i bk7: 0a 31260i bk8: 0a 31260i bk9: 0a 31260i bk10: 0a 31261i bk11: 0a 31263i bk12: 0a 31263i bk13: 0a 31263i bk14: 12a 31234i bk15: 12a 31229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0135632
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents
MSHR: tag=0x8005e580, atomic=0 1 entries : 0x7fbd6783f710 :  mf: uid=377197, sid09:w15, part=5, addr=0x8005e580, load , size=128, unknown  status = IN_PARTITION_DRAM (41057), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30948 n_act=6 n_pre=0 n_req=154 n_rd=207 n_write=100 bw_util=0.01964
n_activity=1502 dram_eff=0.4088
bk0: 52a 31031i bk1: 52a 31017i bk2: 40a 30864i bk3: 39a 30918i bk4: 0a 31258i bk5: 0a 31258i bk6: 0a 31258i bk7: 0a 31259i bk8: 0a 31259i bk9: 0a 31260i bk10: 0a 31261i bk11: 0a 31262i bk12: 0a 31263i bk13: 0a 31265i bk14: 12a 31229i bk15: 12a 31229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0153546
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30945 n_act=8 n_pre=2 n_req=153 n_rd=206 n_write=100 bw_util=0.01958
n_activity=1505 dram_eff=0.4066
bk0: 54a 31021i bk1: 52a 31000i bk2: 40a 30873i bk3: 40a 30891i bk4: 0a 31257i bk5: 0a 31260i bk6: 0a 31260i bk7: 0a 31260i bk8: 0a 31261i bk9: 0a 31261i bk10: 0a 31261i bk11: 0a 31262i bk12: 0a 31262i bk13: 0a 31264i bk14: 12a 31230i bk15: 8a 31232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0152586
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30947 n_act=8 n_pre=2 n_req=152 n_rd=204 n_write=100 bw_util=0.01945
n_activity=1485 dram_eff=0.4094
bk0: 52a 31010i bk1: 52a 31007i bk2: 40a 30864i bk3: 40a 30915i bk4: 0a 31257i bk5: 0a 31258i bk6: 0a 31258i bk7: 0a 31260i bk8: 0a 31260i bk9: 0a 31261i bk10: 0a 31262i bk11: 0a 31262i bk12: 0a 31264i bk13: 0a 31265i bk14: 12a 31231i bk15: 8a 31238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0106842
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30941 n_act=8 n_pre=2 n_req=155 n_rd=206 n_write=104 bw_util=0.01983
n_activity=1531 dram_eff=0.405
bk0: 54a 30961i bk1: 52a 31021i bk2: 40a 30881i bk3: 40a 30931i bk4: 0a 31257i bk5: 0a 31258i bk6: 0a 31258i bk7: 0a 31260i bk8: 0a 31261i bk9: 0a 31262i bk10: 0a 31262i bk11: 0a 31262i bk12: 0a 31262i bk13: 0a 31264i bk14: 12a 31230i bk15: 8a 31241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0122837
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30943 n_act=6 n_pre=0 n_req=156 n_rd=204 n_write=108 bw_util=0.01996
n_activity=1496 dram_eff=0.4171
bk0: 52a 30995i bk1: 52a 30969i bk2: 40a 30812i bk3: 40a 30867i bk4: 0a 31258i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31260i bk9: 0a 31260i bk10: 0a 31260i bk11: 0a 31261i bk12: 0a 31264i bk13: 0a 31264i bk14: 12a 31231i bk15: 8a 31238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0162823
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30943 n_act=6 n_pre=0 n_req=156 n_rd=208 n_write=104 bw_util=0.01996
n_activity=1521 dram_eff=0.4103
bk0: 52a 30989i bk1: 56a 30994i bk2: 40a 30900i bk3: 40a 30880i bk4: 0a 31258i bk5: 0a 31258i bk6: 0a 31258i bk7: 0a 31259i bk8: 0a 31260i bk9: 0a 31261i bk10: 0a 31261i bk11: 0a 31262i bk12: 0a 31262i bk13: 0a 31264i bk14: 12a 31231i bk15: 8a 31239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0131794
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30937 n_act=8 n_pre=2 n_req=157 n_rd=210 n_write=104 bw_util=0.02009
n_activity=1509 dram_eff=0.4162
bk0: 54a 30956i bk1: 56a 30985i bk2: 40a 30869i bk3: 40a 30889i bk4: 0a 31257i bk5: 0a 31257i bk6: 0a 31257i bk7: 0a 31259i bk8: 0a 31261i bk9: 0a 31261i bk10: 0a 31263i bk11: 0a 31263i bk12: 0a 31264i bk13: 0a 31264i bk14: 12a 31231i bk15: 8a 31240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0133073
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30932 n_act=9 n_pre=2 n_req=159 n_rd=214 n_write=104 bw_util=0.02034
n_activity=1508 dram_eff=0.4218
bk0: 56a 30953i bk1: 56a 30997i bk2: 40a 30909i bk3: 40a 30870i bk4: 0a 31257i bk5: 0a 31258i bk6: 0a 31259i bk7: 0a 31260i bk8: 0a 31260i bk9: 0a 31261i bk10: 0a 31261i bk11: 0a 31263i bk12: 0a 31265i bk13: 2a 31254i bk14: 12a 31220i bk15: 8a 31234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0126675
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30938 n_act=8 n_pre=1 n_req=157 n_rd=210 n_write=104 bw_util=0.02009
n_activity=1503 dram_eff=0.4178
bk0: 54a 30978i bk1: 54a 31006i bk2: 40a 30850i bk3: 40a 30821i bk4: 0a 31257i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31259i bk9: 0a 31261i bk10: 0a 31261i bk11: 0a 31262i bk12: 0a 31263i bk13: 2a 31252i bk14: 12a 31224i bk15: 8a 31238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0136592
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30941 n_act=7 n_pre=1 n_req=156 n_rd=208 n_write=104 bw_util=0.01996
n_activity=1514 dram_eff=0.4122
bk0: 56a 30987i bk1: 52a 31012i bk2: 40a 30901i bk3: 40a 30866i bk4: 0a 31258i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31259i bk9: 0a 31259i bk10: 0a 31261i bk11: 0a 31262i bk12: 0a 31263i bk13: 0a 31264i bk14: 12a 31231i bk15: 8a 31237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0119638
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30941 n_act=7 n_pre=1 n_req=156 n_rd=208 n_write=104 bw_util=0.01996
n_activity=1527 dram_eff=0.4086
bk0: 56a 30987i bk1: 52a 31013i bk2: 40a 30919i bk3: 40a 30879i bk4: 0a 31258i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31260i bk9: 0a 31260i bk10: 0a 31261i bk11: 0a 31263i bk12: 0a 31263i bk13: 0a 31264i bk14: 12a 31231i bk15: 8a 31239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0093727
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30941 n_act=7 n_pre=1 n_req=156 n_rd=208 n_write=104 bw_util=0.01996
n_activity=1512 dram_eff=0.4127
bk0: 56a 30977i bk1: 52a 31010i bk2: 40a 30923i bk3: 40a 30880i bk4: 0a 31258i bk5: 0a 31258i bk6: 0a 31258i bk7: 0a 31258i bk8: 0a 31259i bk9: 0a 31261i bk10: 0a 31261i bk11: 0a 31262i bk12: 0a 31262i bk13: 0a 31262i bk14: 12a 31231i bk15: 8a 31240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00982054
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30945 n_act=6 n_pre=0 n_req=155 n_rd=206 n_write=104 bw_util=0.01983
n_activity=1496 dram_eff=0.4144
bk0: 52a 30972i bk1: 52a 31032i bk2: 40a 30930i bk3: 40a 30865i bk4: 0a 31258i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31260i bk9: 0a 31261i bk10: 0a 31262i bk11: 0a 31262i bk12: 0a 31262i bk13: 0a 31262i bk14: 12a 31227i bk15: 10a 31224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0134033
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30943 n_act=6 n_pre=0 n_req=156 n_rd=208 n_write=104 bw_util=0.01996
n_activity=1498 dram_eff=0.4166
bk0: 52a 30987i bk1: 52a 31004i bk2: 40a 30905i bk3: 40a 30877i bk4: 0a 31258i bk5: 0a 31260i bk6: 0a 31260i bk7: 0a 31260i bk8: 0a 31260i bk9: 0a 31261i bk10: 0a 31261i bk11: 0a 31261i bk12: 0a 31263i bk13: 0a 31264i bk14: 12a 31229i bk15: 12a 31228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.014075
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30943 n_act=6 n_pre=0 n_req=156 n_rd=208 n_write=104 bw_util=0.01996
n_activity=1500 dram_eff=0.416
bk0: 52a 30981i bk1: 52a 31019i bk2: 40a 30909i bk3: 40a 30899i bk4: 0a 31258i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31259i bk9: 0a 31260i bk10: 0a 31261i bk11: 0a 31262i bk12: 0a 31263i bk13: 0a 31265i bk14: 12a 31230i bk15: 12a 31227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0105243
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30943 n_act=6 n_pre=0 n_req=156 n_rd=208 n_write=104 bw_util=0.01996
n_activity=1502 dram_eff=0.4154
bk0: 52a 30990i bk1: 52a 31017i bk2: 40a 30892i bk3: 40a 30868i bk4: 0a 31258i bk5: 0a 31260i bk6: 0a 31260i bk7: 0a 31260i bk8: 0a 31260i bk9: 0a 31261i bk10: 0a 31261i bk11: 0a 31262i bk12: 0a 31263i bk13: 0a 31264i bk14: 12a 31232i bk15: 12a 31230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0126036
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30947 n_act=6 n_pre=0 n_req=154 n_rd=208 n_write=100 bw_util=0.01971
n_activity=1467 dram_eff=0.4199
bk0: 52a 30995i bk1: 52a 31020i bk2: 40a 30882i bk3: 40a 30892i bk4: 0a 31258i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31260i bk9: 0a 31260i bk10: 0a 31262i bk11: 0a 31262i bk12: 0a 31264i bk13: 0a 31264i bk14: 12a 31229i bk15: 12a 31227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0156745
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30947 n_act=6 n_pre=0 n_req=154 n_rd=208 n_write=100 bw_util=0.01971
n_activity=1474 dram_eff=0.4179
bk0: 52a 30993i bk1: 52a 31017i bk2: 40a 30891i bk3: 40a 30879i bk4: 0a 31258i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31259i bk9: 0a 31259i bk10: 0a 31261i bk11: 0a 31261i bk12: 0a 31265i bk13: 0a 31265i bk14: 12a 31230i bk15: 12a 31231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0159944
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30943 n_act=8 n_pre=2 n_req=154 n_rd=208 n_write=100 bw_util=0.01971
n_activity=1495 dram_eff=0.412
bk0: 56a 30962i bk1: 52a 31014i bk2: 40a 30882i bk3: 36a 30913i bk4: 0a 31257i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31260i bk9: 0a 31261i bk10: 0a 31262i bk11: 0a 31262i bk12: 0a 31263i bk13: 0a 31264i bk14: 12a 31226i bk15: 12a 31226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0173379
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30943 n_act=8 n_pre=2 n_req=154 n_rd=208 n_write=100 bw_util=0.01971
n_activity=1489 dram_eff=0.4137
bk0: 56a 30953i bk1: 52a 31007i bk2: 40a 30884i bk3: 36a 30902i bk4: 0a 31256i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31260i bk9: 0a 31260i bk10: 0a 31262i bk11: 0a 31262i bk12: 0a 31264i bk13: 0a 31265i bk14: 12a 31232i bk15: 12a 31227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0201209
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30943 n_act=8 n_pre=2 n_req=154 n_rd=208 n_write=100 bw_util=0.01971
n_activity=1490 dram_eff=0.4134
bk0: 56a 30956i bk1: 52a 31023i bk2: 40a 30887i bk3: 36a 30890i bk4: 0a 31256i bk5: 0a 31257i bk6: 0a 31258i bk7: 0a 31259i bk8: 0a 31260i bk9: 0a 31261i bk10: 0a 31262i bk11: 0a 31263i bk12: 0a 31263i bk13: 0a 31265i bk14: 12a 31228i bk15: 12a 31223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0121557
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30951 n_act=6 n_pre=0 n_req=152 n_rd=204 n_write=100 bw_util=0.01945
n_activity=1418 dram_eff=0.4288
bk0: 52a 30967i bk1: 52a 31003i bk2: 40a 30889i bk3: 36a 30872i bk4: 0a 31258i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31259i bk9: 0a 31260i bk10: 0a 31261i bk11: 0a 31261i bk12: 0a 31263i bk13: 0a 31264i bk14: 12a 31227i bk15: 12a 31227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0179777
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30951 n_act=6 n_pre=0 n_req=152 n_rd=204 n_write=100 bw_util=0.01945
n_activity=1469 dram_eff=0.4139
bk0: 52a 30990i bk1: 52a 31033i bk2: 40a 30925i bk3: 36a 30873i bk4: 0a 31258i bk5: 0a 31260i bk6: 0a 31260i bk7: 0a 31261i bk8: 0a 31261i bk9: 0a 31261i bk10: 0a 31262i bk11: 0a 31262i bk12: 0a 31262i bk13: 0a 31262i bk14: 12a 31227i bk15: 12a 31229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0156425
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30951 n_act=6 n_pre=0 n_req=152 n_rd=204 n_write=100 bw_util=0.01945
n_activity=1464 dram_eff=0.4153
bk0: 52a 30984i bk1: 52a 31027i bk2: 40a 30916i bk3: 36a 30901i bk4: 0a 31259i bk5: 0a 31261i bk6: 0a 31261i bk7: 0a 31261i bk8: 0a 31261i bk9: 0a 31261i bk10: 0a 31262i bk11: 0a 31262i bk12: 0a 31262i bk13: 0a 31262i bk14: 12a 31227i bk15: 12a 31227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.014267
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30951 n_act=6 n_pre=0 n_req=152 n_rd=204 n_write=100 bw_util=0.01945
n_activity=1453 dram_eff=0.4184
bk0: 52a 30983i bk1: 52a 31016i bk2: 40a 30899i bk3: 36a 30882i bk4: 0a 31258i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31260i bk9: 0a 31260i bk10: 0a 31261i bk11: 0a 31262i bk12: 0a 31262i bk13: 0a 31263i bk14: 12a 31229i bk15: 12a 31225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0158024
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30951 n_act=6 n_pre=0 n_req=152 n_rd=204 n_write=100 bw_util=0.01945
n_activity=1462 dram_eff=0.4159
bk0: 52a 30984i bk1: 52a 30991i bk2: 40a 30896i bk3: 36a 30922i bk4: 0a 31258i bk5: 0a 31258i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31260i bk9: 0a 31260i bk10: 0a 31262i bk11: 0a 31262i bk12: 0a 31263i bk13: 0a 31263i bk14: 12a 31232i bk15: 12a 31223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0196091
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31261 n_nop=30951 n_act=6 n_pre=0 n_req=152 n_rd=204 n_write=100 bw_util=0.01945
n_activity=1473 dram_eff=0.4128
bk0: 52a 31005i bk1: 52a 31023i bk2: 40a 30936i bk3: 36a 30901i bk4: 0a 31258i bk5: 0a 31259i bk6: 0a 31259i bk7: 0a 31259i bk8: 0a 31260i bk9: 0a 31261i bk10: 0a 31261i bk11: 0a 31262i bk12: 0a 31263i bk13: 0a 31263i bk14: 12a 31229i bk15: 12a 31229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0122197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1505, Miss = 105, Miss_rate = 0.070, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[1]: Access = 1449, Miss = 104, Miss_rate = 0.072, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[2]: Access = 1502, Miss = 104, Miss_rate = 0.069, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 1485, Miss = 104, Miss_rate = 0.070, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 1262, Miss = 104, Miss_rate = 0.082, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[5]: Access = 1368, Miss = 104, Miss_rate = 0.076, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[6]: Access = 1408, Miss = 103, Miss_rate = 0.073, Pending_hits = 23, Reservation_fails = 27
L2_cache_bank[7]: Access = 1323, Miss = 102, Miss_rate = 0.077, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 1187, Miss = 103, Miss_rate = 0.087, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[9]: Access = 1303, Miss = 102, Miss_rate = 0.078, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[10]: Access = 1380, Miss = 104, Miss_rate = 0.075, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 1377, Miss = 105, Miss_rate = 0.076, Pending_hits = 18, Reservation_fails = 27
L2_cache_bank[12]: Access = 1485, Miss = 107, Miss_rate = 0.072, Pending_hits = 28, Reservation_fails = 25
L2_cache_bank[13]: Access = 1549, Miss = 105, Miss_rate = 0.068, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 1375, Miss = 104, Miss_rate = 0.076, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[15]: Access = 1295, Miss = 104, Miss_rate = 0.080, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[16]: Access = 1600, Miss = 104, Miss_rate = 0.065, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 1504, Miss = 103, Miss_rate = 0.068, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 1595, Miss = 104, Miss_rate = 0.065, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[19]: Access = 1606, Miss = 104, Miss_rate = 0.065, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[20]: Access = 1344, Miss = 104, Miss_rate = 0.077, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[21]: Access = 1466, Miss = 104, Miss_rate = 0.071, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[22]: Access = 1473, Miss = 104, Miss_rate = 0.071, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[23]: Access = 1472, Miss = 104, Miss_rate = 0.071, Pending_hits = 38, Reservation_fails = 27
L2_cache_bank[24]: Access = 1410, Miss = 104, Miss_rate = 0.074, Pending_hits = 33, Reservation_fails = 8
L2_cache_bank[25]: Access = 1502, Miss = 104, Miss_rate = 0.069, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[26]: Access = 1464, Miss = 102, Miss_rate = 0.070, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[27]: Access = 1355, Miss = 102, Miss_rate = 0.075, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[28]: Access = 1403, Miss = 102, Miss_rate = 0.073, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 1425, Miss = 102, Miss_rate = 0.072, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[30]: Access = 1361, Miss = 102, Miss_rate = 0.075, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[31]: Access = 1268, Miss = 102, Miss_rate = 0.080, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 45501
L2_total_cache_misses = 3315
L2_total_cache_miss_rate = 0.0729
L2_total_cache_pending_hits = 756
L2_total_cache_reservation_fails = 114
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=93371
icnt_total_pkts_simt_to_mem=147349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4613
	minimum = 6
	maximum = 145
Network latency average = 9.982
	minimum = 6
	maximum = 145
Slowest packet = 88935
Flit latency average = 8.86679
	minimum = 6
	maximum = 141
Slowest flit = 234473
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0062206
	minimum = 0 (at node 0)
	maximum = 0.0582895 (at node 8)
Accepted packet rate average = 0.0062206
	minimum = 0 (at node 0)
	maximum = 0.0582895 (at node 8)
Injected flit rate average = 0.0186618
	minimum = 0 (at node 0)
	maximum = 0.268816 (at node 8)
Accepted flit rate average= 0.0186618
	minimum = 0 (at node 0)
	maximum = 0.0809211 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.8062 (5 samples)
	minimum = 6 (5 samples)
	maximum = 127 (5 samples)
Network latency average = 14.4534 (5 samples)
	minimum = 6 (5 samples)
	maximum = 113.4 (5 samples)
Flit latency average = 13.7114 (5 samples)
	minimum = 6 (5 samples)
	maximum = 110.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0303263 (5 samples)
	minimum = 0.0165214 (5 samples)
	maximum = 0.0755164 (5 samples)
Accepted packet rate average = 0.0303263 (5 samples)
	minimum = 0.0165214 (5 samples)
	maximum = 0.0755164 (5 samples)
Injected flit rate average = 0.0812339 (5 samples)
	minimum = 0.0339559 (5 samples)
	maximum = 0.258075 (5 samples)
Accepted flit rate average = 0.0812339 (5 samples)
	minimum = 0.0511396 (5 samples)
	maximum = 0.167948 (5 samples)
Injected packet size average = 2.67866 (5 samples)
Accepted packet size average = 2.67866 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 214332 (inst/sec)
gpgpu_simulation_rate = 1785 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,41058)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,41058)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,41058)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,41058)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,41058)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,41058)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,41058)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,41058)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,41058)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,41058)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,41058)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,41058)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,41058)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,41058)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 42058  inst.: 5112540 (ipc=182.9) sim_rate=213022 (inst/sec) elapsed = 0:0:00:24 / Fri Jul 27 18:55:58 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 43558  inst.: 5277988 (ipc=139.3) sim_rate=211119 (inst/sec) elapsed = 0:0:00:25 / Fri Jul 27 18:55:59 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 45058  inst.: 5435740 (ipc=126.5) sim_rate=209066 (inst/sec) elapsed = 0:0:00:26 / Fri Jul 27 18:56:00 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 46058  inst.: 5537124 (ipc=121.5) sim_rate=205078 (inst/sec) elapsed = 0:0:00:27 / Fri Jul 27 18:56:01 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 47558  inst.: 5693780 (ipc=117.6) sim_rate=203349 (inst/sec) elapsed = 0:0:00:28 / Fri Jul 27 18:56:02 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 49058  inst.: 5849428 (ipc=115.0) sim_rate=201704 (inst/sec) elapsed = 0:0:00:29 / Fri Jul 27 18:56:03 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 50558  inst.: 6006484 (ipc=113.4) sim_rate=200216 (inst/sec) elapsed = 0:0:00:30 / Fri Jul 27 18:56:04 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 52058  inst.: 6168260 (ipc=112.6) sim_rate=198976 (inst/sec) elapsed = 0:0:00:31 / Fri Jul 27 18:56:05 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(5,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 53558  inst.: 6329052 (ipc=112.0) sim_rate=197782 (inst/sec) elapsed = 0:0:00:32 / Fri Jul 27 18:56:06 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 55058  inst.: 6484548 (ipc=111.1) sim_rate=196501 (inst/sec) elapsed = 0:0:00:33 / Fri Jul 27 18:56:07 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,7,0) tid=(7,5,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 56558  inst.: 6639100 (ipc=110.3) sim_rate=195267 (inst/sec) elapsed = 0:0:00:34 / Fri Jul 27 18:56:08 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 58058  inst.: 6803132 (ipc=110.2) sim_rate=194375 (inst/sec) elapsed = 0:0:00:35 / Fri Jul 27 18:56:09 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 59558  inst.: 6956676 (ipc=109.6) sim_rate=193241 (inst/sec) elapsed = 0:0:00:36 / Fri Jul 27 18:56:10 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 60558  inst.: 7059132 (ipc=109.2) sim_rate=190787 (inst/sec) elapsed = 0:0:00:37 / Fri Jul 27 18:56:11 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(0,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 62058  inst.: 7218676 (ipc=109.0) sim_rate=189965 (inst/sec) elapsed = 0:0:00:38 / Fri Jul 27 18:56:12 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 63558  inst.: 7372148 (ipc=108.6) sim_rate=189029 (inst/sec) elapsed = 0:0:00:39 / Fri Jul 27 18:56:13 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(1,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 65058  inst.: 7527892 (ipc=108.3) sim_rate=188197 (inst/sec) elapsed = 0:0:00:40 / Fri Jul 27 18:56:14 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 66558  inst.: 7689092 (ipc=108.2) sim_rate=187538 (inst/sec) elapsed = 0:0:00:41 / Fri Jul 27 18:56:15 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 68058  inst.: 7842388 (ipc=107.9) sim_rate=186723 (inst/sec) elapsed = 0:0:00:42 / Fri Jul 27 18:56:16 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 69558  inst.: 8004396 (ipc=107.9) sim_rate=186148 (inst/sec) elapsed = 0:0:00:43 / Fri Jul 27 18:56:17 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(2,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 71058  inst.: 8157388 (ipc=107.6) sim_rate=185395 (inst/sec) elapsed = 0:0:00:44 / Fri Jul 27 18:56:18 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(1,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 72558  inst.: 8317412 (ipc=107.5) sim_rate=184831 (inst/sec) elapsed = 0:0:00:45 / Fri Jul 27 18:56:19 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(3,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 74058  inst.: 8474052 (ipc=107.4) sim_rate=184218 (inst/sec) elapsed = 0:0:00:46 / Fri Jul 27 18:56:20 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 75558  inst.: 8629180 (ipc=107.2) sim_rate=183599 (inst/sec) elapsed = 0:0:00:47 / Fri Jul 27 18:56:21 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 77058  inst.: 8785644 (ipc=107.1) sim_rate=183034 (inst/sec) elapsed = 0:0:00:48 / Fri Jul 27 18:56:22 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 78558  inst.: 8940916 (ipc=107.0) sim_rate=182467 (inst/sec) elapsed = 0:0:00:49 / Fri Jul 27 18:56:23 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 80058  inst.: 9095852 (ipc=106.8) sim_rate=181917 (inst/sec) elapsed = 0:0:00:50 / Fri Jul 27 18:56:24 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 81558  inst.: 9257260 (ipc=106.9) sim_rate=181514 (inst/sec) elapsed = 0:0:00:51 / Fri Jul 27 18:56:25 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 82558  inst.: 9358796 (ipc=106.7) sim_rate=179976 (inst/sec) elapsed = 0:0:00:52 / Fri Jul 27 18:56:26 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 84058  inst.: 9517972 (ipc=106.7) sim_rate=179584 (inst/sec) elapsed = 0:0:00:53 / Fri Jul 27 18:56:27 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 85558  inst.: 9675124 (ipc=106.6) sim_rate=179168 (inst/sec) elapsed = 0:0:00:54 / Fri Jul 27 18:56:28 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 87058  inst.: 9830900 (ipc=106.5) sim_rate=178743 (inst/sec) elapsed = 0:0:00:55 / Fri Jul 27 18:56:29 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 88058  inst.: 9940508 (ipc=106.6) sim_rate=177509 (inst/sec) elapsed = 0:0:00:56 / Fri Jul 27 18:56:30 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 89558  inst.: 10096868 (ipc=106.5) sim_rate=177138 (inst/sec) elapsed = 0:0:00:57 / Fri Jul 27 18:56:31 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 91058  inst.: 10253732 (ipc=106.5) sim_rate=176788 (inst/sec) elapsed = 0:0:00:58 / Fri Jul 27 18:56:32 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 92558  inst.: 10416892 (ipc=106.5) sim_rate=176557 (inst/sec) elapsed = 0:0:00:59 / Fri Jul 27 18:56:33 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 94058  inst.: 10571428 (ipc=106.4) sim_rate=176190 (inst/sec) elapsed = 0:0:01:00 / Fri Jul 27 18:56:34 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(1,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 95558  inst.: 10728804 (ipc=106.4) sim_rate=175882 (inst/sec) elapsed = 0:0:01:01 / Fri Jul 27 18:56:35 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 97058  inst.: 10886164 (ipc=106.4) sim_rate=175583 (inst/sec) elapsed = 0:0:01:02 / Fri Jul 27 18:56:36 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 98558  inst.: 11049036 (ipc=106.4) sim_rate=175381 (inst/sec) elapsed = 0:0:01:03 / Fri Jul 27 18:56:37 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 100058  inst.: 11204180 (ipc=106.3) sim_rate=175065 (inst/sec) elapsed = 0:0:01:04 / Fri Jul 27 18:56:38 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 101558  inst.: 11358964 (ipc=106.3) sim_rate=174753 (inst/sec) elapsed = 0:0:01:05 / Fri Jul 27 18:56:39 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 103058  inst.: 11513988 (ipc=106.2) sim_rate=174454 (inst/sec) elapsed = 0:0:01:06 / Fri Jul 27 18:56:40 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 104558  inst.: 11672892 (ipc=106.2) sim_rate=174222 (inst/sec) elapsed = 0:0:01:07 / Fri Jul 27 18:56:41 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 106058  inst.: 11827284 (ipc=106.1) sim_rate=173930 (inst/sec) elapsed = 0:0:01:08 / Fri Jul 27 18:56:42 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 107058  inst.: 11936396 (ipc=106.2) sim_rate=172991 (inst/sec) elapsed = 0:0:01:09 / Fri Jul 27 18:56:43 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 108558  inst.: 12091420 (ipc=106.1) sim_rate=172734 (inst/sec) elapsed = 0:0:01:10 / Fri Jul 27 18:56:44 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 110058  inst.: 12247332 (ipc=106.1) sim_rate=172497 (inst/sec) elapsed = 0:0:01:11 / Fri Jul 27 18:56:45 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 111558  inst.: 12399140 (ipc=106.0) sim_rate=172210 (inst/sec) elapsed = 0:0:01:12 / Fri Jul 27 18:56:46 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(3,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 113058  inst.: 12561244 (ipc=106.0) sim_rate=172071 (inst/sec) elapsed = 0:0:01:13 / Fri Jul 27 18:56:47 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,7,0) tid=(1,7,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 114558  inst.: 12717180 (ipc=106.0) sim_rate=171853 (inst/sec) elapsed = 0:0:01:14 / Fri Jul 27 18:56:48 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 116058  inst.: 12874124 (ipc=105.9) sim_rate=171654 (inst/sec) elapsed = 0:0:01:15 / Fri Jul 27 18:56:49 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 117558  inst.: 13035308 (ipc=106.0) sim_rate=171517 (inst/sec) elapsed = 0:0:01:16 / Fri Jul 27 18:56:50 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 118558  inst.: 13137924 (ipc=105.9) sim_rate=170622 (inst/sec) elapsed = 0:0:01:17 / Fri Jul 27 18:56:51 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 120058  inst.: 13288468 (ipc=105.8) sim_rate=170364 (inst/sec) elapsed = 0:0:01:18 / Fri Jul 27 18:56:52 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(3,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 121558  inst.: 13448196 (ipc=105.8) sim_rate=170230 (inst/sec) elapsed = 0:0:01:19 / Fri Jul 27 18:56:53 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(6,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 123058  inst.: 13604508 (ipc=105.8) sim_rate=170056 (inst/sec) elapsed = 0:0:01:20 / Fri Jul 27 18:56:54 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 124558  inst.: 13758164 (ipc=105.7) sim_rate=169853 (inst/sec) elapsed = 0:0:01:21 / Fri Jul 27 18:56:55 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 126058  inst.: 13921004 (ipc=105.8) sim_rate=169768 (inst/sec) elapsed = 0:0:01:22 / Fri Jul 27 18:56:56 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(3,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 127558  inst.: 14075460 (ipc=105.7) sim_rate=169583 (inst/sec) elapsed = 0:0:01:23 / Fri Jul 27 18:56:57 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 129058  inst.: 14235004 (ipc=105.7) sim_rate=169464 (inst/sec) elapsed = 0:0:01:24 / Fri Jul 27 18:56:58 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 130558  inst.: 14395916 (ipc=105.8) sim_rate=169363 (inst/sec) elapsed = 0:0:01:25 / Fri Jul 27 18:56:59 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1,7,0) tid=(7,6,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 132058  inst.: 14552260 (ipc=105.7) sim_rate=169212 (inst/sec) elapsed = 0:0:01:26 / Fri Jul 27 18:57:00 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(6,3,0) tid=(1,7,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 133558  inst.: 14715556 (ipc=105.8) sim_rate=169144 (inst/sec) elapsed = 0:0:01:27 / Fri Jul 27 18:57:01 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 134558  inst.: 14818516 (ipc=105.8) sim_rate=168392 (inst/sec) elapsed = 0:0:01:28 / Fri Jul 27 18:57:02 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 136058  inst.: 14977164 (ipc=105.8) sim_rate=168282 (inst/sec) elapsed = 0:0:01:29 / Fri Jul 27 18:57:03 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 137558  inst.: 15134964 (ipc=105.8) sim_rate=168166 (inst/sec) elapsed = 0:0:01:30 / Fri Jul 27 18:57:04 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 139058  inst.: 15289940 (ipc=105.7) sim_rate=168021 (inst/sec) elapsed = 0:0:01:31 / Fri Jul 27 18:57:05 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 140558  inst.: 15447204 (ipc=105.7) sim_rate=167904 (inst/sec) elapsed = 0:0:01:32 / Fri Jul 27 18:57:06 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 142058  inst.: 15606716 (ipc=105.7) sim_rate=167814 (inst/sec) elapsed = 0:0:01:33 / Fri Jul 27 18:57:07 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 143558  inst.: 15765300 (ipc=105.7) sim_rate=167715 (inst/sec) elapsed = 0:0:01:34 / Fri Jul 27 18:57:08 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 145058  inst.: 15918364 (ipc=105.7) sim_rate=167561 (inst/sec) elapsed = 0:0:01:35 / Fri Jul 27 18:57:09 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(2,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 146558  inst.: 16076276 (ipc=105.7) sim_rate=167461 (inst/sec) elapsed = 0:0:01:36 / Fri Jul 27 18:57:10 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(3,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(3,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 148058  inst.: 16233140 (ipc=105.6) sim_rate=167351 (inst/sec) elapsed = 0:0:01:37 / Fri Jul 27 18:57:11 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(2,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 149558  inst.: 16393588 (ipc=105.7) sim_rate=167281 (inst/sec) elapsed = 0:0:01:38 / Fri Jul 27 18:57:12 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 150558  inst.: 16494404 (ipc=105.6) sim_rate=166610 (inst/sec) elapsed = 0:0:01:39 / Fri Jul 27 18:57:13 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(6,3,0) tid=(1,7,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 152058  inst.: 16654572 (ipc=105.6) sim_rate=166545 (inst/sec) elapsed = 0:0:01:40 / Fri Jul 27 18:57:14 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 153558  inst.: 16811476 (ipc=105.6) sim_rate=166450 (inst/sec) elapsed = 0:0:01:41 / Fri Jul 27 18:57:15 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 155058  inst.: 16963804 (ipc=105.6) sim_rate=166311 (inst/sec) elapsed = 0:0:01:42 / Fri Jul 27 18:57:16 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(2,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 156558  inst.: 17125244 (ipc=105.6) sim_rate=166264 (inst/sec) elapsed = 0:0:01:43 / Fri Jul 27 18:57:17 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 158058  inst.: 17279388 (ipc=105.6) sim_rate=166147 (inst/sec) elapsed = 0:0:01:44 / Fri Jul 27 18:57:18 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 159558  inst.: 17433788 (ipc=105.5) sim_rate=166036 (inst/sec) elapsed = 0:0:01:45 / Fri Jul 27 18:57:19 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 161058  inst.: 17595124 (ipc=105.5) sim_rate=165991 (inst/sec) elapsed = 0:0:01:46 / Fri Jul 27 18:57:20 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 162558  inst.: 17751404 (ipc=105.5) sim_rate=165900 (inst/sec) elapsed = 0:0:01:47 / Fri Jul 27 18:57:21 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 164058  inst.: 17909436 (ipc=105.5) sim_rate=165828 (inst/sec) elapsed = 0:0:01:48 / Fri Jul 27 18:57:22 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 165558  inst.: 18072012 (ipc=105.6) sim_rate=165798 (inst/sec) elapsed = 0:0:01:49 / Fri Jul 27 18:57:23 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 166558  inst.: 18176044 (ipc=105.5) sim_rate=165236 (inst/sec) elapsed = 0:0:01:50 / Fri Jul 27 18:57:24 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 168058  inst.: 18329964 (ipc=105.5) sim_rate=165134 (inst/sec) elapsed = 0:0:01:51 / Fri Jul 27 18:57:25 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 169558  inst.: 18493116 (ipc=105.6) sim_rate=165117 (inst/sec) elapsed = 0:0:01:52 / Fri Jul 27 18:57:26 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (129652,41058), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (129673,41058), 2 CTAs running
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (129712,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (129724,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (129748,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (129935,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (129948,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 171058  inst.: 18639308 (ipc=105.5) sim_rate=164949 (inst/sec) elapsed = 0:0:01:53 / Fri Jul 27 18:57:27 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (130006,41058), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (130205,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (130226,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (130241,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 173058  inst.: 18807860 (ipc=105.1) sim_rate=164981 (inst/sec) elapsed = 0:0:01:54 / Fri Jul 27 18:57:28 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (133017,41058), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (133160,41058), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (133186,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (133201,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (133213,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (133234,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (133237,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(5,2,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (133380,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 174558  inst.: 18928108 (ipc=104.9) sim_rate=164592 (inst/sec) elapsed = 0:0:01:55 / Fri Jul 27 18:57:29 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (133897,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (133950,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (133962,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (134322,41058), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (134375,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (134397,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (134517,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (135110,41058), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (135125,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (135146,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (135184,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (135332,41058), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (135347,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (135398,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (135419,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (135609,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (135792,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (135836,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 177558  inst.: 19072660 (ipc=103.6) sim_rate=164419 (inst/sec) elapsed = 0:0:01:56 / Fri Jul 27 18:57:30 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (139748,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (139805,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (139820,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 181558  inst.: 19196012 (ipc=101.5) sim_rate=164068 (inst/sec) elapsed = 0:0:01:57 / Fri Jul 27 18:57:31 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 186558  inst.: 19330612 (ipc=99.0) sim_rate=163818 (inst/sec) elapsed = 0:0:01:58 / Fri Jul 27 18:57:32 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (149267,41058), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (149463,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (149508,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (149530,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 192058  inst.: 19463532 (ipc=96.3) sim_rate=163559 (inst/sec) elapsed = 0:0:01:59 / Fri Jul 27 18:57:33 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (151241,41058), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (151292,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (151313,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (151349,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (151991,41058), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (152012,41058), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (152033,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (152044,41058), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (152069,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (152093,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (152251,41058), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (152263,41058), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 152264
gpu_sim_insn = 14548864
gpu_ipc =      95.5503
gpu_tot_sim_cycle = 193322
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =     100.7568
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1558
gpu_stall_icnt2sh    = 39689
gpu_total_sim_rate=163684

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383876
	L1I_total_cache_misses = 2478
	L1I_total_cache_miss_rate = 0.0065
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44195, Miss = 22924, Miss_rate = 0.519, Pending_hits = 3621, Reservation_fails = 47867
	L1D_cache_core[1]: Access = 44897, Miss = 22806, Miss_rate = 0.508, Pending_hits = 3620, Reservation_fails = 48909
	L1D_cache_core[2]: Access = 45390, Miss = 23085, Miss_rate = 0.509, Pending_hits = 3074, Reservation_fails = 48214
	L1D_cache_core[3]: Access = 45104, Miss = 23062, Miss_rate = 0.511, Pending_hits = 3544, Reservation_fails = 44060
	L1D_cache_core[4]: Access = 45178, Miss = 23053, Miss_rate = 0.510, Pending_hits = 3289, Reservation_fails = 45771
	L1D_cache_core[5]: Access = 46070, Miss = 23360, Miss_rate = 0.507, Pending_hits = 3313, Reservation_fails = 45789
	L1D_cache_core[6]: Access = 44002, Miss = 22282, Miss_rate = 0.506, Pending_hits = 3736, Reservation_fails = 44299
	L1D_cache_core[7]: Access = 33626, Miss = 16992, Miss_rate = 0.505, Pending_hits = 2794, Reservation_fails = 29996
	L1D_cache_core[8]: Access = 35457, Miss = 17929, Miss_rate = 0.506, Pending_hits = 2760, Reservation_fails = 29296
	L1D_cache_core[9]: Access = 36558, Miss = 18598, Miss_rate = 0.509, Pending_hits = 2728, Reservation_fails = 24555
	L1D_cache_core[10]: Access = 36259, Miss = 18659, Miss_rate = 0.515, Pending_hits = 2770, Reservation_fails = 34069
	L1D_cache_core[11]: Access = 45012, Miss = 23106, Miss_rate = 0.513, Pending_hits = 3320, Reservation_fails = 43625
	L1D_cache_core[12]: Access = 45952, Miss = 23129, Miss_rate = 0.503, Pending_hits = 3296, Reservation_fails = 44605
	L1D_cache_core[13]: Access = 45960, Miss = 23104, Miss_rate = 0.503, Pending_hits = 3279, Reservation_fails = 44793
	L1D_cache_core[14]: Access = 45093, Miss = 22631, Miss_rate = 0.502, Pending_hits = 3738, Reservation_fails = 43622
	L1D_total_cache_accesses = 638753
	L1D_total_cache_misses = 324720
	L1D_total_cache_miss_rate = 0.5084
	L1D_total_cache_pending_hits = 48882
	L1D_total_cache_reservation_fails = 619470
	L1D_cache_data_port_util = 0.109
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 184980
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 434490
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2478
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5161, 5161, 5161, 5161, 5161, 5161, 5161, 5161, 614, 614, 307, 307, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1052543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33936
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1052543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1368789	W0_Idle:88679	W0_Scoreboard:2728066	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 271488 {8:33936,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4615296 {136:33936,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 182 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 193321 
mrq_lat_table:2893 	1600 	1642 	305 	326 	55 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	325472 	1987 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21939 	47793 	191572 	66305 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16763 	12587 	3810 	769 	22 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	91539 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	379 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882      1974      1970       367       379         0         0         0         0         0         0         0         0       901       932 
dram[1]:      2192      1938      1968      2112       363       648         0         0         0         0         0         0         0         0       870       951 
dram[2]:      2144      1942      1963      1978       362       388         0         0         0         0         0         0         0         0       869       950 
dram[3]:      2210      1946      2144      1942       367       422         0         0         0         0         0         0         0         0       882       982 
dram[4]:      2221      1943      2123      1936       363      3532         0         0         0         0         0         0         0         0       880       900 
dram[5]:      2234      1949      1981      2129       360       417         0         0         0         0         0         0         0         0       908       895 
dram[6]:      2174      1953      1977      1960       396       394         0         0         0         0         0         0         0         0       904       890 
dram[7]:      2252      1957      2312      1957       392       631         0         0         0         0         0         0         0         0       911       886 
dram[8]:      2090      1967      2106      1953       387       377         0         0         0         0         0         0         0         0       926       911 
dram[9]:      2421      1970      2089      2689       363       384         0         0         0         0         0         0         0         0       924       905 
dram[10]:      2438      1896      1985      2706       362       535         0         0         0         0         0         0         0         0       933       920 
dram[11]:      2445      1900      2330      2756       360       419         0         0         0         0         0         0         0         0       891       933 
dram[12]:      2462      2537      2219      2786       388      6722         0         0         0         0         0         0         0       911       890       932 
dram[13]:      2323      3179      2167      2822       384       416         0         0         0         0         0         0         0       908       884       964 
dram[14]:      2155      3201      2156      2829       381       392         0         0         0         0         0         0         0         0       878       957 
dram[15]:      1315      3251      2354      2885       416      1541         0         0         0         0         0         0         0         0       895       972 
dram[16]:      1794      3242      2341      2945       417       367         0         0         0         0         0         0         0         0       891       922 
dram[17]:      2203      3285      2236      2756       416       363         0         0         0         0         0         0         0         0       912       916 
dram[18]:      2590      3388      2224      2794       409       359         0         0         0         0         0         0         0         0       919       870 
dram[19]:      2611      3466      2379      2777       438       367         0         0         0         0         0         0         0         0       916       869 
dram[20]:      2618      3560      1921      2829       531       379         0         0         0         0         0         0         0         0       943       859 
dram[21]:      2636      2716      1915      2812       416       377         0         0         0         0         0         0         0         0       937       855 
dram[22]:      2642      3322      1910      2878       370       358         0         0         0         0         0         0         0         0       951       869 
dram[23]:      2681      3353      1947      2910       458       354         0         0         0         0         0         0         0         0       878       874 
dram[24]:      2694      3414      1935      2997       402       352         0         0         0         0         0         0         0         0       874       886 
dram[25]:      2818      3420      1928      2785       532       350         0         0         0         0         0         0         0         0       890       886 
dram[26]:      2315      3460      1922      2823       543       391         0         0         0         0         0         0         0         0       863       897 
dram[27]:      2766      3578      2154      2836       538       387         0         0         0         0         0         0         0         0       862       911 
dram[28]:      2777      3638      2143      2812       433       360         0         0         0         0         0         0         0         0       895       916 
dram[29]:      2783      3670      1967      2910       419       358         0         0         0         0         0         0         0         0       891       924 
dram[30]:      2802      2827      1964      2962       574       354         0         0         0         0         0         0         0         0       928       887 
dram[31]:      2811      3490      1974      3019       397       370         0         0         0         0         0         0         0         0       924       884 
average row accesses per activate:
dram[0]: 35.000000 36.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[1]: 34.000000 34.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[2]: 34.000000 34.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[3]: 34.000000 34.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[4]: 34.000000 34.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[5]: 34.000000 34.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[6]: 11.666667 34.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[7]: 11.333333 34.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[8]: 12.333333 34.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[9]: 36.000000 34.000000 38.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[10]: 36.000000 36.000000 36.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[11]: 12.333333 36.000000 36.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[12]: 12.666667 36.000000 36.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  4.000000 
dram[13]: 18.500000 35.000000 36.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  4.000000 
dram[14]: 19.000000 34.000000 36.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[15]: 19.000000 34.000000 36.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[16]: 19.000000 34.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[17]: 36.000000 34.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000 
dram[18]: 36.000000 34.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[19]: 36.000000 34.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[20]: 36.000000 34.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[21]: 36.000000 32.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[22]: 36.000000 32.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[23]: 12.666667 32.000000 36.000000 36.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[24]: 12.666667 32.000000 36.000000 36.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[25]: 12.666667 32.000000 36.000000 36.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[26]: 36.000000 32.000000 36.000000 36.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[27]: 36.000000 32.000000 36.000000 36.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[28]: 36.000000 32.000000 36.000000 36.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[29]: 36.000000 32.000000 36.000000 36.000000 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[30]: 36.000000 32.000000 36.000000 36.000000 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[31]: 36.000000 32.000000 36.000000 36.000000 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
average row locality = 6827/278 = 24.557554
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        26        20        20        30        28         0         0         0         0         0         0         0         0         6         6 
dram[1]:        26        26        20        20        30        28         0         0         0         0         0         0         0         0         6         6 
dram[2]:        26        26        20        20        30        28         0         0         0         0         0         0         0         0         6         6 
dram[3]:        26        26        20        20        30        28         0         0         0         0         0         0         0         0         6         6 
dram[4]:        26        26        20        20        30        28         0         0         0         0         0         0         0         0         6         6 
dram[5]:        26        26        20        20        30        28         0         0         0         0         0         0         0         0         6         6 
dram[6]:        27        26        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[7]:        26        26        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[8]:        27        26        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[9]:        26        26        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[10]:        26        28        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[11]:        27        28        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[12]:        28        28        20        20        30        28         0         0         0         0         0         0         0         1         6         4 
dram[13]:        27        27        20        20        30        28         0         0         0         0         0         0         0         1         6         4 
dram[14]:        28        26        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[15]:        28        26        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[16]:        28        26        20        20        30        30         0         0         0         0         0         0         0         0         6         4 
dram[17]:        26        26        20        20        30        30         0         0         0         0         0         0         0         0         6         5 
dram[18]:        26        26        20        20        30        30         0         0         0         0         0         0         0         0         6         6 
dram[19]:        26        26        20        20        30        30         0         0         0         0         0         0         0         0         6         6 
dram[20]:        26        26        20        20        30        30         0         0         0         0         0         0         0         0         6         6 
dram[21]:        26        26        20        20        30        30         0         0         0         0         0         0         0         0         6         6 
dram[22]:        26        26        20        20        30        30         0         0         0         0         0         0         0         0         6         6 
dram[23]:        28        26        20        18        30        30         0         0         0         0         0         0         0         0         6         6 
dram[24]:        28        26        20        18        30        30         0         0         0         0         0         0         0         0         6         6 
dram[25]:        28        26        20        18        30        30         0         0         0         0         0         0         0         0         6         6 
dram[26]:        26        26        20        18        30        30         0         0         0         0         0         0         0         0         6         6 
dram[27]:        26        26        20        18        30        30         0         0         0         0         0         0         0         0         6         6 
dram[28]:        26        26        20        18        30        30         0         0         0         0         0         0         0         0         6         6 
dram[29]:        26        26        20        18        28        30         0         0         0         0         0         0         0         0         6         6 
dram[30]:        26        26        20        18        28        30         0         0         0         0         0         0         0         0         6         6 
dram[31]:        26        26        20        18        28        30         0         0         0         0         0         0         0         0         6         6 
total reads: 5197
min_bank_accesses = 0!
chip skew: 165/160 = 1.03
number of total write accesses:
dram[0]:         8        10        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 54/50 = 1.08
average mf latency per bank:
dram[0]:       4863      2961        94       107     33670     38345    none      none      none      none      none      none      none      none        1576      1491
dram[1]:       4857      3044       105       109     39823     37542    none      none      none      none      none      none      none      none        1218      1399
dram[2]:       4800      3290       107       116     32439      2414    none      none      none      none      none      none      none      none        1426      1585
dram[3]:       4177      3845        94       100     28046      2215    none      none      none      none      none      none      none      none        1345      1425
dram[4]:       4076      2469        92        99     33296      2087    none      none      none      none      none      none      none      none        1403      1341
dram[5]:       4225      3093        98        99     32677      2093    none      none      none      none      none      none      none      none        1577      1159
dram[6]:       4620      2800       108       100     30311      2376    none      none      none      none      none      none      none      none        1252      1328
dram[7]:       3937      2958        93       100     36066      2296    none      none      none      none      none      none      none      none        1480      1409
dram[8]:       3503      2326        92       100     36145      2427    none      none      none      none      none      none      none      none        1332      1294
dram[9]:       3547      3034        99        90     28803      2204    none      none      none      none      none      none      none      none        1404      1261
dram[10]:       3452      3671       104        97     34489      2365    none      none      none      none      none      none      none      none        1527      1213
dram[11]:       3269      3554        99        90     33885      2452    none      none      none      none      none      none      none      none        1300      1404
dram[12]:       3479      3523       102        95     33105      2267    none      none      none      none      none      none      none        4563      1647      1666
dram[13]:       3691      4049       104        96     36196      2300    none      none      none      none      none      none      none        4050      1354      1480
dram[14]:       2901      4066       101        91     36022      2558    none      none      none      none      none      none      none      none        1462      1563
dram[15]:       2909      3669       102        89     29317      2466    none      none      none      none      none      none      none      none        1446      1329
dram[16]:       4259      4100        99        92     34923     28098    none      none      none      none      none      none      none      none        1168      1374
dram[17]:       3957      4177       101        92     34539     33370    none      none      none      none      none      none      none      none        1256      1184
dram[18]:       4040      4402        99        92     29450     32286    none      none      none      none      none      none      none      none        1437      1276
dram[19]:       3741      4754        99        92     36328     32639    none      none      none      none      none      none      none      none        1485      1424
dram[20]:       3489      3493       106        92     36237     36242    none      none      none      none      none      none      none      none        1351      1271
dram[21]:       3952      3780       109        94     29183     35479    none      none      none      none      none      none      none      none        1380      1334
dram[22]:       3649      4210       102        92     31705     28844    none      none      none      none      none      none      none      none        1433      1621
dram[23]:       3548      4210       109        85     37225     33011    none      none      none      none      none      none      none      none        1269      1249
dram[24]:       3401      3725       111        90     31406     32327    none      none      none      none      none      none      none      none        1242      1539
dram[25]:       3639      4256       106        85     33150     28235    none      none      none      none      none      none      none      none        1277      1334
dram[26]:       3700      4425       111        87     38658     35613    none      none      none      none      none      none      none      none        1209      1411
dram[27]:       3328      3955        99        87     32497     35655    none      none      none      none      none      none      none      none        1275      1339
dram[28]:       3287      4220       101        86     29269     28748    none      none      none      none      none      none      none      none        1260      1349
dram[29]:       3635      3823       113        85     37171     31710    none      none      none      none      none      none      none      none        1356      1570
dram[30]:       3019      4397       116        86     36561     36792    none      none      none      none      none      none      none      none        1375      1412
dram[31]:       2710      4614       104        86     32506     31855    none      none      none      none      none      none      none      none        1399      1507
maximum mf latency per bank:
dram[0]:        410       327       326       339       315       321         0         0         0         0         0         0         0         0       381       379
dram[1]:        350       408       475       343       385       273         0         0         0         0         0         0         0         0       260       314
dram[2]:        289       416       483       524       264       359         0         0         0         0         0         0         0         0       360       413
dram[3]:        343       353       275       243       273       302         0         0         0         0         0         0         0         0       268       301
dram[4]:        299       346       221       250       307       237         0         0         0         0         0         0         0         0       326       307
dram[5]:        285       279       286       267       252       301         0         0         0         0         0         0         0         0       369       302
dram[6]:        386       376       454       325       414       360         0         0         0         0         0         0         0         0       303       243
dram[7]:        369       407       275       269       263       259         0         0         0         0         0         0         0         0       328       278
dram[8]:        264       275       217       263       311       324         0         0         0         0         0         0         0         0       255       223
dram[9]:        293       297       330       199       325       287         0         0         0         0         0         0         0         0       292       240
dram[10]:        381       413       290       285       303       247         0         0         0         0         0         0         0         0       325       237
dram[11]:        322       315       263       207       277       285         0         0         0         0         0         0         0         0       275       294
dram[12]:        364       336       285       277       281       230         0         0         0         0         0         0         0       436       430       422
dram[13]:        396       407       318       293       338       320         0         0         0         0         0         0         0       407       324       400
dram[14]:        310       314       280       223       264       373         0         0         0         0         0         0         0         0       320       384
dram[15]:        287       324       269       181       278       232         0         0         0         0         0         0         0         0       352       364
dram[16]:        323       351       261       223       533       503         0         0         0         0         0         0         0         0       260       272
dram[17]:        403       343       268       222       409       427         0         0         0         0         0         0         0         0       283       316
dram[18]:        290       329       237       207       321       281         0         0         0         0         0         0         0         0       309       331
dram[19]:        396       349       275       227       328       320         0         0         0         0         0         0         0         0       382       383
dram[20]:        293       305       272       205       508       438         0         0         0         0         0         0         0         0       233       238
dram[21]:        279       287       289       230       392       328         0         0         0         0         0         0         0         0       338       291
dram[22]:        275       267       285       202       659       664         0         0         0         0         0         0         0         0       394       345
dram[23]:        445       537       558       194       454       359         0         0         0         0         0         0         0         0       295       279
dram[24]:        417       503       530       235       341       255         0         0         0         0         0         0         0         0       329       403
dram[25]:        426       445       465       196       252       313         0         0         0         0         0         0         0         0       274       266
dram[26]:        473       423       389       206       277       258         0         0         0         0         0         0         0         0       263       309
dram[27]:        321       432       252       208       233       317         0         0         0         0         0         0         0         0       250       267
dram[28]:        329       440       271       185       397       355         0         0         0         0         0         0         0         0       264       319
dram[29]:        329       439       489       195       405       399         0         0         0         0         0         0         0         0       272       355
dram[30]:        376       447       497       194       371       443         0         0         0         0         0         0         0         0       288       278
dram[31]:        455       532       305       190       375       385         0         0         0         0         0         0         0         0       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146759 n_act=9 n_pre=1 n_req=215 n_rd=326 n_write=104 bw_util=0.005842
n_activity=2002 dram_eff=0.4296
bk0: 54a 146959i bk1: 52a 146935i bk2: 40a 146840i bk3: 40a 146851i bk4: 60a 147067i bk5: 56a 147074i bk6: 0a 147196i bk7: 0a 147197i bk8: 0a 147199i bk9: 0a 147199i bk10: 0a 147200i bk11: 0a 147200i bk12: 0a 147200i bk13: 0a 147201i bk14: 12a 147164i bk15: 12a 147167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00274458
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146767 n_act=8 n_pre=0 n_req=212 n_rd=324 n_write=100 bw_util=0.005761
n_activity=1974 dram_eff=0.4296
bk0: 52a 146960i bk1: 52a 146934i bk2: 40a 146816i bk3: 40a 146877i bk4: 60a 147069i bk5: 56a 147071i bk6: 0a 147194i bk7: 0a 147196i bk8: 0a 147197i bk9: 0a 147197i bk10: 0a 147198i bk11: 0a 147201i bk12: 0a 147201i bk13: 0a 147202i bk14: 12a 147170i bk15: 12a 147167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00273779
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146767 n_act=8 n_pre=0 n_req=212 n_rd=324 n_write=100 bw_util=0.005761
n_activity=1940 dram_eff=0.4371
bk0: 52a 146958i bk1: 52a 146943i bk2: 40a 146769i bk3: 40a 146789i bk4: 60a 147070i bk5: 56a 147077i bk6: 0a 147195i bk7: 0a 147199i bk8: 0a 147199i bk9: 0a 147199i bk10: 0a 147200i bk11: 0a 147200i bk12: 0a 147201i bk13: 0a 147202i bk14: 12a 147168i bk15: 12a 147168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00339676
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146767 n_act=8 n_pre=0 n_req=212 n_rd=324 n_write=100 bw_util=0.005761
n_activity=1974 dram_eff=0.4296
bk0: 52a 146962i bk1: 52a 146938i bk2: 40a 146820i bk3: 40a 146853i bk4: 60a 147068i bk5: 56a 147072i bk6: 0a 147194i bk7: 0a 147198i bk8: 0a 147198i bk9: 0a 147199i bk10: 0a 147200i bk11: 0a 147200i bk12: 0a 147201i bk13: 0a 147201i bk14: 12a 147168i bk15: 12a 147169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00298915
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146767 n_act=8 n_pre=0 n_req=212 n_rd=324 n_write=100 bw_util=0.005761
n_activity=1956 dram_eff=0.4335
bk0: 52a 146958i bk1: 52a 146947i bk2: 40a 146833i bk3: 40a 146831i bk4: 60a 147069i bk5: 56a 147077i bk6: 0a 147194i bk7: 0a 147196i bk8: 0a 147198i bk9: 0a 147198i bk10: 0a 147199i bk11: 0a 147201i bk12: 0a 147201i bk13: 0a 147201i bk14: 12a 147172i bk15: 12a 147167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0029348
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146767 n_act=8 n_pre=0 n_req=212 n_rd=324 n_write=100 bw_util=0.005761
n_activity=1982 dram_eff=0.4279
bk0: 52a 146969i bk1: 52a 146955i bk2: 40a 146803i bk3: 40a 146855i bk4: 60a 147068i bk5: 56a 147077i bk6: 0a 147194i bk7: 0a 147196i bk8: 0a 147197i bk9: 0a 147198i bk10: 0a 147199i bk11: 0a 147200i bk12: 0a 147201i bk13: 0a 147203i bk14: 12a 147167i bk15: 12a 147167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00332203
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146765 n_act=10 n_pre=2 n_req=211 n_rd=322 n_write=100 bw_util=0.005734
n_activity=1972 dram_eff=0.428
bk0: 54a 146959i bk1: 52a 146938i bk2: 40a 146811i bk3: 40a 146830i bk4: 60a 147064i bk5: 56a 147079i bk6: 0a 147196i bk7: 0a 147197i bk8: 0a 147199i bk9: 0a 147199i bk10: 0a 147199i bk11: 0a 147200i bk12: 0a 147200i bk13: 0a 147202i bk14: 12a 147168i bk15: 8a 147170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00324051
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146767 n_act=10 n_pre=2 n_req=210 n_rd=320 n_write=100 bw_util=0.005707
n_activity=1959 dram_eff=0.4288
bk0: 52a 146948i bk1: 52a 146946i bk2: 40a 146803i bk3: 40a 146855i bk4: 60a 147068i bk5: 56a 147077i bk6: 0a 147194i bk7: 0a 147196i bk8: 0a 147196i bk9: 0a 147199i bk10: 0a 147200i bk11: 0a 147200i bk12: 0a 147202i bk13: 0a 147203i bk14: 12a 147169i bk15: 8a 147176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00228942
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146761 n_act=10 n_pre=2 n_req=213 n_rd=322 n_write=104 bw_util=0.005788
n_activity=1994 dram_eff=0.4273
bk0: 54a 146899i bk1: 52a 146959i bk2: 40a 146820i bk3: 40a 146871i bk4: 60a 147065i bk5: 56a 147072i bk6: 0a 147194i bk7: 0a 147197i bk8: 0a 147198i bk9: 0a 147199i bk10: 0a 147200i bk11: 0a 147200i bk12: 0a 147200i bk13: 0a 147202i bk14: 12a 147168i bk15: 8a 147179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00267665
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146763 n_act=8 n_pre=0 n_req=214 n_rd=320 n_write=108 bw_util=0.005815
n_activity=1966 dram_eff=0.4354
bk0: 52a 146933i bk1: 52a 146907i bk2: 40a 146750i bk3: 40a 146805i bk4: 60a 147068i bk5: 56a 147078i bk6: 0a 147196i bk7: 0a 147197i bk8: 0a 147198i bk9: 0a 147198i bk10: 0a 147198i bk11: 0a 147199i bk12: 0a 147202i bk13: 0a 147202i bk14: 12a 147169i bk15: 8a 147176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00351225
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146763 n_act=8 n_pre=0 n_req=214 n_rd=324 n_write=104 bw_util=0.005815
n_activity=1993 dram_eff=0.4295
bk0: 52a 146927i bk1: 56a 146932i bk2: 40a 146838i bk3: 40a 146818i bk4: 60a 147070i bk5: 56a 147073i bk6: 0a 147195i bk7: 0a 147197i bk8: 0a 147198i bk9: 0a 147199i bk10: 0a 147199i bk11: 0a 147200i bk12: 0a 147200i bk13: 0a 147202i bk14: 12a 147169i bk15: 8a 147177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00283969
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146757 n_act=10 n_pre=2 n_req=215 n_rd=326 n_write=104 bw_util=0.005842
n_activity=1980 dram_eff=0.4343
bk0: 54a 146894i bk1: 56a 146923i bk2: 40a 146807i bk3: 40a 146827i bk4: 60a 147068i bk5: 56a 147071i bk6: 0a 147194i bk7: 0a 147197i bk8: 0a 147199i bk9: 0a 147199i bk10: 0a 147201i bk11: 0a 147201i bk12: 0a 147202i bk13: 0a 147202i bk14: 12a 147169i bk15: 8a 147178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00282611
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146752 n_act=11 n_pre=2 n_req=217 n_rd=330 n_write=104 bw_util=0.005897
n_activity=1982 dram_eff=0.4379
bk0: 56a 146891i bk1: 56a 146935i bk2: 40a 146847i bk3: 40a 146809i bk4: 60a 147068i bk5: 56a 147077i bk6: 0a 147196i bk7: 0a 147197i bk8: 0a 147197i bk9: 0a 147199i bk10: 0a 147199i bk11: 0a 147201i bk12: 0a 147203i bk13: 2a 147192i bk14: 12a 147158i bk15: 8a 147172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00274458
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146758 n_act=10 n_pre=1 n_req=215 n_rd=326 n_write=104 bw_util=0.005842
n_activity=1977 dram_eff=0.435
bk0: 54a 146916i bk1: 54a 146944i bk2: 40a 146788i bk3: 40a 146759i bk4: 60a 147067i bk5: 56a 147078i bk6: 0a 147196i bk7: 0a 147197i bk8: 0a 147197i bk9: 0a 147199i bk10: 0a 147199i bk11: 0a 147200i bk12: 0a 147201i bk13: 2a 147190i bk14: 12a 147162i bk15: 8a 147176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00295518
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146761 n_act=9 n_pre=1 n_req=214 n_rd=324 n_write=104 bw_util=0.005815
n_activity=1978 dram_eff=0.4328
bk0: 56a 146925i bk1: 52a 146950i bk2: 40a 146839i bk3: 40a 146804i bk4: 60a 147068i bk5: 56a 147072i bk6: 0a 147197i bk7: 0a 147197i bk8: 0a 147197i bk9: 0a 147197i bk10: 0a 147199i bk11: 0a 147200i bk12: 0a 147201i bk13: 0a 147202i bk14: 12a 147169i bk15: 8a 147175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0026223
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146761 n_act=9 n_pre=1 n_req=214 n_rd=324 n_write=104 bw_util=0.005815
n_activity=1995 dram_eff=0.4291
bk0: 56a 146925i bk1: 52a 146951i bk2: 40a 146857i bk3: 40a 146818i bk4: 60a 147065i bk5: 56a 147076i bk6: 0a 147196i bk7: 0a 147196i bk8: 0a 147197i bk9: 0a 147198i bk10: 0a 147199i bk11: 0a 147201i bk12: 0a 147201i bk13: 0a 147202i bk14: 12a 147169i bk15: 8a 147177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00204485
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146757 n_act=9 n_pre=1 n_req=216 n_rd=328 n_write=104 bw_util=0.00587
n_activity=1998 dram_eff=0.4324
bk0: 56a 146916i bk1: 52a 146950i bk2: 40a 146863i bk3: 40a 146820i bk4: 60a 147069i bk5: 60a 147065i bk6: 0a 147194i bk7: 0a 147194i bk8: 0a 147195i bk9: 0a 147198i bk10: 0a 147198i bk11: 0a 147199i bk12: 0a 147200i bk13: 0a 147200i bk14: 12a 147169i bk15: 8a 147178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00226904
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146761 n_act=8 n_pre=0 n_req=215 n_rd=326 n_write=104 bw_util=0.005842
n_activity=1982 dram_eff=0.4339
bk0: 52a 146911i bk1: 52a 146972i bk2: 40a 146870i bk3: 40a 146805i bk4: 60a 147071i bk5: 60a 147064i bk6: 0a 147195i bk7: 0a 147195i bk8: 0a 147196i bk9: 0a 147198i bk10: 0a 147199i bk11: 0a 147199i bk12: 0a 147199i bk13: 0a 147199i bk14: 12a 147166i bk15: 10a 147163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00291442
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146759 n_act=8 n_pre=0 n_req=216 n_rd=328 n_write=104 bw_util=0.00587
n_activity=1982 dram_eff=0.4359
bk0: 52a 146925i bk1: 52a 146942i bk2: 40a 146845i bk3: 40a 146817i bk4: 60a 147068i bk5: 60a 147067i bk6: 0a 147196i bk7: 0a 147196i bk8: 0a 147197i bk9: 0a 147198i bk10: 0a 147199i bk11: 0a 147199i bk12: 0a 147201i bk13: 0a 147202i bk14: 12a 147167i bk15: 12a 147166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00306388
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146759 n_act=8 n_pre=0 n_req=216 n_rd=328 n_write=104 bw_util=0.00587
n_activity=1988 dram_eff=0.4346
bk0: 52a 146920i bk1: 52a 146959i bk2: 40a 146849i bk3: 40a 146839i bk4: 60a 147069i bk5: 60a 147069i bk6: 0a 147195i bk7: 0a 147195i bk8: 0a 147195i bk9: 0a 147197i bk10: 0a 147198i bk11: 0a 147199i bk12: 0a 147200i bk13: 0a 147202i bk14: 12a 147169i bk15: 12a 147166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00225545
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146759 n_act=8 n_pre=0 n_req=216 n_rd=328 n_write=104 bw_util=0.00587
n_activity=1990 dram_eff=0.4342
bk0: 52a 146928i bk1: 52a 146957i bk2: 40a 146832i bk3: 40a 146808i bk4: 60a 147069i bk5: 60a 147069i bk6: 0a 147196i bk7: 0a 147196i bk8: 0a 147196i bk9: 0a 147198i bk10: 0a 147198i bk11: 0a 147200i bk12: 0a 147201i bk13: 0a 147202i bk14: 12a 147170i bk15: 12a 147168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273779
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146763 n_act=8 n_pre=0 n_req=214 n_rd=328 n_write=100 bw_util=0.005815
n_activity=1953 dram_eff=0.4383
bk0: 52a 146934i bk1: 52a 146959i bk2: 40a 146822i bk3: 40a 146832i bk4: 60a 147067i bk5: 60a 147068i bk6: 0a 147195i bk7: 0a 147195i bk8: 0a 147197i bk9: 0a 147197i bk10: 0a 147199i bk11: 0a 147199i bk12: 0a 147202i bk13: 0a 147202i bk14: 12a 147167i bk15: 12a 147165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00338997
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146763 n_act=8 n_pre=0 n_req=214 n_rd=328 n_write=100 bw_util=0.005815
n_activity=1947 dram_eff=0.4397
bk0: 52a 146932i bk1: 52a 146956i bk2: 40a 146830i bk3: 40a 146819i bk4: 60a 147065i bk5: 60a 147056i bk6: 0a 147195i bk7: 0a 147196i bk8: 0a 147196i bk9: 0a 147196i bk10: 0a 147198i bk11: 0a 147198i bk12: 0a 147203i bk13: 0a 147203i bk14: 12a 147168i bk15: 12a 147169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00341035
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146759 n_act=10 n_pre=2 n_req=214 n_rd=328 n_write=100 bw_util=0.005815
n_activity=1978 dram_eff=0.4328
bk0: 56a 146901i bk1: 52a 146954i bk2: 40a 146822i bk3: 36a 146853i bk4: 60a 147066i bk5: 60a 147066i bk6: 0a 147195i bk7: 0a 147195i bk8: 0a 147196i bk9: 0a 147198i bk10: 0a 147199i bk11: 0a 147199i bk12: 0a 147200i bk13: 0a 147201i bk14: 12a 147165i bk15: 12a 147165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00383155
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146759 n_act=10 n_pre=2 n_req=214 n_rd=328 n_write=100 bw_util=0.005815
n_activity=1977 dram_eff=0.433
bk0: 56a 146891i bk1: 52a 146945i bk2: 40a 146824i bk3: 36a 146842i bk4: 60a 147067i bk5: 60a 147068i bk6: 0a 147195i bk7: 0a 147195i bk8: 0a 147197i bk9: 0a 147197i bk10: 0a 147200i bk11: 0a 147200i bk12: 0a 147202i bk13: 0a 147203i bk14: 12a 147170i bk15: 12a 147165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00439541
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146759 n_act=10 n_pre=2 n_req=214 n_rd=328 n_write=100 bw_util=0.005815
n_activity=1978 dram_eff=0.4328
bk0: 56a 146895i bk1: 52a 146963i bk2: 40a 146827i bk3: 36a 146830i bk4: 60a 147069i bk5: 60a 147068i bk6: 0a 147194i bk7: 0a 147195i bk8: 0a 147196i bk9: 0a 147198i bk10: 0a 147199i bk11: 0a 147200i bk12: 0a 147200i bk13: 0a 147202i bk14: 12a 147167i bk15: 12a 147162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00258154
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146767 n_act=8 n_pre=0 n_req=212 n_rd=324 n_write=100 bw_util=0.005761
n_activity=1902 dram_eff=0.4458
bk0: 52a 146906i bk1: 52a 146942i bk2: 40a 146829i bk3: 36a 146812i bk4: 60a 147065i bk5: 60a 147068i bk6: 0a 147195i bk7: 0a 147195i bk8: 0a 147196i bk9: 0a 147197i bk10: 0a 147198i bk11: 0a 147198i bk12: 0a 147200i bk13: 0a 147201i bk14: 12a 147166i bk15: 12a 147166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00399459
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146767 n_act=8 n_pre=0 n_req=212 n_rd=324 n_write=100 bw_util=0.005761
n_activity=1957 dram_eff=0.4333
bk0: 52a 146929i bk1: 52a 146972i bk2: 40a 146865i bk3: 36a 146813i bk4: 60a 147069i bk5: 60a 147069i bk6: 0a 147196i bk7: 0a 147197i bk8: 0a 147198i bk9: 0a 147198i bk10: 0a 147199i bk11: 0a 147199i bk12: 0a 147200i bk13: 0a 147200i bk14: 12a 147165i bk15: 12a 147167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00339676
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146767 n_act=8 n_pre=0 n_req=212 n_rd=324 n_write=100 bw_util=0.005761
n_activity=1948 dram_eff=0.4353
bk0: 52a 146923i bk1: 52a 146966i bk2: 40a 146856i bk3: 36a 146841i bk4: 60a 147068i bk5: 60a 147061i bk6: 0a 147197i bk7: 0a 147197i bk8: 0a 147198i bk9: 0a 147198i bk10: 0a 147199i bk11: 0a 147199i bk12: 0a 147199i bk13: 0a 147199i bk14: 12a 147166i bk15: 12a 147166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00307747
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146771 n_act=8 n_pre=0 n_req=210 n_rd=320 n_write=100 bw_util=0.005707
n_activity=1922 dram_eff=0.437
bk0: 52a 146922i bk1: 52a 146955i bk2: 40a 146839i bk3: 36a 146822i bk4: 56a 147077i bk5: 60a 147067i bk6: 0a 147195i bk7: 0a 147195i bk8: 0a 147197i bk9: 0a 147197i bk10: 0a 147198i bk11: 0a 147199i bk12: 0a 147199i bk13: 0a 147200i bk14: 12a 147168i bk15: 12a 147164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.003356
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146771 n_act=8 n_pre=0 n_req=210 n_rd=320 n_write=100 bw_util=0.005707
n_activity=1936 dram_eff=0.4339
bk0: 52a 146923i bk1: 52a 146931i bk2: 40a 146836i bk3: 36a 146862i bk4: 56a 147079i bk5: 60a 147067i bk6: 0a 147195i bk7: 0a 147195i bk8: 0a 147196i bk9: 0a 147197i bk10: 0a 147199i bk11: 0a 147199i bk12: 0a 147200i bk13: 0a 147200i bk14: 12a 147171i bk15: 12a 147162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00421878
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147199 n_nop=146771 n_act=8 n_pre=0 n_req=210 n_rd=320 n_write=100 bw_util=0.005707
n_activity=1947 dram_eff=0.4314
bk0: 52a 146944i bk1: 52a 146962i bk2: 40a 146876i bk3: 36a 146841i bk4: 56a 147079i bk5: 60a 147068i bk6: 0a 147195i bk7: 0a 147195i bk8: 0a 147197i bk9: 0a 147198i bk10: 0a 147198i bk11: 0a 147199i bk12: 0a 147200i bk13: 0a 147200i bk14: 12a 147168i bk15: 12a 147168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00265627

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12688, Miss = 163, Miss_rate = 0.013, Pending_hits = 34, Reservation_fails = 6
L2_cache_bank[1]: Access = 13629, Miss = 162, Miss_rate = 0.012, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[2]: Access = 7181, Miss = 162, Miss_rate = 0.023, Pending_hits = 42, Reservation_fails = 5
L2_cache_bank[3]: Access = 6628, Miss = 162, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 10
L2_cache_bank[4]: Access = 7388, Miss = 162, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 20
L2_cache_bank[5]: Access = 7516, Miss = 162, Miss_rate = 0.022, Pending_hits = 38, Reservation_fails = 42
L2_cache_bank[6]: Access = 6627, Miss = 161, Miss_rate = 0.024, Pending_hits = 30, Reservation_fails = 27
L2_cache_bank[7]: Access = 7473, Miss = 160, Miss_rate = 0.021, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[8]: Access = 7424, Miss = 161, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 3
L2_cache_bank[9]: Access = 6515, Miss = 160, Miss_rate = 0.025, Pending_hits = 31, Reservation_fails = 3
L2_cache_bank[10]: Access = 7586, Miss = 162, Miss_rate = 0.021, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 7579, Miss = 163, Miss_rate = 0.022, Pending_hits = 27, Reservation_fails = 27
L2_cache_bank[12]: Access = 7229, Miss = 165, Miss_rate = 0.023, Pending_hits = 34, Reservation_fails = 25
L2_cache_bank[13]: Access = 7708, Miss = 163, Miss_rate = 0.021, Pending_hits = 33, Reservation_fails = 22
L2_cache_bank[14]: Access = 7631, Miss = 162, Miss_rate = 0.021, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[15]: Access = 6481, Miss = 162, Miss_rate = 0.025, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[16]: Access = 12266, Miss = 164, Miss_rate = 0.013, Pending_hits = 27, Reservation_fails = 19
L2_cache_bank[17]: Access = 13167, Miss = 163, Miss_rate = 0.012, Pending_hits = 33, Reservation_fails = 27
L2_cache_bank[18]: Access = 12268, Miss = 164, Miss_rate = 0.013, Pending_hits = 30, Reservation_fails = 22
L2_cache_bank[19]: Access = 12799, Miss = 164, Miss_rate = 0.013, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[20]: Access = 12981, Miss = 164, Miss_rate = 0.013, Pending_hits = 42, Reservation_fails = 28
L2_cache_bank[21]: Access = 12090, Miss = 164, Miss_rate = 0.014, Pending_hits = 34, Reservation_fails = 1
L2_cache_bank[22]: Access = 11661, Miss = 164, Miss_rate = 0.014, Pending_hits = 47, Reservation_fails = 9
L2_cache_bank[23]: Access = 13727, Miss = 164, Miss_rate = 0.012, Pending_hits = 68, Reservation_fails = 42
L2_cache_bank[24]: Access = 12591, Miss = 164, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 36
L2_cache_bank[25]: Access = 11698, Miss = 164, Miss_rate = 0.014, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[26]: Access = 13624, Miss = 162, Miss_rate = 0.012, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[27]: Access = 12637, Miss = 162, Miss_rate = 0.013, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[28]: Access = 11106, Miss = 162, Miss_rate = 0.015, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[29]: Access = 12623, Miss = 160, Miss_rate = 0.013, Pending_hits = 42, Reservation_fails = 22
L2_cache_bank[30]: Access = 13540, Miss = 160, Miss_rate = 0.012, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[31]: Access = 11592, Miss = 160, Miss_rate = 0.014, Pending_hits = 37, Reservation_fails = 0
L2_total_cache_accesses = 327653
L2_total_cache_misses = 5197
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 1156
L2_total_cache_reservation_fails = 396
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 282
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.106
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=464131
icnt_total_pkts_simt_to_mem=869501
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.82
	minimum = 6
	maximum = 126
Network latency average = 11.0527
	minimum = 6
	maximum = 118
Slowest packet = 91725
Flit latency average = 11.1396
	minimum = 6
	maximum = 114
Slowest flit = 245711
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.078853
	minimum = 0.0337769 (at node 18)
	maximum = 0.134339 (at node 3)
Accepted packet rate average = 0.078853
	minimum = 0.0337769 (at node 18)
	maximum = 0.134339 (at node 3)
Injected flit rate average = 0.152718
	minimum = 0.0506686 (at node 18)
	maximum = 0.357635 (at node 3)
Accepted flit rate average= 0.152718
	minimum = 0.066897 (at node 30)
	maximum = 0.221687 (at node 38)
Injected packet length average = 1.93674
Accepted packet length average = 1.93674
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4752 (6 samples)
	minimum = 6 (6 samples)
	maximum = 126.833 (6 samples)
Network latency average = 13.8866 (6 samples)
	minimum = 6 (6 samples)
	maximum = 114.167 (6 samples)
Flit latency average = 13.2827 (6 samples)
	minimum = 6 (6 samples)
	maximum = 110.833 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0384141 (6 samples)
	minimum = 0.0193973 (6 samples)
	maximum = 0.0853202 (6 samples)
Accepted packet rate average = 0.0384141 (6 samples)
	minimum = 0.0193973 (6 samples)
	maximum = 0.0853202 (6 samples)
Injected flit rate average = 0.0931479 (6 samples)
	minimum = 0.0367413 (6 samples)
	maximum = 0.274669 (6 samples)
Accepted flit rate average = 0.0931479 (6 samples)
	minimum = 0.0537658 (6 samples)
	maximum = 0.176904 (6 samples)
Injected packet size average = 2.42484 (6 samples)
Accepted packet size average = 2.42484 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 59 sec (119 sec)
gpgpu_simulation_rate = 163684 (inst/sec)
gpgpu_simulation_rate = 1624 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,193322)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,193322)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,193322)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,193322)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,193322)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,193322)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,193322)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,193322)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,193322)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,193322)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,193322)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,193322)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,193322)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,193322)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (653,193322), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (665,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (671,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (687,193322), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (698,193322), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (733,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (748,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (751,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (754,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (754,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (754,193322), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (756,193322), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (761,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (768,193322), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (769,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (771,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (772,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (779,193322), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (807,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (808,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (808,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (812,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (816,193322), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (833,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (841,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (850,193322), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (851,193322), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (853,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (865,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (865,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (866,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (867,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (872,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (877,193322), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (880,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (882,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (886,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (886,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (895,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (897,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (903,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (918,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (926,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (927,193322), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (930,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (930,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (930,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (940,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (945,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (948,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (956,193322), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (959,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (962,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (968,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (977,193322), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 12.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 978
gpu_sim_insn = 116864
gpu_ipc =     119.4928
gpu_tot_sim_cycle = 194300
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =     100.8511
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 45198
gpu_total_sim_rate=163294

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385892
	L1I_total_cache_misses = 2478
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44279, Miss = 22964, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 48059
	L1D_cache_core[1]: Access = 44981, Miss = 22845, Miss_rate = 0.508, Pending_hits = 3627, Reservation_fails = 49162
	L1D_cache_core[2]: Access = 45472, Miss = 23124, Miss_rate = 0.509, Pending_hits = 3080, Reservation_fails = 48458
	L1D_cache_core[3]: Access = 45164, Miss = 23091, Miss_rate = 0.511, Pending_hits = 3548, Reservation_fails = 44079
	L1D_cache_core[4]: Access = 45236, Miss = 23082, Miss_rate = 0.510, Pending_hits = 3292, Reservation_fails = 45787
	L1D_cache_core[5]: Access = 46130, Miss = 23389, Miss_rate = 0.507, Pending_hits = 3317, Reservation_fails = 45789
	L1D_cache_core[6]: Access = 44066, Miss = 22313, Miss_rate = 0.506, Pending_hits = 3740, Reservation_fails = 44299
	L1D_cache_core[7]: Access = 33710, Miss = 17032, Miss_rate = 0.505, Pending_hits = 2800, Reservation_fails = 30196
	L1D_cache_core[8]: Access = 35541, Miss = 17969, Miss_rate = 0.506, Pending_hits = 2766, Reservation_fails = 29515
	L1D_cache_core[9]: Access = 36642, Miss = 18637, Miss_rate = 0.509, Pending_hits = 2735, Reservation_fails = 24827
	L1D_cache_core[10]: Access = 36339, Miss = 18697, Miss_rate = 0.515, Pending_hits = 2776, Reservation_fails = 34291
	L1D_cache_core[11]: Access = 45094, Miss = 23146, Miss_rate = 0.513, Pending_hits = 3325, Reservation_fails = 43866
	L1D_cache_core[12]: Access = 46034, Miss = 23169, Miss_rate = 0.503, Pending_hits = 3301, Reservation_fails = 44829
	L1D_cache_core[13]: Access = 46040, Miss = 23143, Miss_rate = 0.503, Pending_hits = 3284, Reservation_fails = 45000
	L1D_cache_core[14]: Access = 45177, Miss = 22671, Miss_rate = 0.502, Pending_hits = 3744, Reservation_fails = 43884
	L1D_total_cache_accesses = 639905
	L1D_total_cache_misses = 325272
	L1D_total_cache_miss_rate = 0.5083
	L1D_total_cache_pending_hits = 48962
	L1D_total_cache_reservation_fails = 622041
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187143
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 434898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2478
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5196, 5196, 614, 614, 307, 307, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1055930
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34488
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1055930
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1372467	W0_Idle:95540	W0_Scoreboard:2740529	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 275904 {8:34488,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4690368 {136:34488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 182 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 194299 
mrq_lat_table:2937 	1620 	1645 	342 	326 	55 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	326208 	2323 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22115 	48064 	192098 	66404 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16780 	12773 	4082 	846 	22 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92059 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	381 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        34        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        34        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        34        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        34        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        34        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        18        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        20        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        36        35         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882      1974      1970       367       379         0         0         0         0         0         0         0         0       901       932 
dram[1]:      2192      1938      1968      2112       363       648         0         0         0         0         0         0         0         0       870       951 
dram[2]:      2144      1942      1963      1978       362       388         0         0         0         0         0         0         0         0       869       950 
dram[3]:      2210      1946      2144      1942       367       422         0         0         0         0         0         0         0         0       882       982 
dram[4]:      2221      1943      2123      1936       363      3532         0         0         0         0         0         0         0         0       880       900 
dram[5]:      2234      1949      1981      2129       360       417         0         0         0         0         0         0         0         0       908       895 
dram[6]:      2174      1953      1977      1960       396       394         0         0         0         0         0         0         0         0       904       890 
dram[7]:      2252      1957      2312      1957       392       631         0         0         0         0         0         0         0         0       911       886 
dram[8]:      2090      1967      2106      1953       387       377         0         0         0         0         0         0         0         0       926       911 
dram[9]:      2421      1970      2089      2689       363       384         0         0         0         0         0         0         0         0       924       905 
dram[10]:      2438      1896      1985      2706       362       535         0         0         0         0         0         0         0         0       933       920 
dram[11]:      2445      1900      2330      2756       360       419         0         0         0         0         0         0         0         0       891       933 
dram[12]:      2462      2537      2219      2786       388      6722         0         0         0         0         0         0         0       911       890       932 
dram[13]:      2323      3179      2167      2822       384       416         0         0         0         0         0         0         0       908       884       964 
dram[14]:      2155      3201      2156      2829       381       392         0         0         0         0         0         0         0         0       878       957 
dram[15]:      1315      3251      2354      2885       416      1541         0         0         0         0         0         0         0         0       895       972 
dram[16]:      1794      3242      2341      2945       417       367         0         0         0         0         0         0         0         0       891       922 
dram[17]:      2203      3285      2236      2756       416       363         0         0         0         0         0         0         0       356       912       916 
dram[18]:      2590      3388      2224      2794       409       359         0         0         0         0         0         0         0       360       919       870 
dram[19]:      2611      3466      2379      2777       438       367         0         0         0         0         0         0         0         0       916       869 
dram[20]:      2618      3560      1921      2829       531       379         0         0         0         0         0         0         0         0       943       859 
dram[21]:      2636      2716      1915      2812       416       377         0         0         0         0         0         0         0         0       937       855 
dram[22]:      2642      3322      1910      2878       370       358         0         0         0         0         0         0         0         0       951       869 
dram[23]:      2681      3353      1947      2910       458       354         0         0         0         0         0         0         0         0       878       874 
dram[24]:      2694      3414      1935      2997       402       352         0         0         0         0         0         0         0         0       874       886 
dram[25]:      2818      3420      1928      2785       532       350         0         0         0         0         0         0         0         0       890       886 
dram[26]:      2315      3460      1922      2823       543       391         0         0         0         0         0         0         0         0       863       897 
dram[27]:      2766      3578      2154      2836       538       387         0         0         0         0         0         0         0         0       862       911 
dram[28]:      2777      3638      2143      2812       433       360         0         0         0         0         0         0         0         0       895       916 
dram[29]:      2783      3670      1967      2910       419       358         0         0         0         0         0         0         0         0       891       924 
dram[30]:      2802      2827      1964      2962       574       354         0         0         0         0         0         0         0         0       928       887 
dram[31]:      2811      3490      1974      3019       397       370         0         0         0         0         0         0         0         0       924       884 
average row accesses per activate:
dram[0]: 35.000000 19.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[1]: 17.500000 18.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[2]: 18.000000 18.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[3]: 18.000000 18.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[4]: 18.000000 18.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[5]: 18.000000 18.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[6]:  9.250000 18.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[7]:  9.000000 18.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[8]:  9.750000 18.000000 38.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[9]: 19.000000 18.000000 38.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[10]: 19.000000 19.000000 36.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[11]:  9.750000 19.000000 36.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[12]: 10.000000 19.000000 36.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  4.000000 
dram[13]: 13.000000 18.500000 36.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  4.000000 
dram[14]: 13.333333 18.000000 36.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[15]: 13.333333 18.000000 36.000000 38.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[16]: 13.333333 18.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[17]: 19.000000 18.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  6.000000  5.000000 
dram[18]: 19.000000 18.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  6.000000 
dram[19]: 19.000000 18.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[20]: 19.000000 34.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[21]: 19.000000 32.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[22]: 19.000000 32.000000 36.000000 38.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[23]: 10.000000 32.000000 36.000000 36.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[24]: 10.000000 32.000000 36.000000 36.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[25]: 10.000000 32.000000 36.000000 36.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[26]: 19.000000 32.000000 36.000000 36.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[27]: 19.000000 32.000000 36.000000 36.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[28]: 19.000000 32.000000 36.000000 36.000000 30.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[29]: 19.000000 32.000000 36.000000 36.000000 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[30]: 19.000000 32.000000 36.000000 36.000000 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[31]: 19.000000 32.000000 36.000000 36.000000 28.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
average row locality = 6931/331 = 20.939577
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        28        20        20        30        28         0         0         0         0         0         0         0         0         6         6 
dram[1]:        27        28        20        20        30        28         0         0         0         0         0         0         0         0         6         6 
dram[2]:        28        28        20        20        30        28         0         0         0         0         0         0         0         0         6         6 
dram[3]:        28        28        20        20        30        28         0         0         0         0         0         0         0         0         6         6 
dram[4]:        28        28        20        20        30        28         0         0         0         0         0         0         0         0         6         6 
dram[5]:        28        28        20        20        30        28         0         0         0         0         0         0         0         0         6         6 
dram[6]:        29        28        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[7]:        28        28        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[8]:        29        28        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[9]:        28        28        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[10]:        28        30        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[11]:        29        30        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[12]:        30        30        20        20        30        28         0         0         0         0         0         0         0         1         6         4 
dram[13]:        29        29        20        20        30        28         0         0         0         0         0         0         0         1         6         4 
dram[14]:        30        28        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[15]:        30        28        20        20        30        28         0         0         0         0         0         0         0         0         6         4 
dram[16]:        30        28        20        20        30        30         0         0         0         0         0         0         0         0         6         4 
dram[17]:        28        28        20        20        30        30         0         0         0         0         0         0         0         2         6         5 
dram[18]:        28        28        20        20        30        30         0         0         0         0         0         0         0         1         6         6 
dram[19]:        28        28        20        20        30        30         0         0         0         0         0         0         0         0         6         6 
dram[20]:        28        26        20        20        30        30         0         0         0         0         0         0         0         0         6         6 
dram[21]:        28        26        20        20        30        30         0         0         0         0         0         0         0         0         6         6 
dram[22]:        28        26        20        20        30        30         0         0         0         0         0         0         0         0         6         6 
dram[23]:        30        26        20        18        30        30         0         0         0         0         0         0         0         0         6         6 
dram[24]:        30        26        20        18        30        30         0         0         0         0         0         0         0         0         6         6 
dram[25]:        30        26        20        18        30        30         0         0         0         0         0         0         0         0         6         6 
dram[26]:        28        26        20        18        30        30         0         0         0         0         0         0         0         0         6         6 
dram[27]:        28        26        20        18        30        30         0         0         0         0         0         0         0         0         6         6 
dram[28]:        28        26        20        18        30        30         0         0         0         0         0         0         0         0         6         6 
dram[29]:        28        26        20        18        28        30         0         0         0         0         0         0         0         0         6         6 
dram[30]:        28        26        20        18        28        30         0         0         0         0         0         0         0         0         6         6 
dram[31]:        28        26        20        18        28        30         0         0         0         0         0         0         0         0         6         6 
total reads: 5301
min_bank_accesses = 0!
chip skew: 169/162 = 1.04
number of total write accesses:
dram[0]:         8        10        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 54/50 = 1.08
average mf latency per bank:
dram[0]:       4863      2946        94       107     33670     38345    none      none      none      none      none      none      none      none        1576      1491
dram[1]:       4728      2995       105       109     39823     37542    none      none      none      none      none      none      none      none        1218      1399
dram[2]:       4643      3287       107       116     32439      2414    none      none      none      none      none      none      none      none        1426      1585
dram[3]:       4065      3791        94       100     28046      2215    none      none      none      none      none      none      none      none        1345      1425
dram[4]:       3958      2443        92        99     33296      2087    none      none      none      none      none      none      none      none        1403      1341
dram[5]:       4096      3079        98        99     32677      2093    none      none      none      none      none      none      none      none        1577      1159
dram[6]:       4491      2806       108       100     30311      2376    none      none      none      none      none      none      none      none        1252      1328
dram[7]:       3851      2924        93       100     36066      2296    none      none      none      none      none      none      none      none        1480      1409
dram[8]:       3422      2344        92       100     36145      2427    none      none      none      none      none      none      none      none        1332      1294
dram[9]:       3472      3007        99        90     28803      2204    none      none      none      none      none      none      none      none        1404      1261
dram[10]:       3385      3594       104        97     34489      2365    none      none      none      none      none      none      none      none        1527      1213
dram[11]:       3190      3470        99        90     33885      2452    none      none      none      none      none      none      none      none        1300      1404
dram[12]:       3429      3473       102        95     33105      2267    none      none      none      none      none      none      none        4563      1647      1666
dram[13]:       3625      3943       104        96     36196      2300    none      none      none      none      none      none      none        4050      1354      1480
dram[14]:       2851      3969       101        91     36022      2558    none      none      none      none      none      none      none      none        1462      1563
dram[15]:       2877      3638       102        89     29317      2466    none      none      none      none      none      none      none      none        1446      1329
dram[16]:       4154      4004        99        92     34923     28098    none      none      none      none      none      none      none      none        1168      1374
dram[17]:       3846      4070       101        92     34539     33370    none      none      none      none      none      none      none        4196      1256      1184
dram[18]:       3949      4295        99        92     29450     32286    none      none      none      none      none      none      none        2662      1437      1276
dram[19]:       3694      4615        99        92     36328     32639    none      none      none      none      none      none      none      none        1485      1424
dram[20]:       3427      3493       106        92     36237     36242    none      none      none      none      none      none      none      none        1351      1271
dram[21]:       3852      3780       109        94     29183     35479    none      none      none      none      none      none      none      none        1380      1334
dram[22]:       3593      4210       102        92     31705     28844    none      none      none      none      none      none      none      none        1433      1621
dram[23]:       3466      4210       109        85     37225     33011    none      none      none      none      none      none      none      none        1269      1249
dram[24]:       3328      3725       111        90     31406     32327    none      none      none      none      none      none      none      none        1242      1539
dram[25]:       3580      4256       106        85     33150     28235    none      none      none      none      none      none      none      none        1277      1334
dram[26]:       3642      4425       111        87     38658     35613    none      none      none      none      none      none      none      none        1209      1411
dram[27]:       3255      3955        99        87     32497     35655    none      none      none      none      none      none      none      none        1275      1339
dram[28]:       3242      4220       101        86     29269     28748    none      none      none      none      none      none      none      none        1260      1349
dram[29]:       3574      3823       113        85     37171     31710    none      none      none      none      none      none      none      none        1356      1570
dram[30]:       2966      4397       116        86     36561     36792    none      none      none      none      none      none      none      none        1375      1412
dram[31]:       2709      4614       104        86     32506     31855    none      none      none      none      none      none      none      none        1399      1507
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321         0         0         0         0         0         0         0         0       381       379
dram[1]:        350       408       475       343       385       273         0         0         0         0         0         0         0         0       260       314
dram[2]:        378       448       483       524       264       359         0         0         0         0         0         0         0         0       360       413
dram[3]:        343       400       275       243       273       302         0         0         0         0         0         0         0         0       268       301
dram[4]:        299       346       221       250       307       237         0         0         0         0         0         0         0         0       326       307
dram[5]:        307       363       286       267       252       301         0         0         0         0         0         0         0         0       369       302
dram[6]:        386       381       454       325       414       360         0         0         0         0         0         0         0         0       303       243
dram[7]:        369       408       275       269       263       259         0         0         0         0         0         0         0         0       328       278
dram[8]:        295       358       217       263       311       324         0         0         0         0         0         0         0         0       255       223
dram[9]:        293       341       330       199       325       287         0         0         0         0         0         0         0         0       292       240
dram[10]:        381       413       290       285       303       247         0         0         0         0         0         0         0         0       325       237
dram[11]:        322       315       263       207       277       285         0         0         0         0         0         0         0         0       275       294
dram[12]:        364       356       285       277       281       230         0         0         0         0         0         0         0       436       430       422
dram[13]:        396       407       318       293       338       320         0         0         0         0         0         0         0       407       324       400
dram[14]:        313       380       280       223       264       373         0         0         0         0         0         0         0         0       320       384
dram[15]:        340       420       269       181       278       232         0         0         0         0         0         0         0         0       352       364
dram[16]:        323       373       261       223       533       503         0         0         0         0         0         0         0         0       260       272
dram[17]:        403       343       268       222       409       427         0         0         0         0         0         0         0       450       283       316
dram[18]:        366       329       237       207       321       281         0         0         0         0         0         0         0       391       309       331
dram[19]:        422       349       275       227       328       320         0         0         0         0         0         0         0         0       382       383
dram[20]:        376       305       272       205       508       438         0         0         0         0         0         0         0         0       233       238
dram[21]:        293       287       289       230       392       328         0         0         0         0         0         0         0         0       338       291
dram[22]:        332       267       285       202       659       664         0         0         0         0         0         0         0         0       394       345
dram[23]:        445       537       558       194       454       359         0         0         0         0         0         0         0         0       295       279
dram[24]:        417       503       530       235       341       255         0         0         0         0         0         0         0         0       329       403
dram[25]:        426       445       465       196       252       313         0         0         0         0         0         0         0         0       274       266
dram[26]:        473       423       389       206       277       258         0         0         0         0         0         0         0         0       263       309
dram[27]:        345       432       252       208       233       317         0         0         0         0         0         0         0         0       250       267
dram[28]:        352       440       271       185       397       355         0         0         0         0         0         0         0         0       264       319
dram[29]:        360       439       489       195       405       399         0         0         0         0         0         0         0         0       272       355
dram[30]:        376       447       497       194       371       443         0         0         0         0         0         0         0         0       288       278
dram[31]:        455       532       305       190       375       385         0         0         0         0         0         0         0         0       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147497 n_act=10 n_pre=2 n_req=217 n_rd=330 n_write=104 bw_util=0.005867
n_activity=2023 dram_eff=0.4291
bk0: 54a 147704i bk1: 56a 147662i bk2: 40a 147583i bk3: 40a 147594i bk4: 60a 147810i bk5: 56a 147817i bk6: 0a 147940i bk7: 0a 147941i bk8: 0a 147943i bk9: 0a 147943i bk10: 0a 147944i bk11: 0a 147944i bk12: 0a 147944i bk13: 0a 147945i bk14: 12a 147909i bk15: 12a 147912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00279837
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147501 n_act=10 n_pre=2 n_req=215 n_rd=330 n_write=100 bw_util=0.005813
n_activity=2010 dram_eff=0.4279
bk0: 54a 147693i bk1: 56a 147662i bk2: 40a 147559i bk3: 40a 147620i bk4: 60a 147812i bk5: 56a 147815i bk6: 0a 147938i bk7: 0a 147940i bk8: 0a 147941i bk9: 0a 147941i bk10: 0a 147942i bk11: 0a 147945i bk12: 0a 147945i bk13: 0a 147947i bk14: 12a 147915i bk15: 12a 147912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00272402
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147499 n_act=10 n_pre=2 n_req=216 n_rd=332 n_write=100 bw_util=0.00584
n_activity=1982 dram_eff=0.4359
bk0: 56a 147685i bk1: 56a 147669i bk2: 40a 147511i bk3: 40a 147532i bk4: 60a 147814i bk5: 56a 147821i bk6: 0a 147939i bk7: 0a 147943i bk8: 0a 147943i bk9: 0a 147943i bk10: 0a 147944i bk11: 0a 147944i bk12: 0a 147945i bk13: 0a 147946i bk14: 12a 147913i bk15: 12a 147913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00343375
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147499 n_act=10 n_pre=2 n_req=216 n_rd=332 n_write=100 bw_util=0.00584
n_activity=2016 dram_eff=0.4286
bk0: 56a 147689i bk1: 56a 147664i bk2: 40a 147562i bk3: 40a 147596i bk4: 60a 147812i bk5: 56a 147816i bk6: 0a 147938i bk7: 0a 147942i bk8: 0a 147942i bk9: 0a 147943i bk10: 0a 147944i bk11: 0a 147944i bk12: 0a 147945i bk13: 0a 147945i bk14: 12a 147913i bk15: 12a 147914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00306875
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147499 n_act=10 n_pre=2 n_req=216 n_rd=332 n_write=100 bw_util=0.00584
n_activity=1998 dram_eff=0.4324
bk0: 56a 147685i bk1: 56a 147673i bk2: 40a 147575i bk3: 40a 147574i bk4: 60a 147812i bk5: 56a 147821i bk6: 0a 147938i bk7: 0a 147940i bk8: 0a 147942i bk9: 0a 147942i bk10: 0a 147943i bk11: 0a 147945i bk12: 0a 147945i bk13: 0a 147946i bk14: 12a 147917i bk15: 12a 147912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00303495
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147499 n_act=10 n_pre=2 n_req=216 n_rd=332 n_write=100 bw_util=0.00584
n_activity=2024 dram_eff=0.4269
bk0: 56a 147696i bk1: 56a 147681i bk2: 40a 147545i bk3: 40a 147598i bk4: 60a 147812i bk5: 56a 147821i bk6: 0a 147938i bk7: 0a 147940i bk8: 0a 147941i bk9: 0a 147942i bk10: 0a 147943i bk11: 0a 147944i bk12: 0a 147945i bk13: 0a 147947i bk14: 12a 147912i bk15: 12a 147912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00343375
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147497 n_act=12 n_pre=4 n_req=215 n_rd=330 n_write=100 bw_util=0.005813
n_activity=2014 dram_eff=0.427
bk0: 58a 147686i bk1: 56a 147664i bk2: 40a 147553i bk3: 40a 147573i bk4: 60a 147808i bk5: 56a 147823i bk6: 0a 147940i bk7: 0a 147941i bk8: 0a 147943i bk9: 0a 147943i bk10: 0a 147943i bk11: 0a 147944i bk12: 0a 147944i bk13: 0a 147946i bk14: 12a 147913i bk15: 8a 147915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00333236
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147499 n_act=12 n_pre=4 n_req=214 n_rd=328 n_write=100 bw_util=0.005786
n_activity=2001 dram_eff=0.4278
bk0: 56a 147675i bk1: 56a 147672i bk2: 40a 147545i bk3: 40a 147598i bk4: 60a 147811i bk5: 56a 147820i bk6: 0a 147938i bk7: 0a 147940i bk8: 0a 147940i bk9: 0a 147943i bk10: 0a 147944i bk11: 0a 147944i bk12: 0a 147947i bk13: 0a 147948i bk14: 12a 147914i bk15: 8a 147921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00240633
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147493 n_act=12 n_pre=4 n_req=217 n_rd=330 n_write=104 bw_util=0.005867
n_activity=2036 dram_eff=0.4263
bk0: 58a 147626i bk1: 56a 147685i bk2: 40a 147562i bk3: 40a 147614i bk4: 60a 147809i bk5: 56a 147816i bk6: 0a 147938i bk7: 0a 147941i bk8: 0a 147942i bk9: 0a 147943i bk10: 0a 147944i bk11: 0a 147944i bk12: 0a 147944i bk13: 0a 147946i bk14: 12a 147913i bk15: 8a 147924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273754
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147495 n_act=10 n_pre=2 n_req=218 n_rd=328 n_write=108 bw_util=0.005894
n_activity=2008 dram_eff=0.4343
bk0: 56a 147660i bk1: 56a 147633i bk2: 40a 147492i bk3: 40a 147548i bk4: 60a 147812i bk5: 56a 147822i bk6: 0a 147940i bk7: 0a 147941i bk8: 0a 147942i bk9: 0a 147942i bk10: 0a 147942i bk11: 0a 147943i bk12: 0a 147946i bk13: 0a 147946i bk14: 12a 147914i bk15: 8a 147921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00355542
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147495 n_act=10 n_pre=2 n_req=218 n_rd=332 n_write=104 bw_util=0.005894
n_activity=2035 dram_eff=0.4285
bk0: 56a 147654i bk1: 60a 147658i bk2: 40a 147580i bk3: 40a 147561i bk4: 60a 147814i bk5: 56a 147817i bk6: 0a 147939i bk7: 0a 147941i bk8: 0a 147942i bk9: 0a 147943i bk10: 0a 147943i bk11: 0a 147944i bk12: 0a 147944i bk13: 0a 147946i bk14: 12a 147914i bk15: 8a 147922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00288625
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147489 n_act=12 n_pre=4 n_req=219 n_rd=334 n_write=104 bw_util=0.005921
n_activity=2024 dram_eff=0.4328
bk0: 58a 147623i bk1: 60a 147649i bk2: 40a 147549i bk3: 40a 147570i bk4: 60a 147812i bk5: 56a 147815i bk6: 0a 147938i bk7: 0a 147941i bk8: 0a 147943i bk9: 0a 147943i bk10: 0a 147945i bk11: 0a 147945i bk12: 0a 147946i bk13: 0a 147946i bk14: 12a 147914i bk15: 8a 147923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00287949
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147484 n_act=13 n_pre=4 n_req=221 n_rd=338 n_write=104 bw_util=0.005975
n_activity=2024 dram_eff=0.4368
bk0: 60a 147618i bk1: 60a 147661i bk2: 40a 147589i bk3: 40a 147552i bk4: 60a 147811i bk5: 56a 147820i bk6: 0a 147940i bk7: 0a 147941i bk8: 0a 147941i bk9: 0a 147943i bk10: 0a 147943i bk11: 0a 147945i bk12: 0a 147948i bk13: 2a 147937i bk14: 12a 147903i bk15: 8a 147917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00285245
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147490 n_act=12 n_pre=3 n_req=219 n_rd=334 n_write=104 bw_util=0.005921
n_activity=2021 dram_eff=0.4334
bk0: 58a 147643i bk1: 58a 147672i bk2: 40a 147530i bk3: 40a 147502i bk4: 60a 147811i bk5: 56a 147822i bk6: 0a 147940i bk7: 0a 147941i bk8: 0a 147941i bk9: 0a 147943i bk10: 0a 147943i bk11: 0a 147944i bk12: 0a 147945i bk13: 2a 147934i bk14: 12a 147907i bk15: 8a 147921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00300792
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147493 n_act=11 n_pre=3 n_req=218 n_rd=332 n_write=104 bw_util=0.005894
n_activity=2022 dram_eff=0.4313
bk0: 60a 147654i bk1: 56a 147676i bk2: 40a 147581i bk3: 40a 147548i bk4: 60a 147812i bk5: 56a 147816i bk6: 0a 147941i bk7: 0a 147941i bk8: 0a 147941i bk9: 0a 147941i bk10: 0a 147943i bk11: 0a 147944i bk12: 0a 147945i bk13: 0a 147946i bk14: 12a 147913i bk15: 8a 147920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00267671
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147493 n_act=11 n_pre=3 n_req=218 n_rd=332 n_write=104 bw_util=0.005894
n_activity=2037 dram_eff=0.4281
bk0: 60a 147652i bk1: 56a 147677i bk2: 40a 147599i bk3: 40a 147561i bk4: 60a 147808i bk5: 56a 147819i bk6: 0a 147940i bk7: 0a 147940i bk8: 0a 147941i bk9: 0a 147942i bk10: 0a 147943i bk11: 0a 147945i bk12: 0a 147946i bk13: 0a 147947i bk14: 12a 147914i bk15: 8a 147922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00215624
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147489 n_act=11 n_pre=3 n_req=220 n_rd=336 n_write=104 bw_util=0.005948
n_activity=2040 dram_eff=0.4314
bk0: 60a 147643i bk1: 56a 147676i bk2: 40a 147605i bk3: 40a 147563i bk4: 60a 147813i bk5: 60a 147809i bk6: 0a 147938i bk7: 0a 147938i bk8: 0a 147939i bk9: 0a 147942i bk10: 0a 147942i bk11: 0a 147943i bk12: 0a 147944i bk13: 0a 147944i bk14: 12a 147914i bk15: 8a 147923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00238605
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147488 n_act=11 n_pre=2 n_req=221 n_rd=338 n_write=104 bw_util=0.005975
n_activity=2046 dram_eff=0.4321
bk0: 56a 147640i bk1: 56a 147697i bk2: 40a 147611i bk3: 40a 147547i bk4: 60a 147815i bk5: 60a 147808i bk6: 0a 147939i bk7: 0a 147939i bk8: 0a 147940i bk9: 0a 147943i bk10: 0a 147944i bk11: 0a 147944i bk12: 0a 147944i bk13: 4a 147927i bk14: 12a 147910i bk15: 10a 147907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00302143
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147488 n_act=11 n_pre=2 n_req=221 n_rd=338 n_write=104 bw_util=0.005975
n_activity=2038 dram_eff=0.4338
bk0: 56a 147652i bk1: 56a 147667i bk2: 40a 147586i bk3: 40a 147560i bk4: 60a 147811i bk5: 60a 147811i bk6: 0a 147940i bk7: 0a 147940i bk8: 0a 147941i bk9: 0a 147943i bk10: 0a 147944i bk11: 0a 147944i bk12: 0a 147946i bk13: 2a 147936i bk14: 12a 147910i bk15: 12a 147911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00318366
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147491 n_act=10 n_pre=2 n_req=220 n_rd=336 n_write=104 bw_util=0.005948
n_activity=2030 dram_eff=0.4335
bk0: 56a 147647i bk1: 56a 147685i bk2: 40a 147591i bk3: 40a 147582i bk4: 60a 147813i bk5: 60a 147813i bk6: 0a 147939i bk7: 0a 147939i bk8: 0a 147939i bk9: 0a 147941i bk10: 0a 147942i bk11: 0a 147943i bk12: 0a 147944i bk13: 0a 147946i bk14: 12a 147914i bk15: 12a 147911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00231846
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147497 n_act=9 n_pre=1 n_req=218 n_rd=332 n_write=104 bw_util=0.005894
n_activity=2011 dram_eff=0.4336
bk0: 56a 147655i bk1: 52a 147700i bk2: 40a 147575i bk3: 40a 147551i bk4: 60a 147813i bk5: 60a 147813i bk6: 0a 147940i bk7: 0a 147940i bk8: 0a 147940i bk9: 0a 147942i bk10: 0a 147942i bk11: 0a 147944i bk12: 0a 147945i bk13: 0a 147946i bk14: 12a 147915i bk15: 12a 147913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0027781
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147501 n_act=9 n_pre=1 n_req=216 n_rd=332 n_write=100 bw_util=0.00584
n_activity=1976 dram_eff=0.4372
bk0: 56a 147663i bk1: 52a 147702i bk2: 40a 147565i bk3: 40a 147576i bk4: 60a 147811i bk5: 60a 147812i bk6: 0a 147939i bk7: 0a 147939i bk8: 0a 147941i bk9: 0a 147941i bk10: 0a 147943i bk11: 0a 147943i bk12: 0a 147946i bk13: 0a 147946i bk14: 12a 147911i bk15: 12a 147910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00337292
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147501 n_act=9 n_pre=1 n_req=216 n_rd=332 n_write=100 bw_util=0.00584
n_activity=1968 dram_eff=0.439
bk0: 56a 147659i bk1: 52a 147699i bk2: 40a 147574i bk3: 40a 147563i bk4: 60a 147809i bk5: 60a 147800i bk6: 0a 147939i bk7: 0a 147940i bk8: 0a 147940i bk9: 0a 147940i bk10: 0a 147942i bk11: 0a 147942i bk12: 0a 147947i bk13: 0a 147947i bk14: 12a 147912i bk15: 12a 147913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00345403
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147497 n_act=11 n_pre=3 n_req=216 n_rd=332 n_write=100 bw_util=0.00584
n_activity=1999 dram_eff=0.4322
bk0: 60a 147630i bk1: 52a 147697i bk2: 40a 147565i bk3: 36a 147596i bk4: 60a 147810i bk5: 60a 147810i bk6: 0a 147939i bk7: 0a 147939i bk8: 0a 147940i bk9: 0a 147942i bk10: 0a 147943i bk11: 0a 147943i bk12: 0a 147944i bk13: 0a 147945i bk14: 12a 147910i bk15: 12a 147910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00381228
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147497 n_act=11 n_pre=3 n_req=216 n_rd=332 n_write=100 bw_util=0.00584
n_activity=1998 dram_eff=0.4324
bk0: 60a 147618i bk1: 52a 147688i bk2: 40a 147567i bk3: 36a 147586i bk4: 60a 147811i bk5: 60a 147812i bk6: 0a 147939i bk7: 0a 147939i bk8: 0a 147941i bk9: 0a 147941i bk10: 0a 147944i bk11: 0a 147944i bk12: 0a 147946i bk13: 0a 147947i bk14: 12a 147914i bk15: 12a 147910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00440034
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147497 n_act=11 n_pre=3 n_req=216 n_rd=332 n_write=100 bw_util=0.00584
n_activity=1999 dram_eff=0.4322
bk0: 60a 147622i bk1: 52a 147706i bk2: 40a 147570i bk3: 36a 147573i bk4: 60a 147813i bk5: 60a 147812i bk6: 0a 147938i bk7: 0a 147939i bk8: 0a 147940i bk9: 0a 147942i bk10: 0a 147943i bk11: 0a 147944i bk12: 0a 147944i bk13: 0a 147946i bk14: 12a 147912i bk15: 12a 147907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00260235
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147505 n_act=9 n_pre=1 n_req=214 n_rd=328 n_write=100 bw_util=0.005786
n_activity=1923 dram_eff=0.4451
bk0: 56a 147633i bk1: 52a 147685i bk2: 40a 147572i bk3: 36a 147556i bk4: 60a 147809i bk5: 60a 147812i bk6: 0a 147939i bk7: 0a 147939i bk8: 0a 147940i bk9: 0a 147941i bk10: 0a 147942i bk11: 0a 147942i bk12: 0a 147944i bk13: 0a 147945i bk14: 12a 147910i bk15: 12a 147911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0040421
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147505 n_act=9 n_pre=1 n_req=214 n_rd=328 n_write=100 bw_util=0.005786
n_activity=1978 dram_eff=0.4328
bk0: 56a 147656i bk1: 52a 147715i bk2: 40a 147608i bk3: 36a 147557i bk4: 60a 147813i bk5: 60a 147813i bk6: 0a 147940i bk7: 0a 147941i bk8: 0a 147942i bk9: 0a 147942i bk10: 0a 147943i bk11: 0a 147943i bk12: 0a 147944i bk13: 0a 147944i bk14: 12a 147909i bk15: 12a 147912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00344727
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147505 n_act=9 n_pre=1 n_req=214 n_rd=328 n_write=100 bw_util=0.005786
n_activity=1969 dram_eff=0.4347
bk0: 56a 147650i bk1: 52a 147709i bk2: 40a 147599i bk3: 36a 147585i bk4: 60a 147812i bk5: 60a 147805i bk6: 0a 147941i bk7: 0a 147941i bk8: 0a 147942i bk9: 0a 147942i bk10: 0a 147943i bk11: 0a 147943i bk12: 0a 147943i bk13: 0a 147943i bk14: 12a 147910i bk15: 12a 147911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00311606
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147509 n_act=9 n_pre=1 n_req=212 n_rd=324 n_write=100 bw_util=0.005732
n_activity=1945 dram_eff=0.436
bk0: 56a 147651i bk1: 52a 147698i bk2: 40a 147582i bk3: 36a 147565i bk4: 56a 147820i bk5: 60a 147811i bk6: 0a 147939i bk7: 0a 147939i bk8: 0a 147941i bk9: 0a 147941i bk10: 0a 147942i bk11: 0a 147943i bk12: 0a 147943i bk13: 0a 147945i bk14: 12a 147913i bk15: 12a 147909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00333912
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147509 n_act=9 n_pre=1 n_req=212 n_rd=324 n_write=100 bw_util=0.005732
n_activity=1957 dram_eff=0.4333
bk0: 56a 147650i bk1: 52a 147674i bk2: 40a 147579i bk3: 36a 147605i bk4: 56a 147822i bk5: 60a 147810i bk6: 0a 147939i bk7: 0a 147939i bk8: 0a 147940i bk9: 0a 147941i bk10: 0a 147943i bk11: 0a 147943i bk12: 0a 147945i bk13: 0a 147945i bk14: 12a 147916i bk15: 12a 147907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00425164
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=147943 n_nop=147509 n_act=9 n_pre=1 n_req=212 n_rd=324 n_write=100 bw_util=0.005732
n_activity=1968 dram_eff=0.4309
bk0: 56a 147671i bk1: 52a 147705i bk2: 40a 147619i bk3: 36a 147584i bk4: 56a 147822i bk5: 60a 147812i bk6: 0a 147939i bk7: 0a 147939i bk8: 0a 147941i bk9: 0a 147942i bk10: 0a 147942i bk11: 0a 147943i bk12: 0a 147944i bk13: 0a 147945i bk14: 12a 147913i bk15: 12a 147913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00270374

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12710, Miss = 165, Miss_rate = 0.013, Pending_hits = 35, Reservation_fails = 6
L2_cache_bank[1]: Access = 13651, Miss = 165, Miss_rate = 0.012, Pending_hits = 43, Reservation_fails = 12
L2_cache_bank[2]: Access = 7221, Miss = 166, Miss_rate = 0.023, Pending_hits = 53, Reservation_fails = 33
L2_cache_bank[3]: Access = 6672, Miss = 166, Miss_rate = 0.025, Pending_hits = 51, Reservation_fails = 56
L2_cache_bank[4]: Access = 7428, Miss = 166, Miss_rate = 0.022, Pending_hits = 40, Reservation_fails = 50
L2_cache_bank[5]: Access = 7556, Miss = 166, Miss_rate = 0.022, Pending_hits = 50, Reservation_fails = 42
L2_cache_bank[6]: Access = 6671, Miss = 165, Miss_rate = 0.025, Pending_hits = 39, Reservation_fails = 58
L2_cache_bank[7]: Access = 7513, Miss = 164, Miss_rate = 0.022, Pending_hits = 42, Reservation_fails = 17
L2_cache_bank[8]: Access = 7466, Miss = 165, Miss_rate = 0.022, Pending_hits = 42, Reservation_fails = 14
L2_cache_bank[9]: Access = 6559, Miss = 164, Miss_rate = 0.025, Pending_hits = 40, Reservation_fails = 29
L2_cache_bank[10]: Access = 7626, Miss = 166, Miss_rate = 0.022, Pending_hits = 45, Reservation_fails = 24
L2_cache_bank[11]: Access = 7617, Miss = 167, Miss_rate = 0.022, Pending_hits = 33, Reservation_fails = 27
L2_cache_bank[12]: Access = 7275, Miss = 169, Miss_rate = 0.023, Pending_hits = 41, Reservation_fails = 25
L2_cache_bank[13]: Access = 7750, Miss = 167, Miss_rate = 0.022, Pending_hits = 39, Reservation_fails = 22
L2_cache_bank[14]: Access = 7669, Miss = 166, Miss_rate = 0.022, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 6527, Miss = 166, Miss_rate = 0.025, Pending_hits = 36, Reservation_fails = 11
L2_cache_bank[16]: Access = 12308, Miss = 168, Miss_rate = 0.014, Pending_hits = 38, Reservation_fails = 29
L2_cache_bank[17]: Access = 13227, Miss = 169, Miss_rate = 0.013, Pending_hits = 46, Reservation_fails = 86
L2_cache_bank[18]: Access = 12318, Miss = 169, Miss_rate = 0.014, Pending_hits = 44, Reservation_fails = 43
L2_cache_bank[19]: Access = 12843, Miss = 168, Miss_rate = 0.013, Pending_hits = 46, Reservation_fails = 9
L2_cache_bank[20]: Access = 13001, Miss = 166, Miss_rate = 0.013, Pending_hits = 47, Reservation_fails = 32
L2_cache_bank[21]: Access = 12110, Miss = 166, Miss_rate = 0.014, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[22]: Access = 11685, Miss = 166, Miss_rate = 0.014, Pending_hits = 53, Reservation_fails = 17
L2_cache_bank[23]: Access = 13747, Miss = 166, Miss_rate = 0.012, Pending_hits = 73, Reservation_fails = 42
L2_cache_bank[24]: Access = 12609, Miss = 166, Miss_rate = 0.013, Pending_hits = 55, Reservation_fails = 36
L2_cache_bank[25]: Access = 11720, Miss = 166, Miss_rate = 0.014, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[26]: Access = 13646, Miss = 164, Miss_rate = 0.012, Pending_hits = 39, Reservation_fails = 3
L2_cache_bank[27]: Access = 12655, Miss = 164, Miss_rate = 0.013, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[28]: Access = 11128, Miss = 164, Miss_rate = 0.015, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 12645, Miss = 162, Miss_rate = 0.013, Pending_hits = 46, Reservation_fails = 29
L2_cache_bank[30]: Access = 13558, Miss = 162, Miss_rate = 0.012, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[31]: Access = 11614, Miss = 162, Miss_rate = 0.014, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 328725
L2_total_cache_misses = 5301
L2_total_cache_miss_rate = 0.0161
L2_total_cache_pending_hits = 1386
L2_total_cache_reservation_fails = 754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=467411
icnt_total_pkts_simt_to_mem=871453
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.5424
	minimum = 6
	maximum = 124
Network latency average = 17.1427
	minimum = 6
	maximum = 97
Slowest packet = 655851
Flit latency average = 17.1024
	minimum = 6
	maximum = 93
Slowest flit = 1334947
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0466432
	minimum = 0.0184049 (at node 39)
	maximum = 0.0797546 (at node 0)
Accepted packet rate average = 0.0466432
	minimum = 0.0184049 (at node 39)
	maximum = 0.0797546 (at node 0)
Injected flit rate average = 0.113823
	minimum = 0.0552147 (at node 39)
	maximum = 0.233129 (at node 32)
Accepted flit rate average= 0.113823
	minimum = 0.0286299 (at node 45)
	maximum = 0.243354 (at node 0)
Injected packet length average = 2.4403
Accepted packet length average = 2.4403
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4848 (7 samples)
	minimum = 6 (7 samples)
	maximum = 126.429 (7 samples)
Network latency average = 14.3518 (7 samples)
	minimum = 6 (7 samples)
	maximum = 111.714 (7 samples)
Flit latency average = 13.8284 (7 samples)
	minimum = 6 (7 samples)
	maximum = 108.286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0395897 (7 samples)
	minimum = 0.0192555 (7 samples)
	maximum = 0.0845251 (7 samples)
Accepted packet rate average = 0.0395897 (7 samples)
	minimum = 0.0192555 (7 samples)
	maximum = 0.0845251 (7 samples)
Injected flit rate average = 0.0961015 (7 samples)
	minimum = 0.0393804 (7 samples)
	maximum = 0.268734 (7 samples)
Accepted flit rate average = 0.0961015 (7 samples)
	minimum = 0.050175 (7 samples)
	maximum = 0.186397 (7 samples)
Injected packet size average = 2.42744 (7 samples)
Accepted packet size average = 2.42744 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 0 sec (120 sec)
gpgpu_simulation_rate = 163294 (inst/sec)
gpgpu_simulation_rate = 1619 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,194300)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,194300)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 194800  inst.: 19624900 (ipc=59.1) sim_rate=163540 (inst/sec) elapsed = 0:0:02:00 / Fri Jul 27 18:57:34 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1746,194300), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2067,194300), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 3.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2068
gpu_sim_insn = 94721
gpu_ipc =      45.8032
gpu_tot_sim_cycle = 196368
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =     100.2713
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 45229
gpu_total_sim_rate=164084

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387634
	L1I_total_cache_misses = 2478
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44279, Miss = 22964, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 48059
	L1D_cache_core[1]: Access = 44981, Miss = 22845, Miss_rate = 0.508, Pending_hits = 3627, Reservation_fails = 49162
	L1D_cache_core[2]: Access = 45472, Miss = 23124, Miss_rate = 0.509, Pending_hits = 3080, Reservation_fails = 48458
	L1D_cache_core[3]: Access = 45452, Miss = 23187, Miss_rate = 0.510, Pending_hits = 3548, Reservation_fails = 44271
	L1D_cache_core[4]: Access = 45398, Miss = 23136, Miss_rate = 0.510, Pending_hits = 3292, Reservation_fails = 45891
	L1D_cache_core[5]: Access = 46130, Miss = 23389, Miss_rate = 0.507, Pending_hits = 3317, Reservation_fails = 45789
	L1D_cache_core[6]: Access = 44066, Miss = 22313, Miss_rate = 0.506, Pending_hits = 3740, Reservation_fails = 44299
	L1D_cache_core[7]: Access = 33710, Miss = 17032, Miss_rate = 0.505, Pending_hits = 2800, Reservation_fails = 30196
	L1D_cache_core[8]: Access = 35541, Miss = 17969, Miss_rate = 0.506, Pending_hits = 2766, Reservation_fails = 29515
	L1D_cache_core[9]: Access = 36642, Miss = 18637, Miss_rate = 0.509, Pending_hits = 2735, Reservation_fails = 24827
	L1D_cache_core[10]: Access = 36339, Miss = 18697, Miss_rate = 0.515, Pending_hits = 2776, Reservation_fails = 34291
	L1D_cache_core[11]: Access = 45094, Miss = 23146, Miss_rate = 0.513, Pending_hits = 3325, Reservation_fails = 43866
	L1D_cache_core[12]: Access = 46034, Miss = 23169, Miss_rate = 0.503, Pending_hits = 3301, Reservation_fails = 44829
	L1D_cache_core[13]: Access = 46040, Miss = 23143, Miss_rate = 0.503, Pending_hits = 3284, Reservation_fails = 45000
	L1D_cache_core[14]: Access = 45177, Miss = 22671, Miss_rate = 0.502, Pending_hits = 3744, Reservation_fails = 43884
	L1D_total_cache_accesses = 640355
	L1D_total_cache_misses = 325422
	L1D_total_cache_miss_rate = 0.5082
	L1D_total_cache_pending_hits = 48962
	L1D_total_cache_reservation_fails = 622337
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187439
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 434898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2478
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5196, 5196, 614, 614, 307, 307, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1056526
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34588
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1056526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1372717	W0_Idle:96306	W0_Scoreboard:2743849	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276704 {8:34588,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4703968 {136:34588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 182 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 196367 
mrq_lat_table:3009 	1652 	1698 	374 	336 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	326337 	2344 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22235 	48094 	192098 	66404 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16795 	12808 	4105 	869 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92109 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	384 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        34        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        34        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        34        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        34        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        34        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        18        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        20        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        36        35         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2132      2882      1974      1970       367       379      1260      1728         0         0         0         0         0         0       901       932 
dram[1]:      2192      1938      1968      2112       363       648      1299      1813         0         0         0         0         0         0       870       951 
dram[2]:      2144      1942      1963      1978       362       388      1288      1886         0         0         0         0         0         0       869       950 
dram[3]:      2210      1946      2144      1942       367       422      1335      1938         0         0         0         0         0         0       882       982 
dram[4]:      2221      1943      2123      1936       363      3532      1324      1984         0         0         0         0         0         0       880       900 
dram[5]:      2234      1949      1981      2129       360       417      1383      1622         0         0         0         0         0         0       908       895 
dram[6]:      2174      1953      1977      1960       396       394      1372      1502         0         0         0         0         0         0       904       890 
dram[7]:      2252      1957      2312      1957       392       631      1360      1641         0         0         0         0         0         0       911       886 
dram[8]:      2090      1967      2106      1953       387       377      1348      1695         0         0         0         0         0         0       926       911 
dram[9]:      2421      1970      2089      2689       363       384      1415      1714         0         0         0         0         0         0       924       905 
dram[10]:      2438      1896      1985      2706       362       535      1411         0         0         0         0         0         0         0       933       920 
dram[11]:      2445      1900      2330      2756       360       419      1058         0         0         0         0         0         0         0       891       933 
dram[12]:      2462      2537      2219      2786       388      6722      1052         0         0         0         0         0         0       911       890       932 
dram[13]:      2323      3179      2167      2822       384       416      1075         0         0         0         0         0         0       908       884       964 
dram[14]:      2155      3201      2156      2829       381       392      1071         0         0         0         0         0         0         0       878       957 
dram[15]:      1315      3251      2354      2885       416      1541      1031         0         0         0         0         0         0         0       895       972 
dram[16]:      1794      3242      2341      2945       417       367      1028         0         0         0         0         0         0         0       891       922 
dram[17]:      2203      3285      2236      2756       416       363      1049         0         0         0         0         0         0       356       912       916 
dram[18]:      2590      3388      2224      2794       409       359      1045         0         0         0         0         0         0       360       919       870 
dram[19]:      2611      3466      2379      2777       438       367      1039         0         0         0         0         0         0         0       916       869 
dram[20]:      2618      3560      1921      2829       531       379      1035         0         0         0         0         0         0         0       943       859 
dram[21]:      2636      2716      1915      2812       416       377      1083         0         0         0         0         0         0         0       937       855 
dram[22]:      2642      3322      1910      2878       370       358      1079         0         0         0         0         0         0         0       951       869 
dram[23]:      2681      3353      1947      2910       458       354      1092         0         0         0         0         0         0         0       878       874 
dram[24]:      2694      3414      1935      2997       402       352      1088         0         0         0         0         0         0         0       874       886 
dram[25]:      2818      3420      1928      2785       532       350      1218         0         0         0         0         0         0         0       890       886 
dram[26]:      2315      3460      1922      2823       543       391      1205         0         0         0         0         0         0         0       863       897 
dram[27]:      2766      3578      2154      2836       538       387      1101         0         0         0         0         0         0         0       862       911 
dram[28]:      2777      3638      2143      2812       433       360      1097         0         0         0         0         0         0         0       895       916 
dram[29]:      2783      3670      1967      2910       419       358      1672         0         0         0         0         0         0         0       891       924 
dram[30]:      2802      2827      1964      2962       574       354      1685         0         0         0         0         0         0         0       928       887 
dram[31]:      2811      3490      1974      3019       397       370      1661         0         0         0         0         0         0         0       924       884 
average row accesses per activate:
dram[0]: 35.000000 19.000000 38.000000 36.000000 30.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[1]: 17.500000 18.000000 38.000000 36.000000 30.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[2]: 18.000000 18.000000 38.000000 36.000000 30.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[3]: 18.000000 18.000000 38.000000 36.000000 30.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[4]: 18.000000 18.000000 38.000000 36.000000 30.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[5]: 18.000000 18.000000 38.000000 36.000000 30.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[6]:  9.250000 18.000000 38.000000 36.000000 30.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[7]:  9.000000 18.000000 38.000000 36.000000 30.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[8]:  9.750000 18.000000 38.000000 36.000000 30.000000 32.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[9]: 19.000000 18.000000 38.000000 38.000000 30.000000 32.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[10]: 19.000000 19.000000 36.000000 38.000000 30.000000 30.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[11]:  9.750000 19.000000 36.000000 38.000000 30.000000 30.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[12]: 10.000000 19.000000 36.000000 38.000000 30.000000 30.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  4.000000 
dram[13]: 13.000000 18.500000 36.000000 38.000000 30.000000 30.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  4.000000 
dram[14]: 13.333333 18.000000 36.000000 38.000000 30.000000 30.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[15]: 13.333333 18.000000 36.000000 38.000000 30.000000 30.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[16]: 13.333333 18.000000 36.000000 38.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000 
dram[17]: 19.000000 18.000000 36.000000 38.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  6.000000  5.000000 
dram[18]: 19.000000 18.000000 36.000000 38.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  6.000000  6.000000 
dram[19]: 19.000000 18.000000 36.000000 38.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[20]: 19.000000 34.000000 36.000000 38.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[21]: 19.000000 32.000000 36.000000 38.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[22]: 19.000000 32.000000 36.000000 38.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[23]: 10.000000 32.000000 36.000000 36.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[24]: 10.000000 32.000000 36.000000 36.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[25]: 10.000000 32.000000 36.000000 36.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[26]: 19.000000 32.000000 36.000000 36.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[27]: 19.000000 32.000000 36.000000 36.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[28]: 19.000000 32.000000 36.000000 36.000000 30.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[29]: 19.000000 32.000000 36.000000 36.000000 28.000000 32.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[30]: 19.000000 32.000000 36.000000 36.000000 32.000000 32.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
dram[31]: 19.000000 32.000000 36.000000 36.000000 32.000000 32.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 
average row locality = 7131/373 = 19.117962
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        28        20        20        30        30         2         2         0         0         0         0         0         0         6         6 
dram[1]:        27        28        20        20        30        30         2         2         0         0         0         0         0         0         6         6 
dram[2]:        28        28        20        20        30        30         2         2         0         0         0         0         0         0         6         6 
dram[3]:        28        28        20        20        30        30         2         2         0         0         0         0         0         0         6         6 
dram[4]:        28        28        20        20        30        30         2         2         0         0         0         0         0         0         6         6 
dram[5]:        28        28        20        20        30        30         2         2         0         0         0         0         0         0         6         6 
dram[6]:        29        28        20        20        30        30         2         2         0         0         0         0         0         0         6         4 
dram[7]:        28        28        20        20        30        30         2         2         0         0         0         0         0         0         6         4 
dram[8]:        29        28        20        20        30        30         2         2         0         0         0         0         0         0         6         4 
dram[9]:        28        28        20        20        30        30         2         1         0         0         0         0         0         0         6         4 
dram[10]:        28        30        20        20        30        29         2         0         0         0         0         0         0         0         6         4 
dram[11]:        29        30        20        20        30        30         2         0         0         0         0         0         0         0         6         4 
dram[12]:        30        30        20        20        30        30         2         0         0         0         0         0         0         1         6         4 
dram[13]:        29        29        20        20        30        30         2         0         0         0         0         0         0         1         6         4 
dram[14]:        30        28        20        20        30        30         2         0         0         0         0         0         0         0         6         4 
dram[15]:        30        28        20        20        30        30         2         0         0         0         0         0         0         0         6         4 
dram[16]:        30        28        20        20        30        32         2         0         0         0         0         0         0         0         6         4 
dram[17]:        28        28        20        20        30        32         2         0         0         0         0         0         0         2         6         5 
dram[18]:        28        28        20        20        30        32         2         0         0         0         0         0         0         1         6         6 
dram[19]:        28        28        20        20        30        32         2         0         0         0         0         0         0         0         6         6 
dram[20]:        28        26        20        20        30        32         2         0         0         0         0         0         0         0         6         6 
dram[21]:        28        26        20        20        30        32         2         0         0         0         0         0         0         0         6         6 
dram[22]:        28        26        20        20        30        32         2         0         0         0         0         0         0         0         6         6 
dram[23]:        30        26        20        18        30        32         2         0         0         0         0         0         0         0         6         6 
dram[24]:        30        26        20        18        30        32         2         0         0         0         0         0         0         0         6         6 
dram[25]:        30        26        20        18        30        32         2         0         0         0         0         0         0         0         6         6 
dram[26]:        28        26        20        18        30        32         2         0         0         0         0         0         0         0         6         6 
dram[27]:        28        26        20        18        30        32         2         0         0         0         0         0         0         0         6         6 
dram[28]:        28        26        20        18        30        32         2         0         0         0         0         0         0         0         6         6 
dram[29]:        28        26        20        18        28        32         2         0         0         0         0         0         0         0         6         6 
dram[30]:        28        26        20        18        30        32         2         0         0         0         0         0         0         0         6         6 
dram[31]:        28        26        20        18        30        32         2         0         0         0         0         0         0         0         6         6 
total reads: 5451
min_bank_accesses = 0!
chip skew: 173/166 = 1.04
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4863      2946        94       107     33670     33562       215        86    none      none      none      none      none      none        1576      1491
dram[1]:       4728      2995       105       109     39823     32859       203        86    none      none      none      none      none      none        1218      1399
dram[2]:       4643      3287       107       116     32439      2123       197        87    none      none      none      none      none      none        1426      1585
dram[3]:       4065      3791        94       100     28046      1948       191        87    none      none      none      none      none      none        1345      1425
dram[4]:       3958      2443        92        99     33296      1837       191        88    none      none      none      none      none      none        1403      1341
dram[5]:       4096      3079        98        99     32677      1841       188        86    none      none      none      none      none      none        1577      1159
dram[6]:       4491      2806       108       100     30311      2090       191        85    none      none      none      none      none      none        1252      1328
dram[7]:       3851      2924        93       100     36066      2020       191        90    none      none      none      none      none      none        1480      1409
dram[8]:       3422      2344        92       100     36145      2135       191        86    none      none      none      none      none      none        1332      1294
dram[9]:       3472      3007        99        90     28803      1939       187        92    none      none      none      none      none      none        1404      1261
dram[10]:       3385      3594       104        97     34489      2213       183    none      none      none      none      none      none      none        1527      1213
dram[11]:       3190      3470        99        90     33885      2301       298    none      none      none      none      none      none      none        1300      1404
dram[12]:       3429      3473       102        95     33105      2129       306    none      none      none      none      none      none        4563      1647      1666
dram[13]:       3625      3943       104        96     36196      2164       218    none      none      none      none      none      none        4050      1354      1480
dram[14]:       2851      3969       101        91     36022      2404       226    none      none      none      none      none      none      none        1462      1563
dram[15]:       2877      3638       102        89     29317      2314       189    none      none      none      none      none      none      none        1446      1329
dram[16]:       4154      4004        99        92     34923     26354       182    none      none      none      none      none      none      none        1168      1374
dram[17]:       3846      4070       101        92     34539     31295       207    none      none      none      none      none      none        4196      1256      1184
dram[18]:       3949      4295        99        92     29450     30279       191    none      none      none      none      none      none        2662      1437      1276
dram[19]:       3694      4615        99        92     36328     30611       268    none      none      none      none      none      none      none        1485      1424
dram[20]:       3427      3493       106        92     36237     33988       225    none      none      none      none      none      none      none        1351      1271
dram[21]:       3852      3780       109        94     29183     33278       234    none      none      none      none      none      none      none        1380      1334
dram[22]:       3593      4210       102        92     31705     27058       242    none      none      none      none      none      none      none        1433      1621
dram[23]:       3466      4210       109        85     37225     30966       237    none      none      none      none      none      none      none        1269      1249
dram[24]:       3328      3725       111        90     31406     30325       245    none      none      none      none      none      none      none        1242      1539
dram[25]:       3580      4256       106        85     33150     26482       182    none      none      none      none      none      none      none        1277      1334
dram[26]:       3642      4425       111        87     38658     33398       200    none      none      none      none      none      none      none        1209      1411
dram[27]:       3255      3955        99        87     32497     33439       240    none      none      none      none      none      none      none        1275      1339
dram[28]:       3242      4220       101        86     29269     26964       248    none      none      none      none      none      none      none        1260      1349
dram[29]:       3574      3823       113        85     37171     29741        87    none      none      none      none      none      none      none        1356      1570
dram[30]:       2966      4397       116        86     32001     34505       100    none      none      none      none      none      none      none        1375      1412
dram[31]:       2709      4614       104        86     28454     29876        86    none      none      none      none      none      none      none        1399      1507
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       224       174         0         0         0         0         0         0       381       379
dram[1]:        350       408       475       343       385       273       209       173         0         0         0         0         0         0       260       314
dram[2]:        378       448       483       524       264       359       209       175         0         0         0         0         0         0       360       413
dram[3]:        343       400       275       243       273       302       197       178         0         0         0         0         0         0       268       301
dram[4]:        299       346       221       250       307       237       197       181         0         0         0         0         0         0       326       307
dram[5]:        307       363       286       267       252       301       191       174         0         0         0         0         0         0       369       302
dram[6]:        386       381       454       325       414       360       197       174         0         0         0         0         0         0       303       243
dram[7]:        369       408       275       269       263       259       197       187         0         0         0         0         0         0       328       278
dram[8]:        295       358       217       263       311       324       197       174         0         0         0         0         0         0       255       223
dram[9]:        293       341       330       199       325       287       193       185         0         0         0         0         0         0       292       240
dram[10]:        381       413       290       285       303       247       189         0         0         0         0         0         0         0       325       237
dram[11]:        322       315       263       207       277       285       331         0         0         0         0         0         0         0       275       294
dram[12]:        364       356       285       277       281       230       339         0         0         0         0         0         0       436       430       422
dram[13]:        396       407       318       293       338       320       257         0         0         0         0         0         0       407       324       400
dram[14]:        313       380       280       223       264       373       265         0         0         0         0         0         0         0       320       384
dram[15]:        340       420       269       181       278       232       198         0         0         0         0         0         0         0       352       364
dram[16]:        323       373       261       223       533       503       188         0         0         0         0         0         0         0       260       272
dram[17]:        403       343       268       222       409       427       222         0         0         0         0         0         0       450       283       316
dram[18]:        366       329       237       207       321       281       200         0         0         0         0         0         0       391       309       331
dram[19]:        422       349       275       227       328       320       304         0         0         0         0         0         0         0       382       383
dram[20]:        376       305       272       205       508       438       240         0         0         0         0         0         0         0       233       238
dram[21]:        293       287       289       230       392       328       267         0         0         0         0         0         0         0       338       291
dram[22]:        332       267       285       202       659       664       275         0         0         0         0         0         0         0       394       345
dram[23]:        445       537       558       194       454       359       270         0         0         0         0         0         0         0       295       279
dram[24]:        417       503       530       235       341       320       278         0         0         0         0         0         0         0       329       403
dram[25]:        426       445       465       196       252       313       185         0         0         0         0         0         0         0       274       266
dram[26]:        473       423       389       206       277       258       203         0         0         0         0         0         0         0       263       309
dram[27]:        345       432       252       208       233       317       273         0         0         0         0         0         0         0       250       267
dram[28]:        352       440       271       185       397       355       281         0         0         0         0         0         0         0       264       319
dram[29]:        360       439       489       195       405       399       176         0         0         0         0         0         0         0       272       355
dram[30]:        376       447       497       194       371       443       210         0         0         0         0         0         0         0       288       278
dram[31]:        455       532       305       190       375       385       173         0         0         0         0         0         0         0       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149049 n_act=12 n_pre=2 n_req=227 n_rd=342 n_write=112 bw_util=0.006073
n_activity=2132 dram_eff=0.4259
bk0: 54a 149278i bk1: 56a 149236i bk2: 40a 149157i bk3: 40a 149168i bk4: 60a 149385i bk5: 60a 149357i bk6: 4a 149499i bk7: 4a 149476i bk8: 0a 149515i bk9: 0a 149515i bk10: 0a 149517i bk11: 0a 149518i bk12: 0a 149518i bk13: 0a 149519i bk14: 12a 149483i bk15: 12a 149486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00288262
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149053 n_act=12 n_pre=2 n_req=225 n_rd=342 n_write=108 bw_util=0.006019
n_activity=2119 dram_eff=0.4247
bk0: 54a 149267i bk1: 56a 149236i bk2: 40a 149133i bk3: 40a 149195i bk4: 60a 149388i bk5: 60a 149355i bk6: 4a 149497i bk7: 4a 149476i bk8: 0a 149513i bk9: 0a 149513i bk10: 0a 149515i bk11: 0a 149518i bk12: 0a 149518i bk13: 0a 149521i bk14: 12a 149489i bk15: 12a 149486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00280905
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149051 n_act=12 n_pre=2 n_req=226 n_rd=344 n_write=108 bw_util=0.006046
n_activity=2091 dram_eff=0.4323
bk0: 56a 149259i bk1: 56a 149243i bk2: 40a 149085i bk3: 40a 149107i bk4: 60a 149390i bk5: 60a 149361i bk6: 4a 149498i bk7: 4a 149477i bk8: 0a 149515i bk9: 0a 149515i bk10: 0a 149517i bk11: 0a 149517i bk12: 0a 149518i bk13: 0a 149520i bk14: 12a 149487i bk15: 12a 149487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00353137
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149051 n_act=12 n_pre=2 n_req=226 n_rd=344 n_write=108 bw_util=0.006046
n_activity=2125 dram_eff=0.4254
bk0: 56a 149263i bk1: 56a 149238i bk2: 40a 149136i bk3: 40a 149171i bk4: 60a 149388i bk5: 60a 149355i bk6: 4a 149497i bk7: 4a 149478i bk8: 0a 149514i bk9: 0a 149515i bk10: 0a 149517i bk11: 0a 149517i bk12: 0a 149518i bk13: 0a 149519i bk14: 12a 149487i bk15: 12a 149488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00315683
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7fbd67672040 :  mf: uid=1659441, sid03:w15, part=4, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (196366), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149052 n_act=12 n_pre=2 n_req=226 n_rd=343 n_write=108 bw_util=0.006033
n_activity=2090 dram_eff=0.4316
bk0: 56a 149259i bk1: 56a 149247i bk2: 40a 149149i bk3: 40a 149148i bk4: 60a 149387i bk5: 60a 149358i bk6: 4a 149497i bk7: 3a 149467i bk8: 0a 149514i bk9: 0a 149514i bk10: 0a 149516i bk11: 0a 149519i bk12: 0a 149519i bk13: 0a 149520i bk14: 12a 149491i bk15: 12a 149486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00316352
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800be580, atomic=0 1 entries : 0x7fbd67152e20 :  mf: uid=1659440, sid03:w15, part=5, addr=0x800be580, load , size=128, unknown  status = IN_PARTITION_DRAM (196364), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149051 n_act=12 n_pre=2 n_req=226 n_rd=344 n_write=108 bw_util=0.006046
n_activity=2131 dram_eff=0.4242
bk0: 56a 149270i bk1: 56a 149255i bk2: 40a 149119i bk3: 40a 149172i bk4: 60a 149387i bk5: 60a 149360i bk6: 4a 149496i bk7: 4a 149476i bk8: 0a 149513i bk9: 0a 149515i bk10: 0a 149517i bk11: 0a 149518i bk12: 0a 149519i bk13: 0a 149521i bk14: 12a 149486i bk15: 12a 149486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351799
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149049 n_act=14 n_pre=4 n_req=225 n_rd=342 n_write=108 bw_util=0.006019
n_activity=2123 dram_eff=0.4239
bk0: 58a 149260i bk1: 56a 149238i bk2: 40a 149127i bk3: 40a 149147i bk4: 60a 149383i bk5: 60a 149362i bk6: 4a 149498i bk7: 4a 149477i bk8: 0a 149515i bk9: 0a 149516i bk10: 0a 149517i bk11: 0a 149518i bk12: 0a 149518i bk13: 0a 149520i bk14: 12a 149487i bk15: 8a 149489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00342436
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149051 n_act=14 n_pre=4 n_req=224 n_rd=340 n_write=108 bw_util=0.005993
n_activity=2110 dram_eff=0.4246
bk0: 56a 149249i bk1: 56a 149246i bk2: 40a 149119i bk3: 40a 149173i bk4: 60a 149387i bk5: 60a 149360i bk6: 4a 149497i bk7: 4a 149472i bk8: 0a 149512i bk9: 0a 149515i bk10: 0a 149517i bk11: 0a 149517i bk12: 0a 149520i bk13: 0a 149522i bk14: 12a 149488i bk15: 8a 149495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261509
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149045 n_act=14 n_pre=4 n_req=227 n_rd=342 n_write=112 bw_util=0.006073
n_activity=2145 dram_eff=0.4233
bk0: 58a 149200i bk1: 56a 149259i bk2: 40a 149136i bk3: 40a 149189i bk4: 60a 149385i bk5: 60a 149352i bk6: 4a 149497i bk7: 4a 149477i bk8: 0a 149514i bk9: 0a 149515i bk10: 0a 149517i bk11: 0a 149517i bk12: 0a 149517i bk13: 0a 149520i bk14: 12a 149487i bk15: 8a 149498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00292943
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149051 n_act=12 n_pre=2 n_req=226 n_rd=338 n_write=114 bw_util=0.006046
n_activity=2084 dram_eff=0.4338
bk0: 56a 149234i bk1: 56a 149207i bk2: 40a 149066i bk3: 40a 149122i bk4: 60a 149387i bk5: 60a 149357i bk6: 4a 149499i bk7: 2a 149481i bk8: 0a 149514i bk9: 0a 149514i bk10: 0a 149515i bk11: 0a 149517i bk12: 0a 149520i bk13: 0a 149520i bk14: 12a 149488i bk15: 8a 149495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00370526
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149060 n_act=11 n_pre=2 n_req=222 n_rd=338 n_write=106 bw_util=0.005939
n_activity=2077 dram_eff=0.4275
bk0: 56a 149228i bk1: 60a 149232i bk2: 40a 149154i bk3: 40a 149135i bk4: 60a 149389i bk5: 58a 149374i bk6: 4a 149497i bk7: 0a 149514i bk8: 0a 149515i bk9: 0a 149516i bk10: 0a 149517i bk11: 0a 149518i bk12: 0a 149518i bk13: 0a 149520i bk14: 12a 149488i bk15: 8a 149496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00292943
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149054 n_act=13 n_pre=4 n_req=223 n_rd=342 n_write=104 bw_util=0.005966
n_activity=2050 dram_eff=0.4351
bk0: 58a 149197i bk1: 60a 149223i bk2: 40a 149123i bk3: 40a 149144i bk4: 60a 149386i bk5: 60a 149379i bk6: 4a 149491i bk7: 0a 149514i bk8: 0a 149516i bk9: 0a 149517i bk10: 0a 149519i bk11: 0a 149519i bk12: 0a 149520i bk13: 0a 149520i bk14: 12a 149488i bk15: 8a 149497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00293612
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149049 n_act=14 n_pre=4 n_req=225 n_rd=346 n_write=104 bw_util=0.006019
n_activity=2050 dram_eff=0.439
bk0: 60a 149192i bk1: 60a 149235i bk2: 40a 149163i bk3: 40a 149126i bk4: 60a 149385i bk5: 60a 149384i bk6: 4a 149494i bk7: 0a 149514i bk8: 0a 149514i bk9: 0a 149517i bk10: 0a 149517i bk11: 0a 149519i bk12: 0a 149522i bk13: 2a 149511i bk14: 12a 149477i bk15: 8a 149491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00290268
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149055 n_act=13 n_pre=3 n_req=223 n_rd=342 n_write=104 bw_util=0.005966
n_activity=2055 dram_eff=0.4341
bk0: 58a 149217i bk1: 58a 149246i bk2: 40a 149104i bk3: 40a 149076i bk4: 60a 149386i bk5: 60a 149387i bk6: 4a 149498i bk7: 0a 149514i bk8: 0a 149514i bk9: 0a 149516i bk10: 0a 149517i bk11: 0a 149518i bk12: 0a 149519i bk13: 2a 149508i bk14: 12a 149481i bk15: 8a 149495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00304982
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149058 n_act=12 n_pre=3 n_req=222 n_rd=340 n_write=104 bw_util=0.005939
n_activity=2056 dram_eff=0.4319
bk0: 60a 149228i bk1: 56a 149250i bk2: 40a 149155i bk3: 40a 149122i bk4: 60a 149387i bk5: 60a 149381i bk6: 4a 149499i bk7: 0a 149514i bk8: 0a 149514i bk9: 0a 149514i bk10: 0a 149517i bk11: 0a 149518i bk12: 0a 149519i bk13: 0a 149520i bk14: 12a 149487i bk15: 8a 149494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0027221
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149058 n_act=12 n_pre=3 n_req=222 n_rd=340 n_write=104 bw_util=0.005939
n_activity=2071 dram_eff=0.4288
bk0: 60a 149226i bk1: 56a 149251i bk2: 40a 149173i bk3: 40a 149135i bk4: 60a 149383i bk5: 60a 149384i bk6: 4a 149498i bk7: 0a 149513i bk8: 0a 149514i bk9: 0a 149515i bk10: 0a 149517i bk11: 0a 149519i bk12: 0a 149520i bk13: 0a 149521i bk14: 12a 149488i bk15: 8a 149496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00220711
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149054 n_act=12 n_pre=3 n_req=224 n_rd=344 n_write=104 bw_util=0.005993
n_activity=2074 dram_eff=0.432
bk0: 60a 149217i bk1: 56a 149250i bk2: 40a 149179i bk3: 40a 149137i bk4: 60a 149388i bk5: 64a 149374i bk6: 4a 149496i bk7: 0a 149511i bk8: 0a 149512i bk9: 0a 149515i bk10: 0a 149516i bk11: 0a 149517i bk12: 0a 149518i bk13: 0a 149518i bk14: 12a 149488i bk15: 8a 149497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00244119
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149053 n_act=12 n_pre=2 n_req=225 n_rd=346 n_write=104 bw_util=0.006019
n_activity=2080 dram_eff=0.4327
bk0: 56a 149214i bk1: 56a 149271i bk2: 40a 149185i bk3: 40a 149121i bk4: 60a 149390i bk5: 64a 149373i bk6: 4a 149497i bk7: 0a 149512i bk8: 0a 149513i bk9: 0a 149516i bk10: 0a 149518i bk11: 0a 149518i bk12: 0a 149518i bk13: 4a 149501i bk14: 12a 149484i bk15: 10a 149481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00306989
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149053 n_act=12 n_pre=2 n_req=225 n_rd=346 n_write=104 bw_util=0.006019
n_activity=2072 dram_eff=0.4344
bk0: 56a 149226i bk1: 56a 149241i bk2: 40a 149160i bk3: 40a 149134i bk4: 60a 149386i bk5: 64a 149376i bk6: 4a 149498i bk7: 0a 149513i bk8: 0a 149514i bk9: 0a 149516i bk10: 0a 149518i bk11: 0a 149518i bk12: 0a 149520i bk13: 2a 149510i bk14: 12a 149484i bk15: 12a 149485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00322371
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149056 n_act=11 n_pre=2 n_req=224 n_rd=344 n_write=104 bw_util=0.005993
n_activity=2061 dram_eff=0.4347
bk0: 56a 149221i bk1: 56a 149259i bk2: 40a 149165i bk3: 40a 149156i bk4: 60a 149388i bk5: 64a 149378i bk6: 4a 149486i bk7: 0a 149512i bk8: 0a 149512i bk9: 0a 149514i bk10: 0a 149516i bk11: 0a 149517i bk12: 0a 149518i bk13: 0a 149520i bk14: 12a 149488i bk15: 12a 149485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00243451
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149062 n_act=10 n_pre=1 n_req=222 n_rd=340 n_write=104 bw_util=0.005939
n_activity=2042 dram_eff=0.4349
bk0: 56a 149229i bk1: 52a 149274i bk2: 40a 149149i bk3: 40a 149126i bk4: 60a 149388i bk5: 64a 149378i bk6: 4a 149487i bk7: 0a 149513i bk8: 0a 149513i bk9: 0a 149515i bk10: 0a 149515i bk11: 0a 149518i bk12: 0a 149519i bk13: 0a 149520i bk14: 12a 149489i bk15: 12a 149487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0028893
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149066 n_act=10 n_pre=1 n_req=220 n_rd=340 n_write=100 bw_util=0.005886
n_activity=2010 dram_eff=0.4378
bk0: 56a 149237i bk1: 52a 149276i bk2: 40a 149139i bk3: 40a 149151i bk4: 60a 149386i bk5: 64a 149377i bk6: 4a 149497i bk7: 0a 149512i bk8: 0a 149514i bk9: 0a 149514i bk10: 0a 149516i bk11: 0a 149517i bk12: 0a 149520i bk13: 0a 149520i bk14: 12a 149485i bk15: 12a 149484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00341098
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149066 n_act=10 n_pre=1 n_req=220 n_rd=340 n_write=100 bw_util=0.005886
n_activity=2002 dram_eff=0.4396
bk0: 56a 149233i bk1: 52a 149273i bk2: 40a 149148i bk3: 40a 149138i bk4: 60a 149384i bk5: 64a 149365i bk6: 4a 149497i bk7: 0a 149513i bk8: 0a 149513i bk9: 0a 149513i bk10: 0a 149515i bk11: 0a 149516i bk12: 0a 149521i bk13: 0a 149521i bk14: 12a 149486i bk15: 12a 149487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00348455
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149062 n_act=12 n_pre=3 n_req=220 n_rd=340 n_write=100 bw_util=0.005886
n_activity=2031 dram_eff=0.4333
bk0: 60a 149204i bk1: 52a 149271i bk2: 40a 149139i bk3: 36a 149171i bk4: 60a 149385i bk5: 64a 149373i bk6: 4a 149497i bk7: 0a 149512i bk8: 0a 149513i bk9: 0a 149515i bk10: 0a 149516i bk11: 0a 149517i bk12: 0a 149518i bk13: 0a 149519i bk14: 12a 149484i bk15: 12a 149484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0038524
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149062 n_act=12 n_pre=3 n_req=220 n_rd=340 n_write=100 bw_util=0.005886
n_activity=2030 dram_eff=0.4335
bk0: 60a 149192i bk1: 52a 149262i bk2: 40a 149141i bk3: 36a 149161i bk4: 60a 149386i bk5: 64a 149375i bk6: 4a 149497i bk7: 0a 149512i bk8: 0a 149514i bk9: 0a 149514i bk10: 0a 149517i bk11: 0a 149518i bk12: 0a 149520i bk13: 0a 149521i bk14: 12a 149488i bk15: 12a 149484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00443428
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149062 n_act=12 n_pre=3 n_req=220 n_rd=340 n_write=100 bw_util=0.005886
n_activity=2033 dram_eff=0.4329
bk0: 60a 149196i bk1: 52a 149280i bk2: 40a 149144i bk3: 36a 149147i bk4: 60a 149387i bk5: 64a 149377i bk6: 4a 149496i bk7: 0a 149512i bk8: 0a 149513i bk9: 0a 149516i bk10: 0a 149517i bk11: 0a 149518i bk12: 0a 149518i bk13: 0a 149520i bk14: 12a 149486i bk15: 12a 149481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00262846
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149070 n_act=10 n_pre=1 n_req=218 n_rd=336 n_write=100 bw_util=0.005832
n_activity=1957 dram_eff=0.4456
bk0: 56a 149207i bk1: 52a 149259i bk2: 40a 149146i bk3: 36a 149130i bk4: 60a 149383i bk5: 64a 149377i bk6: 4a 149497i bk7: 0a 149512i bk8: 0a 149513i bk9: 0a 149515i bk10: 0a 149516i bk11: 0a 149516i bk12: 0a 149518i bk13: 0a 149519i bk14: 12a 149484i bk15: 12a 149485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00405305
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149070 n_act=10 n_pre=1 n_req=218 n_rd=336 n_write=100 bw_util=0.005832
n_activity=2012 dram_eff=0.4334
bk0: 56a 149230i bk1: 52a 149289i bk2: 40a 149182i bk3: 36a 149132i bk4: 60a 149388i bk5: 64a 149379i bk6: 4a 149498i bk7: 0a 149514i bk8: 0a 149515i bk9: 0a 149515i bk10: 0a 149516i bk11: 0a 149517i bk12: 0a 149518i bk13: 0a 149518i bk14: 12a 149483i bk15: 12a 149486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00347118
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149070 n_act=10 n_pre=1 n_req=218 n_rd=336 n_write=100 bw_util=0.005832
n_activity=2003 dram_eff=0.4353
bk0: 56a 149224i bk1: 52a 149283i bk2: 40a 149173i bk3: 36a 149160i bk4: 60a 149387i bk5: 64a 149370i bk6: 4a 149499i bk7: 0a 149514i bk8: 0a 149515i bk9: 0a 149515i bk10: 0a 149516i bk11: 0a 149517i bk12: 0a 149517i bk13: 0a 149517i bk14: 12a 149484i bk15: 12a 149485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00314346
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149070 n_act=10 n_pre=1 n_req=218 n_rd=332 n_write=104 bw_util=0.005832
n_activity=2004 dram_eff=0.4351
bk0: 56a 149225i bk1: 52a 149272i bk2: 40a 149156i bk3: 36a 149139i bk4: 56a 149394i bk5: 64a 149376i bk6: 4a 149473i bk7: 0a 149512i bk8: 0a 149514i bk9: 0a 149515i bk10: 0a 149516i bk11: 0a 149517i bk12: 0a 149517i bk13: 0a 149519i bk14: 12a 149487i bk15: 12a 149483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00337085
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149062 n_act=10 n_pre=1 n_req=222 n_rd=336 n_write=108 bw_util=0.005939
n_activity=2049 dram_eff=0.4334
bk0: 56a 149224i bk1: 52a 149248i bk2: 40a 149153i bk3: 36a 149179i bk4: 60a 149352i bk5: 64a 149375i bk6: 4a 149453i bk7: 0a 149513i bk8: 0a 149514i bk9: 0a 149515i bk10: 0a 149517i bk11: 0a 149517i bk12: 0a 149519i bk13: 0a 149519i bk14: 12a 149490i bk15: 12a 149481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00467505
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=149517 n_nop=149062 n_act=10 n_pre=1 n_req=222 n_rd=336 n_write=108 bw_util=0.005939
n_activity=2068 dram_eff=0.4294
bk0: 56a 149245i bk1: 52a 149279i bk2: 40a 149193i bk3: 36a 149158i bk4: 60a 149351i bk5: 64a 149377i bk6: 4a 149457i bk7: 0a 149512i bk8: 0a 149514i bk9: 0a 149516i bk10: 0a 149516i bk11: 0a 149517i bk12: 0a 149518i bk13: 0a 149519i bk14: 12a 149487i bk15: 12a 149487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00281573

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12716, Miss = 171, Miss_rate = 0.013, Pending_hits = 35, Reservation_fails = 6
L2_cache_bank[1]: Access = 13657, Miss = 171, Miss_rate = 0.013, Pending_hits = 43, Reservation_fails = 12
L2_cache_bank[2]: Access = 7227, Miss = 172, Miss_rate = 0.024, Pending_hits = 53, Reservation_fails = 33
L2_cache_bank[3]: Access = 6678, Miss = 172, Miss_rate = 0.026, Pending_hits = 51, Reservation_fails = 56
L2_cache_bank[4]: Access = 7434, Miss = 172, Miss_rate = 0.023, Pending_hits = 40, Reservation_fails = 50
L2_cache_bank[5]: Access = 7562, Miss = 172, Miss_rate = 0.023, Pending_hits = 50, Reservation_fails = 42
L2_cache_bank[6]: Access = 6677, Miss = 171, Miss_rate = 0.026, Pending_hits = 39, Reservation_fails = 58
L2_cache_bank[7]: Access = 7519, Miss = 170, Miss_rate = 0.023, Pending_hits = 42, Reservation_fails = 17
L2_cache_bank[8]: Access = 7472, Miss = 171, Miss_rate = 0.023, Pending_hits = 42, Reservation_fails = 14
L2_cache_bank[9]: Access = 6564, Miss = 169, Miss_rate = 0.026, Pending_hits = 40, Reservation_fails = 29
L2_cache_bank[10]: Access = 7629, Miss = 169, Miss_rate = 0.022, Pending_hits = 45, Reservation_fails = 24
L2_cache_bank[11]: Access = 7621, Miss = 171, Miss_rate = 0.022, Pending_hits = 33, Reservation_fails = 27
L2_cache_bank[12]: Access = 7279, Miss = 173, Miss_rate = 0.024, Pending_hits = 41, Reservation_fails = 25
L2_cache_bank[13]: Access = 7754, Miss = 171, Miss_rate = 0.022, Pending_hits = 39, Reservation_fails = 22
L2_cache_bank[14]: Access = 7673, Miss = 170, Miss_rate = 0.022, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 6531, Miss = 170, Miss_rate = 0.026, Pending_hits = 36, Reservation_fails = 11
L2_cache_bank[16]: Access = 12312, Miss = 172, Miss_rate = 0.014, Pending_hits = 38, Reservation_fails = 29
L2_cache_bank[17]: Access = 13231, Miss = 173, Miss_rate = 0.013, Pending_hits = 46, Reservation_fails = 86
L2_cache_bank[18]: Access = 12322, Miss = 173, Miss_rate = 0.014, Pending_hits = 44, Reservation_fails = 43
L2_cache_bank[19]: Access = 12847, Miss = 172, Miss_rate = 0.013, Pending_hits = 46, Reservation_fails = 9
L2_cache_bank[20]: Access = 13005, Miss = 170, Miss_rate = 0.013, Pending_hits = 47, Reservation_fails = 32
L2_cache_bank[21]: Access = 12114, Miss = 170, Miss_rate = 0.014, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[22]: Access = 11689, Miss = 170, Miss_rate = 0.015, Pending_hits = 53, Reservation_fails = 17
L2_cache_bank[23]: Access = 13751, Miss = 170, Miss_rate = 0.012, Pending_hits = 73, Reservation_fails = 42
L2_cache_bank[24]: Access = 12613, Miss = 170, Miss_rate = 0.013, Pending_hits = 55, Reservation_fails = 36
L2_cache_bank[25]: Access = 11724, Miss = 170, Miss_rate = 0.015, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[26]: Access = 13650, Miss = 168, Miss_rate = 0.012, Pending_hits = 39, Reservation_fails = 3
L2_cache_bank[27]: Access = 12659, Miss = 168, Miss_rate = 0.013, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[28]: Access = 11132, Miss = 168, Miss_rate = 0.015, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 12649, Miss = 166, Miss_rate = 0.013, Pending_hits = 46, Reservation_fails = 29
L2_cache_bank[30]: Access = 13564, Miss = 168, Miss_rate = 0.012, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[31]: Access = 11620, Miss = 168, Miss_rate = 0.014, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 328875
L2_total_cache_misses = 5451
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 1386
L2_total_cache_reservation_fails = 754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=467961
icnt_total_pkts_simt_to_mem=871803
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.7533
	minimum = 6
	maximum = 157
Network latency average = 18.9867
	minimum = 6
	maximum = 140
Slowest packet = 657547
Flit latency average = 21.6244
	minimum = 6
	maximum = 136
Slowest flit = 1339061
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00308655
	minimum = 0 (at node 0)
	maximum = 0.0464217 (at node 3)
Accepted packet rate average = 0.00308655
	minimum = 0 (at node 0)
	maximum = 0.0464217 (at node 3)
Injected flit rate average = 0.00925964
	minimum = 0 (at node 0)
	maximum = 0.108317 (at node 3)
Accepted flit rate average= 0.00925964
	minimum = 0 (at node 0)
	maximum = 0.170213 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7684 (8 samples)
	minimum = 6 (8 samples)
	maximum = 130.25 (8 samples)
Network latency average = 14.9311 (8 samples)
	minimum = 6 (8 samples)
	maximum = 115.25 (8 samples)
Flit latency average = 14.8029 (8 samples)
	minimum = 6 (8 samples)
	maximum = 111.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0350268 (8 samples)
	minimum = 0.0168486 (8 samples)
	maximum = 0.0797622 (8 samples)
Accepted packet rate average = 0.0350268 (8 samples)
	minimum = 0.0168486 (8 samples)
	maximum = 0.0797622 (8 samples)
Injected flit rate average = 0.0852463 (8 samples)
	minimum = 0.0344578 (8 samples)
	maximum = 0.248682 (8 samples)
Accepted flit rate average = 0.0852463 (8 samples)
	minimum = 0.0439031 (8 samples)
	maximum = 0.184374 (8 samples)
Injected packet size average = 2.43375 (8 samples)
Accepted packet size average = 2.43375 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 0 sec (120 sec)
gpgpu_simulation_rate = 164084 (inst/sec)
gpgpu_simulation_rate = 1636 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,196368)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,196368)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,196368)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,196368)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,196368)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,196368)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,196368)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,31,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (109,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (109,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (110,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (112,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (113,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (113,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (113,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (114,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (114,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (115,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (115,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (115,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (115,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (116,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (116,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (117,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (117,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (117,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (117,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (117,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (117,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (117,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (118,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (118,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (118,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (120,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (120,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (120,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (122,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (122,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (123,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (123,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (124,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (124,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (125,196368), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (125,196368), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (125,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (126,196368), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (129,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (129,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (130,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (130,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (131,196368), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (131,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (134,196368), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (136,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (137,196368), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (138,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (139,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (141,196368), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 197368  inst.: 19775141 (ipc=85.1) sim_rate=163430 (inst/sec) elapsed = 0:0:02:01 / Fri Jul 27 18:57:35 2018
GPGPU-Sim uArch: cycles simulated: 208368  inst.: 19778885 (ipc= 7.4) sim_rate=162122 (inst/sec) elapsed = 0:0:02:02 / Fri Jul 27 18:57:36 2018
GPGPU-Sim uArch: cycles simulated: 219868  inst.: 19782845 (ipc= 3.9) sim_rate=160836 (inst/sec) elapsed = 0:0:02:03 / Fri Jul 27 18:57:37 2018
GPGPU-Sim uArch: cycles simulated: 229868  inst.: 19786157 (ipc= 2.9) sim_rate=159565 (inst/sec) elapsed = 0:0:02:04 / Fri Jul 27 18:57:38 2018
GPGPU-Sim uArch: cycles simulated: 239868  inst.: 19789557 (ipc= 2.3) sim_rate=158316 (inst/sec) elapsed = 0:0:02:05 / Fri Jul 27 18:57:39 2018
GPGPU-Sim uArch: cycles simulated: 251368  inst.: 19793501 (ipc= 1.9) sim_rate=157091 (inst/sec) elapsed = 0:0:02:06 / Fri Jul 27 18:57:40 2018
GPGPU-Sim uArch: cycles simulated: 262368  inst.: 19797173 (ipc= 1.6) sim_rate=155883 (inst/sec) elapsed = 0:0:02:07 / Fri Jul 27 18:57:41 2018
GPGPU-Sim uArch: cycles simulated: 273868  inst.: 19801061 (ipc= 1.4) sim_rate=154695 (inst/sec) elapsed = 0:0:02:08 / Fri Jul 27 18:57:42 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 284868  inst.: 19804805 (ipc= 1.3) sim_rate=153525 (inst/sec) elapsed = 0:0:02:09 / Fri Jul 27 18:57:43 2018
GPGPU-Sim uArch: cycles simulated: 296368  inst.: 19808693 (ipc= 1.2) sim_rate=152374 (inst/sec) elapsed = 0:0:02:10 / Fri Jul 27 18:57:44 2018
GPGPU-Sim uArch: cycles simulated: 307868  inst.: 19812581 (ipc= 1.1) sim_rate=151241 (inst/sec) elapsed = 0:0:02:11 / Fri Jul 27 18:57:45 2018
GPGPU-Sim uArch: cycles simulated: 318868  inst.: 19816253 (ipc= 1.0) sim_rate=150123 (inst/sec) elapsed = 0:0:02:12 / Fri Jul 27 18:57:46 2018
GPGPU-Sim uArch: cycles simulated: 330368  inst.: 19820141 (ipc= 1.0) sim_rate=149023 (inst/sec) elapsed = 0:0:02:13 / Fri Jul 27 18:57:47 2018
GPGPU-Sim uArch: cycles simulated: 341868  inst.: 19823973 (ipc= 0.9) sim_rate=147940 (inst/sec) elapsed = 0:0:02:14 / Fri Jul 27 18:57:48 2018
GPGPU-Sim uArch: cycles simulated: 352868  inst.: 19827701 (ipc= 0.9) sim_rate=146871 (inst/sec) elapsed = 0:0:02:15 / Fri Jul 27 18:57:49 2018
GPGPU-Sim uArch: cycles simulated: 364368  inst.: 19831589 (ipc= 0.8) sim_rate=145820 (inst/sec) elapsed = 0:0:02:16 / Fri Jul 27 18:57:50 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (170792,196368), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 170793
gpu_sim_insn = 142456
gpu_ipc =       0.8341
gpu_tot_sim_cycle = 367161
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      54.0159
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 45229
gpu_total_sim_rate=145827

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 393157
	L1I_total_cache_misses = 2478
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44279, Miss = 22964, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 48059
	L1D_cache_core[1]: Access = 44981, Miss = 22845, Miss_rate = 0.508, Pending_hits = 3627, Reservation_fails = 49162
	L1D_cache_core[2]: Access = 45472, Miss = 23124, Miss_rate = 0.509, Pending_hits = 3080, Reservation_fails = 48458
	L1D_cache_core[3]: Access = 45452, Miss = 23187, Miss_rate = 0.510, Pending_hits = 3548, Reservation_fails = 44271
	L1D_cache_core[4]: Access = 45398, Miss = 23136, Miss_rate = 0.510, Pending_hits = 3292, Reservation_fails = 45891
	L1D_cache_core[5]: Access = 48631, Miss = 25114, Miss_rate = 0.516, Pending_hits = 3317, Reservation_fails = 45789
	L1D_cache_core[6]: Access = 44066, Miss = 22313, Miss_rate = 0.506, Pending_hits = 3740, Reservation_fails = 44299
	L1D_cache_core[7]: Access = 33710, Miss = 17032, Miss_rate = 0.505, Pending_hits = 2800, Reservation_fails = 30196
	L1D_cache_core[8]: Access = 35541, Miss = 17969, Miss_rate = 0.506, Pending_hits = 2766, Reservation_fails = 29515
	L1D_cache_core[9]: Access = 36642, Miss = 18637, Miss_rate = 0.509, Pending_hits = 2735, Reservation_fails = 24827
	L1D_cache_core[10]: Access = 36339, Miss = 18697, Miss_rate = 0.515, Pending_hits = 2776, Reservation_fails = 34291
	L1D_cache_core[11]: Access = 45094, Miss = 23146, Miss_rate = 0.513, Pending_hits = 3325, Reservation_fails = 43866
	L1D_cache_core[12]: Access = 46034, Miss = 23169, Miss_rate = 0.503, Pending_hits = 3301, Reservation_fails = 44829
	L1D_cache_core[13]: Access = 46040, Miss = 23143, Miss_rate = 0.503, Pending_hits = 3284, Reservation_fails = 45000
	L1D_cache_core[14]: Access = 45177, Miss = 22671, Miss_rate = 0.502, Pending_hits = 3744, Reservation_fails = 43884
	L1D_total_cache_accesses = 642856
	L1D_total_cache_misses = 327147
	L1D_total_cache_miss_rate = 0.5089
	L1D_total_cache_pending_hits = 48962
	L1D_total_cache_reservation_fails = 622337
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187439
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 434898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2478
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5217, 5217, 5217, 5217, 5217, 5217, 5217, 5217, 614, 614, 307, 307, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1056626
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35514
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1056626
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1372789	W0_Idle:272320	W0_Scoreboard:2903017	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 284112 {8:35514,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4829904 {136:35514,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 182 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 367160 
mrq_lat_table:3542 	1994 	1734 	389 	336 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	328063 	2344 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23961 	48094 	192098 	66404 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17680 	12849 	4105 	869 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	493 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	726 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[1]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[2]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[3]:        34        34        38         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[4]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[5]:        34        34        38         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[6]:        18        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[7]:        16        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[8]:        20        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[9]:        36        34        38         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[10]:        36        36         0        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[11]:        28        36        36         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[12]:        28        36        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[13]:        36        35         0         0         0         0         0         0         0         0         0         0         0         1         6         4 
dram[14]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[15]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[16]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[17]:        36        34        36         0         0         0         0         0         0         0         0         0         0         2         6         5 
dram[18]:        36        34         0        38         0         0         0         0         0         0         0         0         0         1         6         6 
dram[19]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[20]:        36        34        36         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[21]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[22]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[23]:        28        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[24]:        28        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[25]:        28        32        36         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[26]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[27]:        36        32         0        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[28]:        36        32        36         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[29]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[30]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[31]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056      1974      1970       367       379      1260      1728     26298     53355     71787     62234     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489       363       648      1299      1813     33468     34333     61367     60496     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874       362       388      1288      1886     42184     32597     59631     60495     87546     86678    132095    113661 
dram[3]:    158966    140515    165828      1942       367       422      1335      1938     31730     49991     68401     58756     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164       363      3532      1324      1984     29991     30856     57890     57020     94624     84937    111107    120848 
dram[5]:    137921    147700    164240      2129       360       417      1383      1622     38800     29121     56153     57018     84067     83199    128684    110214 
dram[6]:    155572    145968      1977      1960       396       394      1372      1502     28254     46619     65014     55279     82325     92083    109333    127858 
dram[7]:    145146    163343      2312      1957       392       631      1360      1641     26514     27381     54411     72844     91241     90375    116549    117446 
dram[8]:    143405    144246      2106      1953       387       377      1348      1695     35417     34550     80631     62458     89502     99066    125275    115669 
dram[9]:    152196    142484    167858      2689       363       384      1415      1714     33685     43236     61583     60717     87764     88634    114783    124452 
dram[10]:    141662    159980      1985    166364       362       535      1411       360     51047     32814     59846     69459     87762     86895    113024    113909 
dram[11]:    139912    140727    165867      2756       360       419      1058     13683     31947     31072     77264     58980     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532       388      6722      1052      3338     30207     39851     58107     57242     84285     84243    111315    121034 
dram[13]:    138142    156596      2167      2822       384       416      1075      1641     47675     29337     56370     66072     84283     82508    109571    110363 
dram[14]:    155802    146173      2156      2829       381       392      1071     10317     28471     27596     73894     55504     82541     92299    118541    117594 
dram[15]:    145378    144429      2354      2885       416      1541      1031      8626     26731     36467     54629     81686    100123     90592    116783    117578 
dram[16]:    143630    153184      2341      2945       417       367      1028     17263     44295     34767     61800     62675     89727    107910    125528    115876 
dram[17]:    152399    142437    167929      2756       416       363      1049      6934     33900     43453     70511     60933     87985     88496    115013    114133 
dram[18]:    141841    140787      2224    166494       409       359      1045       370     32164     33031     60063     78320     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759       438       367      1039     13898     40908     31289     58324     59197     86245    104545    122112    112426 
dram[20]:    148995    135986    164743      2829       531       379      1035      3554     30424     40066     67124     57457     84505     85372    111480    110688 
dram[21]:    138363    154444      1915      2812       416       377      1083      1858     28687     29553     56585     74950     93358     83634    109736    110690 
dram[22]:    145591    143445      1910      2878       370       358      1079     10533     37525     27813     54846     55721     82766    101173    118686    117906 
dram[23]:    145590    141664      1947      2910       458       354      1092      8843     26946     36683     63740     62891    108965     90809    117018    126604 
dram[24]:    143825    150355      1935      2997       402       352      1088     26082     44512     34983     62017     71570     89942     89070    134400    116138 
dram[25]:    142079    139845    168455      2785       532       350      1218      7152     34117     33249     70728     61150     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683       543       391      1205      5457     32380     33246     60278     59414    105601     87330    113530    123190 
dram[27]:    140332    146800      2154    164918       538       387      1101     22725     41126     31506     58540     68183     86462     85587    131045    112610 
dram[28]:    138587    136126    164739      2812       433       360      1097      3771     30639     29771     67341     57674     84722     94409    111746    110853 
dram[29]:    138586    162333      1967      2910       419       358      1672      2073     28904     29770     56802     55937    102231     83851    110000    119772 
dram[30]:    145799    144158      1964      2962       574       354      1685     19363     37741     28029     55063     64798     82983    101389    127602    118106 
dram[31]:    154518    141745      1974      3019       397       370      1661       371     27163     45569     63957     63107     90159     91025    117190    135448 
average row accesses per activate:
dram[0]: 18.000000 13.666667 38.000000 36.000000 30.000000 32.000000  3.000000  7.000000  4.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[1]: 12.666667 12.333333 19.500000 18.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[2]: 12.666667 12.666667 19.500000 18.500000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[3]: 12.333333 13.000000 20.000000 36.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[4]: 13.000000 12.333333 19.500000 18.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[5]: 12.666667 13.000000 19.500000 36.000000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[6]:  8.000000 12.666667 38.000000 36.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  3.000000  4.500000  3.000000 
dram[7]:  7.800000 12.333333 38.000000 36.000000 30.000000 32.000000  5.000000  5.000000  1.000000  4.000000  3.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[8]:  8.200000 13.000000 38.000000 36.000000 30.000000 32.000000  4.000000  6.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[9]: 13.666667 12.666667 19.500000 38.000000 30.000000 32.000000  4.000000  4.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000  4.000000  3.000000 
dram[10]: 13.666667 13.000000 36.000000 19.500000 30.000000 30.000000  6.000000  3.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[11]:  8.200000 13.666667 18.500000 38.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[12]:  8.600000 13.333333 18.500000 19.500000 30.000000 30.000000  4.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  4.000000  3.000000 
dram[13]: 10.500000 13.000000 36.000000 38.000000 30.000000 30.000000  6.000000  2.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[14]: 10.500000 12.666667 36.000000 38.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  3.000000  4.500000  3.000000 
dram[15]: 11.000000 12.666667 36.000000 38.000000 30.000000 30.000000  4.000000  1.000000  2.000000  4.000000  4.000000  1.000000  2.000000  2.000000  3.500000  3.500000 
dram[16]: 10.500000 12.666667 36.000000 38.000000 30.000000 32.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  3.500000 
dram[17]: 13.333333 12.666667 18.500000 38.000000 30.000000 32.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  2.500000  4.500000  3.500000 
dram[18]: 14.000000 12.666667 36.000000 19.500000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  1.500000  3.500000  4.500000 
dram[19]: 13.333333 12.666667 18.500000 19.500000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  4.500000 
dram[20]: 13.333333 18.000000 18.500000 38.000000 30.000000 32.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  4.500000  4.000000 
dram[21]: 14.000000 17.000000 36.000000 38.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  2.000000  3.500000  5.000000 
dram[22]: 13.333333 17.500000 36.000000 38.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  4.500000  3.500000 
dram[23]:  8.600000 16.500000 36.000000 36.000000 30.000000 32.000000  3.000000  4.000000  2.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[24]:  8.600000 17.000000 36.000000 36.000000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[25]:  8.400000 17.500000 18.500000 36.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[26]: 13.666667 16.500000 18.500000 18.500000 30.000000 32.000000  4.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[27]: 13.666667 17.000000 36.000000 18.500000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[28]: 13.333333 17.500000 18.500000 36.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[29]: 14.000000 16.500000 36.000000 36.000000 28.000000 32.000000  6.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.500000 
dram[30]: 13.000000 17.500000 36.000000 36.000000 32.000000 32.000000  7.000000  2.000000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000  4.500000  4.000000 
dram[31]: 13.333333 17.000000 36.000000 36.000000 32.000000 32.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  4.500000  3.500000 
average row locality = 8057/738 = 10.917344
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        31        20        20        30        30         3         5         4         1         2         3         2         2         9         8 
dram[1]:        30        29        21        21        30        30         5         4         1         3         3         2         2         2         8         9 
dram[2]:        30        30        21        21        30        30         5         3         2         2         1         3         4         2         7         9 
dram[3]:        29        31        22        20        30        30         4         5         3         1         2         3         2         2         9         8 
dram[4]:        31        29        21        21        30        30         5         4         1         3         3         2         2         2         8         9 
dram[5]:        30        31        21        20        30        30         5         3         2         2         1         3         4         2         7         9 
dram[6]:        32        30        20        20        30        30         4         5         3         1         2         3         2         3         9         6 
dram[7]:        31        29        20        20        30        30         5         3         1         4         3         2         3         1         8         8 
dram[8]:        31        31        20        20        30        30         4         4         3         2         1         3         3         2         8         6 
dram[9]:        31        30        21        20        30        30         4         3         2         3         3         1         2         3         8         6 
dram[10]:        31        31        20        21        30        29         6         3         1         3         2         2         3         1         8         8 
dram[11]:        31        33        21        20        30        30         4         2         3         2         1         3         3         2         8         6 
dram[12]:        33        32        21        21        30        30         4         2         2         3         3         1         2         4         8         6 
dram[13]:        32        31        20        20        30        30         6         2         1         3         2         2         3         2         8         8 
dram[14]:        32        30        20        20        30        30         4         2         3         2         1         3         3         3         9         6 
dram[15]:        34        30        20        20        30        30         4         1         2         4         4         1         2         2         7         7 
dram[16]:        32        30        20        20        30        32         5         2         2         2         2         3         3         1         8         7 
dram[17]:        30        30        21        20        30        32         4         3         2         2         3         2         1         5         9         7 
dram[18]:        32        30        20        21        30        32         5         3         2         4         3         1         2         3         7         9 
dram[19]:        30        30        21        21        30        32         5         4         2         2         2         3         3         1         8         9 
dram[20]:        30        28        21        20        30        32         4         5         2         2         3         2         1         3         9         8 
dram[21]:        32        28        20        20        30        32         5         3         2         4         3         1         2         2         7        10 
dram[22]:        30        29        20        20        30        32         5         4         2         2         2         3         3         3         9         7 
dram[23]:        33        27        20        18        30        32         3         4         2         3         4         2         1         3         8         8 
dram[24]:        33        28        20        18        30        32         5         3         2         3         2         2         3         2         7         9 
dram[25]:        32        29        21        18        30        32         3         5         3         2         2         2         2         3         9         7 
dram[26]:        31        27        21        19        30        32         4         4         1         3         4         2         1         3         8         8 
dram[27]:        31        28        20        19        30        32         5         3         2         3         2         2         3         2         7         9 
dram[28]:        30        29        21        18        30        32         3         5         3         2         2         2         2         3         9         7 
dram[29]:        32        27        20        18        28        32         4         4         1         3         4         2         1         3         8         9 
dram[30]:        29        29        20        18        30        32         5         2         2         3         2         3         3         2         9         8 
dram[31]:        30        28        20        18        30        32         2         4         3         2         3         1         2         4         9         7 
total reads: 6377
bank skew: 34/1 = 34.00
chip skew: 204/195 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4733      2743        94       107     33670     33562       199       122       171       178       173       177       173       173      1108      1162
dram[1]:       4368      2919       107       111     39823     32859       184       114       177       172       172       176       173       173       957       991
dram[2]:       4408      3123       109       118     32439      2123       181       103       173       173       177       172       173       174      1248      1114
dram[3]:       3960      3512        98       100     28046      1948       180       122       172       177       174       176       173       173       954      1112
dram[4]:       3667      2382        95       101     33296      1837       179       115       177       172       172       176       173       173      1096       952
dram[5]:       3890      2855       100        99     32677      1841       178       103       173       173       177       172       173       176      1377       830
dram[6]:       4168      2668       108       100     30311      2090       180       121       172       178       173       177       173       171       892       943
dram[7]:       3568      2850        93       100     36066      2020       179       105       177       173       172       173       172       178      1154       791
dram[8]:       3264      2177        92       100     36145      2135       181       114       172       173       177       172       177       173      1042       921
dram[9]:       3231      2857       101        90     28803      1939       178       131       173       175       172       177       176       172      1096       898
dram[10]:       3150      3506       104       100     34489      2213       175     37505       177       174       173       173       172       178      1189       693
dram[11]:       3043      3228       101        90     33885      2301       235       173       172       174       178       172       177       173      1018       994
dram[12]:       3202      3308       104        97     33105      2129       238       173       173       174       172       178       175      1270      1279      1169
dram[13]:       3379      3750       104        96     36196      2164       186       176       178       174       173       173       172      2114      1060       827
dram[14]:       2724      3769       101        91     36022      2404       199       173       171       173       178       172       177       172      1032      1101
dram[15]:       2631      3456       102        89     29317      2314       179       178       173       173       173       178       173       173      1265       833
dram[16]:       3965      3802        99        92     34923     26354       175       173       173       173       173       172       171       177       920       861
dram[17]:       3662      3865       103        92     34539     31295       189       172       173       173       174       174       178      1782       895       896
dram[18]:       3590      4078        99        94     29450     30279       178       172       173       172       173       178       173      1003      1257       908
dram[19]:       3518      4382       102        94     36328     30611       210       175       174       174       173       172       172       177      1157      1008
dram[20]:       3264      3309       108        92     36237     33988       198       171       173       173       174       173       177       172       958       997
dram[21]:       3501      3568       109        94     29183     33278       195       172       177       173       173       178       173       174      1208       869
dram[22]:       3422      3864       102        92     31705     27058       200       171       173       173       173       172       172       174      1012      1415
dram[23]:       3236      4088       109        85     37225     30966       215       172       173       172       172       176       178       173       996       980
dram[24]:       3108      3516       111        90     31406     30325       199       172       173       177       174       173       172       173      1090      1084
dram[25]:       3418      3906       108        85     33150     26482       178       171       172       176       173       174       174       174       909      1169
dram[26]:       3388      4296       113        90     38658     33398       184       171       178       172       172       174       177       174       950      1101
dram[27]:       3030      3732        99        90     32497     33439       198       171       174       176       174       173       171       173      1118       950
dram[28]:       3089      3873       103        86     29269     26964       222       171       172       175       173       173       173       174       897      1182
dram[29]:       3250      3713       113        85     37171     29741       114       171       178       172       172       176       177       172      1061      1104
dram[30]:       2894      4035       116        86     32001     34505       130       173       173       177       173       172       172       173       975      1103
dram[31]:       2582      4352       104        86     28454     29876        86       173       171       173       172       177       176       173       991      1317
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       224       174       178       178       177       184       177       177       381       379
dram[1]:        350       408       475       343       385       273       209       173       177       178       177       182       178       177       260       314
dram[2]:        378       448       483       524       264       359       209       175       178       178       177       177       178       178       360       413
dram[3]:        343       400       275       243       273       302       197       178       178       177       179       183       177       177       268       301
dram[4]:        299       346       221       250       307       237       197       181       177       177       178       183       177       177       326       307
dram[5]:        307       363       286       267       252       301       191       174       177       177       177       178       178       178       369       302
dram[6]:        386       381       454       325       414       360       197       174       178       178       177       185       177       177       303       243
dram[7]:        369       408       275       269       263       259       197       187       177       179       178       177       177       178       328       278
dram[8]:        295       358       217       263       311       324       197       174       178       178       177       178       184       177       255       223
dram[9]:        293       341       330       199       325       287       193       185       177       178       178       177       182       177       292       240
dram[10]:        381       413       290       285       303       247       189       178       177       178       177       178       177       178       325       237
dram[11]:        322       315       263       207       277       285       331       177       178       178       178       178       185       178       275       294
dram[12]:        364       356       285       277       281       230       339       177       177       177       178       178       182       436       430       422
dram[13]:        396       407       318       293       338       320       257       177       178       178       177       178       177       407       324       400
dram[14]:        313       380       280       223       264       373       265       177       177       177       178       178       185       178       320       384
dram[15]:        340       420       269       181       278       232       198       178       177       178       179       178       177       178       352       364
dram[16]:        323       373       261       223       533       503       188       177       177       177       178       177       177       177       260       272
dram[17]:        403       343       268       222       409       427       222       177       177       178       178       178       178       450       283       316
dram[18]:        366       329       237       207       321       281       200       178       177       177       177       178       177       391       309       331
dram[19]:        422       349       275       227       328       320       304       185       178       178       177       178       178       177       382       383
dram[20]:        376       305       272       205       508       438       240       178       177       177       178       177       177       177       233       238
dram[21]:        293       287       289       230       392       328       267       177       178       177       177       178       177       178       338       291
dram[22]:        332       267       285       202       659       664       275       178       177       177       178       177       178       178       394       345
dram[23]:        445       537       558       194       454       359       270       178       177       177       177       178       178       177       295       279
dram[24]:        417       503       530       235       341       320       278       177       177       185       178       177       177       178       329       403
dram[25]:        426       445       465       196       252       313       185       179       177       182       178       178       178       178       274       266
dram[26]:        473       423       389       206       277       258       203       178       178       177       177       178       177       177       263       309
dram[27]:        345       432       252       208       233       317       273       177       179       184       178       177       177       177       250       267
dram[28]:        352       440       271       185       397       355       281       178       177       182       178       177       177       177       264       319
dram[29]:        360       439       489       195       405       399       176       177       178       177       177       178       177       177       272       355
dram[30]:        376       447       497       194       371       443       210       177       178       185       177       178       177       177       288       278
dram[31]:        455       532       305       190       375       385       173       183       177       177       177       177       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279027 n_act=22 n_pre=6 n_req=254 n_rd=396 n_write=112 bw_util=0.003634
n_activity=2410 dram_eff=0.4216
bk0: 56a 279312i bk1: 62a 279262i bk2: 40a 279202i bk3: 40a 279214i bk4: 60a 279431i bk5: 60a 279404i bk6: 6a 279542i bk7: 10a 279513i bk8: 8a 279541i bk9: 2a 279551i bk10: 4a 279547i bk11: 6a 279541i bk12: 4a 279546i bk13: 4a 279551i bk14: 18a 279508i bk15: 16a 279516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00157388
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279023 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.003634
n_activity=2425 dram_eff=0.419
bk0: 60a 279292i bk1: 58a 279271i bk2: 42a 279167i bk3: 42a 279230i bk4: 60a 279435i bk5: 60a 279402i bk6: 10a 279530i bk7: 8a 279515i bk8: 2a 279549i bk9: 6a 279541i bk10: 6a 279543i bk11: 4a 279549i bk12: 4a 279547i bk13: 4a 279551i bk14: 16a 279517i bk15: 18a 279510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00151665
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279023 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.003634
n_activity=2391 dram_eff=0.4249
bk0: 60a 279288i bk1: 60a 279272i bk2: 42a 279118i bk3: 42a 279141i bk4: 60a 279436i bk5: 60a 279408i bk6: 10a 279534i bk7: 6a 279521i bk8: 4a 279548i bk9: 4a 279546i bk10: 2a 279551i bk11: 6a 279545i bk12: 8a 279540i bk13: 4a 279551i bk14: 14a 279520i bk15: 18a 279512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189939
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279023 n_act=23 n_pre=7 n_req=255 n_rd=402 n_write=108 bw_util=0.003649
n_activity=2424 dram_eff=0.4208
bk0: 58a 279296i bk1: 62a 279265i bk2: 44a 279164i bk3: 40a 279216i bk4: 60a 279434i bk5: 60a 279402i bk6: 8a 279536i bk7: 10a 279514i bk8: 6a 279544i bk9: 2a 279551i bk10: 4a 279547i bk11: 6a 279540i bk12: 4a 279547i bk13: 4a 279551i bk14: 18a 279512i bk15: 16a 279518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00175274
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279021 n_act=24 n_pre=8 n_req=255 n_rd=402 n_write=108 bw_util=0.003649
n_activity=2403 dram_eff=0.4245
bk0: 62a 279285i bk1: 58a 279281i bk2: 42a 279182i bk3: 42a 279183i bk4: 60a 279434i bk5: 60a 279405i bk6: 10a 279530i bk7: 8a 279503i bk8: 2a 279550i bk9: 6a 279542i bk10: 6a 279544i bk11: 4a 279550i bk12: 4a 279548i bk13: 4a 279550i bk14: 16a 279519i bk15: 18a 279511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00170981
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279025 n_act=23 n_pre=7 n_req=254 n_rd=400 n_write=108 bw_util=0.003634
n_activity=2426 dram_eff=0.4188
bk0: 60a 279299i bk1: 62a 279280i bk2: 42a 279152i bk3: 40a 279217i bk4: 60a 279433i bk5: 60a 279407i bk6: 10a 279532i bk7: 6a 279520i bk8: 4a 279546i bk9: 4a 279546i bk10: 2a 279551i bk11: 6a 279546i bk12: 8a 279541i bk13: 4a 279552i bk14: 14a 279519i bk15: 18a 279511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188866
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279023 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.003634
n_activity=2415 dram_eff=0.4207
bk0: 64a 279283i bk1: 60a 279267i bk2: 40a 279172i bk3: 40a 279192i bk4: 60a 279429i bk5: 60a 279409i bk6: 8a 279537i bk7: 10a 279513i bk8: 6a 279545i bk9: 2a 279552i bk10: 4a 279547i bk11: 6a 279541i bk12: 4a 279547i bk13: 6a 279548i bk14: 18a 279514i bk15: 12a 279520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00187078
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279027 n_act=24 n_pre=8 n_req=252 n_rd=396 n_write=108 bw_util=0.003606
n_activity=2394 dram_eff=0.4211
bk0: 62a 279277i bk1: 58a 279280i bk2: 40a 279164i bk3: 40a 279218i bk4: 60a 279433i bk5: 60a 279407i bk6: 10a 279530i bk7: 6a 279515i bk8: 2a 279549i bk9: 8a 279539i bk10: 6a 279545i bk11: 4a 279548i bk12: 6a 279545i bk13: 2a 279555i bk14: 16a 279518i bk15: 16a 279515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00141292
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279023 n_act=24 n_pre=8 n_req=254 n_rd=396 n_write=112 bw_util=0.003634
n_activity=2423 dram_eff=0.4193
bk0: 62a 279230i bk1: 62a 279285i bk2: 40a 279182i bk3: 40a 279235i bk4: 60a 279432i bk5: 60a 279399i bk6: 8a 279536i bk7: 8a 279518i bk8: 6a 279544i bk9: 4a 279547i bk10: 2a 279551i bk11: 6a 279543i bk12: 6a 279542i bk13: 4a 279550i bk14: 16a 279515i bk15: 12a 279526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00159535
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279025 n_act=23 n_pre=7 n_req=254 n_rd=394 n_write=114 bw_util=0.003634
n_activity=2375 dram_eff=0.4278
bk0: 62a 279257i bk1: 60a 279236i bk2: 42a 279101i bk3: 40a 279167i bk4: 60a 279434i bk5: 60a 279404i bk6: 8a 279538i bk7: 6a 279520i bk8: 4a 279546i bk9: 6a 279540i bk10: 6a 279541i bk11: 2a 279551i bk12: 4a 279550i bk13: 6a 279547i bk14: 16a 279519i bk15: 12a 279525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00200313
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279029 n_act=23 n_pre=7 n_req=252 n_rd=398 n_write=106 bw_util=0.003606
n_activity=2390 dram_eff=0.4218
bk0: 62a 279256i bk1: 62a 279266i bk2: 40a 279198i bk3: 42a 279168i bk4: 60a 279433i bk5: 58a 279423i bk6: 12a 279528i bk7: 6a 279544i bk8: 2a 279551i bk9: 6a 279542i bk10: 4a 279546i bk11: 4a 279548i bk12: 6a 279543i bk13: 2a 279555i bk14: 16a 279518i bk15: 16a 279517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158104
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279027 n_act=25 n_pre=9 n_req=251 n_rd=398 n_write=104 bw_util=0.003591
n_activity=2349 dram_eff=0.4274
bk0: 62a 279228i bk1: 66a 279250i bk2: 42a 279158i bk3: 40a 279189i bk4: 60a 279432i bk5: 60a 279425i bk6: 8a 279530i bk7: 4a 279548i bk8: 6a 279544i bk9: 4a 279548i bk10: 2a 279553i bk11: 6a 279545i bk12: 6a 279546i bk13: 4a 279551i bk14: 16a 279517i bk15: 12a 279526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0016025
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279017 n_act=27 n_pre=11 n_req=254 n_rd=404 n_write=104 bw_util=0.003634
n_activity=2363 dram_eff=0.43
bk0: 66a 279215i bk1: 64a 279264i bk2: 42a 279197i bk3: 42a 279159i bk4: 60a 279431i bk5: 60a 279430i bk6: 8a 279534i bk7: 4a 279547i bk8: 4a 279545i bk9: 6a 279542i bk10: 6a 279543i bk11: 2a 279553i bk12: 4a 279553i bk13: 8a 279538i bk14: 16a 279509i bk15: 12a 279522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00157031
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279027 n_act=24 n_pre=8 n_req=252 n_rd=400 n_write=104 bw_util=0.003606
n_activity=2354 dram_eff=0.4282
bk0: 64a 279245i bk1: 62a 279276i bk2: 40a 279148i bk3: 40a 279120i bk4: 60a 279431i bk5: 60a 279435i bk6: 12a 279529i bk7: 4a 279548i bk8: 2a 279550i bk9: 6a 279542i bk10: 4a 279546i bk11: 4a 279548i bk12: 6a 279544i bk13: 4a 279542i bk14: 16a 279512i bk15: 16a 279516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001649
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279033 n_act=23 n_pre=7 n_req=250 n_rd=396 n_write=104 bw_util=0.003577
n_activity=2348 dram_eff=0.4259
bk0: 64a 279257i bk1: 60a 279280i bk2: 40a 279199i bk3: 40a 279168i bk4: 60a 279434i bk5: 60a 279428i bk6: 8a 279538i bk7: 4a 279548i bk8: 6a 279542i bk9: 4a 279545i bk10: 2a 279551i bk11: 6a 279544i bk12: 6a 279543i bk13: 6a 279547i bk14: 18a 279513i bk15: 12a 279524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148804
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279033 n_act=23 n_pre=7 n_req=250 n_rd=396 n_write=104 bw_util=0.003577
n_activity=2361 dram_eff=0.4235
bk0: 68a 279247i bk1: 60a 279281i bk2: 40a 279217i bk3: 40a 279181i bk4: 60a 279429i bk5: 60a 279431i bk6: 8a 279537i bk7: 2a 279550i bk8: 4a 279546i bk9: 8a 279537i bk10: 8a 279540i bk11: 2a 279555i bk12: 4a 279550i bk13: 4a 279550i bk14: 14a 279520i bk15: 14a 279523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00120188
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279031 n_act=23 n_pre=7 n_req=251 n_rd=398 n_write=104 bw_util=0.003591
n_activity=2356 dram_eff=0.4261
bk0: 64a 279246i bk1: 60a 279280i bk2: 40a 279224i bk3: 40a 279184i bk4: 60a 279435i bk5: 64a 279421i bk6: 10a 279530i bk7: 4a 279544i bk8: 4a 279543i bk9: 4a 279545i bk10: 4a 279547i bk11: 6a 279545i bk12: 6a 279547i bk13: 2a 279553i bk14: 16a 279517i bk15: 14a 279519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135211
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279025 n_act=24 n_pre=8 n_req=253 n_rd=402 n_write=104 bw_util=0.00362
n_activity=2380 dram_eff=0.4252
bk0: 60a 279243i bk1: 60a 279301i bk2: 42a 279218i bk3: 40a 279166i bk4: 60a 279437i bk5: 64a 279420i bk6: 8a 279537i bk7: 6a 279541i bk8: 4a 279545i bk9: 4a 279547i bk10: 6a 279541i bk11: 4a 279547i bk12: 2a 279553i bk13: 10a 279527i bk14: 18a 279512i bk15: 14a 279512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165258
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279019 n_act=24 n_pre=8 n_req=256 n_rd=408 n_write=104 bw_util=0.003663
n_activity=2394 dram_eff=0.4277
bk0: 64a 279247i bk1: 60a 279271i bk2: 40a 279205i bk3: 42a 279169i bk4: 60a 279432i bk5: 64a 279423i bk6: 10a 279534i bk7: 6a 279543i bk8: 4a 279546i bk9: 8a 279537i bk10: 6a 279546i bk11: 2a 279553i bk12: 4a 279549i bk13: 6a 279537i bk14: 14a 279516i bk15: 18a 279512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00173843
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279021 n_act=24 n_pre=8 n_req=255 n_rd=406 n_write=104 bw_util=0.003649
n_activity=2387 dram_eff=0.4273
bk0: 60a 279250i bk1: 60a 279290i bk2: 42a 279199i bk3: 42a 279191i bk4: 60a 279434i bk5: 64a 279425i bk6: 10a 279520i bk7: 8a 279535i bk8: 4a 279544i bk9: 4a 279544i bk10: 4a 279546i bk11: 6a 279544i bk12: 6a 279547i bk13: 2a 279555i bk14: 16a 279517i bk15: 18a 279507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00138073
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279031 n_act=22 n_pre=6 n_req=252 n_rd=400 n_write=104 bw_util=0.003606
n_activity=2357 dram_eff=0.4277
bk0: 60a 279258i bk1: 56a 279304i bk2: 42a 279182i bk3: 40a 279171i bk4: 60a 279435i bk5: 64a 279426i bk6: 8a 279527i bk7: 10a 279534i bk8: 4a 279546i bk9: 4a 279546i bk10: 6a 279538i bk11: 4a 279546i bk12: 2a 279553i bk13: 6a 279547i bk14: 18a 279517i bk15: 16a 279518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00155242
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279035 n_act=21 n_pre=5 n_req=251 n_rd=402 n_write=100 bw_util=0.003591
n_activity=2319 dram_eff=0.4329
bk0: 64a 279258i bk1: 56a 279306i bk2: 40a 279183i bk3: 40a 279195i bk4: 60a 279431i bk5: 64a 279425i bk6: 10a 279534i bk7: 6a 279541i bk8: 4a 279545i bk9: 8a 279535i bk10: 6a 279544i bk11: 2a 279552i bk12: 4a 279550i bk13: 4a 279549i bk14: 14a 279518i bk15: 20a 279507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00184216
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279035 n_act=21 n_pre=5 n_req=251 n_rd=402 n_write=100 bw_util=0.003591
n_activity=2316 dram_eff=0.4335
bk0: 60a 279261i bk1: 58a 279299i bk2: 40a 279195i bk3: 40a 279185i bk4: 60a 279431i bk5: 64a 279412i bk6: 10a 279531i bk7: 8a 279538i bk8: 4a 279544i bk9: 4a 279544i bk10: 4a 279546i bk11: 6a 279542i bk12: 6a 279549i bk13: 6a 279546i bk14: 18a 279511i bk15: 14a 279519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00188151
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279037 n_act=23 n_pre=7 n_req=248 n_rd=396 n_write=100 bw_util=0.003548
n_activity=2323 dram_eff=0.427
bk0: 66a 279228i bk1: 54a 279304i bk2: 40a 279184i bk3: 36a 279217i bk4: 60a 279431i bk5: 64a 279420i bk6: 6a 279540i bk7: 8a 279537i bk8: 4a 279544i bk9: 6a 279543i bk10: 8a 279537i bk11: 4a 279550i bk12: 2a 279553i bk13: 6a 279546i bk14: 16a 279513i bk15: 16a 279513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00207109
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279035 n_act=23 n_pre=7 n_req=249 n_rd=398 n_write=100 bw_util=0.003563
n_activity=2328 dram_eff=0.4278
bk0: 66a 279216i bk1: 56a 279291i bk2: 40a 279186i bk3: 36a 279207i bk4: 60a 279433i bk5: 64a 279423i bk6: 10a 279533i bk7: 6a 279541i bk8: 4a 279545i bk9: 6a 279538i bk10: 4a 279546i bk11: 4a 279550i bk12: 6a 279547i bk13: 4a 279552i bk14: 14a 279521i bk15: 18a 279509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00243952
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279031 n_act=24 n_pre=8 n_req=250 n_rd=400 n_write=100 bw_util=0.003577
n_activity=2348 dram_eff=0.4259
bk0: 64a 279226i bk1: 58a 279306i bk2: 42a 279179i bk3: 36a 279192i bk4: 60a 279432i bk5: 64a 279422i bk6: 6a 279539i bk7: 10a 279533i bk8: 6a 279541i bk9: 4a 279547i bk10: 4a 279547i bk11: 4a 279549i bk12: 4a 279549i bk13: 6a 279546i bk14: 18a 279513i bk15: 14a 279514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0014165
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279037 n_act=23 n_pre=7 n_req=248 n_rd=396 n_write=100 bw_util=0.003548
n_activity=2279 dram_eff=0.4353
bk0: 62a 279232i bk1: 54a 279292i bk2: 42a 279180i bk3: 38a 279164i bk4: 60a 279429i bk5: 64a 279423i bk6: 8a 279536i bk7: 8a 279537i bk8: 2a 279548i bk9: 6a 279544i bk10: 8a 279538i bk11: 4a 279547i bk12: 2a 279553i bk13: 6a 279546i bk14: 16a 279514i bk15: 16a 279515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00217482
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279039 n_act=22 n_pre=6 n_req=248 n_rd=396 n_write=100 bw_util=0.003548
n_activity=2325 dram_eff=0.4267
bk0: 62a 279254i bk1: 56a 279318i bk2: 40a 279227i bk3: 38a 279166i bk4: 60a 279434i bk5: 64a 279427i bk6: 10a 279534i bk7: 6a 279543i bk8: 4a 279546i bk9: 6a 279540i bk10: 4a 279546i bk11: 4a 279549i bk12: 6a 279544i bk13: 4a 279549i bk14: 14a 279517i bk15: 18a 279512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00191728
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279039 n_act=22 n_pre=6 n_req=248 n_rd=396 n_write=100 bw_util=0.003548
n_activity=2318 dram_eff=0.428
bk0: 60a 279254i bk1: 58a 279310i bk2: 42a 279207i bk3: 36a 279205i bk4: 60a 279433i bk5: 64a 279416i bk6: 6a 279541i bk7: 10a 279535i bk8: 6a 279543i bk9: 4a 279546i bk10: 4a 279545i bk11: 4a 279547i bk12: 4a 279547i bk13: 6a 279543i bk14: 18a 279510i bk15: 14a 279521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00168835
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279041 n_act=21 n_pre=5 n_req=248 n_rd=392 n_write=104 bw_util=0.003548
n_activity=2312 dram_eff=0.4291
bk0: 64a 279247i bk1: 54a 279306i bk2: 40a 279200i bk3: 36a 279184i bk4: 56a 279439i bk5: 64a 279422i bk6: 8a 279512i bk7: 8a 279537i bk8: 2a 279549i bk9: 6a 279543i bk10: 8a 279537i bk11: 4a 279548i bk12: 2a 279552i bk13: 6a 279547i bk14: 16a 279517i bk15: 18a 279509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00180997
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279035 n_act=21 n_pre=5 n_req=251 n_rd=394 n_write=108 bw_util=0.003591
n_activity=2347 dram_eff=0.4278
bk0: 58a 279259i bk1: 58a 279274i bk2: 40a 279200i bk3: 36a 279226i bk4: 60a 279399i bk5: 64a 279423i bk6: 10a 279489i bk7: 4a 279546i bk8: 4a 279545i bk9: 6a 279539i bk10: 4a 279546i bk11: 6a 279544i bk12: 6a 279546i bk13: 4a 279550i bk14: 18a 279512i bk15: 16a 279509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00253968
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279563 n_nop=279039 n_act=21 n_pre=5 n_req=249 n_rd=390 n_write=108 bw_util=0.003563
n_activity=2352 dram_eff=0.4235
bk0: 60a 279274i bk1: 56a 279308i bk2: 40a 279237i bk3: 36a 279204i bk4: 60a 279398i bk5: 64a 279424i bk6: 4a 279505i bk7: 8a 279537i bk8: 6a 279542i bk9: 4a 279547i bk10: 6a 279541i bk11: 2a 279550i bk12: 4a 279549i bk13: 8a 279540i bk14: 18a 279515i bk15: 14a 279522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00151665

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12743, Miss = 198, Miss_rate = 0.016, Pending_hits = 35, Reservation_fails = 6
L2_cache_bank[1]: Access = 13686, Miss = 200, Miss_rate = 0.015, Pending_hits = 43, Reservation_fails = 12
L2_cache_bank[2]: Access = 7255, Miss = 200, Miss_rate = 0.028, Pending_hits = 53, Reservation_fails = 33
L2_cache_bank[3]: Access = 6707, Miss = 201, Miss_rate = 0.030, Pending_hits = 51, Reservation_fails = 56
L2_cache_bank[4]: Access = 7463, Miss = 201, Miss_rate = 0.027, Pending_hits = 40, Reservation_fails = 50
L2_cache_bank[5]: Access = 7590, Miss = 200, Miss_rate = 0.026, Pending_hits = 50, Reservation_fails = 42
L2_cache_bank[6]: Access = 6706, Miss = 200, Miss_rate = 0.030, Pending_hits = 39, Reservation_fails = 58
L2_cache_bank[7]: Access = 7547, Miss = 198, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 17
L2_cache_bank[8]: Access = 7499, Miss = 198, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 14
L2_cache_bank[9]: Access = 6592, Miss = 197, Miss_rate = 0.030, Pending_hits = 40, Reservation_fails = 29
L2_cache_bank[10]: Access = 8459, Miss = 199, Miss_rate = 0.024, Pending_hits = 45, Reservation_fails = 24
L2_cache_bank[11]: Access = 7649, Miss = 199, Miss_rate = 0.026, Pending_hits = 33, Reservation_fails = 27
L2_cache_bank[12]: Access = 7308, Miss = 202, Miss_rate = 0.028, Pending_hits = 41, Reservation_fails = 25
L2_cache_bank[13]: Access = 7783, Miss = 200, Miss_rate = 0.026, Pending_hits = 39, Reservation_fails = 22
L2_cache_bank[14]: Access = 7701, Miss = 198, Miss_rate = 0.026, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 6559, Miss = 198, Miss_rate = 0.030, Pending_hits = 36, Reservation_fails = 11
L2_cache_bank[16]: Access = 12339, Miss = 199, Miss_rate = 0.016, Pending_hits = 38, Reservation_fails = 29
L2_cache_bank[17]: Access = 13259, Miss = 201, Miss_rate = 0.015, Pending_hits = 46, Reservation_fails = 86
L2_cache_bank[18]: Access = 12353, Miss = 204, Miss_rate = 0.017, Pending_hits = 44, Reservation_fails = 43
L2_cache_bank[19]: Access = 12878, Miss = 203, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 9
L2_cache_bank[20]: Access = 13035, Miss = 200, Miss_rate = 0.015, Pending_hits = 47, Reservation_fails = 32
L2_cache_bank[21]: Access = 12145, Miss = 201, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[22]: Access = 11720, Miss = 201, Miss_rate = 0.017, Pending_hits = 53, Reservation_fails = 17
L2_cache_bank[23]: Access = 13779, Miss = 198, Miss_rate = 0.014, Pending_hits = 73, Reservation_fails = 42
L2_cache_bank[24]: Access = 12642, Miss = 199, Miss_rate = 0.016, Pending_hits = 55, Reservation_fails = 36
L2_cache_bank[25]: Access = 11754, Miss = 200, Miss_rate = 0.017, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[26]: Access = 13680, Miss = 198, Miss_rate = 0.014, Pending_hits = 39, Reservation_fails = 3
L2_cache_bank[27]: Access = 12689, Miss = 198, Miss_rate = 0.016, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[28]: Access = 11162, Miss = 198, Miss_rate = 0.018, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 12679, Miss = 196, Miss_rate = 0.015, Pending_hits = 46, Reservation_fails = 29
L2_cache_bank[30]: Access = 13593, Miss = 197, Miss_rate = 0.014, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[31]: Access = 11647, Miss = 195, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 330601
L2_total_cache_misses = 6377
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 1386
L2_total_cache_reservation_fails = 754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=473391
icnt_total_pkts_simt_to_mem=874329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.39195
	minimum = 6
	maximum = 15
Network latency average = 7.39166
	minimum = 6
	maximum = 15
Slowest packet = 657871
Flit latency average = 6.12569
	minimum = 6
	maximum = 11
Slowest flit = 1340044
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000430034
	minimum = 0 (at node 0)
	maximum = 0.0101058 (at node 5)
Accepted packet rate average = 0.000430034
	minimum = 0 (at node 0)
	maximum = 0.0101058 (at node 5)
Injected flit rate average = 0.000991121
	minimum = 0 (at node 0)
	maximum = 0.0147898 (at node 5)
Accepted flit rate average= 0.000991121
	minimum = 0 (at node 0)
	maximum = 0.0317929 (at node 5)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5043 (9 samples)
	minimum = 6 (9 samples)
	maximum = 117.444 (9 samples)
Network latency average = 14.0934 (9 samples)
	minimum = 6 (9 samples)
	maximum = 104.111 (9 samples)
Flit latency average = 13.8388 (9 samples)
	minimum = 6 (9 samples)
	maximum = 100.556 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0311827 (9 samples)
	minimum = 0.0149765 (9 samples)
	maximum = 0.0720226 (9 samples)
Accepted packet rate average = 0.0311827 (9 samples)
	minimum = 0.0149765 (9 samples)
	maximum = 0.0720226 (9 samples)
Injected flit rate average = 0.0758846 (9 samples)
	minimum = 0.0306292 (9 samples)
	maximum = 0.222694 (9 samples)
Accepted flit rate average = 0.0758846 (9 samples)
	minimum = 0.039025 (9 samples)
	maximum = 0.167421 (9 samples)
Injected packet size average = 2.43355 (9 samples)
Accepted packet size average = 2.43355 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 145827 (inst/sec)
gpgpu_simulation_rate = 2699 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,367161)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,367161)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,367161)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,367161)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,367161)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,367161)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,367161)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,15,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (109,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (109,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (109,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (109,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (109,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (113,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (113,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (114,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (114,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (115,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (115,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (115,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (116,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (116,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (116,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (116,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (117,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (117,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (117,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (117,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (117,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (117,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (117,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (118,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (118,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (118,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (118,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (118,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (120,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (122,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (122,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (122,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (123,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (123,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (123,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (123,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (123,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (124,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (124,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (124,367161), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (125,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (126,367161), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (126,367161), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (127,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (128,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (129,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (129,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (132,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (133,367161), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (136,367161), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (136,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (141,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (141,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (144,367161), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (145,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (521,367161), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 8.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 522
gpu_sim_insn = 84776
gpu_ipc =     162.4061
gpu_tot_sim_cycle = 367683
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      54.1698
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 45229
gpu_total_sim_rate=146450

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394675
	L1I_total_cache_misses = 2478
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44279, Miss = 22964, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 48059
	L1D_cache_core[1]: Access = 44981, Miss = 22845, Miss_rate = 0.508, Pending_hits = 3627, Reservation_fails = 49162
	L1D_cache_core[2]: Access = 45472, Miss = 23124, Miss_rate = 0.509, Pending_hits = 3080, Reservation_fails = 48458
	L1D_cache_core[3]: Access = 45452, Miss = 23187, Miss_rate = 0.510, Pending_hits = 3548, Reservation_fails = 44271
	L1D_cache_core[4]: Access = 45398, Miss = 23136, Miss_rate = 0.510, Pending_hits = 3292, Reservation_fails = 45891
	L1D_cache_core[5]: Access = 48631, Miss = 25114, Miss_rate = 0.516, Pending_hits = 3317, Reservation_fails = 45789
	L1D_cache_core[6]: Access = 44066, Miss = 22313, Miss_rate = 0.506, Pending_hits = 3740, Reservation_fails = 44299
	L1D_cache_core[7]: Access = 33710, Miss = 17032, Miss_rate = 0.505, Pending_hits = 2800, Reservation_fails = 30196
	L1D_cache_core[8]: Access = 35544, Miss = 17971, Miss_rate = 0.506, Pending_hits = 2766, Reservation_fails = 29515
	L1D_cache_core[9]: Access = 36642, Miss = 18637, Miss_rate = 0.509, Pending_hits = 2735, Reservation_fails = 24827
	L1D_cache_core[10]: Access = 36339, Miss = 18697, Miss_rate = 0.515, Pending_hits = 2776, Reservation_fails = 34291
	L1D_cache_core[11]: Access = 45094, Miss = 23146, Miss_rate = 0.513, Pending_hits = 3325, Reservation_fails = 43866
	L1D_cache_core[12]: Access = 46034, Miss = 23169, Miss_rate = 0.503, Pending_hits = 3301, Reservation_fails = 44829
	L1D_cache_core[13]: Access = 46040, Miss = 23143, Miss_rate = 0.503, Pending_hits = 3284, Reservation_fails = 45000
	L1D_cache_core[14]: Access = 45177, Miss = 22671, Miss_rate = 0.502, Pending_hits = 3744, Reservation_fails = 43884
	L1D_total_cache_accesses = 642859
	L1D_total_cache_misses = 327149
	L1D_total_cache_miss_rate = 0.5089
	L1D_total_cache_pending_hits = 48962
	L1D_total_cache_reservation_fails = 622337
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187439
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 434898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2478
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5238, 5238, 614, 614, 307, 307, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1056626
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35516
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1056626
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1372856	W0_Idle:273278	W0_Scoreboard:2903942	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 284128 {8:35516,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4830176 {136:35516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 182 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 367682 
mrq_lat_table:3542 	1995 	1734 	389 	336 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	328066 	2344 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23964 	48094 	192098 	66404 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17682 	12849 	4105 	869 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	494 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	728 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[1]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[2]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[3]:        34        34        38         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[4]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[5]:        34        34        38         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[6]:        18        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[7]:        16        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[8]:        20        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[9]:        36        34        38        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[10]:        36        36         0        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[11]:        28        36        36         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[12]:        28        36        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[13]:        36        35         0         0         0         0         0         0         0         0         0         0         0         1         6         4 
dram[14]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[15]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[16]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[17]:        36        34        36         0         0         0         0         0         0         0         0         0         0         2         6         5 
dram[18]:        36        34         0        38         0         0         0         0         0         0         0         0         0         1         6         6 
dram[19]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[20]:        36        34        36         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[21]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[22]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[23]:        28        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[24]:        28        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[25]:        28        32        36         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[26]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[27]:        36        32         0        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[28]:        36        32        36         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[29]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[30]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[31]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056      1974      1970       367       379      1260      1728     26298     53355     71787     62234     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489       363       648      1299      1813     33468     34333     61367     60496     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874       362       388      1288      1886     42184     32597     59631     60495     87546     86678    132095    113661 
dram[3]:    158966    140515    165828      1942       367       422      1335      1938     31730     49991     68401     58756     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164       363      3532      1324      1984     29991     30856     57890     57020     94624     84937    111107    120848 
dram[5]:    137921    147700    164240      2129       360       417      1383      1622     38800     29121     56153     57018     84067     83199    128684    110214 
dram[6]:    155572    145968      1977      1960       396       394      1372      1502     28254     46619     65014     55279     82325     92083    109333    127858 
dram[7]:    145146    163343      2312      1957       392       631      1360      1641     26514     27381     54411     72844     91241     90375    116549    117446 
dram[8]:    143405    144246      2106      1953       387       377      1348      1695     35417     34550     80631     62458     89502     99066    125275    115669 
dram[9]:    152196    142484    167858      2689       363       384      1415      1714     33685     43236     61583     60717     87764     88634    114783    124452 
dram[10]:    141662    159980      1985    166364       362       535      1411       360     51047     32814     59846     69459     87762     86895    113024    113909 
dram[11]:    139912    140727    165867      2756       360       419      1058     13683     31947     31072     77264     58980     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532       388      6722      1052      3338     30207     39851     58107     57242     84285     84243    111315    121034 
dram[13]:    138142    156596      2167      2822       384       416      1075      1641     47675     29337     56370     66072     84283     82508    109571    110363 
dram[14]:    155802    146173      2156      2829       381       392      1071     10317     28471     27596     73894     55504     82541     92299    118541    117594 
dram[15]:    145378    144429      2354      2885       416      1541      1031      8626     26731     36467     54629     81686    100123     90592    116783    117578 
dram[16]:    143630    153184      2341      2945       417       367      1028     17263     44295     34767     61800     62675     89727    107910    125528    115876 
dram[17]:    152399    142437    167929      2756       416       363      1049      6934     33900     43453     70511     60933     87985     88496    115013    114133 
dram[18]:    141841    140787      2224    166494       409       359      1045       370     32164     33031     60063     78320     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759       438       367      1039     13898     40908     31289     58324     59197     86245    104545    122112    112426 
dram[20]:    148995    135986    164743      2829       531       379      1035      3554     30424     40066     67124     57457     84505     85372    111480    110688 
dram[21]:    138363    154444      1915      2812       416       377      1083      1858     28687     29553     56585     74950     93358     83634    109736    110690 
dram[22]:    145591    143445      1910      2878       370       358      1079     10533     37525     27813     54846     55721     82766    101173    118686    117906 
dram[23]:    145590    141664      1947      2910       458       354      1092      8843     26946     36683     63740     62891    108965     90809    117018    126604 
dram[24]:    143825    150355      1935      2997       402       352      1088     26082     44512     34983     62017     71570     89942     89070    134400    116138 
dram[25]:    142079    139845    168455      2785       532       350      1218      7152     34117     33249     70728     61150     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683       543       391      1205      5457     32380     33246     60278     59414    105601     87330    113530    123190 
dram[27]:    140332    146800      2154    164918       538       387      1101     22725     41126     31506     58540     68183     86462     85587    131045    112610 
dram[28]:    138587    136126    164739      2812       433       360      1097      3771     30639     29771     67341     57674     84722     94409    111746    110853 
dram[29]:    138586    162333      1967      2910       419       358      1672      2073     28904     29770     56802     55937    102231     83851    110000    119772 
dram[30]:    145799    144158      1964      2962       574       354      1685     19363     37741     28029     55063     64798     82983    101389    127602    118106 
dram[31]:    154518    141745      1974      3019       397       370      1661       371     27163     45569     63957     63107     90159     91025    117190    135448 
average row accesses per activate:
dram[0]: 18.000000 13.666667 38.000000 36.000000 30.000000 32.000000  3.000000  7.000000  4.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[1]: 12.666667 12.333333 19.500000 18.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[2]: 12.666667 12.666667 19.500000 18.500000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[3]: 12.333333 13.000000 20.000000 36.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[4]: 13.000000 12.333333 19.500000 18.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[5]: 12.666667 13.000000 19.500000 36.000000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[6]:  8.000000 12.666667 38.000000 36.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  3.000000  4.500000  3.000000 
dram[7]:  7.800000 12.333333 38.000000 36.000000 30.000000 32.000000  5.000000  5.000000  1.000000  4.000000  3.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[8]:  8.200000 13.000000 38.000000 36.000000 30.000000 32.000000  4.000000  6.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[9]: 13.666667 12.666667 19.500000 19.500000 30.000000 32.000000  4.000000  4.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000  4.000000  3.000000 
dram[10]: 13.666667 13.000000 36.000000 19.500000 30.000000 30.000000  6.000000  3.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[11]:  8.200000 13.666667 18.500000 38.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[12]:  8.600000 13.333333 18.500000 19.500000 30.000000 30.000000  4.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  4.000000  3.000000 
dram[13]: 10.500000 13.000000 36.000000 38.000000 30.000000 30.000000  6.000000  2.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[14]: 10.500000 12.666667 36.000000 38.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  3.000000  4.500000  3.000000 
dram[15]: 11.000000 12.666667 36.000000 38.000000 30.000000 30.000000  4.000000  1.000000  2.000000  4.000000  4.000000  1.000000  2.000000  2.000000  3.500000  3.500000 
dram[16]: 10.500000 12.666667 36.000000 38.000000 30.000000 32.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  3.500000 
dram[17]: 13.333333 12.666667 18.500000 38.000000 30.000000 32.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  2.500000  4.500000  3.500000 
dram[18]: 14.000000 12.666667 36.000000 19.500000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  1.500000  3.500000  4.500000 
dram[19]: 13.333333 12.666667 18.500000 19.500000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  4.500000 
dram[20]: 13.333333 18.000000 18.500000 38.000000 30.000000 32.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  4.500000  4.000000 
dram[21]: 14.000000 17.000000 36.000000 38.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  2.000000  3.500000  5.000000 
dram[22]: 13.333333 17.500000 36.000000 38.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  4.500000  3.500000 
dram[23]:  8.600000 16.500000 36.000000 36.000000 30.000000 32.000000  3.000000  4.000000  2.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[24]:  8.600000 17.000000 36.000000 36.000000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[25]:  8.400000 17.500000 18.500000 36.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[26]: 13.666667 16.500000 18.500000 18.500000 30.000000 32.000000  4.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[27]: 13.666667 17.000000 36.000000 18.500000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[28]: 13.333333 17.500000 18.500000 36.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[29]: 14.000000 16.500000 36.000000 36.000000 28.000000 32.000000  6.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.500000 
dram[30]: 13.000000 17.500000 36.000000 36.000000 32.000000 32.000000  7.000000  2.000000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000  4.500000  4.000000 
dram[31]: 13.333333 17.000000 36.000000 36.000000 32.000000 32.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  4.500000  3.500000 
average row locality = 8058/739 = 10.903924
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        31        20        20        30        30         3         5         4         1         2         3         2         2         9         8 
dram[1]:        30        29        21        21        30        30         5         4         1         3         3         2         2         2         8         9 
dram[2]:        30        30        21        21        30        30         5         3         2         2         1         3         4         2         7         9 
dram[3]:        29        31        22        20        30        30         4         5         3         1         2         3         2         2         9         8 
dram[4]:        31        29        21        21        30        30         5         4         1         3         3         2         2         2         8         9 
dram[5]:        30        31        21        20        30        30         5         3         2         2         1         3         4         2         7         9 
dram[6]:        32        30        20        20        30        30         4         5         3         1         2         3         2         3         9         6 
dram[7]:        31        29        20        20        30        30         5         3         1         4         3         2         3         1         8         8 
dram[8]:        31        31        20        20        30        30         4         4         3         2         1         3         3         2         8         6 
dram[9]:        31        30        21        21        30        30         4         3         2         3         3         1         2         3         8         6 
dram[10]:        31        31        20        21        30        29         6         3         1         3         2         2         3         1         8         8 
dram[11]:        31        33        21        20        30        30         4         2         3         2         1         3         3         2         8         6 
dram[12]:        33        32        21        21        30        30         4         2         2         3         3         1         2         4         8         6 
dram[13]:        32        31        20        20        30        30         6         2         1         3         2         2         3         2         8         8 
dram[14]:        32        30        20        20        30        30         4         2         3         2         1         3         3         3         9         6 
dram[15]:        34        30        20        20        30        30         4         1         2         4         4         1         2         2         7         7 
dram[16]:        32        30        20        20        30        32         5         2         2         2         2         3         3         1         8         7 
dram[17]:        30        30        21        20        30        32         4         3         2         2         3         2         1         5         9         7 
dram[18]:        32        30        20        21        30        32         5         3         2         4         3         1         2         3         7         9 
dram[19]:        30        30        21        21        30        32         5         4         2         2         2         3         3         1         8         9 
dram[20]:        30        28        21        20        30        32         4         5         2         2         3         2         1         3         9         8 
dram[21]:        32        28        20        20        30        32         5         3         2         4         3         1         2         2         7        10 
dram[22]:        30        29        20        20        30        32         5         4         2         2         2         3         3         3         9         7 
dram[23]:        33        27        20        18        30        32         3         4         2         3         4         2         1         3         8         8 
dram[24]:        33        28        20        18        30        32         5         3         2         3         2         2         3         2         7         9 
dram[25]:        32        29        21        18        30        32         3         5         3         2         2         2         2         3         9         7 
dram[26]:        31        27        21        19        30        32         4         4         1         3         4         2         1         3         8         8 
dram[27]:        31        28        20        19        30        32         5         3         2         3         2         2         3         2         7         9 
dram[28]:        30        29        21        18        30        32         3         5         3         2         2         2         2         3         9         7 
dram[29]:        32        27        20        18        28        32         4         4         1         3         4         2         1         3         8         9 
dram[30]:        29        29        20        18        30        32         5         2         2         3         2         3         3         2         9         8 
dram[31]:        30        28        20        18        30        32         2         4         3         2         3         1         2         4         9         7 
total reads: 6378
bank skew: 34/1 = 34.00
chip skew: 204/195 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4733      2743        94       107     33670     33562       199       122       171       178       173       177       173       173      1108      1162
dram[1]:       4368      2919       107       111     39823     32859       184       114       177       172       172       176       173       173       957       991
dram[2]:       4408      3123       109       118     32439      2123       181       103       173       173       177       172       173       174      1248      1114
dram[3]:       3960      3512        98       100     28046      1948       180       122       172       177       174       176       173       173       954      1112
dram[4]:       3667      2382        95       101     33296      1837       179       115       177       172       172       176       173       173      1096       952
dram[5]:       3890      2855       100        99     32677      1841       178       103       173       173       177       172       173       176      1377       830
dram[6]:       4168      2668       108       100     30311      2090       180       121       172       178       173       177       173       171       892       943
dram[7]:       3568      2850        93       100     36066      2020       179       105       177       173       172       173       172       178      1154       791
dram[8]:       3264      2177        92       100     36145      2135       181       114       172       173       177       172       177       173      1042       921
dram[9]:       3231      2857       101        93     28803      1939       178       131       173       175       172       177       176       172      1096       898
dram[10]:       3150      3506       104       100     34489      2213       175     37600       177       174       173       173       172       178      1189       693
dram[11]:       3043      3228       101        90     33885      2301       235       173       172       174       178       172       177       173      1018       994
dram[12]:       3202      3308       104        97     33105      2129       238       173       173       174       172       178       175      1270      1279      1169
dram[13]:       3379      3750       104        96     36196      2164       186       176       178       174       173       173       172      2114      1060       827
dram[14]:       2724      3769       101        91     36022      2404       199       173       171       173       178       172       177       172      1032      1101
dram[15]:       2631      3456       102        89     29317      2314       179       178       173       173       173       178       173       173      1265       833
dram[16]:       3965      3802        99        92     34923     26354       175       173       173       173       173       172       171       177       920       861
dram[17]:       3662      3865       103        92     34539     31295       189       172       173       173       174       174       178      1782       895       896
dram[18]:       3590      4078        99        94     29450     30279       178       172       173       172       173       178       173      1003      1257       908
dram[19]:       3518      4382       102        94     36328     30611       210       175       174       174       173       172       172       177      1157      1008
dram[20]:       3264      3309       108        92     36237     33988       198       171       173       173       174       173       177       172       958       997
dram[21]:       3501      3568       109        94     29183     33278       195       172       177       173       173       178       173       174      1208       869
dram[22]:       3422      3864       102        92     31705     27058       200       171       173       173       173       172       172       174      1012      1415
dram[23]:       3236      4088       109        85     37225     30966       215       172       173       172       172       176       178       173       996       980
dram[24]:       3108      3516       111        90     31406     30325       199       172       173       177       174       173       172       173      1090      1084
dram[25]:       3418      3906       108        85     33150     26482       178       171       172       176       173       174       174       174       909      1169
dram[26]:       3388      4296       113        90     38658     33398       184       171       178       172       172       174       177       174       950      1101
dram[27]:       3030      3732        99        90     32497     33439       198       171       174       176       174       173       171       173      1118       950
dram[28]:       3089      3873       103        86     29269     26964       222       171       172       175       173       173       173       174       897      1182
dram[29]:       3250      3713       113        85     37171     29741       114       171       178       172       172       176       177       172      1061      1104
dram[30]:       2894      4035       116        86     32001     34505       130       173       173       177       173       172       172       173       975      1103
dram[31]:       2582      4352       104        86     28454     29876        86       173       171       173       172       177       176       173       991      1317
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       224       174       178       178       177       184       177       177       381       379
dram[1]:        350       408       475       343       385       273       209       173       177       178       177       182       178       177       260       314
dram[2]:        378       448       483       524       264       359       209       175       178       178       177       177       178       178       360       413
dram[3]:        343       400       275       243       273       302       197       178       178       177       179       183       177       177       268       301
dram[4]:        299       346       221       250       307       237       197       181       177       177       178       183       177       177       326       307
dram[5]:        307       363       286       267       252       301       191       174       177       177       177       178       178       178       369       302
dram[6]:        386       381       454       325       414       360       197       174       178       178       177       185       177       177       303       243
dram[7]:        369       408       275       269       263       259       197       187       177       179       178       177       177       178       328       278
dram[8]:        295       358       217       263       311       324       197       174       178       178       177       178       184       177       255       223
dram[9]:        293       341       330       199       325       287       193       185       177       178       178       177       182       177       292       240
dram[10]:        381       413       290       285       303       247       189       178       177       178       177       178       177       178       325       237
dram[11]:        322       315       263       207       277       285       331       177       178       178       178       178       185       178       275       294
dram[12]:        364       356       285       277       281       230       339       177       177       177       178       178       182       436       430       422
dram[13]:        396       407       318       293       338       320       257       177       178       178       177       178       177       407       324       400
dram[14]:        313       380       280       223       264       373       265       177       177       177       178       178       185       178       320       384
dram[15]:        340       420       269       181       278       232       198       178       177       178       179       178       177       178       352       364
dram[16]:        323       373       261       223       533       503       188       177       177       177       178       177       177       177       260       272
dram[17]:        403       343       268       222       409       427       222       177       177       178       178       178       178       450       283       316
dram[18]:        366       329       237       207       321       281       200       178       177       177       177       178       177       391       309       331
dram[19]:        422       349       275       227       328       320       304       185       178       178       177       178       178       177       382       383
dram[20]:        376       305       272       205       508       438       240       178       177       177       178       177       177       177       233       238
dram[21]:        293       287       289       230       392       328       267       177       178       177       177       178       177       178       338       291
dram[22]:        332       267       285       202       659       664       275       178       177       177       178       177       178       178       394       345
dram[23]:        445       537       558       194       454       359       270       178       177       177       177       178       178       177       295       279
dram[24]:        417       503       530       235       341       320       278       177       177       185       178       177       177       178       329       403
dram[25]:        426       445       465       196       252       313       185       179       177       182       178       178       178       178       274       266
dram[26]:        473       423       389       206       277       258       203       178       178       177       177       178       177       177       263       309
dram[27]:        345       432       252       208       233       317       273       177       179       184       178       177       177       177       250       267
dram[28]:        352       440       271       185       397       355       281       178       177       182       178       177       177       177       264       319
dram[29]:        360       439       489       195       405       399       176       177       178       177       177       178       177       177       272       355
dram[30]:        376       447       497       194       371       443       210       177       178       185       177       178       177       177       288       278
dram[31]:        455       532       305       190       375       385       173       183       177       177       177       177       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279424 n_act=22 n_pre=6 n_req=254 n_rd=396 n_write=112 bw_util=0.003629
n_activity=2410 dram_eff=0.4216
bk0: 56a 279709i bk1: 62a 279659i bk2: 40a 279599i bk3: 40a 279611i bk4: 60a 279828i bk5: 60a 279801i bk6: 6a 279939i bk7: 10a 279910i bk8: 8a 279938i bk9: 2a 279948i bk10: 4a 279944i bk11: 6a 279938i bk12: 4a 279943i bk13: 4a 279948i bk14: 18a 279905i bk15: 16a 279913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00157165
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279420 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.003629
n_activity=2425 dram_eff=0.419
bk0: 60a 279689i bk1: 58a 279668i bk2: 42a 279564i bk3: 42a 279627i bk4: 60a 279832i bk5: 60a 279799i bk6: 10a 279927i bk7: 8a 279912i bk8: 2a 279946i bk9: 6a 279938i bk10: 6a 279940i bk11: 4a 279946i bk12: 4a 279944i bk13: 4a 279948i bk14: 16a 279914i bk15: 18a 279907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015145
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279420 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.003629
n_activity=2391 dram_eff=0.4249
bk0: 60a 279685i bk1: 60a 279669i bk2: 42a 279515i bk3: 42a 279538i bk4: 60a 279833i bk5: 60a 279805i bk6: 10a 279931i bk7: 6a 279918i bk8: 4a 279945i bk9: 4a 279943i bk10: 2a 279948i bk11: 6a 279942i bk12: 8a 279937i bk13: 4a 279948i bk14: 14a 279917i bk15: 18a 279909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0018967
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279420 n_act=23 n_pre=7 n_req=255 n_rd=402 n_write=108 bw_util=0.003643
n_activity=2424 dram_eff=0.4208
bk0: 58a 279693i bk1: 62a 279662i bk2: 44a 279561i bk3: 40a 279613i bk4: 60a 279831i bk5: 60a 279799i bk6: 8a 279933i bk7: 10a 279911i bk8: 6a 279941i bk9: 2a 279948i bk10: 4a 279944i bk11: 6a 279937i bk12: 4a 279944i bk13: 4a 279948i bk14: 18a 279909i bk15: 16a 279915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00175025
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279418 n_act=24 n_pre=8 n_req=255 n_rd=402 n_write=108 bw_util=0.003643
n_activity=2403 dram_eff=0.4245
bk0: 62a 279682i bk1: 58a 279678i bk2: 42a 279579i bk3: 42a 279580i bk4: 60a 279831i bk5: 60a 279802i bk6: 10a 279927i bk7: 8a 279900i bk8: 2a 279947i bk9: 6a 279939i bk10: 6a 279941i bk11: 4a 279947i bk12: 4a 279945i bk13: 4a 279947i bk14: 16a 279916i bk15: 18a 279908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00170739
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279422 n_act=23 n_pre=7 n_req=254 n_rd=400 n_write=108 bw_util=0.003629
n_activity=2426 dram_eff=0.4188
bk0: 60a 279696i bk1: 62a 279677i bk2: 42a 279549i bk3: 40a 279614i bk4: 60a 279830i bk5: 60a 279804i bk6: 10a 279929i bk7: 6a 279917i bk8: 4a 279943i bk9: 4a 279943i bk10: 2a 279948i bk11: 6a 279943i bk12: 8a 279938i bk13: 4a 279949i bk14: 14a 279916i bk15: 18a 279908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188598
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279420 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.003629
n_activity=2415 dram_eff=0.4207
bk0: 64a 279680i bk1: 60a 279664i bk2: 40a 279569i bk3: 40a 279589i bk4: 60a 279826i bk5: 60a 279806i bk6: 8a 279934i bk7: 10a 279910i bk8: 6a 279942i bk9: 2a 279949i bk10: 4a 279944i bk11: 6a 279938i bk12: 4a 279944i bk13: 6a 279945i bk14: 18a 279911i bk15: 12a 279917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186812
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279424 n_act=24 n_pre=8 n_req=252 n_rd=396 n_write=108 bw_util=0.003601
n_activity=2394 dram_eff=0.4211
bk0: 62a 279674i bk1: 58a 279677i bk2: 40a 279561i bk3: 40a 279615i bk4: 60a 279830i bk5: 60a 279804i bk6: 10a 279927i bk7: 6a 279912i bk8: 2a 279946i bk9: 8a 279936i bk10: 6a 279942i bk11: 4a 279945i bk12: 6a 279942i bk13: 2a 279952i bk14: 16a 279915i bk15: 16a 279912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00141092
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279420 n_act=24 n_pre=8 n_req=254 n_rd=396 n_write=112 bw_util=0.003629
n_activity=2423 dram_eff=0.4193
bk0: 62a 279627i bk1: 62a 279682i bk2: 40a 279579i bk3: 40a 279632i bk4: 60a 279829i bk5: 60a 279796i bk6: 8a 279933i bk7: 8a 279915i bk8: 6a 279941i bk9: 4a 279944i bk10: 2a 279948i bk11: 6a 279940i bk12: 6a 279939i bk13: 4a 279947i bk14: 16a 279912i bk15: 12a 279923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00159308
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279418 n_act=24 n_pre=8 n_req=255 n_rd=396 n_write=114 bw_util=0.003643
n_activity=2390 dram_eff=0.4268
bk0: 62a 279654i bk1: 60a 279633i bk2: 42a 279498i bk3: 42a 279553i bk4: 60a 279831i bk5: 60a 279801i bk6: 8a 279935i bk7: 6a 279917i bk8: 4a 279943i bk9: 6a 279937i bk10: 6a 279938i bk11: 2a 279948i bk12: 4a 279947i bk13: 6a 279944i bk14: 16a 279916i bk15: 12a 279922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00200029
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279426 n_act=23 n_pre=7 n_req=252 n_rd=398 n_write=106 bw_util=0.003601
n_activity=2390 dram_eff=0.4218
bk0: 62a 279653i bk1: 62a 279663i bk2: 40a 279595i bk3: 42a 279565i bk4: 60a 279830i bk5: 58a 279820i bk6: 12a 279925i bk7: 6a 279941i bk8: 2a 279948i bk9: 6a 279939i bk10: 4a 279943i bk11: 4a 279945i bk12: 6a 279940i bk13: 2a 279952i bk14: 16a 279915i bk15: 16a 279914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015788
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279424 n_act=25 n_pre=9 n_req=251 n_rd=398 n_write=104 bw_util=0.003586
n_activity=2349 dram_eff=0.4274
bk0: 62a 279625i bk1: 66a 279647i bk2: 42a 279555i bk3: 40a 279586i bk4: 60a 279829i bk5: 60a 279822i bk6: 8a 279927i bk7: 4a 279945i bk8: 6a 279941i bk9: 4a 279945i bk10: 2a 279950i bk11: 6a 279942i bk12: 6a 279943i bk13: 4a 279948i bk14: 16a 279914i bk15: 12a 279923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00160023
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279414 n_act=27 n_pre=11 n_req=254 n_rd=404 n_write=104 bw_util=0.003629
n_activity=2363 dram_eff=0.43
bk0: 66a 279612i bk1: 64a 279661i bk2: 42a 279594i bk3: 42a 279556i bk4: 60a 279828i bk5: 60a 279827i bk6: 8a 279931i bk7: 4a 279944i bk8: 4a 279942i bk9: 6a 279939i bk10: 6a 279940i bk11: 2a 279950i bk12: 4a 279950i bk13: 8a 279935i bk14: 16a 279906i bk15: 12a 279919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00156808
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279424 n_act=24 n_pre=8 n_req=252 n_rd=400 n_write=104 bw_util=0.003601
n_activity=2354 dram_eff=0.4282
bk0: 64a 279642i bk1: 62a 279673i bk2: 40a 279545i bk3: 40a 279517i bk4: 60a 279828i bk5: 60a 279832i bk6: 12a 279926i bk7: 4a 279945i bk8: 2a 279947i bk9: 6a 279939i bk10: 4a 279943i bk11: 4a 279945i bk12: 6a 279941i bk13: 4a 279939i bk14: 16a 279909i bk15: 16a 279913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164666
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279430 n_act=23 n_pre=7 n_req=250 n_rd=396 n_write=104 bw_util=0.003572
n_activity=2348 dram_eff=0.4259
bk0: 64a 279654i bk1: 60a 279677i bk2: 40a 279596i bk3: 40a 279565i bk4: 60a 279831i bk5: 60a 279825i bk6: 8a 279935i bk7: 4a 279945i bk8: 6a 279939i bk9: 4a 279942i bk10: 2a 279948i bk11: 6a 279941i bk12: 6a 279940i bk13: 6a 279944i bk14: 18a 279910i bk15: 12a 279921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148593
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279430 n_act=23 n_pre=7 n_req=250 n_rd=396 n_write=104 bw_util=0.003572
n_activity=2361 dram_eff=0.4235
bk0: 68a 279644i bk1: 60a 279678i bk2: 40a 279614i bk3: 40a 279578i bk4: 60a 279826i bk5: 60a 279828i bk6: 8a 279934i bk7: 2a 279947i bk8: 4a 279943i bk9: 8a 279934i bk10: 8a 279937i bk11: 2a 279952i bk12: 4a 279947i bk13: 4a 279947i bk14: 14a 279917i bk15: 14a 279920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00120017
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279428 n_act=23 n_pre=7 n_req=251 n_rd=398 n_write=104 bw_util=0.003586
n_activity=2356 dram_eff=0.4261
bk0: 64a 279643i bk1: 60a 279677i bk2: 40a 279621i bk3: 40a 279581i bk4: 60a 279832i bk5: 64a 279818i bk6: 10a 279927i bk7: 4a 279941i bk8: 4a 279940i bk9: 4a 279942i bk10: 4a 279944i bk11: 6a 279942i bk12: 6a 279944i bk13: 2a 279950i bk14: 16a 279914i bk15: 14a 279916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135019
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279422 n_act=24 n_pre=8 n_req=253 n_rd=402 n_write=104 bw_util=0.003615
n_activity=2380 dram_eff=0.4252
bk0: 60a 279640i bk1: 60a 279698i bk2: 42a 279615i bk3: 40a 279563i bk4: 60a 279834i bk5: 64a 279817i bk6: 8a 279934i bk7: 6a 279938i bk8: 4a 279942i bk9: 4a 279944i bk10: 6a 279938i bk11: 4a 279944i bk12: 2a 279950i bk13: 10a 279924i bk14: 18a 279909i bk15: 14a 279909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165024
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279416 n_act=24 n_pre=8 n_req=256 n_rd=408 n_write=104 bw_util=0.003658
n_activity=2394 dram_eff=0.4277
bk0: 64a 279644i bk1: 60a 279668i bk2: 40a 279602i bk3: 42a 279566i bk4: 60a 279829i bk5: 64a 279820i bk6: 10a 279931i bk7: 6a 279940i bk8: 4a 279943i bk9: 8a 279934i bk10: 6a 279943i bk11: 2a 279950i bk12: 4a 279946i bk13: 6a 279934i bk14: 14a 279913i bk15: 18a 279909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00173596
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279418 n_act=24 n_pre=8 n_req=255 n_rd=406 n_write=104 bw_util=0.003643
n_activity=2387 dram_eff=0.4273
bk0: 60a 279647i bk1: 60a 279687i bk2: 42a 279596i bk3: 42a 279588i bk4: 60a 279831i bk5: 64a 279822i bk6: 10a 279917i bk7: 8a 279932i bk8: 4a 279941i bk9: 4a 279941i bk10: 4a 279943i bk11: 6a 279941i bk12: 6a 279944i bk13: 2a 279952i bk14: 16a 279914i bk15: 18a 279904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00137877
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279428 n_act=22 n_pre=6 n_req=252 n_rd=400 n_write=104 bw_util=0.003601
n_activity=2357 dram_eff=0.4277
bk0: 60a 279655i bk1: 56a 279701i bk2: 42a 279579i bk3: 40a 279568i bk4: 60a 279832i bk5: 64a 279823i bk6: 8a 279924i bk7: 10a 279931i bk8: 4a 279943i bk9: 4a 279943i bk10: 6a 279935i bk11: 4a 279943i bk12: 2a 279950i bk13: 6a 279944i bk14: 18a 279914i bk15: 16a 279915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00155022
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279432 n_act=21 n_pre=5 n_req=251 n_rd=402 n_write=100 bw_util=0.003586
n_activity=2319 dram_eff=0.4329
bk0: 64a 279655i bk1: 56a 279703i bk2: 40a 279580i bk3: 40a 279592i bk4: 60a 279828i bk5: 64a 279822i bk6: 10a 279931i bk7: 6a 279938i bk8: 4a 279942i bk9: 8a 279932i bk10: 6a 279941i bk11: 2a 279949i bk12: 4a 279947i bk13: 4a 279946i bk14: 14a 279915i bk15: 20a 279904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00183955
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279432 n_act=21 n_pre=5 n_req=251 n_rd=402 n_write=100 bw_util=0.003586
n_activity=2316 dram_eff=0.4335
bk0: 60a 279658i bk1: 58a 279696i bk2: 40a 279592i bk3: 40a 279582i bk4: 60a 279828i bk5: 64a 279809i bk6: 10a 279928i bk7: 8a 279935i bk8: 4a 279941i bk9: 4a 279941i bk10: 4a 279943i bk11: 6a 279939i bk12: 6a 279946i bk13: 6a 279943i bk14: 18a 279908i bk15: 14a 279916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00187884
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279434 n_act=23 n_pre=7 n_req=248 n_rd=396 n_write=100 bw_util=0.003543
n_activity=2323 dram_eff=0.427
bk0: 66a 279625i bk1: 54a 279701i bk2: 40a 279581i bk3: 36a 279614i bk4: 60a 279828i bk5: 64a 279817i bk6: 6a 279937i bk7: 8a 279934i bk8: 4a 279941i bk9: 6a 279940i bk10: 8a 279934i bk11: 4a 279947i bk12: 2a 279950i bk13: 6a 279943i bk14: 16a 279910i bk15: 16a 279910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00206815
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279432 n_act=23 n_pre=7 n_req=249 n_rd=398 n_write=100 bw_util=0.003558
n_activity=2328 dram_eff=0.4278
bk0: 66a 279613i bk1: 56a 279688i bk2: 40a 279583i bk3: 36a 279604i bk4: 60a 279830i bk5: 64a 279820i bk6: 10a 279930i bk7: 6a 279938i bk8: 4a 279942i bk9: 6a 279935i bk10: 4a 279943i bk11: 4a 279947i bk12: 6a 279944i bk13: 4a 279949i bk14: 14a 279918i bk15: 18a 279906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00243606
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279428 n_act=24 n_pre=8 n_req=250 n_rd=400 n_write=100 bw_util=0.003572
n_activity=2348 dram_eff=0.4259
bk0: 64a 279623i bk1: 58a 279703i bk2: 42a 279576i bk3: 36a 279589i bk4: 60a 279829i bk5: 64a 279819i bk6: 6a 279936i bk7: 10a 279930i bk8: 6a 279938i bk9: 4a 279944i bk10: 4a 279944i bk11: 4a 279946i bk12: 4a 279946i bk13: 6a 279943i bk14: 18a 279910i bk15: 14a 279911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141449
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279434 n_act=23 n_pre=7 n_req=248 n_rd=396 n_write=100 bw_util=0.003543
n_activity=2279 dram_eff=0.4353
bk0: 62a 279629i bk1: 54a 279689i bk2: 42a 279577i bk3: 38a 279561i bk4: 60a 279826i bk5: 64a 279820i bk6: 8a 279933i bk7: 8a 279934i bk8: 2a 279945i bk9: 6a 279941i bk10: 8a 279935i bk11: 4a 279944i bk12: 2a 279950i bk13: 6a 279943i bk14: 16a 279911i bk15: 16a 279912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00217174
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279436 n_act=22 n_pre=6 n_req=248 n_rd=396 n_write=100 bw_util=0.003543
n_activity=2325 dram_eff=0.4267
bk0: 62a 279651i bk1: 56a 279715i bk2: 40a 279624i bk3: 38a 279563i bk4: 60a 279831i bk5: 64a 279824i bk6: 10a 279931i bk7: 6a 279940i bk8: 4a 279943i bk9: 6a 279937i bk10: 4a 279943i bk11: 4a 279946i bk12: 6a 279941i bk13: 4a 279946i bk14: 14a 279914i bk15: 18a 279909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00191456
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279436 n_act=22 n_pre=6 n_req=248 n_rd=396 n_write=100 bw_util=0.003543
n_activity=2318 dram_eff=0.428
bk0: 60a 279651i bk1: 58a 279707i bk2: 42a 279604i bk3: 36a 279602i bk4: 60a 279830i bk5: 64a 279813i bk6: 6a 279938i bk7: 10a 279932i bk8: 6a 279940i bk9: 4a 279943i bk10: 4a 279942i bk11: 4a 279944i bk12: 4a 279944i bk13: 6a 279940i bk14: 18a 279907i bk15: 14a 279918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00168596
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279438 n_act=21 n_pre=5 n_req=248 n_rd=392 n_write=104 bw_util=0.003543
n_activity=2312 dram_eff=0.4291
bk0: 64a 279644i bk1: 54a 279703i bk2: 40a 279597i bk3: 36a 279581i bk4: 56a 279836i bk5: 64a 279819i bk6: 8a 279909i bk7: 8a 279934i bk8: 2a 279946i bk9: 6a 279940i bk10: 8a 279934i bk11: 4a 279945i bk12: 2a 279949i bk13: 6a 279944i bk14: 16a 279914i bk15: 18a 279906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0018074
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279432 n_act=21 n_pre=5 n_req=251 n_rd=394 n_write=108 bw_util=0.003586
n_activity=2347 dram_eff=0.4278
bk0: 58a 279656i bk1: 58a 279671i bk2: 40a 279597i bk3: 36a 279623i bk4: 60a 279796i bk5: 64a 279820i bk6: 10a 279886i bk7: 4a 279943i bk8: 4a 279942i bk9: 6a 279936i bk10: 4a 279943i bk11: 6a 279941i bk12: 6a 279943i bk13: 4a 279947i bk14: 18a 279909i bk15: 16a 279906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00253608
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=279960 n_nop=279436 n_act=21 n_pre=5 n_req=249 n_rd=390 n_write=108 bw_util=0.003558
n_activity=2352 dram_eff=0.4235
bk0: 60a 279671i bk1: 56a 279705i bk2: 40a 279634i bk3: 36a 279601i bk4: 60a 279795i bk5: 64a 279821i bk6: 4a 279902i bk7: 8a 279934i bk8: 6a 279939i bk9: 4a 279944i bk10: 6a 279938i bk11: 2a 279947i bk12: 4a 279946i bk13: 8a 279937i bk14: 18a 279912i bk15: 14a 279919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015145

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12743, Miss = 198, Miss_rate = 0.016, Pending_hits = 35, Reservation_fails = 6
L2_cache_bank[1]: Access = 13686, Miss = 200, Miss_rate = 0.015, Pending_hits = 43, Reservation_fails = 12
L2_cache_bank[2]: Access = 7255, Miss = 200, Miss_rate = 0.028, Pending_hits = 53, Reservation_fails = 33
L2_cache_bank[3]: Access = 6707, Miss = 201, Miss_rate = 0.030, Pending_hits = 51, Reservation_fails = 56
L2_cache_bank[4]: Access = 7463, Miss = 201, Miss_rate = 0.027, Pending_hits = 40, Reservation_fails = 50
L2_cache_bank[5]: Access = 7590, Miss = 200, Miss_rate = 0.026, Pending_hits = 50, Reservation_fails = 42
L2_cache_bank[6]: Access = 6706, Miss = 200, Miss_rate = 0.030, Pending_hits = 39, Reservation_fails = 58
L2_cache_bank[7]: Access = 7547, Miss = 198, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 17
L2_cache_bank[8]: Access = 7499, Miss = 198, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 14
L2_cache_bank[9]: Access = 6593, Miss = 198, Miss_rate = 0.030, Pending_hits = 40, Reservation_fails = 29
L2_cache_bank[10]: Access = 8461, Miss = 199, Miss_rate = 0.024, Pending_hits = 45, Reservation_fails = 24
L2_cache_bank[11]: Access = 7649, Miss = 199, Miss_rate = 0.026, Pending_hits = 33, Reservation_fails = 27
L2_cache_bank[12]: Access = 7308, Miss = 202, Miss_rate = 0.028, Pending_hits = 41, Reservation_fails = 25
L2_cache_bank[13]: Access = 7783, Miss = 200, Miss_rate = 0.026, Pending_hits = 39, Reservation_fails = 22
L2_cache_bank[14]: Access = 7701, Miss = 198, Miss_rate = 0.026, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 6559, Miss = 198, Miss_rate = 0.030, Pending_hits = 36, Reservation_fails = 11
L2_cache_bank[16]: Access = 12339, Miss = 199, Miss_rate = 0.016, Pending_hits = 38, Reservation_fails = 29
L2_cache_bank[17]: Access = 13259, Miss = 201, Miss_rate = 0.015, Pending_hits = 46, Reservation_fails = 86
L2_cache_bank[18]: Access = 12353, Miss = 204, Miss_rate = 0.017, Pending_hits = 44, Reservation_fails = 43
L2_cache_bank[19]: Access = 12878, Miss = 203, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 9
L2_cache_bank[20]: Access = 13035, Miss = 200, Miss_rate = 0.015, Pending_hits = 47, Reservation_fails = 32
L2_cache_bank[21]: Access = 12145, Miss = 201, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[22]: Access = 11720, Miss = 201, Miss_rate = 0.017, Pending_hits = 53, Reservation_fails = 17
L2_cache_bank[23]: Access = 13779, Miss = 198, Miss_rate = 0.014, Pending_hits = 73, Reservation_fails = 42
L2_cache_bank[24]: Access = 12642, Miss = 199, Miss_rate = 0.016, Pending_hits = 55, Reservation_fails = 36
L2_cache_bank[25]: Access = 11754, Miss = 200, Miss_rate = 0.017, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[26]: Access = 13680, Miss = 198, Miss_rate = 0.014, Pending_hits = 39, Reservation_fails = 3
L2_cache_bank[27]: Access = 12689, Miss = 198, Miss_rate = 0.016, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[28]: Access = 11162, Miss = 198, Miss_rate = 0.018, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 12679, Miss = 196, Miss_rate = 0.015, Pending_hits = 46, Reservation_fails = 29
L2_cache_bank[30]: Access = 13593, Miss = 197, Miss_rate = 0.014, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[31]: Access = 11647, Miss = 195, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 330604
L2_total_cache_misses = 6378
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 1386
L2_total_cache_reservation_fails = 754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=473402
icnt_total_pkts_simt_to_mem=874333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 661204
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1347720
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000244559
	minimum = 0 (at node 0)
	maximum = 0.00574713 (at node 8)
Accepted packet rate average = 0.000244559
	minimum = 0 (at node 0)
	maximum = 0.00574713 (at node 8)
Injected flit rate average = 0.000611396
	minimum = 0 (at node 0)
	maximum = 0.0114943 (at node 25)
Accepted flit rate average= 0.000611396
	minimum = 0 (at node 0)
	maximum = 0.0210728 (at node 8)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5039 (10 samples)
	minimum = 6 (10 samples)
	maximum = 106.7 (10 samples)
Network latency average = 13.4341 (10 samples)
	minimum = 6 (10 samples)
	maximum = 94.7 (10 samples)
Flit latency average = 13.0549 (10 samples)
	minimum = 6 (10 samples)
	maximum = 91.1 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0280889 (10 samples)
	minimum = 0.0134789 (10 samples)
	maximum = 0.065395 (10 samples)
Accepted packet rate average = 0.0280889 (10 samples)
	minimum = 0.0134789 (10 samples)
	maximum = 0.065395 (10 samples)
Injected flit rate average = 0.0683573 (10 samples)
	minimum = 0.0275663 (10 samples)
	maximum = 0.201574 (10 samples)
Accepted flit rate average = 0.0683573 (10 samples)
	minimum = 0.0351225 (10 samples)
	maximum = 0.152786 (10 samples)
Injected packet size average = 2.43361 (10 samples)
Accepted packet size average = 2.43361 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 146450 (inst/sec)
gpgpu_simulation_rate = 2703 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,367683)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (925,367683), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 11.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 926
gpu_sim_insn = 13620
gpu_ipc =      14.7084
gpu_tot_sim_cycle = 368609
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      54.0707
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 45229
gpu_total_sim_rate=146551

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394947
	L1I_total_cache_misses = 2510
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44279, Miss = 22964, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 48059
	L1D_cache_core[1]: Access = 44981, Miss = 22845, Miss_rate = 0.508, Pending_hits = 3627, Reservation_fails = 49162
	L1D_cache_core[2]: Access = 45472, Miss = 23124, Miss_rate = 0.509, Pending_hits = 3080, Reservation_fails = 48458
	L1D_cache_core[3]: Access = 45452, Miss = 23187, Miss_rate = 0.510, Pending_hits = 3548, Reservation_fails = 44271
	L1D_cache_core[4]: Access = 45398, Miss = 23136, Miss_rate = 0.510, Pending_hits = 3292, Reservation_fails = 45891
	L1D_cache_core[5]: Access = 48631, Miss = 25114, Miss_rate = 0.516, Pending_hits = 3317, Reservation_fails = 45789
	L1D_cache_core[6]: Access = 44066, Miss = 22313, Miss_rate = 0.506, Pending_hits = 3740, Reservation_fails = 44299
	L1D_cache_core[7]: Access = 33710, Miss = 17032, Miss_rate = 0.505, Pending_hits = 2800, Reservation_fails = 30196
	L1D_cache_core[8]: Access = 35544, Miss = 17971, Miss_rate = 0.506, Pending_hits = 2766, Reservation_fails = 29515
	L1D_cache_core[9]: Access = 36642, Miss = 18637, Miss_rate = 0.509, Pending_hits = 2735, Reservation_fails = 24827
	L1D_cache_core[10]: Access = 36339, Miss = 18697, Miss_rate = 0.515, Pending_hits = 2776, Reservation_fails = 34291
	L1D_cache_core[11]: Access = 45126, Miss = 23178, Miss_rate = 0.514, Pending_hits = 3325, Reservation_fails = 43866
	L1D_cache_core[12]: Access = 46034, Miss = 23169, Miss_rate = 0.503, Pending_hits = 3301, Reservation_fails = 44829
	L1D_cache_core[13]: Access = 46040, Miss = 23143, Miss_rate = 0.503, Pending_hits = 3284, Reservation_fails = 45000
	L1D_cache_core[14]: Access = 45177, Miss = 22671, Miss_rate = 0.502, Pending_hits = 3744, Reservation_fails = 43884
	L1D_total_cache_accesses = 642891
	L1D_total_cache_misses = 327181
	L1D_total_cache_miss_rate = 0.5089
	L1D_total_cache_pending_hits = 48962
	L1D_total_cache_reservation_fails = 622337
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187439
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 434898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2510
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5238, 5238, 614, 614, 307, 307, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1056626
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35532
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1056626
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1372858	W0_Idle:274241	W0_Scoreboard:2904393	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 284256 {8:35532,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4832352 {136:35532,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 182 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 368608 
mrq_lat_table:3560 	2005 	1744 	400 	337 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	328098 	2344 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23992 	48100 	192098 	66404 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17684 	12856 	4112 	869 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	510 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	729 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[1]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[2]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[3]:        34        34        38         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[4]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[5]:        34        34        38         0         0         0         0         0         0         0         0         0         0         0         6         6 
dram[6]:        18        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[7]:        16        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[8]:        20        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[9]:        36        34        38        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[10]:        36        36         0        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[11]:        28        36        36         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[12]:        28        36        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[13]:        36        35         0         0         0         0         0         0         0         0         0         0         0         1         6         4 
dram[14]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[15]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[16]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         6         4 
dram[17]:        36        34        36        38         0         0         0         0         0         0         0         0         0         2         6         5 
dram[18]:        36        34         0        38         0         0         0         0         0         0         0         0         0         1         6         6 
dram[19]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[20]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[21]:        36        32         0        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[22]:        36        32         0        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[23]:        28        32         0        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[24]:        28        32         0        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[25]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[26]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[27]:        36        32         0        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[28]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[29]:        36        32         0        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[30]:        36        32         0        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[31]:        36        32         0        36         0         0         0         0         0         0         0         0         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056      1974      1970       367       379      1260      1728     26298     53355     71787     62234     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489       363       648      1299      1813     33468     34333     61367     60496     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874       362       388      1288      1886     42184     32597     59631     60495     87546     86678    132095    113661 
dram[3]:    158966    140515    165828      1942       367       422      1335      1938     31730     49991     68401     58756     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164       363      3532      1324      1984     29991     30856     57890     57020     94624     84937    111107    120848 
dram[5]:    137921    147700    164240      2129       360       417      1383      1622     38800     29121     56153     57018     84067     83199    128684    110214 
dram[6]:    155572    145968      1977      1960       396       394      1372      1502     28254     46619     65014     55279     82325     92083    109333    127858 
dram[7]:    145146    163343      2312      1957       392       631      1360      1641     26514     27381     54411     72844     91241     90375    116549    117446 
dram[8]:    143405    144246      2106      1953       387       377      1348      1695     35417     34550     80631     62458     89502     99066    125275    115669 
dram[9]:    152196    142484    167858      2689       363       384      1415      1714     33685     43236     61583     60717     87764     88634    114783    124452 
dram[10]:    141662    159980      1985    166364       362       535      1411       360     51047     32814     59846     69459     87762     86895    113024    113909 
dram[11]:    139912    140727    165867      2756       360       419      1058     13683     31947     31072     77264     58980     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532       388      6722      1052      3338     30207     39851     58107     57242     84285     84243    111315    121034 
dram[13]:    138142    156596      2167      2822       384       416      1075      1641     47675     29337     56370     66072     84283     82508    109571    110363 
dram[14]:    155802    146173      2156      2829       381       392      1071     10317     28471     27596     73894     55504     82541     92299    118541    117594 
dram[15]:    145378    144429      2354      2885       416      1541      1031      8626     26731     36467     54629     81686    100123     90592    116783    117578 
dram[16]:    143630    153184      2341      2945       417       367      1028     17263     44295     34767     61800     62675     89727    107910    125528    115876 
dram[17]:    152399    142437    167929      2756       416       363      1049      6934     33900     43453     70511     60933     87985     88496    115013    114133 
dram[18]:    141841    140787      2224    166494       409       359      1045       370     32164     33031     60063     78320     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759       438       367      1039     13898     40908     31289     58324     59197     86245    104545    122112    112426 
dram[20]:    148995    135986    164743      2829       531       379      1035      3554     30424     40066     67124     57457     84505     85372    111480    110688 
dram[21]:    138363    154444      1915      2812       416       377      1083      1858     28687     29553     56585     74950     93358     83634    109736    110690 
dram[22]:    145591    143445      1910      2878       370       358      1079     10533     37525     27813     54846     55721     82766    101173    118686    117906 
dram[23]:    145590    141664      1947      2910       458       354      1092      8843     26946     36683     63740     62891    108965     90809    117018    126604 
dram[24]:    143825    150355      1935      2997       402       352      1088     26082     44512     34983     62017     71570     89942     89070    134400    116138 
dram[25]:    142079    139845    168455      2785       532       350      1218      7152     34117     33249     70728     61150     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683       543       391      1205      5457     32380     33246     60278     59414    105601     87330    113530    123190 
dram[27]:    140332    146800      2154    164918       538       387      1101     22725     41126     31506     58540     68183     86462     85587    131045    112610 
dram[28]:    138587    136126    164739      2812       433       360      1097      3771     30639     29771     67341     57674     84722     94409    111746    110853 
dram[29]:    138586    162333      1967      2910       419       358      1672      2073     28904     29770     56802     55937    102231     83851    110000    119772 
dram[30]:    145799    144158      1964      2962       574       354      1685     19363     37741     28029     55063     64798     82983    101389    127602    118106 
dram[31]:    154518    141745      1974      3019       397       370      1661       371     27163     45569     63957     63107     90159     91025    117190    135448 
average row accesses per activate:
dram[0]: 18.000000 13.666667 20.000000 36.000000 30.000000 32.000000  3.000000  7.000000  4.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[1]: 12.666667 12.333333 19.500000 18.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[2]: 12.666667 12.666667 19.500000 18.500000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[3]: 12.333333 13.000000 20.000000 36.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[4]: 13.000000 12.333333 19.500000 18.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[5]: 12.666667 13.000000 19.500000 36.000000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[6]:  8.000000 12.666667 38.000000 36.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  3.000000  4.500000  3.000000 
dram[7]:  7.800000 12.333333 38.000000 36.000000 30.000000 32.000000  5.000000  5.000000  1.000000  4.000000  3.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[8]:  8.200000 13.000000 38.000000 36.000000 30.000000 32.000000  4.000000  6.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[9]: 13.666667 12.666667 19.500000 19.500000 30.000000 32.000000  4.000000  4.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000  4.000000  3.000000 
dram[10]: 13.666667 13.000000 36.000000 19.500000 30.000000 30.000000  6.000000  3.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[11]:  8.200000 13.666667 18.500000 38.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[12]:  8.600000 13.333333 18.500000 19.500000 30.000000 30.000000  4.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  4.000000  3.000000 
dram[13]: 10.500000 13.000000 36.000000 38.000000 30.000000 30.000000  6.000000  2.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[14]: 10.500000 12.666667 36.000000 38.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  3.000000  4.500000  3.000000 
dram[15]: 11.000000 12.666667 36.000000 38.000000 30.000000 30.000000  4.000000  1.000000  2.000000  4.000000  4.000000  1.000000  2.000000  2.000000  3.500000  3.500000 
dram[16]: 10.500000 12.666667 36.000000 38.000000 30.000000 32.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  3.500000 
dram[17]: 13.333333 12.666667 18.500000 21.000000 30.000000 32.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  2.500000  4.500000  3.500000 
dram[18]: 14.000000 12.666667 36.000000 21.500000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  1.500000  3.500000  4.500000 
dram[19]: 13.333333 12.666667 18.500000 21.500000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  4.500000 
dram[20]: 13.333333 18.000000 18.500000 21.000000 30.000000 32.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  4.500000  4.000000 
dram[21]: 14.000000 17.000000 36.000000 21.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  2.000000  3.500000  5.000000 
dram[22]: 13.333333 17.500000 36.000000 21.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  4.500000  3.500000 
dram[23]:  8.600000 16.500000 36.000000 20.000000 30.000000 32.000000  3.000000  4.000000  2.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[24]:  8.600000 17.000000 36.000000 20.000000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[25]:  8.400000 17.500000 18.500000 19.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[26]: 13.666667 16.500000 18.500000 19.500000 30.000000 32.000000  4.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[27]: 10.750000 17.000000 36.000000 19.500000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[28]: 13.333333 17.500000 18.500000 19.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[29]: 14.000000 16.500000 36.000000 19.000000 28.000000 32.000000  6.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.500000 
dram[30]: 13.000000 17.500000 36.000000 19.000000 32.000000 32.000000  7.000000  2.000000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000  4.500000  4.000000 
dram[31]: 13.333333 17.000000 36.000000 19.000000 32.000000 32.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  4.500000  3.500000 
average row locality = 8108/752 = 10.781915
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        31        22        20        30        30         3         5         4         1         2         3         2         2         9         8 
dram[1]:        30        29        21        21        30        30         5         4         1         3         3         2         2         2         8         9 
dram[2]:        30        30        21        21        30        30         5         3         2         2         1         3         4         2         7         9 
dram[3]:        29        31        22        20        30        30         4         5         3         1         2         3         2         2         9         8 
dram[4]:        31        29        21        21        30        30         5         4         1         3         3         2         2         2         8         9 
dram[5]:        30        31        21        20        30        30         5         3         2         2         1         3         4         2         7         9 
dram[6]:        32        30        20        20        30        30         4         5         3         1         2         3         2         3         9         6 
dram[7]:        31        29        20        20        30        30         5         3         1         4         3         2         3         1         8         8 
dram[8]:        31        31        20        20        30        30         4         4         3         2         1         3         3         2         8         6 
dram[9]:        31        30        21        21        30        30         4         3         2         3         3         1         2         3         8         6 
dram[10]:        31        31        20        21        30        29         6         3         1         3         2         2         3         1         8         8 
dram[11]:        31        33        21        20        30        30         4         2         3         2         1         3         3         2         8         6 
dram[12]:        33        32        21        21        30        30         4         2         2         3         3         1         2         4         8         6 
dram[13]:        32        31        20        20        30        30         6         2         1         3         2         2         3         2         8         8 
dram[14]:        32        30        20        20        30        30         4         2         3         2         1         3         3         3         9         6 
dram[15]:        34        30        20        20        30        30         4         1         2         4         4         1         2         2         7         7 
dram[16]:        32        30        20        20        30        32         5         2         2         2         2         3         3         1         8         7 
dram[17]:        30        30        21        22        30        32         4         3         2         2         3         2         1         5         9         7 
dram[18]:        32        30        20        23        30        32         5         3         2         4         3         1         2         3         7         9 
dram[19]:        30        30        21        23        30        32         5         4         2         2         2         3         3         1         8         9 
dram[20]:        30        28        21        22        30        32         4         5         2         2         3         2         1         3         9         8 
dram[21]:        32        28        20        22        30        32         5         3         2         4         3         1         2         2         7        10 
dram[22]:        30        29        20        22        30        32         5         4         2         2         2         3         3         3         9         7 
dram[23]:        33        27        20        20        30        32         3         4         2         3         4         2         1         3         8         8 
dram[24]:        33        28        20        20        30        32         5         3         2         3         2         2         3         2         7         9 
dram[25]:        32        29        21        20        30        32         3         5         3         2         2         2         2         3         9         7 
dram[26]:        31        27        21        21        30        32         4         4         1         3         4         2         1         3         8         8 
dram[27]:        33        28        20        21        30        32         5         3         2         3         2         2         3         2         7         9 
dram[28]:        30        29        21        20        30        32         3         5         3         2         2         2         2         3         9         7 
dram[29]:        32        27        20        20        28        32         4         4         1         3         4         2         1         3         8         9 
dram[30]:        29        29        20        20        30        32         5         2         2         3         2         3         3         2         9         8 
dram[31]:        30        28        20        20        30        32         2         4         3         2         3         1         2         4         9         7 
total reads: 6412
bank skew: 34/1 = 34.00
chip skew: 206/197 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4733      2743       100       107     33670     33562       199       122       171       178       173       177       173       173      1108      1162
dram[1]:       4368      2919       107       111     39823     32859       184       114       177       172       172       176       173       173       957       991
dram[2]:       4408      3123       109       118     32439      2123       181       103       173       173       177       172       173       174      1248      1114
dram[3]:       3960      3512        98       100     28046      1948       180       122       172       177       174       176       173       173       954      1112
dram[4]:       3667      2382        95       101     33296      1837       179       115       177       172       172       176       173       173      1096       952
dram[5]:       3890      2855       100        99     32677      1841       178       103       173       173       177       172       173       176      1377       830
dram[6]:       4168      2668       108       100     30311      2090       180       121       172       178       173       177       173       171       892       943
dram[7]:       3568      2850        93       100     36066      2020       179       105       177       173       172       173       172       178      1154       791
dram[8]:       3264      2177        92       100     36145      2135       181       114       172       173       177       172       177       173      1042       921
dram[9]:       3231      2857       101        93     28803      1939       178       131       173       175       172       177       176       172      1096       898
dram[10]:       3150      3506       104       100     34489      2213       175     37600       177       174       173       173       172       178      1189       693
dram[11]:       3043      3228       101        90     33885      2301       235       173       172       174       178       172       177       173      1018       994
dram[12]:       3202      3308       104        97     33105      2129       238       173       173       174       172       178       175      1270      1279      1169
dram[13]:       3379      3750       104        96     36196      2164       186       176       178       174       173       173       172      2114      1060       827
dram[14]:       2724      3769       101        91     36022      2404       199       173       171       173       178       172       177       172      1032      1101
dram[15]:       2631      3456       102        89     29317      2314       179       178       173       173       173       178       173       173      1265       833
dram[16]:       3965      3802        99        92     34923     26354       175       173       173       173       173       172       171       177       920       861
dram[17]:       3662      3865       103        91     34539     31295       189       172       173       173       174       174       178      1782       895       896
dram[18]:       3590      4078        99        93     29450     30279       178       172       173       172       173       178       173      1003      1257       908
dram[19]:       3518      4382       102        93     36328     30611       210       175       174       174       173       172       172       177      1157      1008
dram[20]:       3264      3309       108        92     36237     33988       198       171       173       173       174       173       177       172       958       997
dram[21]:       3501      3568       109        93     29183     33278       195       172       177       173       173       178       173       174      1208       869
dram[22]:       3422      3864       102        91     31705     27058       200       171       173       173       173       172       172       174      1012      1415
dram[23]:       3236      4088       109        86     37225     30966       215       172       173       172       172       176       178       173       996       980
dram[24]:       3108      3516       111        89     31406     30325       199       172       173       177       174       173       172       173      1090      1084
dram[25]:       3418      3906       108        91     33150     26482       178       171       172       176       173       174       174       174       909      1169
dram[26]:       3388      4296       113        94     38658     33398       184       171       178       172       172       174       177       174       950      1101
dram[27]:       2889      3732        99        94     32497     33439       198       171       174       176       174       173       171       173      1118       950
dram[28]:       3089      3873       103        92     29269     26964       222       171       172       175       173       173       173       174       897      1182
dram[29]:       3250      3713       113        91     37171     29741       114       171       178       172       172       176       177       172      1061      1104
dram[30]:       2894      4035       116        92     32001     34505       130       173       173       177       173       172       172       173       975      1103
dram[31]:       2582      4352       104        92     28454     29876        86       173       171       173       172       177       176       173       991      1317
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       224       174       178       178       177       184       177       177       381       379
dram[1]:        350       408       475       343       385       273       209       173       177       178       177       182       178       177       260       314
dram[2]:        378       448       483       524       264       359       209       175       178       178       177       177       178       178       360       413
dram[3]:        343       400       275       243       273       302       197       178       178       177       179       183       177       177       268       301
dram[4]:        299       346       221       250       307       237       197       181       177       177       178       183       177       177       326       307
dram[5]:        307       363       286       267       252       301       191       174       177       177       177       178       178       178       369       302
dram[6]:        386       381       454       325       414       360       197       174       178       178       177       185       177       177       303       243
dram[7]:        369       408       275       269       263       259       197       187       177       179       178       177       177       178       328       278
dram[8]:        295       358       217       263       311       324       197       174       178       178       177       178       184       177       255       223
dram[9]:        293       341       330       199       325       287       193       185       177       178       178       177       182       177       292       240
dram[10]:        381       413       290       285       303       247       189       178       177       178       177       178       177       178       325       237
dram[11]:        322       315       263       207       277       285       331       177       178       178       178       178       185       178       275       294
dram[12]:        364       356       285       277       281       230       339       177       177       177       178       178       182       436       430       422
dram[13]:        396       407       318       293       338       320       257       177       178       178       177       178       177       407       324       400
dram[14]:        313       380       280       223       264       373       265       177       177       177       178       178       185       178       320       384
dram[15]:        340       420       269       181       278       232       198       178       177       178       179       178       177       178       352       364
dram[16]:        323       373       261       223       533       503       188       177       177       177       178       177       177       177       260       272
dram[17]:        403       343       268       222       409       427       222       177       177       178       178       178       178       450       283       316
dram[18]:        366       329       237       207       321       281       200       178       177       177       177       178       177       391       309       331
dram[19]:        422       349       275       227       328       320       304       185       178       178       177       178       178       177       382       383
dram[20]:        376       305       272       205       508       438       240       178       177       177       178       177       177       177       233       238
dram[21]:        293       287       289       230       392       328       267       177       178       177       177       178       177       178       338       291
dram[22]:        332       267       285       202       659       664       275       178       177       177       178       177       178       178       394       345
dram[23]:        445       537       558       194       454       359       270       178       177       177       177       178       178       177       295       279
dram[24]:        417       503       530       235       341       320       278       177       177       185       178       177       177       178       329       403
dram[25]:        426       445       465       218       252       313       185       179       177       182       178       178       178       178       274       266
dram[26]:        473       423       389       206       277       258       203       178       178       177       177       178       177       177       263       309
dram[27]:        345       432       252       208       233       317       273       177       179       184       178       177       177       177       250       267
dram[28]:        352       440       271       217       397       355       281       178       177       182       178       177       177       177       264       319
dram[29]:        360       439       489       215       405       399       176       177       178       177       177       178       177       177       272       355
dram[30]:        376       447       497       226       371       443       210       177       178       185       177       178       177       177       288       278
dram[31]:        455       532       305       230       375       385       173       183       177       177       177       177       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280123 n_act=23 n_pre=7 n_req=256 n_rd=400 n_write=112 bw_util=0.003648
n_activity=2431 dram_eff=0.4212
bk0: 56a 280414i bk1: 62a 280364i bk2: 44a 280287i bk3: 40a 280315i bk4: 60a 280533i bk5: 60a 280506i bk6: 6a 280644i bk7: 10a 280615i bk8: 8a 280643i bk9: 2a 280653i bk10: 4a 280649i bk11: 6a 280643i bk12: 4a 280648i bk13: 4a 280653i bk14: 18a 280610i bk15: 16a 280618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00159977
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280125 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.00362
n_activity=2425 dram_eff=0.419
bk0: 60a 280394i bk1: 58a 280373i bk2: 42a 280269i bk3: 42a 280332i bk4: 60a 280537i bk5: 60a 280504i bk6: 10a 280632i bk7: 8a 280617i bk8: 2a 280651i bk9: 6a 280643i bk10: 6a 280645i bk11: 4a 280651i bk12: 4a 280649i bk13: 4a 280653i bk14: 16a 280619i bk15: 18a 280612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015107
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280125 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.00362
n_activity=2391 dram_eff=0.4249
bk0: 60a 280390i bk1: 60a 280374i bk2: 42a 280220i bk3: 42a 280243i bk4: 60a 280538i bk5: 60a 280510i bk6: 10a 280636i bk7: 6a 280623i bk8: 4a 280650i bk9: 4a 280648i bk10: 2a 280653i bk11: 6a 280647i bk12: 8a 280642i bk13: 4a 280653i bk14: 14a 280622i bk15: 18a 280614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189194
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280125 n_act=23 n_pre=7 n_req=255 n_rd=402 n_write=108 bw_util=0.003634
n_activity=2424 dram_eff=0.4208
bk0: 58a 280398i bk1: 62a 280367i bk2: 44a 280266i bk3: 40a 280318i bk4: 60a 280536i bk5: 60a 280504i bk6: 8a 280638i bk7: 10a 280616i bk8: 6a 280646i bk9: 2a 280653i bk10: 4a 280649i bk11: 6a 280642i bk12: 4a 280649i bk13: 4a 280653i bk14: 18a 280614i bk15: 16a 280620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00174585
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280123 n_act=24 n_pre=8 n_req=255 n_rd=402 n_write=108 bw_util=0.003634
n_activity=2403 dram_eff=0.4245
bk0: 62a 280387i bk1: 58a 280383i bk2: 42a 280284i bk3: 42a 280285i bk4: 60a 280536i bk5: 60a 280507i bk6: 10a 280632i bk7: 8a 280605i bk8: 2a 280652i bk9: 6a 280644i bk10: 6a 280646i bk11: 4a 280652i bk12: 4a 280650i bk13: 4a 280652i bk14: 16a 280621i bk15: 18a 280613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0017031
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280127 n_act=23 n_pre=7 n_req=254 n_rd=400 n_write=108 bw_util=0.00362
n_activity=2426 dram_eff=0.4188
bk0: 60a 280401i bk1: 62a 280382i bk2: 42a 280254i bk3: 40a 280319i bk4: 60a 280535i bk5: 60a 280509i bk6: 10a 280634i bk7: 6a 280622i bk8: 4a 280648i bk9: 4a 280648i bk10: 2a 280653i bk11: 6a 280648i bk12: 8a 280643i bk13: 4a 280654i bk14: 14a 280621i bk15: 18a 280613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188125
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280125 n_act=24 n_pre=8 n_req=254 n_rd=400 n_write=108 bw_util=0.00362
n_activity=2415 dram_eff=0.4207
bk0: 64a 280385i bk1: 60a 280369i bk2: 40a 280274i bk3: 40a 280294i bk4: 60a 280531i bk5: 60a 280511i bk6: 8a 280639i bk7: 10a 280615i bk8: 6a 280647i bk9: 2a 280654i bk10: 4a 280649i bk11: 6a 280643i bk12: 4a 280649i bk13: 6a 280650i bk14: 18a 280616i bk15: 12a 280622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186343
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280129 n_act=24 n_pre=8 n_req=252 n_rd=396 n_write=108 bw_util=0.003591
n_activity=2394 dram_eff=0.4211
bk0: 62a 280379i bk1: 58a 280382i bk2: 40a 280266i bk3: 40a 280320i bk4: 60a 280535i bk5: 60a 280509i bk6: 10a 280632i bk7: 6a 280617i bk8: 2a 280651i bk9: 8a 280641i bk10: 6a 280647i bk11: 4a 280650i bk12: 6a 280647i bk13: 2a 280657i bk14: 16a 280620i bk15: 16a 280617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00140737
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280125 n_act=24 n_pre=8 n_req=254 n_rd=396 n_write=112 bw_util=0.00362
n_activity=2423 dram_eff=0.4193
bk0: 62a 280332i bk1: 62a 280387i bk2: 40a 280284i bk3: 40a 280337i bk4: 60a 280534i bk5: 60a 280501i bk6: 8a 280638i bk7: 8a 280620i bk8: 6a 280646i bk9: 4a 280649i bk10: 2a 280653i bk11: 6a 280645i bk12: 6a 280644i bk13: 4a 280652i bk14: 16a 280617i bk15: 12a 280628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00158908
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280123 n_act=24 n_pre=8 n_req=255 n_rd=396 n_write=114 bw_util=0.003634
n_activity=2390 dram_eff=0.4268
bk0: 62a 280359i bk1: 60a 280338i bk2: 42a 280203i bk3: 42a 280258i bk4: 60a 280536i bk5: 60a 280506i bk6: 8a 280640i bk7: 6a 280622i bk8: 4a 280648i bk9: 6a 280642i bk10: 6a 280643i bk11: 2a 280653i bk12: 4a 280652i bk13: 6a 280649i bk14: 16a 280621i bk15: 12a 280627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00199526
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280131 n_act=23 n_pre=7 n_req=252 n_rd=398 n_write=106 bw_util=0.003591
n_activity=2390 dram_eff=0.4218
bk0: 62a 280358i bk1: 62a 280368i bk2: 40a 280300i bk3: 42a 280270i bk4: 60a 280535i bk5: 58a 280525i bk6: 12a 280630i bk7: 6a 280646i bk8: 2a 280653i bk9: 6a 280644i bk10: 4a 280648i bk11: 4a 280650i bk12: 6a 280645i bk13: 2a 280657i bk14: 16a 280620i bk15: 16a 280619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00157483
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280129 n_act=25 n_pre=9 n_req=251 n_rd=398 n_write=104 bw_util=0.003577
n_activity=2349 dram_eff=0.4274
bk0: 62a 280330i bk1: 66a 280352i bk2: 42a 280260i bk3: 40a 280291i bk4: 60a 280534i bk5: 60a 280527i bk6: 8a 280632i bk7: 4a 280650i bk8: 6a 280646i bk9: 4a 280650i bk10: 2a 280655i bk11: 6a 280647i bk12: 6a 280648i bk13: 4a 280653i bk14: 16a 280619i bk15: 12a 280628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00159621
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280119 n_act=27 n_pre=11 n_req=254 n_rd=404 n_write=104 bw_util=0.00362
n_activity=2363 dram_eff=0.43
bk0: 66a 280317i bk1: 64a 280366i bk2: 42a 280299i bk3: 42a 280261i bk4: 60a 280533i bk5: 60a 280532i bk6: 8a 280636i bk7: 4a 280649i bk8: 4a 280647i bk9: 6a 280644i bk10: 6a 280645i bk11: 2a 280655i bk12: 4a 280655i bk13: 8a 280640i bk14: 16a 280611i bk15: 12a 280624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00156414
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280129 n_act=24 n_pre=8 n_req=252 n_rd=400 n_write=104 bw_util=0.003591
n_activity=2354 dram_eff=0.4282
bk0: 64a 280347i bk1: 62a 280378i bk2: 40a 280250i bk3: 40a 280222i bk4: 60a 280533i bk5: 60a 280537i bk6: 12a 280631i bk7: 4a 280650i bk8: 2a 280652i bk9: 6a 280644i bk10: 4a 280648i bk11: 4a 280650i bk12: 6a 280646i bk13: 4a 280644i bk14: 16a 280614i bk15: 16a 280618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164253
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280135 n_act=23 n_pre=7 n_req=250 n_rd=396 n_write=104 bw_util=0.003563
n_activity=2348 dram_eff=0.4259
bk0: 64a 280359i bk1: 60a 280382i bk2: 40a 280301i bk3: 40a 280270i bk4: 60a 280536i bk5: 60a 280530i bk6: 8a 280640i bk7: 4a 280650i bk8: 6a 280644i bk9: 4a 280647i bk10: 2a 280653i bk11: 6a 280646i bk12: 6a 280645i bk13: 6a 280649i bk14: 18a 280615i bk15: 12a 280626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148219
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280135 n_act=23 n_pre=7 n_req=250 n_rd=396 n_write=104 bw_util=0.003563
n_activity=2361 dram_eff=0.4235
bk0: 68a 280349i bk1: 60a 280383i bk2: 40a 280319i bk3: 40a 280283i bk4: 60a 280531i bk5: 60a 280533i bk6: 8a 280639i bk7: 2a 280652i bk8: 4a 280648i bk9: 8a 280639i bk10: 8a 280642i bk11: 2a 280657i bk12: 4a 280652i bk13: 4a 280652i bk14: 14a 280622i bk15: 14a 280625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00119716
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280133 n_act=23 n_pre=7 n_req=251 n_rd=398 n_write=104 bw_util=0.003577
n_activity=2356 dram_eff=0.4261
bk0: 64a 280348i bk1: 60a 280382i bk2: 40a 280326i bk3: 40a 280286i bk4: 60a 280537i bk5: 64a 280523i bk6: 10a 280632i bk7: 4a 280646i bk8: 4a 280645i bk9: 4a 280647i bk10: 4a 280649i bk11: 6a 280647i bk12: 6a 280649i bk13: 2a 280655i bk14: 16a 280619i bk15: 14a 280621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013468
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280117 n_act=25 n_pre=9 n_req=257 n_rd=406 n_write=108 bw_util=0.003663
n_activity=2426 dram_eff=0.4237
bk0: 60a 280345i bk1: 60a 280403i bk2: 42a 280320i bk3: 44a 280230i bk4: 60a 280539i bk5: 64a 280522i bk6: 8a 280639i bk7: 6a 280643i bk8: 4a 280647i bk9: 4a 280649i bk10: 6a 280643i bk11: 4a 280649i bk12: 2a 280655i bk13: 10a 280629i bk14: 18a 280614i bk15: 14a 280614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00167459
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280113 n_act=24 n_pre=8 n_req=260 n_rd=412 n_write=108 bw_util=0.003705
n_activity=2438 dram_eff=0.4266
bk0: 64a 280349i bk1: 60a 280373i bk2: 40a 280307i bk3: 46a 280231i bk4: 60a 280534i bk5: 64a 280525i bk6: 10a 280636i bk7: 6a 280645i bk8: 4a 280648i bk9: 8a 280639i bk10: 6a 280648i bk11: 2a 280655i bk12: 4a 280651i bk13: 6a 280639i bk14: 14a 280618i bk15: 18a 280614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017993
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280115 n_act=24 n_pre=8 n_req=259 n_rd=410 n_write=108 bw_util=0.003691
n_activity=2431 dram_eff=0.4262
bk0: 60a 280352i bk1: 60a 280392i bk2: 42a 280301i bk3: 46a 280253i bk4: 60a 280536i bk5: 64a 280527i bk6: 10a 280622i bk7: 8a 280637i bk8: 4a 280646i bk9: 4a 280646i bk10: 4a 280648i bk11: 6a 280646i bk12: 6a 280649i bk13: 2a 280657i bk14: 16a 280619i bk15: 18a 280609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00143588
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280123 n_act=23 n_pre=7 n_req=256 n_rd=404 n_write=108 bw_util=0.003648
n_activity=2403 dram_eff=0.4261
bk0: 60a 280360i bk1: 56a 280406i bk2: 42a 280284i bk3: 44a 280235i bk4: 60a 280537i bk5: 64a 280528i bk6: 8a 280629i bk7: 10a 280636i bk8: 4a 280648i bk9: 4a 280648i bk10: 6a 280640i bk11: 4a 280648i bk12: 2a 280655i bk13: 6a 280649i bk14: 18a 280619i bk15: 16a 280620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00157483
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280127 n_act=22 n_pre=6 n_req=255 n_rd=406 n_write=104 bw_util=0.003634
n_activity=2365 dram_eff=0.4313
bk0: 64a 280360i bk1: 56a 280408i bk2: 40a 280285i bk3: 44a 280259i bk4: 60a 280533i bk5: 64a 280527i bk6: 10a 280636i bk7: 6a 280643i bk8: 4a 280647i bk9: 8a 280637i bk10: 6a 280646i bk11: 2a 280654i bk12: 4a 280652i bk13: 4a 280651i bk14: 14a 280620i bk15: 20a 280609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186343
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280127 n_act=22 n_pre=6 n_req=255 n_rd=406 n_write=104 bw_util=0.003634
n_activity=2362 dram_eff=0.4318
bk0: 60a 280363i bk1: 58a 280401i bk2: 40a 280298i bk3: 44a 280249i bk4: 60a 280532i bk5: 64a 280513i bk6: 10a 280633i bk7: 8a 280640i bk8: 4a 280646i bk9: 4a 280646i bk10: 4a 280648i bk11: 6a 280644i bk12: 6a 280651i bk13: 6a 280648i bk14: 18a 280613i bk15: 14a 280621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00190262
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents
MSHR: tag=0x8024b780, atomic=0 1 entries : 0x7fbd64f20620 :  mf: uid=1669863, sid11:w13, part=23, addr=0x8024b780, load , size=128, unknown  status = IN_PARTITION_DRAM (368604), 

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280129 n_act=24 n_pre=8 n_req=252 n_rd=400 n_write=104 bw_util=0.003591
n_activity=2368 dram_eff=0.4257
bk0: 66a 280330i bk1: 54a 280406i bk2: 40a 280286i bk3: 40a 280281i bk4: 60a 280533i bk5: 64a 280522i bk6: 6a 280642i bk7: 8a 280639i bk8: 4a 280646i bk9: 6a 280645i bk10: 8a 280639i bk11: 4a 280652i bk12: 2a 280655i bk13: 6a 280648i bk14: 16a 280615i bk15: 16a 280615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00209146
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents
MSHR: tag=0x8024b880, atomic=0 1 entries : 0x7fbd64152590 :  mf: uid=1669864, sid11:w15, part=24, addr=0x8024b880, load , size=128, unknown  status = IN_PARTITION_DRAM (368608), 

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280128 n_act=24 n_pre=8 n_req=253 n_rd=401 n_write=104 bw_util=0.003599
n_activity=2368 dram_eff=0.4265
bk0: 66a 280318i bk1: 56a 280393i bk2: 40a 280288i bk3: 39a 280273i bk4: 60a 280535i bk5: 64a 280525i bk6: 10a 280635i bk7: 6a 280643i bk8: 4a 280647i bk9: 6a 280640i bk10: 4a 280648i bk11: 4a 280652i bk12: 6a 280649i bk13: 4a 280654i bk14: 14a 280623i bk15: 18a 280611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00245488
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280127 n_act=25 n_pre=9 n_req=252 n_rd=404 n_write=100 bw_util=0.003591
n_activity=2369 dram_eff=0.4255
bk0: 64a 280328i bk1: 58a 280408i bk2: 42a 280281i bk3: 40a 280277i bk4: 60a 280534i bk5: 64a 280524i bk6: 6a 280641i bk7: 10a 280635i bk8: 6a 280643i bk9: 4a 280649i bk10: 4a 280649i bk11: 4a 280651i bk12: 4a 280651i bk13: 6a 280648i bk14: 18a 280615i bk15: 14a 280616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0014145
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280135 n_act=23 n_pre=7 n_req=250 n_rd=400 n_write=100 bw_util=0.003563
n_activity=2295 dram_eff=0.4357
bk0: 62a 280334i bk1: 54a 280394i bk2: 42a 280282i bk3: 42a 280258i bk4: 60a 280531i bk5: 64a 280525i bk6: 8a 280638i bk7: 8a 280639i bk8: 2a 280650i bk9: 6a 280646i bk10: 8a 280640i bk11: 4a 280649i bk12: 2a 280655i bk13: 6a 280648i bk14: 16a 280616i bk15: 16a 280617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00216628
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280131 n_act=23 n_pre=7 n_req=252 n_rd=404 n_write=100 bw_util=0.003591
n_activity=2364 dram_eff=0.4264
bk0: 66a 280341i bk1: 56a 280419i bk2: 40a 280328i bk3: 42a 280259i bk4: 60a 280535i bk5: 64a 280529i bk6: 10a 280636i bk7: 6a 280645i bk8: 4a 280648i bk9: 6a 280642i bk10: 4a 280648i bk11: 4a 280651i bk12: 6a 280646i bk13: 4a 280652i bk14: 14a 280620i bk15: 18a 280615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00190975
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280135 n_act=23 n_pre=7 n_req=250 n_rd=400 n_write=100 bw_util=0.003563
n_activity=2339 dram_eff=0.4275
bk0: 60a 280356i bk1: 58a 280412i bk2: 42a 280309i bk3: 40a 280290i bk4: 60a 280535i bk5: 64a 280518i bk6: 6a 280643i bk7: 10a 280637i bk8: 6a 280645i bk9: 4a 280648i bk10: 4a 280647i bk11: 4a 280649i bk12: 4a 280649i bk13: 6a 280645i bk14: 18a 280612i bk15: 14a 280623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00171735
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280137 n_act=22 n_pre=6 n_req=250 n_rd=396 n_write=104 bw_util=0.003563
n_activity=2335 dram_eff=0.4283
bk0: 64a 280349i bk1: 54a 280408i bk2: 40a 280302i bk3: 40a 280271i bk4: 56a 280540i bk5: 64a 280524i bk6: 8a 280614i bk7: 8a 280639i bk8: 2a 280651i bk9: 6a 280645i bk10: 8a 280639i bk11: 4a 280650i bk12: 2a 280654i bk13: 6a 280649i bk14: 16a 280619i bk15: 18a 280611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00180286
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280131 n_act=22 n_pre=6 n_req=253 n_rd=398 n_write=108 bw_util=0.003606
n_activity=2368 dram_eff=0.4274
bk0: 58a 280361i bk1: 58a 280376i bk2: 40a 280303i bk3: 40a 280311i bk4: 60a 280500i bk5: 64a 280524i bk6: 10a 280591i bk7: 4a 280648i bk8: 4a 280647i bk9: 6a 280641i bk10: 4a 280648i bk11: 6a 280646i bk12: 6a 280648i bk13: 4a 280652i bk14: 18a 280614i bk15: 16a 280611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00256177
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=280665 n_nop=280135 n_act=22 n_pre=6 n_req=251 n_rd=394 n_write=108 bw_util=0.003577
n_activity=2373 dram_eff=0.4231
bk0: 60a 280376i bk1: 56a 280410i bk2: 40a 280339i bk3: 40a 280289i bk4: 60a 280499i bk5: 64a 280526i bk6: 4a 280607i bk7: 8a 280639i bk8: 6a 280644i bk9: 4a 280649i bk10: 6a 280643i bk11: 2a 280652i bk12: 4a 280651i bk13: 8a 280642i bk14: 18a 280617i bk15: 14a 280624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154276

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12745, Miss = 200, Miss_rate = 0.016, Pending_hits = 35, Reservation_fails = 6
L2_cache_bank[1]: Access = 13686, Miss = 200, Miss_rate = 0.015, Pending_hits = 43, Reservation_fails = 12
L2_cache_bank[2]: Access = 7255, Miss = 200, Miss_rate = 0.028, Pending_hits = 53, Reservation_fails = 33
L2_cache_bank[3]: Access = 6707, Miss = 201, Miss_rate = 0.030, Pending_hits = 51, Reservation_fails = 56
L2_cache_bank[4]: Access = 7463, Miss = 201, Miss_rate = 0.027, Pending_hits = 40, Reservation_fails = 50
L2_cache_bank[5]: Access = 7590, Miss = 200, Miss_rate = 0.026, Pending_hits = 50, Reservation_fails = 42
L2_cache_bank[6]: Access = 6706, Miss = 200, Miss_rate = 0.030, Pending_hits = 39, Reservation_fails = 58
L2_cache_bank[7]: Access = 7547, Miss = 198, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 17
L2_cache_bank[8]: Access = 7499, Miss = 198, Miss_rate = 0.026, Pending_hits = 42, Reservation_fails = 14
L2_cache_bank[9]: Access = 6593, Miss = 198, Miss_rate = 0.030, Pending_hits = 40, Reservation_fails = 29
L2_cache_bank[10]: Access = 8461, Miss = 199, Miss_rate = 0.024, Pending_hits = 45, Reservation_fails = 24
L2_cache_bank[11]: Access = 7649, Miss = 199, Miss_rate = 0.026, Pending_hits = 33, Reservation_fails = 27
L2_cache_bank[12]: Access = 7308, Miss = 202, Miss_rate = 0.028, Pending_hits = 41, Reservation_fails = 25
L2_cache_bank[13]: Access = 7783, Miss = 200, Miss_rate = 0.026, Pending_hits = 39, Reservation_fails = 22
L2_cache_bank[14]: Access = 7701, Miss = 198, Miss_rate = 0.026, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 6559, Miss = 198, Miss_rate = 0.030, Pending_hits = 36, Reservation_fails = 11
L2_cache_bank[16]: Access = 12339, Miss = 199, Miss_rate = 0.016, Pending_hits = 38, Reservation_fails = 29
L2_cache_bank[17]: Access = 13261, Miss = 203, Miss_rate = 0.015, Pending_hits = 46, Reservation_fails = 86
L2_cache_bank[18]: Access = 12355, Miss = 206, Miss_rate = 0.017, Pending_hits = 44, Reservation_fails = 43
L2_cache_bank[19]: Access = 12880, Miss = 205, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 9
L2_cache_bank[20]: Access = 13037, Miss = 202, Miss_rate = 0.015, Pending_hits = 47, Reservation_fails = 32
L2_cache_bank[21]: Access = 12147, Miss = 203, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[22]: Access = 11722, Miss = 203, Miss_rate = 0.017, Pending_hits = 53, Reservation_fails = 17
L2_cache_bank[23]: Access = 13781, Miss = 200, Miss_rate = 0.015, Pending_hits = 73, Reservation_fails = 42
L2_cache_bank[24]: Access = 12644, Miss = 201, Miss_rate = 0.016, Pending_hits = 55, Reservation_fails = 36
L2_cache_bank[25]: Access = 11756, Miss = 202, Miss_rate = 0.017, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[26]: Access = 13682, Miss = 200, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 3
L2_cache_bank[27]: Access = 12693, Miss = 202, Miss_rate = 0.016, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[28]: Access = 11164, Miss = 200, Miss_rate = 0.018, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 12681, Miss = 198, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 29
L2_cache_bank[30]: Access = 13595, Miss = 199, Miss_rate = 0.015, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[31]: Access = 11649, Miss = 197, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 330638
L2_total_cache_misses = 6412
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 1386
L2_total_cache_reservation_fails = 754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=473508
icnt_total_pkts_simt_to_mem=874431
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8382
	minimum = 6
	maximum = 54
Network latency average = 13.5735
	minimum = 6
	maximum = 54
Slowest packet = 661233
Flit latency average = 14.3775
	minimum = 6
	maximum = 50
Slowest flit = 1347788
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00156243
	minimum = 0 (at node 0)
	maximum = 0.0367171 (at node 11)
Accepted packet rate average = 0.00156243
	minimum = 0 (at node 0)
	maximum = 0.0367171 (at node 11)
Injected flit rate average = 0.00468728
	minimum = 0 (at node 0)
	maximum = 0.105832 (at node 11)
Accepted flit rate average= 0.00468728
	minimum = 0 (at node 0)
	maximum = 0.114471 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2616 (11 samples)
	minimum = 6 (11 samples)
	maximum = 101.909 (11 samples)
Network latency average = 13.4468 (11 samples)
	minimum = 6 (11 samples)
	maximum = 91 (11 samples)
Flit latency average = 13.1751 (11 samples)
	minimum = 6 (11 samples)
	maximum = 87.3636 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0256774 (11 samples)
	minimum = 0.0122535 (11 samples)
	maximum = 0.0627879 (11 samples)
Accepted packet rate average = 0.0256774 (11 samples)
	minimum = 0.0122535 (11 samples)
	maximum = 0.0627879 (11 samples)
Injected flit rate average = 0.0625691 (11 samples)
	minimum = 0.0250602 (11 samples)
	maximum = 0.19287 (11 samples)
Accepted flit rate average = 0.0625691 (11 samples)
	minimum = 0.0319295 (11 samples)
	maximum = 0.149303 (11 samples)
Injected packet size average = 2.43674 (11 samples)
Accepted packet size average = 2.43674 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 146551 (inst/sec)
gpgpu_simulation_rate = 2710 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,368609)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,368609)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (98,368609), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 369109  inst.: 19934009 (ipc= 6.1) sim_rate=145503 (inst/sec) elapsed = 0:0:02:17 / Fri Jul 27 18:57:51 2018
GPGPU-Sim uArch: cycles simulated: 380109  inst.: 19942505 (ipc= 1.0) sim_rate=144510 (inst/sec) elapsed = 0:0:02:18 / Fri Jul 27 18:57:52 2018
GPGPU-Sim uArch: cycles simulated: 389609  inst.: 19950097 (ipc= 0.9) sim_rate=143525 (inst/sec) elapsed = 0:0:02:19 / Fri Jul 27 18:57:53 2018
GPGPU-Sim uArch: cycles simulated: 400609  inst.: 19958713 (ipc= 0.9) sim_rate=142562 (inst/sec) elapsed = 0:0:02:20 / Fri Jul 27 18:57:54 2018
GPGPU-Sim uArch: cycles simulated: 411609  inst.: 19967417 (ipc= 0.8) sim_rate=141612 (inst/sec) elapsed = 0:0:02:21 / Fri Jul 27 18:57:55 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (46078,368609), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 12.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 46079
gpu_sim_insn = 38872
gpu_ipc =       0.8436
gpu_tot_sim_cycle = 414688
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      48.1562
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 45229
gpu_total_sim_rate=141629

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397506
	L1I_total_cache_misses = 2510
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44279, Miss = 22964, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 48059
	L1D_cache_core[1]: Access = 44981, Miss = 22845, Miss_rate = 0.508, Pending_hits = 3627, Reservation_fails = 49162
	L1D_cache_core[2]: Access = 45472, Miss = 23124, Miss_rate = 0.509, Pending_hits = 3080, Reservation_fails = 48458
	L1D_cache_core[3]: Access = 45452, Miss = 23187, Miss_rate = 0.510, Pending_hits = 3548, Reservation_fails = 44271
	L1D_cache_core[4]: Access = 45398, Miss = 23136, Miss_rate = 0.510, Pending_hits = 3292, Reservation_fails = 45891
	L1D_cache_core[5]: Access = 48631, Miss = 25114, Miss_rate = 0.516, Pending_hits = 3317, Reservation_fails = 45789
	L1D_cache_core[6]: Access = 44066, Miss = 22313, Miss_rate = 0.506, Pending_hits = 3740, Reservation_fails = 44299
	L1D_cache_core[7]: Access = 33710, Miss = 17032, Miss_rate = 0.505, Pending_hits = 2800, Reservation_fails = 30196
	L1D_cache_core[8]: Access = 35544, Miss = 17971, Miss_rate = 0.506, Pending_hits = 2766, Reservation_fails = 29515
	L1D_cache_core[9]: Access = 36642, Miss = 18637, Miss_rate = 0.509, Pending_hits = 2735, Reservation_fails = 24827
	L1D_cache_core[10]: Access = 36339, Miss = 18697, Miss_rate = 0.515, Pending_hits = 2776, Reservation_fails = 34291
	L1D_cache_core[11]: Access = 45126, Miss = 23178, Miss_rate = 0.514, Pending_hits = 3325, Reservation_fails = 43866
	L1D_cache_core[12]: Access = 47629, Miss = 23842, Miss_rate = 0.501, Pending_hits = 3301, Reservation_fails = 44829
	L1D_cache_core[13]: Access = 46040, Miss = 23143, Miss_rate = 0.503, Pending_hits = 3284, Reservation_fails = 45000
	L1D_cache_core[14]: Access = 45177, Miss = 22671, Miss_rate = 0.502, Pending_hits = 3744, Reservation_fails = 43884
	L1D_total_cache_accesses = 644486
	L1D_total_cache_misses = 327854
	L1D_total_cache_miss_rate = 0.5087
	L1D_total_cache_pending_hits = 48962
	L1D_total_cache_reservation_fails = 622337
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187439
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 434898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2510
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5238, 5238, 614, 614, 307, 307, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1056720
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35706
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1056720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1372860	W0_Idle:323461	W0_Scoreboard:2942943	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 285648 {8:35706,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4856016 {136:35706,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 182 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 414687 
mrq_lat_table:3662 	2077 	1744 	400 	337 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	328772 	2344 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24666 	48100 	192098 	66404 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17853 	12861 	4112 	869 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	1010 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	822 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[1]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[2]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[3]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[4]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[5]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[6]:        18        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[7]:        16        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[8]:        20        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[9]:        36        34        38        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[10]:        36        36        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[11]:        28        36        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[12]:        28        36        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[13]:        36        35        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[14]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[15]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[16]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[17]:        36        34        36        38         0         0         0         0         0         0         0         0         0         2         6         5 
dram[18]:        36        34        36        38         0         0         0         0         0         0         0         0         0         1         6         6 
dram[19]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[20]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[21]:        36        32        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[22]:        36        32        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[23]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[24]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[25]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[26]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[27]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[28]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[29]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[30]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[31]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056      1974     11294       367       379      1260      1728     26298     53355     71787     62234     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489       363       648      1299      1813     33468     34333     61367     60496     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874       362       388      1288      1886     42184     32597     59631     60495     87546     86678    132095    113661 
dram[3]:    158966    140515    165828     13065       367       422      1335      1938     31730     49991     68401     58756     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164       363      3532      1324      1984     29991     30856     57890     57020     94624     84937    111107    120848 
dram[5]:    137921    147700    164240     14056       360       417      1383      1622     38800     29121     56153     57018     84067     83199    128684    110214 
dram[6]:    155572    145968     21826     14800       396       394      1372      1502     28254     46619     65014     55279     82325     92083    109333    127858 
dram[7]:    145146    163343     27307     15377       392       631      1360      1641     26514     27381     54411     72844     91241     90375    116549    117446 
dram[8]:    143405    144246     33327     15994       387       377      1348      1695     35417     34550     80631     62458     89502     99066    125275    115669 
dram[9]:    152196    142484    167858      2689       363       384      1415      1714     33685     43236     61583     60717     87764     88634    114783    124452 
dram[10]:    141662    159980      1985    166364       362       535      1411       360     51047     32814     59846     69459     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     16934       360       419      1058     13683     31947     31072     77264     58980     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532       388      6722      1052      3338     30207     39851     58107     57242     84285     84243    111315    121034 
dram[13]:    138142    156596      2167     18045       384       416      1075      1641     47675     29337     56370     66072     84283     82508    109571    110363 
dram[14]:    155802    146173      2156     18613       381       392      1071     10317     28471     27596     73894     55504     82541     92299    118541    117594 
dram[15]:    145378    144429      2354     19167       416      1541      1031      8626     26731     36467     54629     81686    100123     90592    116783    117578 
dram[16]:    143630    153184      2341     19681       417       367      1028     17263     44295     34767     61800     62675     89727    107910    125528    115876 
dram[17]:    152399    142437    167929      2756       416       363      1049      6934     33900     43453     70511     60933     87985     88496    115013    114133 
dram[18]:    141841    140787      2807    166494       409       359      1045       370     32164     33031     60063     78320     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759       438       367      1039     13898     40908     31289     58324     59197     86245    104545    122112    112426 
dram[20]:    148995    135986    164743      2829       531       379      1035      3554     30424     40066     67124     57457     84505     85372    111480    110688 
dram[21]:    138363    154444      4864      2812       416       377      1083      1858     28687     29553     56585     74950     93358     83634    109736    110690 
dram[22]:    145591    143445      5481      2878       370       358      1079     10533     37525     27813     54846     55721     82766    101173    118686    117906 
dram[23]:    145590    141664      6019      2910       458       354      1092      8843     26946     36683     63740     62891    108965     90809    117018    126604 
dram[24]:    143825    150355      6605      2997       402       352      1088     26082     44512     34983     62017     71570     89942     89070    134400    116138 
dram[25]:    142079    139845    168455      2785       532       350      1218      7152     34117     33249     70728     61150     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683       543       391      1205      5457     32380     33246     60278     59414    105601     87330    113530    123190 
dram[27]:    140332    146800      8171    164918       538       387      1101     22725     41126     31506     58540     68183     86462     85587    131045    112610 
dram[28]:    138587    136126    164739      2812       433       360      1097      3771     30639     29771     67341     57674     84722     94409    111746    110853 
dram[29]:    138586    162333      9499      2910       419       358      1672      2073     28904     29770     56802     55937    102231     83851    110000    119772 
dram[30]:    145799    144158     10115      2962       574       354      1685     19363     37741     28029     55063     64798     82983    101389    127602    118106 
dram[31]:    154518    141745     10679      3019       397       370      1661       371     27163     45569     63957     63107     90159     91025    117190    135448 
average row accesses per activate:
dram[0]: 18.000000 13.666667 21.000000 19.000000 30.000000 32.000000  3.000000  7.000000  4.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[1]: 12.666667 12.333333 21.000000 19.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[2]: 12.666667 12.666667 21.500000 19.500000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[3]: 12.333333 13.000000 22.000000 19.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[4]: 13.000000 12.333333 21.500000 19.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[5]: 12.666667 13.000000 21.500000 19.000000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[6]:  8.000000 12.666667 21.000000 19.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  3.000000  4.500000  3.000000 
dram[7]:  7.800000 12.333333 21.000000 19.000000 30.000000 32.000000  5.000000  5.000000  1.000000  4.000000  3.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[8]:  8.200000 13.000000 21.000000 19.000000 30.000000 32.000000  4.000000  6.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[9]: 13.666667 12.666667 21.500000 20.500000 30.000000 32.000000  4.000000  4.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000  4.000000  3.000000 
dram[10]: 13.666667 13.000000 20.000000 20.500000 30.000000 30.000000  6.000000  3.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[11]:  8.200000 13.666667 20.500000 20.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[12]:  8.600000 13.333333 20.500000 20.500000 30.000000 30.000000  4.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  4.000000  3.000000 
dram[13]: 10.500000 13.000000 20.000000 20.000000 30.000000 30.000000  6.000000  2.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[14]: 10.500000 12.666667 20.000000 20.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  3.000000  4.500000  3.000000 
dram[15]: 11.000000 12.666667 20.000000 20.000000 30.000000 30.000000  4.000000  1.000000  2.000000  4.000000  4.000000  1.000000  2.000000  2.000000  3.500000  3.500000 
dram[16]: 10.500000 12.666667 20.000000 20.000000 30.000000 32.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  3.500000 
dram[17]: 13.333333 12.666667 20.500000 22.000000 30.000000 32.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  2.500000  4.500000  3.500000 
dram[18]: 14.000000 12.666667 20.000000 22.500000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  1.500000  3.500000  4.500000 
dram[19]: 13.333333 12.666667 20.500000 22.500000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  4.500000 
dram[20]: 13.333333 18.000000 20.500000 22.000000 30.000000 32.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  4.500000  4.000000 
dram[21]: 14.000000 17.000000 20.000000 22.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  2.000000  3.500000  5.000000 
dram[22]: 13.333333 17.500000 20.000000 22.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  4.500000  3.500000 
dram[23]:  8.600000 16.500000 20.000000 21.000000 30.000000 32.000000  3.000000  4.000000  2.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[24]:  8.600000 17.000000 19.500000 21.000000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[25]:  8.400000 17.500000 19.500000 20.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[26]: 13.666667 16.500000 19.500000 20.500000 30.000000 32.000000  4.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[27]: 10.750000 17.000000 19.000000 20.500000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[28]: 13.333333 17.500000 19.500000 20.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[29]: 14.000000 16.500000 19.000000 20.000000 28.000000 32.000000  6.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.500000 
dram[30]: 13.000000 17.500000 19.000000 20.000000 32.000000 32.000000  7.000000  2.000000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000  4.500000  4.000000 
dram[31]: 13.333333 17.000000 19.000000 20.000000 32.000000 32.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  4.500000  3.500000 
average row locality = 8282/780 = 10.617949
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        31        24        22        30        30         3         5         4         1         2         3         2         2         9         8 
dram[1]:        30        29        24        23        30        30         5         4         1         3         3         2         2         2         8         9 
dram[2]:        30        30        25        23        30        30         5         3         2         2         1         3         4         2         7         9 
dram[3]:        29        31        26        22        30        30         4         5         3         1         2         3         2         2         9         8 
dram[4]:        31        29        25        23        30        30         5         4         1         3         3         2         2         2         8         9 
dram[5]:        30        31        25        22        30        30         5         3         2         2         1         3         4         2         7         9 
dram[6]:        32        30        24        22        30        30         4         5         3         1         2         3         2         3         9         6 
dram[7]:        31        29        24        22        30        30         5         3         1         4         3         2         3         1         8         8 
dram[8]:        31        31        24        22        30        30         4         4         3         2         1         3         3         2         8         6 
dram[9]:        31        30        25        23        30        30         4         3         2         3         3         1         2         3         8         6 
dram[10]:        31        31        24        23        30        29         6         3         1         3         2         2         3         1         8         8 
dram[11]:        31        33        25        22        30        30         4         2         3         2         1         3         3         2         8         6 
dram[12]:        33        32        25        23        30        30         4         2         2         3         3         1         2         4         8         6 
dram[13]:        32        31        24        22        30        30         6         2         1         3         2         2         3         2         8         8 
dram[14]:        32        30        24        22        30        30         4         2         3         2         1         3         3         3         9         6 
dram[15]:        34        30        24        22        30        30         4         1         2         4         4         1         2         2         7         7 
dram[16]:        32        30        24        22        30        32         5         2         2         2         2         3         3         1         8         7 
dram[17]:        30        30        25        24        30        32         4         3         2         2         3         2         1         5         9         7 
dram[18]:        32        30        24        25        30        32         5         3         2         4         3         1         2         3         7         9 
dram[19]:        30        30        25        25        30        32         5         4         2         2         2         3         3         1         8         9 
dram[20]:        30        28        25        24        30        32         4         5         2         2         3         2         1         3         9         8 
dram[21]:        32        28        24        24        30        32         5         3         2         4         3         1         2         2         7        10 
dram[22]:        30        29        24        24        30        32         5         4         2         2         2         3         3         3         9         7 
dram[23]:        33        27        24        22        30        32         3         4         2         3         4         2         1         3         8         8 
dram[24]:        33        28        23        22        30        32         5         3         2         3         2         2         3         2         7         9 
dram[25]:        32        29        23        22        30        32         3         5         3         2         2         2         2         3         9         7 
dram[26]:        31        27        23        23        30        32         4         4         1         3         4         2         1         3         8         8 
dram[27]:        33        28        22        23        30        32         5         3         2         3         2         2         3         2         7         9 
dram[28]:        30        29        23        22        30        32         3         5         3         2         2         2         2         3         9         7 
dram[29]:        32        27        22        22        28        32         4         4         1         3         4         2         1         3         8         9 
dram[30]:        29        29        22        22        30        32         5         2         2         3         2         3         3         2         9         8 
dram[31]:        30        28        22        22        30        32         2         4         3         2         3         1         2         4         9         7 
total reads: 6586
bank skew: 34/1 = 34.00
chip skew: 212/201 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4733      2743       103       110     33670     33562       199       122       171       178       173       177       173       173      1108      1162
dram[1]:       4368      2919      1778       114     39823     32859       184       114       177       172       172       176       173       173       957       991
dram[2]:       4408      3123       114       121     32439      2123       181       103       173       173       177       172       173       174      1248      1114
dram[3]:       3960      3512       105       104     28046      1948       180       122       172       177       174       176       173       173       954      1112
dram[4]:       3667      2382       102       104     33296      1837       179       115       177       172       172       176       173       173      1096       952
dram[5]:       3890      2855       106       103     32677      1841       178       103       173       173       177       172       173       176      1377       830
dram[6]:       4168      2668       114       104     30311      2090       180       121       172       178       173       177       173       171       892       943
dram[7]:       3568      2850       101       104     36066      2020       179       105       177       173       172       173       172       178      1154       791
dram[8]:       3264      2177       100       104     36145      2135       181       114       172       173       177       172       177       173      1042       921
dram[9]:       3231      2857       107        96     28803      1939       178       131       173       175       172       177       176       172      1096       898
dram[10]:       3150      3506       111       103     34489      2213       175     37600       177       174       173       173       172       178      1189       693
dram[11]:       3043      3228       108        94     33885      2301       235       173       172       174       178       172       177       173      1018       994
dram[12]:       3202      3308       110       101     33105      2129       238       173       173       174       172       178       175      1270      1279      1169
dram[13]:       3379      3750       111       100     36196      2164       186       176       178       174       173       173       172      2114      1060       827
dram[14]:       2724      3769       108        95     36022      2404       199       173       171       173       178       172       177       172      1032      1101
dram[15]:       2631      3456       109        94     29317      2314       179       178       173       173       173       178       173       173      1265       833
dram[16]:       3965      3802       107        96     34923     26354       175       173       173       173       173       172       171       177       920       861
dram[17]:       3662      3865       110        95     34539     31295       189       172       173       173       174       174       178      1782       895       896
dram[18]:       3590      4078       106        96     29450     30279       178       172       173       172       173       178       173      1003      1257       908
dram[19]:       3518      4382       108        96     36328     30611       210       175       174       174       173       172       172       177      1157      1008
dram[20]:       3264      3309       114        95     36237     33988       198       171       173       173       174       173       177       172       958       997
dram[21]:       3501      3568       115        96     29183     33278       195       172       177       173       173       178       173       174      1208       869
dram[22]:       3422      3864       109        95     31705     27058       200       171       173       173       173       172       172       174      1012      1415
dram[23]:       3236      4088       115        90     37225     30966       215       172       173       172       172       176       178       173       996       980
dram[24]:       3108      3516       116        93     31406     30325       199       172       173       177       174       173       172       173      1090      1084
dram[25]:       3418      3906       111        95     33150     26482       178       171       172       176       173       174       174       174       909      1169
dram[26]:       3388      4296       116        98     38658     33398       184       171       178       172       172       174       177       174       950      1101
dram[27]:       2889      3732       103        98     32497     33439       198       171       174       176       174       173       171       173      1118       950
dram[28]:       3089      3873       106        95     29269     26964       222       171       172       175       173       173       173       174       897      1182
dram[29]:       3250      3713       116        95     37171     29741       114       171       178       172       172       176       177       172      1061      1104
dram[30]:       2894      4035       119        96     32001     34505       130       173       173       177       173       172       172       173       975      1103
dram[31]:       2582      4352       108        96     28454     29876        86       173       171       173       172       177       176       173       991      1317
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       224       174       178       178       177       184       177       177       381       379
dram[1]:        350       408       475       343       385       273       209       173       177       178       177       182       178       177       260       314
dram[2]:        378       448       483       524       264       359       209       175       178       178       177       177       178       178       360       413
dram[3]:        343       400       275       243       273       302       197       178       178       177       179       183       177       177       268       301
dram[4]:        299       346       221       250       307       237       197       181       177       177       178       183       177       177       326       307
dram[5]:        307       363       286       267       252       301       191       174       177       177       177       178       178       178       369       302
dram[6]:        386       381       454       325       414       360       197       174       178       178       177       185       177       177       303       243
dram[7]:        369       408       275       269       263       259       197       187       177       179       178       177       177       178       328       278
dram[8]:        295       358       217       263       311       324       197       174       178       178       177       178       184       177       255       223
dram[9]:        293       341       330       199       325       287       193       185       177       178       178       177       182       177       292       240
dram[10]:        381       413       290       285       303       247       189       178       177       178       177       178       177       178       325       237
dram[11]:        322       315       263       207       277       285       331       177       178       178       178       178       185       178       275       294
dram[12]:        364       356       285       277       281       230       339       177       177       177       178       178       182       436       430       422
dram[13]:        396       407       318       293       338       320       257       177       178       178       177       178       177       407       324       400
dram[14]:        313       380       280       223       264       373       265       177       177       177       178       178       185       178       320       384
dram[15]:        340       420       269       181       278       232       198       178       177       178       179       178       177       178       352       364
dram[16]:        323       373       261       223       533       503       188       177       177       177       178       177       177       177       260       272
dram[17]:        403       343       268       222       409       427       222       177       177       178       178       178       178       450       283       316
dram[18]:        366       329       237       207       321       281       200       178       177       177       177       178       177       391       309       331
dram[19]:        422       349       275       227       328       320       304       185       178       178       177       178       178       177       382       383
dram[20]:        376       305       272       205       508       438       240       178       177       177       178       177       177       177       233       238
dram[21]:        293       287       289       230       392       328       267       177       178       177       177       178       177       178       338       291
dram[22]:        332       267       285       202       659       664       275       178       177       177       178       177       178       178       394       345
dram[23]:        445       537       558       194       454       359       270       178       177       177       177       178       178       177       295       279
dram[24]:        417       503       530       235       341       320       278       177       177       185       178       177       177       178       329       403
dram[25]:        426       445       465       218       252       313       185       179       177       182       178       178       178       178       274       266
dram[26]:        473       423       389       206       277       258       203       178       178       177       177       178       177       177       263       309
dram[27]:        345       432       252       208       233       317       273       177       179       184       178       177       177       177       250       267
dram[28]:        352       440       271       217       397       355       281       178       177       182       178       177       177       177       264       319
dram[29]:        360       439       489       215       405       399       176       177       178       177       177       178       177       177       272       355
dram[30]:        376       447       497       226       371       443       210       177       178       185       177       178       177       177       288       278
dram[31]:        455       532       305       230       375       385       173       183       177       177       177       177       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315199 n_act=24 n_pre=8 n_req=260 n_rd=408 n_write=112 bw_util=0.003294
n_activity=2470 dram_eff=0.4211
bk0: 56a 315500i bk1: 62a 315450i bk2: 48a 315365i bk3: 44a 315386i bk4: 60a 315618i bk5: 60a 315592i bk6: 6a 315730i bk7: 10a 315701i bk8: 8a 315729i bk9: 2a 315739i bk10: 4a 315735i bk11: 6a 315729i bk12: 4a 315734i bk13: 4a 315739i bk14: 18a 315696i bk15: 16a 315704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00142201
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315201 n_act=24 n_pre=8 n_req=259 n_rd=410 n_write=108 bw_util=0.003281
n_activity=2465 dram_eff=0.4203
bk0: 60a 315480i bk1: 58a 315459i bk2: 48a 315343i bk3: 46a 315410i bk4: 60a 315623i bk5: 60a 315590i bk6: 10a 315718i bk7: 8a 315703i bk8: 2a 315737i bk9: 6a 315729i bk10: 6a 315731i bk11: 4a 315737i bk12: 4a 315735i bk13: 4a 315739i bk14: 16a 315705i bk15: 18a 315698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134283
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315199 n_act=24 n_pre=8 n_req=260 n_rd=412 n_write=108 bw_util=0.003294
n_activity=2439 dram_eff=0.4264
bk0: 60a 315476i bk1: 60a 315460i bk2: 50a 315290i bk3: 46a 315321i bk4: 60a 315624i bk5: 60a 315596i bk6: 10a 315722i bk7: 6a 315709i bk8: 4a 315736i bk9: 4a 315734i bk10: 2a 315739i bk11: 6a 315733i bk12: 8a 315728i bk13: 4a 315739i bk14: 14a 315708i bk15: 18a 315700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0016817
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315197 n_act=24 n_pre=8 n_req=261 n_rd=414 n_write=108 bw_util=0.003306
n_activity=2479 dram_eff=0.4211
bk0: 58a 315484i bk1: 62a 315454i bk2: 52a 315337i bk3: 44a 315389i bk4: 60a 315621i bk5: 60a 315589i bk6: 8a 315723i bk7: 10a 315702i bk8: 6a 315732i bk9: 2a 315739i bk10: 4a 315735i bk11: 6a 315728i bk12: 4a 315735i bk13: 4a 315739i bk14: 18a 315700i bk15: 16a 315706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00155186
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315197 n_act=24 n_pre=8 n_req=261 n_rd=414 n_write=108 bw_util=0.003306
n_activity=2451 dram_eff=0.4259
bk0: 62a 315473i bk1: 58a 315469i bk2: 50a 315354i bk3: 46a 315363i bk4: 60a 315622i bk5: 60a 315593i bk6: 10a 315718i bk7: 8a 315691i bk8: 2a 315738i bk9: 6a 315730i bk10: 6a 315732i bk11: 4a 315738i bk12: 4a 315736i bk13: 4a 315738i bk14: 16a 315707i bk15: 18a 315699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00151385
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315199 n_act=24 n_pre=8 n_req=260 n_rd=412 n_write=108 bw_util=0.003294
n_activity=2481 dram_eff=0.4192
bk0: 60a 315487i bk1: 62a 315468i bk2: 50a 315324i bk3: 44a 315390i bk4: 60a 315621i bk5: 60a 315595i bk6: 10a 315720i bk7: 6a 315708i bk8: 4a 315734i bk9: 4a 315734i bk10: 2a 315739i bk11: 6a 315734i bk12: 8a 315729i bk13: 4a 315740i bk14: 14a 315707i bk15: 18a 315699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016722
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315195 n_act=26 n_pre=10 n_req=260 n_rd=412 n_write=108 bw_util=0.003294
n_activity=2477 dram_eff=0.4199
bk0: 64a 315472i bk1: 60a 315456i bk2: 48a 315337i bk3: 44a 315364i bk4: 60a 315616i bk5: 60a 315596i bk6: 8a 315725i bk7: 10a 315701i bk8: 6a 315733i bk9: 2a 315740i bk10: 4a 315735i bk11: 6a 315729i bk12: 4a 315735i bk13: 6a 315736i bk14: 18a 315702i bk15: 12a 315708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00165637
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315199 n_act=26 n_pre=10 n_req=258 n_rd=408 n_write=108 bw_util=0.003268
n_activity=2456 dram_eff=0.4202
bk0: 62a 315466i bk1: 58a 315469i bk2: 48a 315329i bk3: 44a 315390i bk4: 60a 315619i bk5: 60a 315594i bk6: 10a 315718i bk7: 6a 315703i bk8: 2a 315737i bk9: 8a 315727i bk10: 6a 315733i bk11: 4a 315736i bk12: 6a 315733i bk13: 2a 315743i bk14: 16a 315706i bk15: 16a 315703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125099
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315195 n_act=26 n_pre=10 n_req=260 n_rd=408 n_write=112 bw_util=0.003294
n_activity=2485 dram_eff=0.4185
bk0: 62a 315419i bk1: 62a 315474i bk2: 48a 315348i bk3: 44a 315407i bk4: 60a 315618i bk5: 60a 315585i bk6: 8a 315724i bk7: 8a 315706i bk8: 6a 315732i bk9: 4a 315735i bk10: 2a 315739i bk11: 6a 315731i bk12: 6a 315730i bk13: 4a 315738i bk14: 16a 315703i bk15: 12a 315714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00141251
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315197 n_act=24 n_pre=8 n_req=261 n_rd=408 n_write=114 bw_util=0.003306
n_activity=2438 dram_eff=0.4282
bk0: 62a 315445i bk1: 60a 315424i bk2: 50a 315273i bk3: 46a 315336i bk4: 60a 315622i bk5: 60a 315592i bk6: 8a 315726i bk7: 6a 315708i bk8: 4a 315734i bk9: 6a 315728i bk10: 6a 315729i bk11: 2a 315739i bk12: 4a 315738i bk13: 6a 315735i bk14: 16a 315707i bk15: 12a 315713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177355
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315203 n_act=24 n_pre=8 n_req=258 n_rd=410 n_write=106 bw_util=0.003268
n_activity=2445 dram_eff=0.4221
bk0: 62a 315444i bk1: 62a 315455i bk2: 48a 315363i bk3: 46a 315347i bk4: 60a 315620i bk5: 58a 315611i bk6: 12a 315716i bk7: 6a 315732i bk8: 2a 315739i bk9: 6a 315730i bk10: 4a 315734i bk11: 4a 315736i bk12: 6a 315731i bk13: 2a 315743i bk14: 16a 315706i bk15: 16a 315705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139984
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315201 n_act=26 n_pre=10 n_req=257 n_rd=410 n_write=104 bw_util=0.003256
n_activity=2404 dram_eff=0.4276
bk0: 62a 315416i bk1: 66a 315438i bk2: 50a 315331i bk3: 44a 315362i bk4: 60a 315619i bk5: 60a 315612i bk6: 8a 315718i bk7: 4a 315736i bk8: 6a 315732i bk9: 4a 315736i bk10: 2a 315741i bk11: 6a 315733i bk12: 6a 315734i bk13: 4a 315739i bk14: 16a 315705i bk15: 12a 315714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00141884
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315193 n_act=27 n_pre=11 n_req=260 n_rd=416 n_write=104 bw_util=0.003294
n_activity=2411 dram_eff=0.4314
bk0: 66a 315403i bk1: 64a 315452i bk2: 50a 315369i bk3: 46a 315339i bk4: 60a 315619i bk5: 60a 315618i bk6: 8a 315722i bk7: 4a 315735i bk8: 4a 315733i bk9: 6a 315730i bk10: 6a 315731i bk11: 2a 315741i bk12: 4a 315741i bk13: 8a 315726i bk14: 16a 315697i bk15: 12a 315710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139034
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315199 n_act=26 n_pre=10 n_req=258 n_rd=412 n_write=104 bw_util=0.003268
n_activity=2416 dram_eff=0.4272
bk0: 64a 315433i bk1: 62a 315464i bk2: 48a 315313i bk3: 44a 315292i bk4: 60a 315618i bk5: 60a 315623i bk6: 12a 315717i bk7: 4a 315736i bk8: 2a 315738i bk9: 6a 315730i bk10: 4a 315734i bk11: 4a 315736i bk12: 6a 315732i bk13: 4a 315730i bk14: 16a 315700i bk15: 16a 315704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146001
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315205 n_act=25 n_pre=9 n_req=256 n_rd=408 n_write=104 bw_util=0.003243
n_activity=2410 dram_eff=0.4249
bk0: 64a 315445i bk1: 60a 315468i bk2: 48a 315364i bk3: 44a 315341i bk4: 60a 315621i bk5: 60a 315616i bk6: 8a 315726i bk7: 4a 315736i bk8: 6a 315730i bk9: 4a 315733i bk10: 2a 315739i bk11: 6a 315732i bk12: 6a 315731i bk13: 6a 315735i bk14: 18a 315701i bk15: 12a 315712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131749
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315205 n_act=25 n_pre=9 n_req=256 n_rd=408 n_write=104 bw_util=0.003243
n_activity=2423 dram_eff=0.4226
bk0: 68a 315436i bk1: 60a 315470i bk2: 48a 315382i bk3: 44a 315353i bk4: 60a 315615i bk5: 60a 315618i bk6: 8a 315725i bk7: 2a 315738i bk8: 4a 315734i bk9: 8a 315725i bk10: 8a 315728i bk11: 2a 315743i bk12: 4a 315738i bk13: 4a 315738i bk14: 14a 315708i bk15: 14a 315711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00106413
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315203 n_act=25 n_pre=9 n_req=257 n_rd=410 n_write=104 bw_util=0.003256
n_activity=2418 dram_eff=0.4251
bk0: 64a 315434i bk1: 60a 315468i bk2: 48a 315389i bk3: 44a 315356i bk4: 60a 315622i bk5: 64a 315609i bk6: 10a 315718i bk7: 4a 315732i bk8: 4a 315731i bk9: 4a 315733i bk10: 4a 315735i bk11: 6a 315733i bk12: 6a 315735i bk13: 2a 315741i bk14: 16a 315705i bk15: 14a 315707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119715
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315191 n_act=25 n_pre=9 n_req=263 n_rd=418 n_write=108 bw_util=0.003332
n_activity=2474 dram_eff=0.4252
bk0: 60a 315431i bk1: 60a 315489i bk2: 50a 315390i bk3: 48a 315308i bk4: 60a 315625i bk5: 64a 315608i bk6: 8a 315725i bk7: 6a 315729i bk8: 4a 315733i bk9: 4a 315735i bk10: 6a 315729i bk11: 4a 315735i bk12: 2a 315741i bk13: 10a 315715i bk14: 18a 315700i bk15: 14a 315700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148851
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315185 n_act=25 n_pre=9 n_req=266 n_rd=424 n_write=108 bw_util=0.00337
n_activity=2493 dram_eff=0.4268
bk0: 64a 315436i bk1: 60a 315460i bk2: 48a 315370i bk3: 50a 315308i bk4: 60a 315619i bk5: 64a 315610i bk6: 10a 315721i bk7: 6a 315730i bk8: 4a 315733i bk9: 8a 315725i bk10: 6a 315734i bk11: 2a 315741i bk12: 4a 315737i bk13: 6a 315726i bk14: 14a 315705i bk15: 18a 315701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159936
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315189 n_act=24 n_pre=8 n_req=265 n_rd=422 n_write=108 bw_util=0.003357
n_activity=2479 dram_eff=0.4276
bk0: 60a 315438i bk1: 60a 315478i bk2: 50a 315371i bk3: 50a 315331i bk4: 60a 315622i bk5: 64a 315613i bk6: 10a 315708i bk7: 8a 315723i bk8: 4a 315732i bk9: 4a 315732i bk10: 4a 315734i bk11: 6a 315732i bk12: 6a 315735i bk13: 2a 315743i bk14: 16a 315705i bk15: 18a 315695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00127632
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315197 n_act=23 n_pre=7 n_req=262 n_rd=416 n_write=108 bw_util=0.003319
n_activity=2451 dram_eff=0.4276
bk0: 60a 315446i bk1: 56a 315492i bk2: 50a 315354i bk3: 48a 315313i bk4: 60a 315623i bk5: 64a 315614i bk6: 8a 315715i bk7: 10a 315722i bk8: 4a 315734i bk9: 4a 315734i bk10: 6a 315726i bk11: 4a 315734i bk12: 2a 315741i bk13: 6a 315735i bk14: 18a 315705i bk15: 16a 315706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139984
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315199 n_act=23 n_pre=7 n_req=261 n_rd=418 n_write=104 bw_util=0.003306
n_activity=2420 dram_eff=0.4314
bk0: 64a 315447i bk1: 56a 315495i bk2: 48a 315348i bk3: 48a 315336i bk4: 60a 315618i bk5: 64a 315612i bk6: 10a 315721i bk7: 6a 315728i bk8: 4a 315733i bk9: 8a 315723i bk10: 6a 315732i bk11: 2a 315740i bk12: 4a 315738i bk13: 4a 315737i bk14: 14a 315707i bk15: 20a 315696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00165637
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315199 n_act=23 n_pre=7 n_req=261 n_rd=418 n_write=104 bw_util=0.003306
n_activity=2417 dram_eff=0.4319
bk0: 60a 315450i bk1: 58a 315488i bk2: 48a 315361i bk3: 48a 315326i bk4: 60a 315617i bk5: 64a 315598i bk6: 10a 315718i bk7: 8a 315725i bk8: 4a 315732i bk9: 4a 315732i bk10: 4a 315734i bk11: 6a 315730i bk12: 6a 315737i bk13: 6a 315734i bk14: 18a 315700i bk15: 14a 315708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00169121
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315201 n_act=25 n_pre=9 n_req=258 n_rd=412 n_write=104 bw_util=0.003268
n_activity=2424 dram_eff=0.4257
bk0: 66a 315417i bk1: 54a 315493i bk2: 48a 315349i bk3: 44a 315358i bk4: 60a 315618i bk5: 64a 315607i bk6: 6a 315727i bk7: 8a 315724i bk8: 4a 315732i bk9: 6a 315731i bk10: 8a 315725i bk11: 4a 315738i bk12: 2a 315741i bk13: 6a 315734i bk14: 16a 315702i bk15: 16a 315702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00185906
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315201 n_act=25 n_pre=9 n_req=258 n_rd=412 n_write=104 bw_util=0.003268
n_activity=2421 dram_eff=0.4263
bk0: 66a 315405i bk1: 56a 315480i bk2: 46a 315355i bk3: 44a 315348i bk4: 60a 315620i bk5: 64a 315610i bk6: 10a 315720i bk7: 6a 315728i bk8: 4a 315733i bk9: 6a 315726i bk10: 4a 315734i bk11: 4a 315738i bk12: 6a 315735i bk13: 4a 315740i bk14: 14a 315710i bk15: 18a 315698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0021821
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315205 n_act=25 n_pre=9 n_req=256 n_rd=412 n_write=100 bw_util=0.003243
n_activity=2401 dram_eff=0.4265
bk0: 64a 315414i bk1: 58a 315494i bk2: 46a 315359i bk3: 44a 315355i bk4: 60a 315620i bk5: 64a 315610i bk6: 6a 315727i bk7: 10a 315721i bk8: 6a 315729i bk9: 4a 315735i bk10: 4a 315735i bk11: 4a 315737i bk12: 4a 315737i bk13: 6a 315734i bk14: 18a 315701i bk15: 14a 315702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00125732
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315213 n_act=23 n_pre=7 n_req=254 n_rd=408 n_write=100 bw_util=0.003218
n_activity=2327 dram_eff=0.4366
bk0: 62a 315420i bk1: 54a 315480i bk2: 46a 315360i bk3: 46a 315336i bk4: 60a 315617i bk5: 64a 315611i bk6: 8a 315724i bk7: 8a 315725i bk8: 2a 315736i bk9: 6a 315732i bk10: 8a 315726i bk11: 4a 315735i bk12: 2a 315741i bk13: 6a 315734i bk14: 16a 315702i bk15: 16a 315703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00192557
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315207 n_act=24 n_pre=8 n_req=256 n_rd=412 n_write=100 bw_util=0.003243
n_activity=2403 dram_eff=0.4261
bk0: 66a 315427i bk1: 56a 315506i bk2: 44a 315399i bk3: 46a 315336i bk4: 60a 315620i bk5: 64a 315615i bk6: 10a 315722i bk7: 6a 315731i bk8: 4a 315734i bk9: 6a 315728i bk10: 4a 315734i bk11: 4a 315737i bk12: 6a 315732i bk13: 4a 315738i bk14: 14a 315706i bk15: 18a 315701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00169754
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315213 n_act=23 n_pre=7 n_req=254 n_rd=408 n_write=100 bw_util=0.003218
n_activity=2371 dram_eff=0.4285
bk0: 60a 315442i bk1: 58a 315498i bk2: 46a 315387i bk3: 44a 315368i bk4: 60a 315621i bk5: 64a 315604i bk6: 6a 315729i bk7: 10a 315723i bk8: 6a 315731i bk9: 4a 315734i bk10: 4a 315733i bk11: 4a 315735i bk12: 4a 315735i bk13: 6a 315731i bk14: 18a 315698i bk15: 14a 315709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00152652
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315213 n_act=23 n_pre=7 n_req=254 n_rd=404 n_write=104 bw_util=0.003218
n_activity=2374 dram_eff=0.428
bk0: 64a 315436i bk1: 54a 315495i bk2: 44a 315373i bk3: 44a 315348i bk4: 56a 315625i bk5: 64a 315609i bk6: 8a 315700i bk7: 8a 315725i bk8: 2a 315737i bk9: 6a 315731i bk10: 8a 315725i bk11: 4a 315736i bk12: 2a 315740i bk13: 6a 315735i bk14: 16a 315705i bk15: 18a 315697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00160253
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315207 n_act=23 n_pre=7 n_req=257 n_rd=406 n_write=108 bw_util=0.003256
n_activity=2407 dram_eff=0.4271
bk0: 58a 315448i bk1: 58a 315463i bk2: 44a 315374i bk3: 44a 315388i bk4: 60a 315585i bk5: 64a 315609i bk6: 10a 315677i bk7: 4a 315734i bk8: 4a 315733i bk9: 6a 315727i bk10: 4a 315734i bk11: 6a 315732i bk12: 6a 315734i bk13: 4a 315738i bk14: 18a 315700i bk15: 16a 315697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00227711
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=315751 n_nop=315211 n_act=23 n_pre=7 n_req=255 n_rd=402 n_write=108 bw_util=0.00323
n_activity=2412 dram_eff=0.4229
bk0: 60a 315463i bk1: 56a 315497i bk2: 44a 315410i bk3: 44a 315366i bk4: 60a 315584i bk5: 64a 315611i bk6: 4a 315693i bk7: 8a 315725i bk8: 6a 315730i bk9: 4a 315735i bk10: 6a 315729i bk11: 2a 315738i bk12: 4a 315737i bk13: 8a 315728i bk14: 18a 315703i bk15: 14a 315710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137133

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12749, Miss = 204, Miss_rate = 0.016, Pending_hits = 35, Reservation_fails = 6
L2_cache_bank[1]: Access = 14191, Miss = 205, Miss_rate = 0.014, Pending_hits = 43, Reservation_fails = 12
L2_cache_bank[2]: Access = 7261, Miss = 206, Miss_rate = 0.028, Pending_hits = 53, Reservation_fails = 33
L2_cache_bank[3]: Access = 6713, Miss = 207, Miss_rate = 0.031, Pending_hits = 51, Reservation_fails = 56
L2_cache_bank[4]: Access = 7469, Miss = 207, Miss_rate = 0.028, Pending_hits = 40, Reservation_fails = 50
L2_cache_bank[5]: Access = 7596, Miss = 206, Miss_rate = 0.027, Pending_hits = 50, Reservation_fails = 42
L2_cache_bank[6]: Access = 6712, Miss = 206, Miss_rate = 0.031, Pending_hits = 39, Reservation_fails = 58
L2_cache_bank[7]: Access = 7553, Miss = 204, Miss_rate = 0.027, Pending_hits = 42, Reservation_fails = 17
L2_cache_bank[8]: Access = 7505, Miss = 204, Miss_rate = 0.027, Pending_hits = 42, Reservation_fails = 14
L2_cache_bank[9]: Access = 6599, Miss = 204, Miss_rate = 0.031, Pending_hits = 40, Reservation_fails = 29
L2_cache_bank[10]: Access = 8467, Miss = 205, Miss_rate = 0.024, Pending_hits = 45, Reservation_fails = 24
L2_cache_bank[11]: Access = 7655, Miss = 205, Miss_rate = 0.027, Pending_hits = 33, Reservation_fails = 27
L2_cache_bank[12]: Access = 7314, Miss = 208, Miss_rate = 0.028, Pending_hits = 41, Reservation_fails = 25
L2_cache_bank[13]: Access = 7789, Miss = 206, Miss_rate = 0.026, Pending_hits = 39, Reservation_fails = 22
L2_cache_bank[14]: Access = 7707, Miss = 204, Miss_rate = 0.026, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 6565, Miss = 204, Miss_rate = 0.031, Pending_hits = 36, Reservation_fails = 11
L2_cache_bank[16]: Access = 12345, Miss = 205, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 29
L2_cache_bank[17]: Access = 13267, Miss = 209, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 86
L2_cache_bank[18]: Access = 12361, Miss = 212, Miss_rate = 0.017, Pending_hits = 44, Reservation_fails = 43
L2_cache_bank[19]: Access = 12886, Miss = 211, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 9
L2_cache_bank[20]: Access = 13043, Miss = 208, Miss_rate = 0.016, Pending_hits = 47, Reservation_fails = 32
L2_cache_bank[21]: Access = 12153, Miss = 209, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[22]: Access = 11728, Miss = 209, Miss_rate = 0.018, Pending_hits = 53, Reservation_fails = 17
L2_cache_bank[23]: Access = 13787, Miss = 206, Miss_rate = 0.015, Pending_hits = 73, Reservation_fails = 42
L2_cache_bank[24]: Access = 12649, Miss = 206, Miss_rate = 0.016, Pending_hits = 55, Reservation_fails = 36
L2_cache_bank[25]: Access = 11760, Miss = 206, Miss_rate = 0.018, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[26]: Access = 13686, Miss = 204, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 3
L2_cache_bank[27]: Access = 12697, Miss = 206, Miss_rate = 0.016, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[28]: Access = 11168, Miss = 204, Miss_rate = 0.018, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 12685, Miss = 202, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 29
L2_cache_bank[30]: Access = 13599, Miss = 203, Miss_rate = 0.015, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[31]: Access = 11653, Miss = 201, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 331312
L2_total_cache_misses = 6586
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 1386
L2_total_cache_reservation_fails = 754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=474878
icnt_total_pkts_simt_to_mem=875605
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.9184
	minimum = 6
	maximum = 14
Network latency average = 6.9184
	minimum = 6
	maximum = 14
Slowest packet = 661453
Flit latency average = 6.05739
	minimum = 6
	maximum = 10
Slowest flit = 1348276
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000622428
	minimum = 0 (at node 0)
	maximum = 0.0146271 (at node 12)
Accepted packet rate average = 0.000622428
	minimum = 0 (at node 0)
	maximum = 0.0146271 (at node 12)
Injected flit rate average = 0.00117467
	minimum = 0 (at node 0)
	maximum = 0.025478 (at node 12)
Accepted flit rate average= 0.00117467
	minimum = 0 (at node 0)
	maximum = 0.0297315 (at node 12)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.483 (12 samples)
	minimum = 6 (12 samples)
	maximum = 94.5833 (12 samples)
Network latency average = 12.9027 (12 samples)
	minimum = 6 (12 samples)
	maximum = 84.5833 (12 samples)
Flit latency average = 12.582 (12 samples)
	minimum = 6 (12 samples)
	maximum = 80.9167 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0235895 (12 samples)
	minimum = 0.0112324 (12 samples)
	maximum = 0.0587745 (12 samples)
Accepted packet rate average = 0.0235895 (12 samples)
	minimum = 0.0112324 (12 samples)
	maximum = 0.0587745 (12 samples)
Injected flit rate average = 0.0574529 (12 samples)
	minimum = 0.0229719 (12 samples)
	maximum = 0.178921 (12 samples)
Accepted flit rate average = 0.0574529 (12 samples)
	minimum = 0.0292687 (12 samples)
	maximum = 0.139338 (12 samples)
Injected packet size average = 2.43553 (12 samples)
Accepted packet size average = 2.43553 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 21 sec (141 sec)
gpgpu_simulation_rate = 141629 (inst/sec)
gpgpu_simulation_rate = 2941 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,414688)
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,414688)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (98,414688), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (492,414688), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 14.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 493
gpu_sim_insn = 2792
gpu_ipc =       5.6633
gpu_tot_sim_cycle = 415181
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      48.1058
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 45229
gpu_total_sim_rate=141649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397560
	L1I_total_cache_misses = 2510
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44279, Miss = 22964, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 48059
	L1D_cache_core[1]: Access = 44981, Miss = 22845, Miss_rate = 0.508, Pending_hits = 3627, Reservation_fails = 49162
	L1D_cache_core[2]: Access = 45472, Miss = 23124, Miss_rate = 0.509, Pending_hits = 3080, Reservation_fails = 48458
	L1D_cache_core[3]: Access = 45452, Miss = 23187, Miss_rate = 0.510, Pending_hits = 3548, Reservation_fails = 44271
	L1D_cache_core[4]: Access = 45398, Miss = 23136, Miss_rate = 0.510, Pending_hits = 3292, Reservation_fails = 45891
	L1D_cache_core[5]: Access = 48631, Miss = 25114, Miss_rate = 0.516, Pending_hits = 3317, Reservation_fails = 45789
	L1D_cache_core[6]: Access = 44066, Miss = 22313, Miss_rate = 0.506, Pending_hits = 3740, Reservation_fails = 44299
	L1D_cache_core[7]: Access = 33710, Miss = 17032, Miss_rate = 0.505, Pending_hits = 2800, Reservation_fails = 30196
	L1D_cache_core[8]: Access = 35544, Miss = 17971, Miss_rate = 0.506, Pending_hits = 2766, Reservation_fails = 29515
	L1D_cache_core[9]: Access = 36642, Miss = 18637, Miss_rate = 0.509, Pending_hits = 2735, Reservation_fails = 24827
	L1D_cache_core[10]: Access = 36339, Miss = 18697, Miss_rate = 0.515, Pending_hits = 2776, Reservation_fails = 34291
	L1D_cache_core[11]: Access = 45126, Miss = 23178, Miss_rate = 0.514, Pending_hits = 3325, Reservation_fails = 43866
	L1D_cache_core[12]: Access = 47629, Miss = 23842, Miss_rate = 0.501, Pending_hits = 3301, Reservation_fails = 44829
	L1D_cache_core[13]: Access = 46040, Miss = 23143, Miss_rate = 0.503, Pending_hits = 3284, Reservation_fails = 45000
	L1D_cache_core[14]: Access = 45180, Miss = 22673, Miss_rate = 0.502, Pending_hits = 3744, Reservation_fails = 43884
	L1D_total_cache_accesses = 644489
	L1D_total_cache_misses = 327856
	L1D_total_cache_miss_rate = 0.5087
	L1D_total_cache_pending_hits = 48962
	L1D_total_cache_reservation_fails = 622337
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187439
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 434898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2510
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5259, 5259, 5238, 5238, 5238, 5238, 5238, 5238, 614, 614, 307, 307, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1056720
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35708
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1056720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1372862	W0_Idle:324110	W0_Scoreboard:2943404	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 285664 {8:35708,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4856288 {136:35708,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 182 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 415180 
mrq_lat_table:3663 	2077 	1744 	400 	337 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	328775 	2344 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24669 	48100 	192098 	66404 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17855 	12861 	4112 	869 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	1011 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	823 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[1]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[2]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[3]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[4]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[5]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[6]:        18        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[7]:        16        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[8]:        20        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[9]:        36        34        38        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[10]:        36        36        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[11]:        28        36        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[12]:        28        36        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[13]:        36        35        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[14]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[15]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[16]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[17]:        36        34        36        38         0         0         0         0         0         0         0         0         0         2         6         5 
dram[18]:        36        34        36        38         0         0         0         0         0         0         0         0         0         1         6         6 
dram[19]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[20]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[21]:        36        32        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[22]:        36        32        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[23]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[24]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[25]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[26]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[27]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[28]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[29]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[30]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[31]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056      1974     11294       367       379      1260      1728     26298     53355     71787     62234     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489       363       648      1299      1813     33468     34333     61367     60496     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874       362       388      1288      1886     42184     32597     59631     60495     87546     86678    132095    113661 
dram[3]:    158966    140515    165828     13065       367       422      1335      1938     31730     49991     68401     58756     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164       363      3532      1324      1984     29991     30856     57890     57020     94624     84937    111107    120848 
dram[5]:    137921    147700    164240     14056       360       417      1383      1622     38800     29121     56153     57018     84067     83199    128684    110214 
dram[6]:    155572    145968     21826     14800       396       394      1372      1502     28254     46619     65014     55279     82325     92083    109333    127858 
dram[7]:    145146    163343     27307     15377       392       631      1360      1641     26514     27381     54411     72844     91241     90375    116549    117446 
dram[8]:    143405    144246     33327     15994       387       377      1348      1695     35417     34550     80631     62458     89502     99066    125275    115669 
dram[9]:    152196    142484    167858      2689       363       384      1415      1714     33685     43236     61583     60717     87764     88634    114783    124452 
dram[10]:    141662    159980      1985    166364       362       535      1411       360     51047     32814     59846     69459     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     16934       360       419      1058     13683     31947     31072     77264     58980     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532       388      6722      1052      3338     30207     39851     58107     57242     84285     84243    111315    121034 
dram[13]:    138142    156596      2167     18045       384       416      1075      1641     47675     29337     56370     66072     84283     82508    109571    110363 
dram[14]:    155802    146173      2156     18613       381       392      1071     10317     28471     27596     73894     55504     82541     92299    118541    117594 
dram[15]:    145378    144429      2354     19167       416      1541      1031      8626     26731     36467     54629     81686    100123     90592    116783    117578 
dram[16]:    143630    153184      2341     19681       417       367      1028     17263     44295     34767     61800     62675     89727    107910    125528    115876 
dram[17]:    152399    142437    167929      2756       416       363      1049      6934     33900     43453     70511     60933     87985     88496    115013    114133 
dram[18]:    141841    140787      2807    166494       409       359      1045       370     32164     33031     60063     78320     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759       438       367      1039     13898     40908     31289     58324     59197     86245    104545    122112    112426 
dram[20]:    148995    135986    164743      2829       531       379      1035      3554     30424     40066     67124     57457     84505     85372    111480    110688 
dram[21]:    138363    154444      4864      2812       416       377      1083      1858     28687     29553     56585     74950     93358     83634    109736    110690 
dram[22]:    145591    143445      5481      2878       370       358      1079     10533     37525     27813     54846     55721     82766    101173    118686    117906 
dram[23]:    145590    141664      6019      2910       458       354      1092      8843     26946     36683     63740     62891    108965     90809    117018    126604 
dram[24]:    143825    150355      6605      2997       402       352      1088     26082     44512     34983     62017     71570     89942     89070    134400    116138 
dram[25]:    142079    139845    168455      2785       532       350      1218      7152     34117     33249     70728     61150     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683       543       391      1205      5457     32380     33246     60278     59414    105601     87330    113530    123190 
dram[27]:    140332    146800      8171    164918       538       387      1101     22725     41126     31506     58540     68183     86462     85587    131045    112610 
dram[28]:    138587    136126    164739      2812       433       360      1097      3771     30639     29771     67341     57674     84722     94409    111746    110853 
dram[29]:    138586    162333      9499      2910       419       358      1672      2073     28904     29770     56802     55937    102231     83851    110000    119772 
dram[30]:    145799    144158     10115      2962       574       354      1685     19363     37741     28029     55063     64798     82983    101389    127602    118106 
dram[31]:    154518    141745     10679      3019       397       370      1661       371     27163     45569     63957     63107     90159     91025    117190    135448 
average row accesses per activate:
dram[0]: 18.000000 13.666667 21.000000 19.000000 30.000000 32.000000  3.000000  7.000000  4.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[1]: 12.666667 12.333333 21.000000 19.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[2]: 12.666667 12.666667 21.500000 19.500000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[3]: 12.333333 13.000000 22.000000 19.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[4]: 13.000000 12.333333 21.500000 19.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[5]: 12.666667 13.000000 21.500000 19.000000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[6]:  8.000000 12.666667 21.000000 19.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  3.000000  4.500000  3.000000 
dram[7]:  7.800000 12.333333 21.000000 19.000000 30.000000 32.000000  5.000000  5.000000  1.000000  4.000000  3.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[8]:  8.200000 13.000000 21.000000 19.000000 30.000000 32.000000  4.000000  6.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[9]: 13.666667 12.666667 21.500000 20.500000 30.000000 32.000000  4.000000  4.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000  4.000000  3.000000 
dram[10]: 13.666667 13.000000 20.000000 20.500000 30.000000 30.000000  6.000000  3.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[11]:  8.200000 13.666667 20.500000 20.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[12]:  8.600000 13.333333 20.500000 20.500000 30.000000 30.000000  4.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  4.000000  3.000000 
dram[13]: 10.500000 13.000000 20.000000 20.000000 30.000000 30.000000  6.000000  2.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[14]: 10.500000 12.666667 20.000000 20.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  3.000000  4.500000  3.000000 
dram[15]: 11.000000 12.666667 20.000000 20.000000 30.000000 30.000000  4.000000  1.000000  2.000000  4.000000  4.000000  1.000000  2.000000  2.000000  3.500000  3.500000 
dram[16]: 10.500000 12.666667 20.000000 20.000000 30.000000 32.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  3.500000 
dram[17]: 13.333333 12.666667 20.500000 22.000000 30.000000 32.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  2.500000  4.500000  3.500000 
dram[18]: 14.000000 12.666667 20.000000 22.500000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  1.500000  3.500000  4.500000 
dram[19]: 13.333333 12.666667 20.500000 22.500000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  4.500000 
dram[20]: 13.333333 18.000000 20.500000 22.000000 30.000000 32.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  4.500000  4.000000 
dram[21]: 14.000000 17.000000 20.000000 22.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  2.000000  3.500000  5.000000 
dram[22]: 13.333333 17.500000 20.000000 22.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  4.500000  3.500000 
dram[23]:  8.600000 16.500000 20.000000 21.000000 30.000000 32.000000  3.000000  4.000000  2.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[24]:  8.600000 17.000000 19.500000 21.000000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[25]:  8.400000 17.500000 20.000000 20.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[26]: 13.666667 16.500000 19.500000 20.500000 30.000000 32.000000  4.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[27]: 10.750000 17.000000 19.000000 20.500000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[28]: 13.333333 17.500000 19.500000 20.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[29]: 14.000000 16.500000 19.000000 20.000000 28.000000 32.000000  6.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.500000 
dram[30]: 13.000000 17.500000 19.000000 20.000000 32.000000 32.000000  7.000000  2.000000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000  4.500000  4.000000 
dram[31]: 13.333333 17.000000 19.000000 20.000000 32.000000 32.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  4.500000  3.500000 
average row locality = 8283/780 = 10.619231
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        31        24        22        30        30         3         5         4         1         2         3         2         2         9         8 
dram[1]:        30        29        24        23        30        30         5         4         1         3         3         2         2         2         8         9 
dram[2]:        30        30        25        23        30        30         5         3         2         2         1         3         4         2         7         9 
dram[3]:        29        31        26        22        30        30         4         5         3         1         2         3         2         2         9         8 
dram[4]:        31        29        25        23        30        30         5         4         1         3         3         2         2         2         8         9 
dram[5]:        30        31        25        22        30        30         5         3         2         2         1         3         4         2         7         9 
dram[6]:        32        30        24        22        30        30         4         5         3         1         2         3         2         3         9         6 
dram[7]:        31        29        24        22        30        30         5         3         1         4         3         2         3         1         8         8 
dram[8]:        31        31        24        22        30        30         4         4         3         2         1         3         3         2         8         6 
dram[9]:        31        30        25        23        30        30         4         3         2         3         3         1         2         3         8         6 
dram[10]:        31        31        24        23        30        29         6         3         1         3         2         2         3         1         8         8 
dram[11]:        31        33        25        22        30        30         4         2         3         2         1         3         3         2         8         6 
dram[12]:        33        32        25        23        30        30         4         2         2         3         3         1         2         4         8         6 
dram[13]:        32        31        24        22        30        30         6         2         1         3         2         2         3         2         8         8 
dram[14]:        32        30        24        22        30        30         4         2         3         2         1         3         3         3         9         6 
dram[15]:        34        30        24        22        30        30         4         1         2         4         4         1         2         2         7         7 
dram[16]:        32        30        24        22        30        32         5         2         2         2         2         3         3         1         8         7 
dram[17]:        30        30        25        24        30        32         4         3         2         2         3         2         1         5         9         7 
dram[18]:        32        30        24        25        30        32         5         3         2         4         3         1         2         3         7         9 
dram[19]:        30        30        25        25        30        32         5         4         2         2         2         3         3         1         8         9 
dram[20]:        30        28        25        24        30        32         4         5         2         2         3         2         1         3         9         8 
dram[21]:        32        28        24        24        30        32         5         3         2         4         3         1         2         2         7        10 
dram[22]:        30        29        24        24        30        32         5         4         2         2         2         3         3         3         9         7 
dram[23]:        33        27        24        22        30        32         3         4         2         3         4         2         1         3         8         8 
dram[24]:        33        28        23        22        30        32         5         3         2         3         2         2         3         2         7         9 
dram[25]:        32        29        24        22        30        32         3         5         3         2         2         2         2         3         9         7 
dram[26]:        31        27        23        23        30        32         4         4         1         3         4         2         1         3         8         8 
dram[27]:        33        28        22        23        30        32         5         3         2         3         2         2         3         2         7         9 
dram[28]:        30        29        23        22        30        32         3         5         3         2         2         2         2         3         9         7 
dram[29]:        32        27        22        22        28        32         4         4         1         3         4         2         1         3         8         9 
dram[30]:        29        29        22        22        30        32         5         2         2         3         2         3         3         2         9         8 
dram[31]:        30        28        22        22        30        32         2         4         3         2         3         1         2         4         9         7 
total reads: 6587
bank skew: 34/1 = 34.00
chip skew: 212/201 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4733      2743       103       110     33670     33562       199       122       171       178       173       177       173       173      1108      1162
dram[1]:       4368      2919      1785       114     39823     32859       184       114       177       172       172       176       173       173       957       991
dram[2]:       4408      3123       114       121     32439      2123       181       103       173       173       177       172       173       174      1248      1114
dram[3]:       3960      3512       105       104     28046      1948       180       122       172       177       174       176       173       173       954      1112
dram[4]:       3667      2382       102       104     33296      1837       179       115       177       172       172       176       173       173      1096       952
dram[5]:       3890      2855       106       103     32677      1841       178       103       173       173       177       172       173       176      1377       830
dram[6]:       4168      2668       114       104     30311      2090       180       121       172       178       173       177       173       171       892       943
dram[7]:       3568      2850       101       104     36066      2020       179       105       177       173       172       173       172       178      1154       791
dram[8]:       3264      2177       100       104     36145      2135       181       114       172       173       177       172       177       173      1042       921
dram[9]:       3231      2857       107        96     28803      1939       178       131       173       175       172       177       176       172      1096       898
dram[10]:       3150      3506       111       103     34489      2213       175     37600       177       174       173       173       172       178      1189       693
dram[11]:       3043      3228       108        94     33885      2301       235       173       172       174       178       172       177       173      1018       994
dram[12]:       3202      3308       110       101     33105      2129       238       173       173       174       172       178       175      1270      1279      1169
dram[13]:       3379      3750       111       100     36196      2164       186       176       178       174       173       173       172      2114      1060       827
dram[14]:       2724      3769       108        95     36022      2404       199       173       171       173       178       172       177       172      1032      1101
dram[15]:       2631      3456       109        94     29317      2314       179       178       173       173       173       178       173       173      1265       833
dram[16]:       3965      3802       107        96     34923     26354       175       173       173       173       173       172       171       177       920       861
dram[17]:       3662      3865       110        95     34539     31295       189       172       173       173       174       174       178      1782       895       896
dram[18]:       3590      4078       106        96     29450     30279       178       172       173       172       173       178       173      1003      1257       908
dram[19]:       3518      4382       108        96     36328     30611       210       175       174       174       173       172       172       177      1157      1008
dram[20]:       3264      3309       114        95     36237     33988       198       171       173       173       174       173       177       172       958       997
dram[21]:       3501      3568       115        96     29183     33278       195       172       177       173       173       178       173       174      1208       869
dram[22]:       3422      3864       109        95     31705     27058       200       171       173       173       173       172       172       174      1012      1415
dram[23]:       3236      4088       115        90     37225     30966       215       172       173       172       172       176       178       173       996       980
dram[24]:       3108      3516       116        93     31406     30325       199       172       173       177       174       173       172       173      1090      1084
dram[25]:       3418      3906       113        95     33150     26482       178       171       172       176       173       174       174       174       909      1169
dram[26]:       3388      4296       116        98     38658     33398       184       171       178       172       172       174       177       174       950      1101
dram[27]:       2889      3732       103        98     32497     33439       198       171       174       176       174       173       171       173      1118       950
dram[28]:       3089      3873       106        95     29269     26964       222       171       172       175       173       173       173       174       897      1182
dram[29]:       3250      3713       116        95     37171     29741       114       171       178       172       172       176       177       172      1061      1104
dram[30]:       2894      4035       119        96     32001     34505       130       173       173       177       173       172       172       173       975      1103
dram[31]:       2582      4352       108        96     28454     29876        86       173       171       173       172       177       176       173       991      1317
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       224       174       178       178       177       184       177       177       381       379
dram[1]:        350       408       475       343       385       273       209       173       177       178       177       182       178       177       260       314
dram[2]:        378       448       483       524       264       359       209       175       178       178       177       177       178       178       360       413
dram[3]:        343       400       275       243       273       302       197       178       178       177       179       183       177       177       268       301
dram[4]:        299       346       221       250       307       237       197       181       177       177       178       183       177       177       326       307
dram[5]:        307       363       286       267       252       301       191       174       177       177       177       178       178       178       369       302
dram[6]:        386       381       454       325       414       360       197       174       178       178       177       185       177       177       303       243
dram[7]:        369       408       275       269       263       259       197       187       177       179       178       177       177       178       328       278
dram[8]:        295       358       217       263       311       324       197       174       178       178       177       178       184       177       255       223
dram[9]:        293       341       330       199       325       287       193       185       177       178       178       177       182       177       292       240
dram[10]:        381       413       290       285       303       247       189       178       177       178       177       178       177       178       325       237
dram[11]:        322       315       263       207       277       285       331       177       178       178       178       178       185       178       275       294
dram[12]:        364       356       285       277       281       230       339       177       177       177       178       178       182       436       430       422
dram[13]:        396       407       318       293       338       320       257       177       178       178       177       178       177       407       324       400
dram[14]:        313       380       280       223       264       373       265       177       177       177       178       178       185       178       320       384
dram[15]:        340       420       269       181       278       232       198       178       177       178       179       178       177       178       352       364
dram[16]:        323       373       261       223       533       503       188       177       177       177       178       177       177       177       260       272
dram[17]:        403       343       268       222       409       427       222       177       177       178       178       178       178       450       283       316
dram[18]:        366       329       237       207       321       281       200       178       177       177       177       178       177       391       309       331
dram[19]:        422       349       275       227       328       320       304       185       178       178       177       178       178       177       382       383
dram[20]:        376       305       272       205       508       438       240       178       177       177       178       177       177       177       233       238
dram[21]:        293       287       289       230       392       328       267       177       178       177       177       178       177       178       338       291
dram[22]:        332       267       285       202       659       664       275       178       177       177       178       177       178       178       394       345
dram[23]:        445       537       558       194       454       359       270       178       177       177       177       178       178       177       295       279
dram[24]:        417       503       530       235       341       320       278       177       177       185       178       177       177       178       329       403
dram[25]:        426       445       465       218       252       313       185       179       177       182       178       178       178       178       274       266
dram[26]:        473       423       389       206       277       258       203       178       178       177       177       178       177       177       263       309
dram[27]:        345       432       252       208       233       317       273       177       179       184       178       177       177       177       250       267
dram[28]:        352       440       271       217       397       355       281       178       177       182       178       177       177       177       264       319
dram[29]:        360       439       489       215       405       399       176       177       178       177       177       178       177       177       272       355
dram[30]:        376       447       497       226       371       443       210       177       178       185       177       178       177       177       288       278
dram[31]:        455       532       305       230       375       385       173       183       177       177       177       177       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315574 n_act=24 n_pre=8 n_req=260 n_rd=408 n_write=112 bw_util=0.00329
n_activity=2470 dram_eff=0.4211
bk0: 56a 315875i bk1: 62a 315825i bk2: 48a 315740i bk3: 44a 315761i bk4: 60a 315993i bk5: 60a 315967i bk6: 6a 316105i bk7: 10a 316076i bk8: 8a 316104i bk9: 2a 316114i bk10: 4a 316110i bk11: 6a 316104i bk12: 4a 316109i bk13: 4a 316114i bk14: 18a 316071i bk15: 16a 316079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00142032
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315576 n_act=24 n_pre=8 n_req=259 n_rd=410 n_write=108 bw_util=0.003277
n_activity=2465 dram_eff=0.4203
bk0: 60a 315855i bk1: 58a 315834i bk2: 48a 315718i bk3: 46a 315785i bk4: 60a 315998i bk5: 60a 315965i bk6: 10a 316093i bk7: 8a 316078i bk8: 2a 316112i bk9: 6a 316104i bk10: 6a 316106i bk11: 4a 316112i bk12: 4a 316110i bk13: 4a 316114i bk14: 16a 316080i bk15: 18a 316073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134124
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315574 n_act=24 n_pre=8 n_req=260 n_rd=412 n_write=108 bw_util=0.00329
n_activity=2439 dram_eff=0.4264
bk0: 60a 315851i bk1: 60a 315835i bk2: 50a 315665i bk3: 46a 315696i bk4: 60a 315999i bk5: 60a 315971i bk6: 10a 316097i bk7: 6a 316084i bk8: 4a 316111i bk9: 4a 316109i bk10: 2a 316114i bk11: 6a 316108i bk12: 8a 316103i bk13: 4a 316114i bk14: 14a 316083i bk15: 18a 316075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00167971
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315572 n_act=24 n_pre=8 n_req=261 n_rd=414 n_write=108 bw_util=0.003302
n_activity=2479 dram_eff=0.4211
bk0: 58a 315859i bk1: 62a 315829i bk2: 52a 315712i bk3: 44a 315764i bk4: 60a 315996i bk5: 60a 315964i bk6: 8a 316098i bk7: 10a 316077i bk8: 6a 316107i bk9: 2a 316114i bk10: 4a 316110i bk11: 6a 316103i bk12: 4a 316110i bk13: 4a 316114i bk14: 18a 316075i bk15: 16a 316081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00155001
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315572 n_act=24 n_pre=8 n_req=261 n_rd=414 n_write=108 bw_util=0.003302
n_activity=2451 dram_eff=0.4259
bk0: 62a 315848i bk1: 58a 315844i bk2: 50a 315729i bk3: 46a 315738i bk4: 60a 315997i bk5: 60a 315968i bk6: 10a 316093i bk7: 8a 316066i bk8: 2a 316113i bk9: 6a 316105i bk10: 6a 316107i bk11: 4a 316113i bk12: 4a 316111i bk13: 4a 316113i bk14: 16a 316082i bk15: 18a 316074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00151206
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315574 n_act=24 n_pre=8 n_req=260 n_rd=412 n_write=108 bw_util=0.00329
n_activity=2481 dram_eff=0.4192
bk0: 60a 315862i bk1: 62a 315843i bk2: 50a 315699i bk3: 44a 315765i bk4: 60a 315996i bk5: 60a 315970i bk6: 10a 316095i bk7: 6a 316083i bk8: 4a 316109i bk9: 4a 316109i bk10: 2a 316114i bk11: 6a 316109i bk12: 8a 316104i bk13: 4a 316115i bk14: 14a 316082i bk15: 18a 316074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00167022
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315570 n_act=26 n_pre=10 n_req=260 n_rd=412 n_write=108 bw_util=0.00329
n_activity=2477 dram_eff=0.4199
bk0: 64a 315847i bk1: 60a 315831i bk2: 48a 315712i bk3: 44a 315739i bk4: 60a 315991i bk5: 60a 315971i bk6: 8a 316100i bk7: 10a 316076i bk8: 6a 316108i bk9: 2a 316115i bk10: 4a 316110i bk11: 6a 316104i bk12: 4a 316110i bk13: 6a 316111i bk14: 18a 316077i bk15: 12a 316083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0016544
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315574 n_act=26 n_pre=10 n_req=258 n_rd=408 n_write=108 bw_util=0.003265
n_activity=2456 dram_eff=0.4202
bk0: 62a 315841i bk1: 58a 315844i bk2: 48a 315704i bk3: 44a 315765i bk4: 60a 315994i bk5: 60a 315969i bk6: 10a 316093i bk7: 6a 316078i bk8: 2a 316112i bk9: 8a 316102i bk10: 6a 316108i bk11: 4a 316111i bk12: 6a 316108i bk13: 2a 316118i bk14: 16a 316081i bk15: 16a 316078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0012495
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315570 n_act=26 n_pre=10 n_req=260 n_rd=408 n_write=112 bw_util=0.00329
n_activity=2485 dram_eff=0.4185
bk0: 62a 315794i bk1: 62a 315849i bk2: 48a 315723i bk3: 44a 315782i bk4: 60a 315993i bk5: 60a 315960i bk6: 8a 316099i bk7: 8a 316081i bk8: 6a 316107i bk9: 4a 316110i bk10: 2a 316114i bk11: 6a 316106i bk12: 6a 316105i bk13: 4a 316113i bk14: 16a 316078i bk15: 12a 316089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00141083
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315572 n_act=24 n_pre=8 n_req=261 n_rd=408 n_write=114 bw_util=0.003302
n_activity=2438 dram_eff=0.4282
bk0: 62a 315820i bk1: 60a 315799i bk2: 50a 315648i bk3: 46a 315711i bk4: 60a 315997i bk5: 60a 315967i bk6: 8a 316101i bk7: 6a 316083i bk8: 4a 316109i bk9: 6a 316103i bk10: 6a 316104i bk11: 2a 316114i bk12: 4a 316113i bk13: 6a 316110i bk14: 16a 316082i bk15: 12a 316088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177145
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315578 n_act=24 n_pre=8 n_req=258 n_rd=410 n_write=106 bw_util=0.003265
n_activity=2445 dram_eff=0.4221
bk0: 62a 315819i bk1: 62a 315830i bk2: 48a 315738i bk3: 46a 315722i bk4: 60a 315995i bk5: 58a 315986i bk6: 12a 316091i bk7: 6a 316107i bk8: 2a 316114i bk9: 6a 316105i bk10: 4a 316109i bk11: 4a 316111i bk12: 6a 316106i bk13: 2a 316118i bk14: 16a 316081i bk15: 16a 316080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139818
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315576 n_act=26 n_pre=10 n_req=257 n_rd=410 n_write=104 bw_util=0.003252
n_activity=2404 dram_eff=0.4276
bk0: 62a 315791i bk1: 66a 315813i bk2: 50a 315706i bk3: 44a 315737i bk4: 60a 315994i bk5: 60a 315987i bk6: 8a 316093i bk7: 4a 316111i bk8: 6a 316107i bk9: 4a 316111i bk10: 2a 316116i bk11: 6a 316108i bk12: 6a 316109i bk13: 4a 316114i bk14: 16a 316080i bk15: 12a 316089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00141716
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315568 n_act=27 n_pre=11 n_req=260 n_rd=416 n_write=104 bw_util=0.00329
n_activity=2411 dram_eff=0.4314
bk0: 66a 315778i bk1: 64a 315827i bk2: 50a 315744i bk3: 46a 315714i bk4: 60a 315994i bk5: 60a 315993i bk6: 8a 316097i bk7: 4a 316110i bk8: 4a 316108i bk9: 6a 316105i bk10: 6a 316106i bk11: 2a 316116i bk12: 4a 316116i bk13: 8a 316101i bk14: 16a 316072i bk15: 12a 316085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00138869
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315574 n_act=26 n_pre=10 n_req=258 n_rd=412 n_write=104 bw_util=0.003265
n_activity=2416 dram_eff=0.4272
bk0: 64a 315808i bk1: 62a 315839i bk2: 48a 315688i bk3: 44a 315667i bk4: 60a 315993i bk5: 60a 315998i bk6: 12a 316092i bk7: 4a 316111i bk8: 2a 316113i bk9: 6a 316105i bk10: 4a 316109i bk11: 4a 316111i bk12: 6a 316107i bk13: 4a 316105i bk14: 16a 316075i bk15: 16a 316079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00145828
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315580 n_act=25 n_pre=9 n_req=256 n_rd=408 n_write=104 bw_util=0.003239
n_activity=2410 dram_eff=0.4249
bk0: 64a 315820i bk1: 60a 315843i bk2: 48a 315739i bk3: 44a 315716i bk4: 60a 315996i bk5: 60a 315991i bk6: 8a 316101i bk7: 4a 316111i bk8: 6a 316105i bk9: 4a 316108i bk10: 2a 316114i bk11: 6a 316107i bk12: 6a 316106i bk13: 6a 316110i bk14: 18a 316076i bk15: 12a 316087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131593
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315580 n_act=25 n_pre=9 n_req=256 n_rd=408 n_write=104 bw_util=0.003239
n_activity=2423 dram_eff=0.4226
bk0: 68a 315811i bk1: 60a 315845i bk2: 48a 315757i bk3: 44a 315728i bk4: 60a 315990i bk5: 60a 315993i bk6: 8a 316100i bk7: 2a 316113i bk8: 4a 316109i bk9: 8a 316100i bk10: 8a 316103i bk11: 2a 316118i bk12: 4a 316113i bk13: 4a 316113i bk14: 14a 316083i bk15: 14a 316086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00106287
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315578 n_act=25 n_pre=9 n_req=257 n_rd=410 n_write=104 bw_util=0.003252
n_activity=2418 dram_eff=0.4251
bk0: 64a 315809i bk1: 60a 315843i bk2: 48a 315764i bk3: 44a 315731i bk4: 60a 315997i bk5: 64a 315984i bk6: 10a 316093i bk7: 4a 316107i bk8: 4a 316106i bk9: 4a 316108i bk10: 4a 316110i bk11: 6a 316108i bk12: 6a 316110i bk13: 2a 316116i bk14: 16a 316080i bk15: 14a 316082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119573
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315566 n_act=25 n_pre=9 n_req=263 n_rd=418 n_write=108 bw_util=0.003328
n_activity=2474 dram_eff=0.4252
bk0: 60a 315806i bk1: 60a 315864i bk2: 50a 315765i bk3: 48a 315683i bk4: 60a 316000i bk5: 64a 315983i bk6: 8a 316100i bk7: 6a 316104i bk8: 4a 316108i bk9: 4a 316110i bk10: 6a 316104i bk11: 4a 316110i bk12: 2a 316116i bk13: 10a 316090i bk14: 18a 316075i bk15: 14a 316075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148675
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315560 n_act=25 n_pre=9 n_req=266 n_rd=424 n_write=108 bw_util=0.003366
n_activity=2493 dram_eff=0.4268
bk0: 64a 315811i bk1: 60a 315835i bk2: 48a 315745i bk3: 50a 315683i bk4: 60a 315994i bk5: 64a 315985i bk6: 10a 316096i bk7: 6a 316105i bk8: 4a 316108i bk9: 8a 316100i bk10: 6a 316109i bk11: 2a 316116i bk12: 4a 316112i bk13: 6a 316101i bk14: 14a 316080i bk15: 18a 316076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159746
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315564 n_act=24 n_pre=8 n_req=265 n_rd=422 n_write=108 bw_util=0.003353
n_activity=2479 dram_eff=0.4276
bk0: 60a 315813i bk1: 60a 315853i bk2: 50a 315746i bk3: 50a 315706i bk4: 60a 315997i bk5: 64a 315988i bk6: 10a 316083i bk7: 8a 316098i bk8: 4a 316107i bk9: 4a 316107i bk10: 4a 316109i bk11: 6a 316107i bk12: 6a 316110i bk13: 2a 316118i bk14: 16a 316080i bk15: 18a 316070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00127481
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315572 n_act=23 n_pre=7 n_req=262 n_rd=416 n_write=108 bw_util=0.003315
n_activity=2451 dram_eff=0.4276
bk0: 60a 315821i bk1: 56a 315867i bk2: 50a 315729i bk3: 48a 315688i bk4: 60a 315998i bk5: 64a 315989i bk6: 8a 316090i bk7: 10a 316097i bk8: 4a 316109i bk9: 4a 316109i bk10: 6a 316101i bk11: 4a 316109i bk12: 2a 316116i bk13: 6a 316110i bk14: 18a 316080i bk15: 16a 316081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139818
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315574 n_act=23 n_pre=7 n_req=261 n_rd=418 n_write=104 bw_util=0.003302
n_activity=2420 dram_eff=0.4314
bk0: 64a 315822i bk1: 56a 315870i bk2: 48a 315723i bk3: 48a 315711i bk4: 60a 315993i bk5: 64a 315987i bk6: 10a 316096i bk7: 6a 316103i bk8: 4a 316108i bk9: 8a 316098i bk10: 6a 316107i bk11: 2a 316115i bk12: 4a 316113i bk13: 4a 316112i bk14: 14a 316082i bk15: 20a 316071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0016544
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315574 n_act=23 n_pre=7 n_req=261 n_rd=418 n_write=104 bw_util=0.003302
n_activity=2417 dram_eff=0.4319
bk0: 60a 315825i bk1: 58a 315863i bk2: 48a 315736i bk3: 48a 315701i bk4: 60a 315992i bk5: 64a 315973i bk6: 10a 316093i bk7: 8a 316100i bk8: 4a 316107i bk9: 4a 316107i bk10: 4a 316109i bk11: 6a 316105i bk12: 6a 316112i bk13: 6a 316109i bk14: 18a 316075i bk15: 14a 316083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0016892
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315576 n_act=25 n_pre=9 n_req=258 n_rd=412 n_write=104 bw_util=0.003265
n_activity=2424 dram_eff=0.4257
bk0: 66a 315792i bk1: 54a 315868i bk2: 48a 315724i bk3: 44a 315733i bk4: 60a 315993i bk5: 64a 315982i bk6: 6a 316102i bk7: 8a 316099i bk8: 4a 316107i bk9: 6a 316106i bk10: 8a 316100i bk11: 4a 316113i bk12: 2a 316116i bk13: 6a 316109i bk14: 16a 316077i bk15: 16a 316077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00185685
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315576 n_act=25 n_pre=9 n_req=258 n_rd=412 n_write=104 bw_util=0.003265
n_activity=2421 dram_eff=0.4263
bk0: 66a 315780i bk1: 56a 315855i bk2: 46a 315730i bk3: 44a 315723i bk4: 60a 315995i bk5: 64a 315985i bk6: 10a 316095i bk7: 6a 316103i bk8: 4a 316108i bk9: 6a 316101i bk10: 4a 316109i bk11: 4a 316113i bk12: 6a 316110i bk13: 4a 316115i bk14: 14a 316085i bk15: 18a 316073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00217951
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315578 n_act=25 n_pre=9 n_req=257 n_rd=414 n_write=100 bw_util=0.003252
n_activity=2409 dram_eff=0.4267
bk0: 64a 315789i bk1: 58a 315869i bk2: 48a 315730i bk3: 44a 315730i bk4: 60a 315995i bk5: 64a 315985i bk6: 6a 316102i bk7: 10a 316096i bk8: 6a 316104i bk9: 4a 316110i bk10: 4a 316110i bk11: 4a 316112i bk12: 4a 316112i bk13: 6a 316109i bk14: 18a 316076i bk15: 14a 316077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00125583
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315588 n_act=23 n_pre=7 n_req=254 n_rd=408 n_write=100 bw_util=0.003214
n_activity=2327 dram_eff=0.4366
bk0: 62a 315795i bk1: 54a 315855i bk2: 46a 315735i bk3: 46a 315711i bk4: 60a 315992i bk5: 64a 315986i bk6: 8a 316099i bk7: 8a 316100i bk8: 2a 316111i bk9: 6a 316107i bk10: 8a 316101i bk11: 4a 316110i bk12: 2a 316116i bk13: 6a 316109i bk14: 16a 316077i bk15: 16a 316078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00192328
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315582 n_act=24 n_pre=8 n_req=256 n_rd=412 n_write=100 bw_util=0.003239
n_activity=2403 dram_eff=0.4261
bk0: 66a 315802i bk1: 56a 315881i bk2: 44a 315774i bk3: 46a 315711i bk4: 60a 315995i bk5: 64a 315990i bk6: 10a 316097i bk7: 6a 316106i bk8: 4a 316109i bk9: 6a 316103i bk10: 4a 316109i bk11: 4a 316112i bk12: 6a 316107i bk13: 4a 316113i bk14: 14a 316081i bk15: 18a 316076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00169553
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315588 n_act=23 n_pre=7 n_req=254 n_rd=408 n_write=100 bw_util=0.003214
n_activity=2371 dram_eff=0.4285
bk0: 60a 315817i bk1: 58a 315873i bk2: 46a 315762i bk3: 44a 315743i bk4: 60a 315996i bk5: 64a 315979i bk6: 6a 316104i bk7: 10a 316098i bk8: 6a 316106i bk9: 4a 316109i bk10: 4a 316108i bk11: 4a 316110i bk12: 4a 316110i bk13: 6a 316106i bk14: 18a 316073i bk15: 14a 316084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00152471
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315588 n_act=23 n_pre=7 n_req=254 n_rd=404 n_write=104 bw_util=0.003214
n_activity=2374 dram_eff=0.428
bk0: 64a 315811i bk1: 54a 315870i bk2: 44a 315748i bk3: 44a 315723i bk4: 56a 316000i bk5: 64a 315984i bk6: 8a 316075i bk7: 8a 316100i bk8: 2a 316112i bk9: 6a 316106i bk10: 8a 316100i bk11: 4a 316111i bk12: 2a 316115i bk13: 6a 316110i bk14: 16a 316080i bk15: 18a 316072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00160063
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315582 n_act=23 n_pre=7 n_req=257 n_rd=406 n_write=108 bw_util=0.003252
n_activity=2407 dram_eff=0.4271
bk0: 58a 315823i bk1: 58a 315838i bk2: 44a 315749i bk3: 44a 315763i bk4: 60a 315960i bk5: 64a 315984i bk6: 10a 316052i bk7: 4a 316109i bk8: 4a 316108i bk9: 6a 316102i bk10: 4a 316109i bk11: 6a 316107i bk12: 6a 316109i bk13: 4a 316113i bk14: 18a 316075i bk15: 16a 316072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00227441
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=316126 n_nop=315586 n_act=23 n_pre=7 n_req=255 n_rd=402 n_write=108 bw_util=0.003227
n_activity=2412 dram_eff=0.4229
bk0: 60a 315838i bk1: 56a 315872i bk2: 44a 315785i bk3: 44a 315741i bk4: 60a 315959i bk5: 64a 315986i bk6: 4a 316068i bk7: 8a 316100i bk8: 6a 316105i bk9: 4a 316110i bk10: 6a 316104i bk11: 2a 316113i bk12: 4a 316112i bk13: 8a 316103i bk14: 18a 316078i bk15: 14a 316085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136971

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12749, Miss = 204, Miss_rate = 0.016, Pending_hits = 35, Reservation_fails = 6
L2_cache_bank[1]: Access = 14193, Miss = 205, Miss_rate = 0.014, Pending_hits = 43, Reservation_fails = 12
L2_cache_bank[2]: Access = 7261, Miss = 206, Miss_rate = 0.028, Pending_hits = 53, Reservation_fails = 33
L2_cache_bank[3]: Access = 6713, Miss = 207, Miss_rate = 0.031, Pending_hits = 51, Reservation_fails = 56
L2_cache_bank[4]: Access = 7469, Miss = 207, Miss_rate = 0.028, Pending_hits = 40, Reservation_fails = 50
L2_cache_bank[5]: Access = 7596, Miss = 206, Miss_rate = 0.027, Pending_hits = 50, Reservation_fails = 42
L2_cache_bank[6]: Access = 6712, Miss = 206, Miss_rate = 0.031, Pending_hits = 39, Reservation_fails = 58
L2_cache_bank[7]: Access = 7553, Miss = 204, Miss_rate = 0.027, Pending_hits = 42, Reservation_fails = 17
L2_cache_bank[8]: Access = 7505, Miss = 204, Miss_rate = 0.027, Pending_hits = 42, Reservation_fails = 14
L2_cache_bank[9]: Access = 6599, Miss = 204, Miss_rate = 0.031, Pending_hits = 40, Reservation_fails = 29
L2_cache_bank[10]: Access = 8467, Miss = 205, Miss_rate = 0.024, Pending_hits = 45, Reservation_fails = 24
L2_cache_bank[11]: Access = 7655, Miss = 205, Miss_rate = 0.027, Pending_hits = 33, Reservation_fails = 27
L2_cache_bank[12]: Access = 7314, Miss = 208, Miss_rate = 0.028, Pending_hits = 41, Reservation_fails = 25
L2_cache_bank[13]: Access = 7789, Miss = 206, Miss_rate = 0.026, Pending_hits = 39, Reservation_fails = 22
L2_cache_bank[14]: Access = 7707, Miss = 204, Miss_rate = 0.026, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 6565, Miss = 204, Miss_rate = 0.031, Pending_hits = 36, Reservation_fails = 11
L2_cache_bank[16]: Access = 12345, Miss = 205, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 29
L2_cache_bank[17]: Access = 13267, Miss = 209, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 86
L2_cache_bank[18]: Access = 12361, Miss = 212, Miss_rate = 0.017, Pending_hits = 44, Reservation_fails = 43
L2_cache_bank[19]: Access = 12886, Miss = 211, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 9
L2_cache_bank[20]: Access = 13043, Miss = 208, Miss_rate = 0.016, Pending_hits = 47, Reservation_fails = 32
L2_cache_bank[21]: Access = 12153, Miss = 209, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[22]: Access = 11728, Miss = 209, Miss_rate = 0.018, Pending_hits = 53, Reservation_fails = 17
L2_cache_bank[23]: Access = 13787, Miss = 206, Miss_rate = 0.015, Pending_hits = 73, Reservation_fails = 42
L2_cache_bank[24]: Access = 12649, Miss = 206, Miss_rate = 0.016, Pending_hits = 55, Reservation_fails = 36
L2_cache_bank[25]: Access = 11761, Miss = 207, Miss_rate = 0.018, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[26]: Access = 13686, Miss = 204, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 3
L2_cache_bank[27]: Access = 12697, Miss = 206, Miss_rate = 0.016, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[28]: Access = 11168, Miss = 204, Miss_rate = 0.018, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 12685, Miss = 202, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 29
L2_cache_bank[30]: Access = 13599, Miss = 203, Miss_rate = 0.015, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[31]: Access = 11653, Miss = 201, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 331315
L2_total_cache_misses = 6587
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 1386
L2_total_cache_reservation_fails = 754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=474889
icnt_total_pkts_simt_to_mem=875609
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 662626
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1350483
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000258944
	minimum = 0 (at node 0)
	maximum = 0.00608519 (at node 14)
Accepted packet rate average = 0.000258944
	minimum = 0 (at node 0)
	maximum = 0.00608519 (at node 14)
Injected flit rate average = 0.000647361
	minimum = 0 (at node 0)
	maximum = 0.0121704 (at node 16)
Accepted flit rate average= 0.000647361
	minimum = 0 (at node 0)
	maximum = 0.0223124 (at node 14)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8689 (13 samples)
	minimum = 6 (13 samples)
	maximum = 88.0769 (13 samples)
Network latency average = 12.4871 (13 samples)
	minimum = 6 (13 samples)
	maximum = 78.8462 (13 samples)
Flit latency average = 12.0757 (13 samples)
	minimum = 6 (13 samples)
	maximum = 75.1538 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0217948 (13 samples)
	minimum = 0.0103684 (13 samples)
	maximum = 0.0547215 (13 samples)
Accepted packet rate average = 0.0217948 (13 samples)
	minimum = 0.0103684 (13 samples)
	maximum = 0.0547215 (13 samples)
Injected flit rate average = 0.0530832 (13 samples)
	minimum = 0.0212048 (13 samples)
	maximum = 0.166094 (13 samples)
Accepted flit rate average = 0.0530832 (13 samples)
	minimum = 0.0270173 (13 samples)
	maximum = 0.130336 (13 samples)
Injected packet size average = 2.43559 (13 samples)
Accepted packet size average = 2.43559 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 21 sec (141 sec)
gpgpu_simulation_rate = 141649 (inst/sec)
gpgpu_simulation_rate = 2944 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,1,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,415181)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,415181)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(6,0,0) tid=(25,7,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(14,0,0) tid=(25,10,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(12,0,0) tid=(21,28,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (404,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(405,415181)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (408,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (409,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (410,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (410,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (412,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (412,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (412,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (413,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (417,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (417,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (420,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (424,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (430,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 415681  inst.: 20296821 (ipc=648.4) sim_rate=142935 (inst/sec) elapsed = 0:0:02:22 / Fri Jul 27 18:57:56 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(15,0,0) tid=(11,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (818,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1300,415181), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 1301
gpu_sim_insn = 354304
gpu_ipc =     272.3321
gpu_tot_sim_cycle = 416482
gpu_tot_sim_insn = 20326905
gpu_tot_ipc =      48.8062
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 45229
gpu_total_sim_rate=143147

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 404216
	L1I_total_cache_misses = 2510
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44279, Miss = 22964, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 48059
	L1D_cache_core[1]: Access = 45125, Miss = 22887, Miss_rate = 0.507, Pending_hits = 3671, Reservation_fails = 49280
	L1D_cache_core[2]: Access = 45472, Miss = 23124, Miss_rate = 0.509, Pending_hits = 3080, Reservation_fails = 48458
	L1D_cache_core[3]: Access = 45452, Miss = 23187, Miss_rate = 0.510, Pending_hits = 3548, Reservation_fails = 44271
	L1D_cache_core[4]: Access = 45398, Miss = 23136, Miss_rate = 0.510, Pending_hits = 3292, Reservation_fails = 45891
	L1D_cache_core[5]: Access = 48631, Miss = 25114, Miss_rate = 0.516, Pending_hits = 3317, Reservation_fails = 45789
	L1D_cache_core[6]: Access = 44066, Miss = 22313, Miss_rate = 0.506, Pending_hits = 3740, Reservation_fails = 44299
	L1D_cache_core[7]: Access = 33710, Miss = 17032, Miss_rate = 0.505, Pending_hits = 2800, Reservation_fails = 30196
	L1D_cache_core[8]: Access = 35544, Miss = 17971, Miss_rate = 0.506, Pending_hits = 2766, Reservation_fails = 29515
	L1D_cache_core[9]: Access = 36642, Miss = 18637, Miss_rate = 0.509, Pending_hits = 2735, Reservation_fails = 24827
	L1D_cache_core[10]: Access = 36339, Miss = 18697, Miss_rate = 0.515, Pending_hits = 2776, Reservation_fails = 34291
	L1D_cache_core[11]: Access = 45126, Miss = 23178, Miss_rate = 0.514, Pending_hits = 3325, Reservation_fails = 43866
	L1D_cache_core[12]: Access = 47629, Miss = 23842, Miss_rate = 0.501, Pending_hits = 3301, Reservation_fails = 44829
	L1D_cache_core[13]: Access = 46040, Miss = 23143, Miss_rate = 0.503, Pending_hits = 3284, Reservation_fails = 45000
	L1D_cache_core[14]: Access = 45180, Miss = 22673, Miss_rate = 0.502, Pending_hits = 3744, Reservation_fails = 43884
	L1D_total_cache_accesses = 644633
	L1D_total_cache_misses = 327898
	L1D_total_cache_miss_rate = 0.5087
	L1D_total_cache_pending_hits = 49006
	L1D_total_cache_reservation_fails = 622455
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 9167
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0489
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187557
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 434898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 401706
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2510
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5280, 5280, 5259, 5259, 5259, 5259, 5259, 5259, 635, 635, 328, 328, 363, 363, 328, 328, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 23304384
gpgpu_n_tot_w_icount = 728262
gpgpu_n_stall_shd_mem = 1056854
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35720
gpgpu_n_mem_write_global = 295454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3903588
gpgpu_n_store_insn = 1967716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 274088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1056854
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1373619	W0_Idle:325226	W0_Scoreboard:2944713	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1158	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:603859
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 285760 {8:35720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19783600 {40:163126,72:74032,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4857920 {136:35720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363632 {8:295454,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 182 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 416481 
mrq_lat_table:3669 	2083 	1744 	400 	337 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	328827 	2344 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24704 	48117 	192098 	66404 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17866 	12862 	4112 	869 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	1051 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	825 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[1]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[2]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[3]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[4]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[5]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[6]:        18        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[7]:        16        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[8]:        20        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[9]:        36        34        38        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[10]:        36        36        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[11]:        28        36        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[12]:        28        36        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[13]:        36        35        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[14]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[15]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[16]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[17]:        36        34        36        38         0         0         0         0         0         0         0         0         0         2         6         5 
dram[18]:        36        34        36        38         0         0         0         0         0         0         0         0         0         1         6         6 
dram[19]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[20]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[21]:        36        32        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[22]:        36        32        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[23]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[24]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[25]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[26]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[27]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[28]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[29]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[30]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[31]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056      1974     11294       367       379      1260      1728     26298     53355     71787     62234     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489       363       648      1299      1813     33468     34333     61367     60496     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874       362       388      1288      1886     42184     32597     59631     60495     87546     86678    132095    113661 
dram[3]:    158966    140515    165828     13065       367       422      1335      1938     31730     49991     68401     58756     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164       363      3532      1324      1984     29991     30856     57890     57020     94624     84937    111107    120848 
dram[5]:    137921    147700    164240     14056       360       417      1383      1622     38800     29121     56153     57018     84067     83199    128684    110214 
dram[6]:    155572    145968     21826     14800       396       394      1372      1502     28254     46619     65014     55279     82325     92083    109333    127858 
dram[7]:    145146    163343     27307     15377       392       631      1360      1641     26514     27381     54411     72844     91241     90375    116549    117446 
dram[8]:    143405    144246     33327     15994       387       377      1348      1695     35417     34550     80631     62458     89502     99066    125275    115669 
dram[9]:    152196    142484    167858      2689       363       384      1415      1714     33685     43236     61583     60717     87764     88634    114783    124452 
dram[10]:    141662    159980      1985    166364       362       535      1411       360     51047     32814     59846     69459     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     16934       360       419      1058     13683     31947     31072     77264     58980     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532       388      6722      1052      3338     30207     39851     58107     57242     84285     84243    111315    121034 
dram[13]:    138142    156596      2167     18045       384       416      1075      1641     47675     29337     56370     66072     84283     82508    109571    110363 
dram[14]:    155802    146173      2156     18613       381       392      1071     10317     28471     27596     73894     55504     82541     92299    118541    117594 
dram[15]:    145378    144429      2354     19167       416      1541      1031      8626     26731     36467     54629     81686    100123     90592    116783    117578 
dram[16]:    143630    153184      2341     19681       417       367      1028     17263     44295     34767     61800     62675     89727    107910    125528    115876 
dram[17]:    152399    142437    167929      2756       416       363      1049      6934     33900     43453     70511     60933     87985     88496    115013    114133 
dram[18]:    141841    140787      2807    166494       409       359      1045       370     32164     33031     60063     78320     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759       438       367      1039     13898     40908     31289     58324     59197     86245    104545    122112    112426 
dram[20]:    148995    135986    164743      2829       531       379      1035      3554     30424     40066     67124     57457     84505     85372    111480    110688 
dram[21]:    138363    154444      4864      2812       416       377      1083      1858     28687     29553     56585     74950     93358     83634    109736    110690 
dram[22]:    145591    143445      5481      2878       370       358      1079     10533     37525     27813     54846     55721     82766    101173    118686    117906 
dram[23]:    145590    141664      6019      2910       458       354      1092      8843     26946     36683     63740     62891    108965     90809    117018    126604 
dram[24]:    143825    150355      6605      2997       402       352      1088     26082     44512     34983     62017     71570     89942     89070    134400    116138 
dram[25]:    142079    139845    168455      2785       532       350      1218      7152     34117     33249     70728     61150     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683       543       391      1205      5457     32380     33246     60278     59414    105601     87330    113530    123190 
dram[27]:    140332    146800      8171    164918       538       387      1101     22725     41126     31506     58540     68183     86462     85587    131045    112610 
dram[28]:    138587    136126    164739      2812       433       360      1097      3771     30639     29771     67341     57674     84722     94409    111746    110853 
dram[29]:    138586    162333      9499      2910       419       358      1672      2073     28904     29770     56802     55937    102231     83851    110000    119772 
dram[30]:    145799    144158     10115      2962       574       354      1685     19363     37741     28029     55063     64798     82983    101389    127602    118106 
dram[31]:    154518    141745     10679      3019       397       370      1661       371     27163     45569     63957     63107     90159     91025    117190    135448 
average row accesses per activate:
dram[0]: 18.000000 13.666667 21.000000 19.000000 30.000000 32.000000  3.000000  7.000000  4.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[1]: 12.666667 12.333333 21.000000 19.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[2]: 12.666667 12.666667 21.500000 19.500000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[3]: 12.333333 13.000000 22.000000 19.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[4]: 13.000000 12.333333 21.500000 19.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[5]: 12.666667 13.000000 21.500000 19.000000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[6]:  8.000000 12.666667 21.000000 19.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  3.000000  4.500000  3.000000 
dram[7]:  7.800000 12.333333 21.000000 19.000000 30.000000 32.000000  5.000000  5.000000  1.000000  4.000000  3.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[8]:  8.200000 13.000000 21.000000 19.000000 30.000000 32.000000  4.000000  6.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[9]: 13.666667 12.666667 21.500000 20.500000 30.000000 32.000000  4.000000  4.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000  4.000000  3.000000 
dram[10]: 13.666667 13.000000 20.000000 20.500000 30.000000 30.000000  6.000000  3.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[11]:  8.200000 13.666667 20.500000 20.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[12]:  8.600000 13.333333 20.500000 20.500000 30.000000 30.000000  4.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  4.000000  3.000000 
dram[13]: 10.500000 13.000000 20.000000 20.000000 30.000000 30.000000  6.000000  2.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[14]: 10.500000 12.666667 20.000000 20.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  3.000000  4.500000  3.000000 
dram[15]: 11.000000 12.666667 20.000000 20.000000 30.000000 30.000000  4.000000  1.000000  2.000000  4.000000  4.000000  1.000000  2.000000  2.000000  3.500000  3.500000 
dram[16]: 10.500000 12.666667 20.000000 20.000000 30.000000 32.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  3.500000 
dram[17]: 13.333333 12.666667 20.500000 22.000000 30.000000 32.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  2.500000  4.500000  3.500000 
dram[18]: 14.000000 12.666667 20.000000 23.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  1.500000  3.500000  4.500000 
dram[19]: 13.333333 12.666667 20.500000 23.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  4.500000 
dram[20]: 13.333333 18.000000 20.500000 22.000000 30.000000 32.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  4.500000  4.000000 
dram[21]: 14.000000 17.000000 20.000000 22.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  2.000000  3.500000  5.000000 
dram[22]: 13.333333 17.500000 20.000000 22.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  4.500000  3.500000 
dram[23]:  8.600000 16.500000 20.000000 21.000000 30.000000 32.000000  3.000000  4.000000  2.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[24]:  8.600000 17.000000 19.500000 21.000000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[25]:  8.400000 17.500000 20.000000 20.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[26]: 13.666667 16.500000 20.500000 20.500000 30.000000 32.000000  4.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[27]: 10.750000 17.000000 20.000000 20.500000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[28]: 13.333333 17.500000 20.500000 20.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[29]: 14.000000 16.500000 20.000000 20.000000 28.000000 32.000000  6.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.500000 
dram[30]: 13.000000 17.500000 20.000000 20.000000 32.000000 32.000000  7.000000  2.000000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000  4.500000  4.000000 
dram[31]: 13.333333 17.000000 19.000000 20.000000 32.000000 32.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  4.500000  3.500000 
average row locality = 8295/780 = 10.634615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        31        24        22        30        30         3         5         4         1         2         3         2         2         9         8 
dram[1]:        30        29        24        23        30        30         5         4         1         3         3         2         2         2         8         9 
dram[2]:        30        30        25        23        30        30         5         3         2         2         1         3         4         2         7         9 
dram[3]:        29        31        26        22        30        30         4         5         3         1         2         3         2         2         9         8 
dram[4]:        31        29        25        23        30        30         5         4         1         3         3         2         2         2         8         9 
dram[5]:        30        31        25        22        30        30         5         3         2         2         1         3         4         2         7         9 
dram[6]:        32        30        24        22        30        30         4         5         3         1         2         3         2         3         9         6 
dram[7]:        31        29        24        22        30        30         5         3         1         4         3         2         3         1         8         8 
dram[8]:        31        31        24        22        30        30         4         4         3         2         1         3         3         2         8         6 
dram[9]:        31        30        25        23        30        30         4         3         2         3         3         1         2         3         8         6 
dram[10]:        31        31        24        23        30        29         6         3         1         3         2         2         3         1         8         8 
dram[11]:        31        33        25        22        30        30         4         2         3         2         1         3         3         2         8         6 
dram[12]:        33        32        25        23        30        30         4         2         2         3         3         1         2         4         8         6 
dram[13]:        32        31        24        22        30        30         6         2         1         3         2         2         3         2         8         8 
dram[14]:        32        30        24        22        30        30         4         2         3         2         1         3         3         3         9         6 
dram[15]:        34        30        24        22        30        30         4         1         2         4         4         1         2         2         7         7 
dram[16]:        32        30        24        22        30        32         5         2         2         2         2         3         3         1         8         7 
dram[17]:        30        30        25        24        30        32         4         3         2         2         3         2         1         5         9         7 
dram[18]:        32        30        24        26        30        32         5         3         2         4         3         1         2         3         7         9 
dram[19]:        30        30        25        26        30        32         5         4         2         2         2         3         3         1         8         9 
dram[20]:        30        28        25        24        30        32         4         5         2         2         3         2         1         3         9         8 
dram[21]:        32        28        24        24        30        32         5         3         2         4         3         1         2         2         7        10 
dram[22]:        30        29        24        24        30        32         5         4         2         2         2         3         3         3         9         7 
dram[23]:        33        27        24        22        30        32         3         4         2         3         4         2         1         3         8         8 
dram[24]:        33        28        23        22        30        32         5         3         2         3         2         2         3         2         7         9 
dram[25]:        32        29        24        22        30        32         3         5         3         2         2         2         2         3         9         7 
dram[26]:        31        27        25        23        30        32         4         4         1         3         4         2         1         3         8         8 
dram[27]:        33        28        24        23        30        32         5         3         2         3         2         2         3         2         7         9 
dram[28]:        30        29        25        22        30        32         3         5         3         2         2         2         2         3         9         7 
dram[29]:        32        27        24        22        28        32         4         4         1         3         4         2         1         3         8         9 
dram[30]:        29        29        24        22        30        32         5         2         2         3         2         3         3         2         9         8 
dram[31]:        30        28        22        22        30        32         2         4         3         2         3         1         2         4         9         7 
total reads: 6599
bank skew: 34/1 = 34.00
chip skew: 213/201 = 1.06
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4733      2743       103       110     33670     33562       199       122       171       178       173       177       173       173      1108      1162
dram[1]:       4368      2919      1785       114     39823     32859       184       114       177       172       172       176       173       173       957       991
dram[2]:       4408      3123       114       121     32439      2123       181       103       173       173       177       172       173       174      1248      1114
dram[3]:       3960      3512       105       104     28046      1948       180       122       172       177       174       176       173       173       954      1112
dram[4]:       3667      2382       102       104     33296      1837       179       115       177       172       172       176       173       173      1096       952
dram[5]:       3890      2855       106       103     32677      1841       178       103       173       173       177       172       173       176      1377       830
dram[6]:       4168      2668       114       104     30311      2090       180       121       172       178       173       177       173       171       892       943
dram[7]:       3568      2850       101       104     36066      2020       179       105       177       173       172       173       172       178      1154       791
dram[8]:       3264      2177       100       104     36145      2135       181       114       172       173       177       172       177       173      1042       921
dram[9]:       3231      2857       107        96     28803      1939       178       131       173       175       172       177       176       172      1096       898
dram[10]:       3150      3506       111       103     34489      2213       175     37600       177       174       173       173       172       178      1189       693
dram[11]:       3043      3228       108        94     33885      2301       235       173       172       174       178       172       177       173      1018       994
dram[12]:       3202      3308       110       101     33105      2129       238       173       173       174       172       178       175      1270      1279      1169
dram[13]:       3379      3750       111       100     36196      2164       186       176       178       174       173       173       172      2114      1060       827
dram[14]:       2724      3769       108        95     36022      2404       199       173       171       173       178       172       177       172      1032      1101
dram[15]:       2631      3456       109        94     29317      2314       179       178       173       173       173       178       173       173      1265       833
dram[16]:       3965      3802       107        96     34923     26354       175       173       173       173       173       172       171       177       920       861
dram[17]:       3662      3865       110        95     34539     31295       189       172       173       173       174       174       178      1782       895       896
dram[18]:       3590      4078       106        98     29450     30279       178       172       173       172       173       178       173      1003      1257       908
dram[19]:       3518      4382       108        98     36328     30611       210       175       174       174       173       172       172       177      1157      1008
dram[20]:       3264      3309       114        95     36237     33988       198       171       173       173       174       173       177       172       958       997
dram[21]:       3501      3568       115        96     29183     33278       195       172       177       173       173       178       173       174      1208       869
dram[22]:       3422      3864       109        95     31705     27058       200       171       173       173       173       172       172       174      1012      1415
dram[23]:       3236      4088       115        90     37225     30966       215       172       173       172       172       176       178       173       996       980
dram[24]:       3108      3516       116        93     31406     30325       199       172       173       177       174       173       172       173      1090      1084
dram[25]:       3418      3906       113        95     33150     26482       178       171       172       176       173       174       174       174       909      1169
dram[26]:       3388      4296       147        98     38658     33398       184       171       178       172       172       174       177       174       950      1101
dram[27]:       2889      3732       135        98     32497     33439       198       171       174       176       174       173       171       173      1118       950
dram[28]:       3089      3873       138        95     29269     26964       222       171       172       175       173       173       173       174       897      1182
dram[29]:       3250      3713       147        95     37171     29741       114       171       178       172       172       176       177       172      1061      1104
dram[30]:       2894      4035       150        96     32001     34505       130       173       173       177       173       172       172       173       975      1103
dram[31]:       2582      4352       108        96     28454     29876        86       173       171       173       172       177       176       173       991      1317
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       224       174       178       178       177       184       177       177       381       379
dram[1]:        350       408       475       343       385       273       209       173       177       178       177       182       178       177       260       314
dram[2]:        378       448       483       524       264       359       209       175       178       178       177       177       178       178       360       413
dram[3]:        343       400       275       243       273       302       197       178       178       177       179       183       177       177       268       301
dram[4]:        299       346       221       250       307       237       197       181       177       177       178       183       177       177       326       307
dram[5]:        307       363       286       267       252       301       191       174       177       177       177       178       178       178       369       302
dram[6]:        386       381       454       325       414       360       197       174       178       178       177       185       177       177       303       243
dram[7]:        369       408       275       269       263       259       197       187       177       179       178       177       177       178       328       278
dram[8]:        295       358       217       263       311       324       197       174       178       178       177       178       184       177       255       223
dram[9]:        293       341       330       199       325       287       193       185       177       178       178       177       182       177       292       240
dram[10]:        381       413       290       285       303       247       189       178       177       178       177       178       177       178       325       237
dram[11]:        322       315       263       207       277       285       331       177       178       178       178       178       185       178       275       294
dram[12]:        364       356       285       277       281       230       339       177       177       177       178       178       182       436       430       422
dram[13]:        396       407       318       293       338       320       257       177       178       178       177       178       177       407       324       400
dram[14]:        313       380       280       223       264       373       265       177       177       177       178       178       185       178       320       384
dram[15]:        340       420       269       181       278       232       198       178       177       178       179       178       177       178       352       364
dram[16]:        323       373       261       223       533       503       188       177       177       177       178       177       177       177       260       272
dram[17]:        403       343       268       222       409       427       222       177       177       178       178       178       178       450       283       316
dram[18]:        366       329       237       207       321       281       200       178       177       177       177       178       177       391       309       331
dram[19]:        422       349       275       227       328       320       304       185       178       178       177       178       178       177       382       383
dram[20]:        376       305       272       205       508       438       240       178       177       177       178       177       177       177       233       238
dram[21]:        293       287       289       230       392       328       267       177       178       177       177       178       177       178       338       291
dram[22]:        332       267       285       202       659       664       275       178       177       177       178       177       178       178       394       345
dram[23]:        445       537       558       194       454       359       270       178       177       177       177       178       178       177       295       279
dram[24]:        417       503       530       235       341       320       278       177       177       185       178       177       177       178       329       403
dram[25]:        426       445       465       218       252       313       185       179       177       182       178       178       178       178       274       266
dram[26]:        473       423       389       206       277       258       203       178       178       177       177       178       177       177       263       309
dram[27]:        345       432       252       208       233       317       273       177       179       184       178       177       177       177       250       267
dram[28]:        352       440       271       217       397       355       281       178       177       182       178       177       177       177       264       319
dram[29]:        360       439       489       215       405       399       176       177       178       177       177       178       177       177       272       355
dram[30]:        376       447       497       226       371       443       210       177       178       185       177       178       177       177       288       278
dram[31]:        455       532       305       230       375       385       173       183       177       177       177       177       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316564 n_act=24 n_pre=8 n_req=260 n_rd=408 n_write=112 bw_util=0.00328
n_activity=2470 dram_eff=0.4211
bk0: 56a 316865i bk1: 62a 316815i bk2: 48a 316730i bk3: 44a 316751i bk4: 60a 316983i bk5: 60a 316957i bk6: 6a 317095i bk7: 10a 317066i bk8: 8a 317094i bk9: 2a 317104i bk10: 4a 317100i bk11: 6a 317094i bk12: 4a 317099i bk13: 4a 317104i bk14: 18a 317061i bk15: 16a 317069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00141589
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316566 n_act=24 n_pre=8 n_req=259 n_rd=410 n_write=108 bw_util=0.003267
n_activity=2465 dram_eff=0.4203
bk0: 60a 316845i bk1: 58a 316824i bk2: 48a 316708i bk3: 46a 316775i bk4: 60a 316988i bk5: 60a 316955i bk6: 10a 317083i bk7: 8a 317068i bk8: 2a 317102i bk9: 6a 317094i bk10: 6a 317096i bk11: 4a 317102i bk12: 4a 317100i bk13: 4a 317104i bk14: 16a 317070i bk15: 18a 317063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133705
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316564 n_act=24 n_pre=8 n_req=260 n_rd=412 n_write=108 bw_util=0.00328
n_activity=2439 dram_eff=0.4264
bk0: 60a 316841i bk1: 60a 316825i bk2: 50a 316655i bk3: 46a 316686i bk4: 60a 316989i bk5: 60a 316961i bk6: 10a 317087i bk7: 6a 317074i bk8: 4a 317101i bk9: 4a 317099i bk10: 2a 317104i bk11: 6a 317098i bk12: 8a 317093i bk13: 4a 317104i bk14: 14a 317073i bk15: 18a 317065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00167447
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316562 n_act=24 n_pre=8 n_req=261 n_rd=414 n_write=108 bw_util=0.003292
n_activity=2479 dram_eff=0.4211
bk0: 58a 316849i bk1: 62a 316819i bk2: 52a 316702i bk3: 44a 316754i bk4: 60a 316986i bk5: 60a 316954i bk6: 8a 317088i bk7: 10a 317067i bk8: 6a 317097i bk9: 2a 317104i bk10: 4a 317100i bk11: 6a 317093i bk12: 4a 317100i bk13: 4a 317104i bk14: 18a 317065i bk15: 16a 317071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00154518
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316562 n_act=24 n_pre=8 n_req=261 n_rd=414 n_write=108 bw_util=0.003292
n_activity=2451 dram_eff=0.4259
bk0: 62a 316838i bk1: 58a 316834i bk2: 50a 316719i bk3: 46a 316728i bk4: 60a 316987i bk5: 60a 316958i bk6: 10a 317083i bk7: 8a 317056i bk8: 2a 317103i bk9: 6a 317095i bk10: 6a 317097i bk11: 4a 317103i bk12: 4a 317101i bk13: 4a 317103i bk14: 16a 317072i bk15: 18a 317064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150733
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316564 n_act=24 n_pre=8 n_req=260 n_rd=412 n_write=108 bw_util=0.00328
n_activity=2481 dram_eff=0.4192
bk0: 60a 316852i bk1: 62a 316833i bk2: 50a 316689i bk3: 44a 316755i bk4: 60a 316986i bk5: 60a 316960i bk6: 10a 317085i bk7: 6a 317073i bk8: 4a 317099i bk9: 4a 317099i bk10: 2a 317104i bk11: 6a 317099i bk12: 8a 317094i bk13: 4a 317105i bk14: 14a 317072i bk15: 18a 317064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00166501
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316560 n_act=26 n_pre=10 n_req=260 n_rd=412 n_write=108 bw_util=0.00328
n_activity=2477 dram_eff=0.4199
bk0: 64a 316837i bk1: 60a 316821i bk2: 48a 316702i bk3: 44a 316729i bk4: 60a 316981i bk5: 60a 316961i bk6: 8a 317090i bk7: 10a 317066i bk8: 6a 317098i bk9: 2a 317105i bk10: 4a 317100i bk11: 6a 317094i bk12: 4a 317100i bk13: 6a 317101i bk14: 18a 317067i bk15: 12a 317073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00164924
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316564 n_act=26 n_pre=10 n_req=258 n_rd=408 n_write=108 bw_util=0.003254
n_activity=2456 dram_eff=0.4202
bk0: 62a 316831i bk1: 58a 316834i bk2: 48a 316694i bk3: 44a 316755i bk4: 60a 316984i bk5: 60a 316959i bk6: 10a 317083i bk7: 6a 317068i bk8: 2a 317102i bk9: 8a 317092i bk10: 6a 317098i bk11: 4a 317101i bk12: 6a 317098i bk13: 2a 317108i bk14: 16a 317071i bk15: 16a 317068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0012456
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316560 n_act=26 n_pre=10 n_req=260 n_rd=408 n_write=112 bw_util=0.00328
n_activity=2485 dram_eff=0.4185
bk0: 62a 316784i bk1: 62a 316839i bk2: 48a 316713i bk3: 44a 316772i bk4: 60a 316983i bk5: 60a 316950i bk6: 8a 317089i bk7: 8a 317071i bk8: 6a 317097i bk9: 4a 317100i bk10: 2a 317104i bk11: 6a 317096i bk12: 6a 317095i bk13: 4a 317103i bk14: 16a 317068i bk15: 12a 317079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00140643
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316562 n_act=24 n_pre=8 n_req=261 n_rd=408 n_write=114 bw_util=0.003292
n_activity=2438 dram_eff=0.4282
bk0: 62a 316810i bk1: 60a 316789i bk2: 50a 316638i bk3: 46a 316701i bk4: 60a 316987i bk5: 60a 316957i bk6: 8a 317091i bk7: 6a 317073i bk8: 4a 317099i bk9: 6a 317093i bk10: 6a 317094i bk11: 2a 317104i bk12: 4a 317103i bk13: 6a 317100i bk14: 16a 317072i bk15: 12a 317078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00176592
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316568 n_act=24 n_pre=8 n_req=258 n_rd=410 n_write=106 bw_util=0.003254
n_activity=2445 dram_eff=0.4221
bk0: 62a 316809i bk1: 62a 316820i bk2: 48a 316728i bk3: 46a 316712i bk4: 60a 316985i bk5: 58a 316976i bk6: 12a 317081i bk7: 6a 317097i bk8: 2a 317104i bk9: 6a 317095i bk10: 4a 317099i bk11: 4a 317101i bk12: 6a 317096i bk13: 2a 317108i bk14: 16a 317071i bk15: 16a 317070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139381
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316566 n_act=26 n_pre=10 n_req=257 n_rd=410 n_write=104 bw_util=0.003242
n_activity=2404 dram_eff=0.4276
bk0: 62a 316781i bk1: 66a 316803i bk2: 50a 316696i bk3: 44a 316727i bk4: 60a 316984i bk5: 60a 316977i bk6: 8a 317083i bk7: 4a 317101i bk8: 6a 317097i bk9: 4a 317101i bk10: 2a 317106i bk11: 6a 317098i bk12: 6a 317099i bk13: 4a 317104i bk14: 16a 317070i bk15: 12a 317079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00141273
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316558 n_act=27 n_pre=11 n_req=260 n_rd=416 n_write=104 bw_util=0.00328
n_activity=2411 dram_eff=0.4314
bk0: 66a 316768i bk1: 64a 316817i bk2: 50a 316734i bk3: 46a 316704i bk4: 60a 316984i bk5: 60a 316983i bk6: 8a 317087i bk7: 4a 317100i bk8: 4a 317098i bk9: 6a 317095i bk10: 6a 317096i bk11: 2a 317106i bk12: 4a 317106i bk13: 8a 317091i bk14: 16a 317062i bk15: 12a 317075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00138435
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316564 n_act=26 n_pre=10 n_req=258 n_rd=412 n_write=104 bw_util=0.003254
n_activity=2416 dram_eff=0.4272
bk0: 64a 316798i bk1: 62a 316829i bk2: 48a 316678i bk3: 44a 316657i bk4: 60a 316983i bk5: 60a 316988i bk6: 12a 317082i bk7: 4a 317101i bk8: 2a 317103i bk9: 6a 317095i bk10: 4a 317099i bk11: 4a 317101i bk12: 6a 317097i bk13: 4a 317095i bk14: 16a 317065i bk15: 16a 317069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00145373
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316570 n_act=25 n_pre=9 n_req=256 n_rd=408 n_write=104 bw_util=0.003229
n_activity=2410 dram_eff=0.4249
bk0: 64a 316810i bk1: 60a 316833i bk2: 48a 316729i bk3: 44a 316706i bk4: 60a 316986i bk5: 60a 316981i bk6: 8a 317091i bk7: 4a 317101i bk8: 6a 317095i bk9: 4a 317098i bk10: 2a 317104i bk11: 6a 317097i bk12: 6a 317096i bk13: 6a 317100i bk14: 18a 317066i bk15: 12a 317077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131182
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316570 n_act=25 n_pre=9 n_req=256 n_rd=408 n_write=104 bw_util=0.003229
n_activity=2423 dram_eff=0.4226
bk0: 68a 316801i bk1: 60a 316835i bk2: 48a 316747i bk3: 44a 316718i bk4: 60a 316980i bk5: 60a 316983i bk6: 8a 317090i bk7: 2a 317103i bk8: 4a 317099i bk9: 8a 317090i bk10: 8a 317093i bk11: 2a 317108i bk12: 4a 317103i bk13: 4a 317103i bk14: 14a 317073i bk15: 14a 317076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00105955
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316568 n_act=25 n_pre=9 n_req=257 n_rd=410 n_write=104 bw_util=0.003242
n_activity=2418 dram_eff=0.4251
bk0: 64a 316799i bk1: 60a 316833i bk2: 48a 316754i bk3: 44a 316721i bk4: 60a 316987i bk5: 64a 316974i bk6: 10a 317083i bk7: 4a 317097i bk8: 4a 317096i bk9: 4a 317098i bk10: 4a 317100i bk11: 6a 317098i bk12: 6a 317100i bk13: 2a 317106i bk14: 16a 317070i bk15: 14a 317072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119199
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316556 n_act=25 n_pre=9 n_req=263 n_rd=418 n_write=108 bw_util=0.003317
n_activity=2474 dram_eff=0.4252
bk0: 60a 316796i bk1: 60a 316854i bk2: 50a 316755i bk3: 48a 316673i bk4: 60a 316990i bk5: 64a 316973i bk6: 8a 317090i bk7: 6a 317094i bk8: 4a 317098i bk9: 4a 317100i bk10: 6a 317094i bk11: 4a 317100i bk12: 2a 317106i bk13: 10a 317080i bk14: 18a 317065i bk15: 14a 317065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148211
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316548 n_act=25 n_pre=9 n_req=267 n_rd=426 n_write=108 bw_util=0.003368
n_activity=2501 dram_eff=0.427
bk0: 64a 316801i bk1: 60a 316825i bk2: 48a 316735i bk3: 52a 316669i bk4: 60a 316984i bk5: 64a 316975i bk6: 10a 317086i bk7: 6a 317095i bk8: 4a 317098i bk9: 8a 317090i bk10: 6a 317099i bk11: 2a 317106i bk12: 4a 317102i bk13: 6a 317091i bk14: 14a 317070i bk15: 18a 317066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159248
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316552 n_act=24 n_pre=8 n_req=266 n_rd=424 n_write=108 bw_util=0.003355
n_activity=2487 dram_eff=0.4278
bk0: 60a 316803i bk1: 60a 316843i bk2: 50a 316736i bk3: 52a 316692i bk4: 60a 316987i bk5: 64a 316978i bk6: 10a 317073i bk7: 8a 317088i bk8: 4a 317097i bk9: 4a 317097i bk10: 4a 317099i bk11: 6a 317097i bk12: 6a 317100i bk13: 2a 317108i bk14: 16a 317070i bk15: 18a 317060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00127083
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316562 n_act=23 n_pre=7 n_req=262 n_rd=416 n_write=108 bw_util=0.003305
n_activity=2451 dram_eff=0.4276
bk0: 60a 316811i bk1: 56a 316857i bk2: 50a 316719i bk3: 48a 316678i bk4: 60a 316988i bk5: 64a 316979i bk6: 8a 317080i bk7: 10a 317087i bk8: 4a 317099i bk9: 4a 317099i bk10: 6a 317091i bk11: 4a 317099i bk12: 2a 317106i bk13: 6a 317100i bk14: 18a 317070i bk15: 16a 317071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139381
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316564 n_act=23 n_pre=7 n_req=261 n_rd=418 n_write=104 bw_util=0.003292
n_activity=2420 dram_eff=0.4314
bk0: 64a 316812i bk1: 56a 316860i bk2: 48a 316713i bk3: 48a 316701i bk4: 60a 316983i bk5: 64a 316977i bk6: 10a 317086i bk7: 6a 317093i bk8: 4a 317098i bk9: 8a 317088i bk10: 6a 317097i bk11: 2a 317105i bk12: 4a 317103i bk13: 4a 317102i bk14: 14a 317072i bk15: 20a 317061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00164924
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316564 n_act=23 n_pre=7 n_req=261 n_rd=418 n_write=104 bw_util=0.003292
n_activity=2417 dram_eff=0.4319
bk0: 60a 316815i bk1: 58a 316853i bk2: 48a 316726i bk3: 48a 316691i bk4: 60a 316982i bk5: 64a 316963i bk6: 10a 317083i bk7: 8a 317090i bk8: 4a 317097i bk9: 4a 317097i bk10: 4a 317099i bk11: 6a 317095i bk12: 6a 317102i bk13: 6a 317099i bk14: 18a 317065i bk15: 14a 317073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00168393
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316566 n_act=25 n_pre=9 n_req=258 n_rd=412 n_write=104 bw_util=0.003254
n_activity=2424 dram_eff=0.4257
bk0: 66a 316782i bk1: 54a 316858i bk2: 48a 316714i bk3: 44a 316723i bk4: 60a 316983i bk5: 64a 316972i bk6: 6a 317092i bk7: 8a 317089i bk8: 4a 317097i bk9: 6a 317096i bk10: 8a 317090i bk11: 4a 317103i bk12: 2a 317106i bk13: 6a 317099i bk14: 16a 317067i bk15: 16a 317067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00185106
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316566 n_act=25 n_pre=9 n_req=258 n_rd=412 n_write=104 bw_util=0.003254
n_activity=2421 dram_eff=0.4263
bk0: 66a 316770i bk1: 56a 316845i bk2: 46a 316720i bk3: 44a 316713i bk4: 60a 316985i bk5: 64a 316975i bk6: 10a 317085i bk7: 6a 317093i bk8: 4a 317098i bk9: 6a 317091i bk10: 4a 317099i bk11: 4a 317103i bk12: 6a 317100i bk13: 4a 317105i bk14: 14a 317075i bk15: 18a 317063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00217271
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316568 n_act=25 n_pre=9 n_req=257 n_rd=414 n_write=100 bw_util=0.003242
n_activity=2409 dram_eff=0.4267
bk0: 64a 316779i bk1: 58a 316859i bk2: 48a 316720i bk3: 44a 316720i bk4: 60a 316985i bk5: 64a 316975i bk6: 6a 317092i bk7: 10a 317086i bk8: 6a 317094i bk9: 4a 317100i bk10: 4a 317100i bk11: 4a 317102i bk12: 4a 317102i bk13: 6a 317099i bk14: 18a 317066i bk15: 14a 317067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00125191
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316574 n_act=23 n_pre=7 n_req=256 n_rd=412 n_write=100 bw_util=0.003229
n_activity=2343 dram_eff=0.437
bk0: 62a 316785i bk1: 54a 316845i bk2: 50a 316717i bk3: 46a 316701i bk4: 60a 316982i bk5: 64a 316976i bk6: 8a 317089i bk7: 8a 317090i bk8: 2a 317101i bk9: 6a 317097i bk10: 8a 317091i bk11: 4a 317100i bk12: 2a 317106i bk13: 6a 317099i bk14: 16a 317067i bk15: 16a 317068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00191728
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316568 n_act=24 n_pre=8 n_req=258 n_rd=416 n_write=100 bw_util=0.003254
n_activity=2419 dram_eff=0.4266
bk0: 66a 316792i bk1: 56a 316871i bk2: 48a 316756i bk3: 46a 316701i bk4: 60a 316985i bk5: 64a 316980i bk6: 10a 317087i bk7: 6a 317096i bk8: 4a 317099i bk9: 6a 317093i bk10: 4a 317099i bk11: 4a 317102i bk12: 6a 317097i bk13: 4a 317103i bk14: 14a 317071i bk15: 18a 317066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00169023
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316574 n_act=23 n_pre=7 n_req=256 n_rd=412 n_write=100 bw_util=0.003229
n_activity=2387 dram_eff=0.429
bk0: 60a 316807i bk1: 58a 316863i bk2: 50a 316744i bk3: 44a 316733i bk4: 60a 316986i bk5: 64a 316969i bk6: 6a 317094i bk7: 10a 317088i bk8: 6a 317096i bk9: 4a 317099i bk10: 4a 317098i bk11: 4a 317100i bk12: 4a 317100i bk13: 6a 317096i bk14: 18a 317063i bk15: 14a 317074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00151995
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316574 n_act=23 n_pre=7 n_req=256 n_rd=408 n_write=104 bw_util=0.003229
n_activity=2390 dram_eff=0.4285
bk0: 64a 316801i bk1: 54a 316860i bk2: 48a 316730i bk3: 44a 316713i bk4: 56a 316990i bk5: 64a 316974i bk6: 8a 317065i bk7: 8a 317090i bk8: 2a 317102i bk9: 6a 317096i bk10: 8a 317090i bk11: 4a 317101i bk12: 2a 317105i bk13: 6a 317100i bk14: 16a 317070i bk15: 18a 317062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00159563
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316568 n_act=23 n_pre=7 n_req=259 n_rd=410 n_write=108 bw_util=0.003267
n_activity=2423 dram_eff=0.4276
bk0: 58a 316813i bk1: 58a 316828i bk2: 48a 316731i bk3: 44a 316753i bk4: 60a 316950i bk5: 64a 316974i bk6: 10a 317042i bk7: 4a 317099i bk8: 4a 317098i bk9: 6a 317092i bk10: 4a 317099i bk11: 6a 317097i bk12: 6a 317099i bk13: 4a 317103i bk14: 18a 317065i bk15: 16a 317062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00226731
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=317116 n_nop=316576 n_act=23 n_pre=7 n_req=255 n_rd=402 n_write=108 bw_util=0.003216
n_activity=2412 dram_eff=0.4229
bk0: 60a 316828i bk1: 56a 316862i bk2: 44a 316775i bk3: 44a 316731i bk4: 60a 316949i bk5: 64a 316976i bk6: 4a 317058i bk7: 8a 317090i bk8: 6a 317095i bk9: 4a 317100i bk10: 6a 317094i bk11: 2a 317103i bk12: 4a 317102i bk13: 8a 317093i bk14: 18a 317068i bk15: 14a 317075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136543

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12749, Miss = 204, Miss_rate = 0.016, Pending_hits = 35, Reservation_fails = 6
L2_cache_bank[1]: Access = 14193, Miss = 205, Miss_rate = 0.014, Pending_hits = 43, Reservation_fails = 12
L2_cache_bank[2]: Access = 7261, Miss = 206, Miss_rate = 0.028, Pending_hits = 53, Reservation_fails = 33
L2_cache_bank[3]: Access = 6713, Miss = 207, Miss_rate = 0.031, Pending_hits = 51, Reservation_fails = 56
L2_cache_bank[4]: Access = 7469, Miss = 207, Miss_rate = 0.028, Pending_hits = 40, Reservation_fails = 50
L2_cache_bank[5]: Access = 7596, Miss = 206, Miss_rate = 0.027, Pending_hits = 50, Reservation_fails = 42
L2_cache_bank[6]: Access = 6712, Miss = 206, Miss_rate = 0.031, Pending_hits = 39, Reservation_fails = 58
L2_cache_bank[7]: Access = 7553, Miss = 204, Miss_rate = 0.027, Pending_hits = 42, Reservation_fails = 17
L2_cache_bank[8]: Access = 7505, Miss = 204, Miss_rate = 0.027, Pending_hits = 42, Reservation_fails = 14
L2_cache_bank[9]: Access = 6599, Miss = 204, Miss_rate = 0.031, Pending_hits = 40, Reservation_fails = 29
L2_cache_bank[10]: Access = 8467, Miss = 205, Miss_rate = 0.024, Pending_hits = 45, Reservation_fails = 24
L2_cache_bank[11]: Access = 7655, Miss = 205, Miss_rate = 0.027, Pending_hits = 33, Reservation_fails = 27
L2_cache_bank[12]: Access = 7314, Miss = 208, Miss_rate = 0.028, Pending_hits = 41, Reservation_fails = 25
L2_cache_bank[13]: Access = 7789, Miss = 206, Miss_rate = 0.026, Pending_hits = 39, Reservation_fails = 22
L2_cache_bank[14]: Access = 7707, Miss = 204, Miss_rate = 0.026, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 6565, Miss = 204, Miss_rate = 0.031, Pending_hits = 36, Reservation_fails = 11
L2_cache_bank[16]: Access = 12345, Miss = 205, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 29
L2_cache_bank[17]: Access = 13267, Miss = 209, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 86
L2_cache_bank[18]: Access = 12362, Miss = 213, Miss_rate = 0.017, Pending_hits = 44, Reservation_fails = 43
L2_cache_bank[19]: Access = 12887, Miss = 212, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 9
L2_cache_bank[20]: Access = 13043, Miss = 208, Miss_rate = 0.016, Pending_hits = 47, Reservation_fails = 32
L2_cache_bank[21]: Access = 12153, Miss = 209, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[22]: Access = 11728, Miss = 209, Miss_rate = 0.018, Pending_hits = 53, Reservation_fails = 17
L2_cache_bank[23]: Access = 13787, Miss = 206, Miss_rate = 0.015, Pending_hits = 73, Reservation_fails = 42
L2_cache_bank[24]: Access = 12649, Miss = 206, Miss_rate = 0.016, Pending_hits = 55, Reservation_fails = 36
L2_cache_bank[25]: Access = 11761, Miss = 207, Miss_rate = 0.018, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[26]: Access = 13696, Miss = 206, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 3
L2_cache_bank[27]: Access = 12707, Miss = 208, Miss_rate = 0.016, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[28]: Access = 11178, Miss = 206, Miss_rate = 0.018, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 12695, Miss = 204, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 29
L2_cache_bank[30]: Access = 13609, Miss = 205, Miss_rate = 0.015, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[31]: Access = 11653, Miss = 201, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 331367
L2_total_cache_misses = 6599
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 1386
L2_total_cache_reservation_fails = 754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=474989
icnt_total_pkts_simt_to_mem=875741
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.07692
	minimum = 6
	maximum = 20
Network latency average = 8.27885
	minimum = 6
	maximum = 15
Slowest packet = 662637
Flit latency average = 7.35776
	minimum = 6
	maximum = 13
Slowest flit = 1350552
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00170082
	minimum = 0 (at node 0)
	maximum = 0.0399693 (at node 1)
Accepted packet rate average = 0.00170082
	minimum = 0 (at node 0)
	maximum = 0.0399693 (at node 1)
Injected flit rate average = 0.00379414
	minimum = 0 (at node 0)
	maximum = 0.10146 (at node 1)
Accepted flit rate average= 0.00379414
	minimum = 0 (at node 0)
	maximum = 0.076864 (at node 1)
Injected packet length average = 2.23077
Accepted packet length average = 2.23077
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4552 (14 samples)
	minimum = 6 (14 samples)
	maximum = 83.2143 (14 samples)
Network latency average = 12.1865 (14 samples)
	minimum = 6 (14 samples)
	maximum = 74.2857 (14 samples)
Flit latency average = 11.7387 (14 samples)
	minimum = 6 (14 samples)
	maximum = 70.7143 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0203595 (14 samples)
	minimum = 0.00962777 (14 samples)
	maximum = 0.0536678 (14 samples)
Accepted packet rate average = 0.0203595 (14 samples)
	minimum = 0.00962777 (14 samples)
	maximum = 0.0536678 (14 samples)
Injected flit rate average = 0.0495626 (14 samples)
	minimum = 0.0196902 (14 samples)
	maximum = 0.161477 (14 samples)
Accepted flit rate average = 0.0495626 (14 samples)
	minimum = 0.0250875 (14 samples)
	maximum = 0.126517 (14 samples)
Injected packet size average = 2.43437 (14 samples)
Accepted packet size average = 2.43437 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 22 sec (142 sec)
gpgpu_simulation_rate = 143147 (inst/sec)
gpgpu_simulation_rate = 2932 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,416482)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,416482)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,13,0) tid=(25,3,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,7,0) tid=(22,13,0)
GPGPU-Sim uArch: cycles simulated: 416982  inst.: 20576235 (ipc=498.7) sim_rate=143889 (inst/sec) elapsed = 0:0:02:23 / Fri Jul 27 18:57:57 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(0,2,0) tid=(20,22,0)
GPGPU-Sim uArch: cycles simulated: 417982  inst.: 20663149 (ipc=224.2) sim_rate=143494 (inst/sec) elapsed = 0:0:02:24 / Fri Jul 27 18:57:58 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,13,0) tid=(7,28,0)
GPGPU-Sim uArch: cycles simulated: 418982  inst.: 20700783 (ipc=149.6) sim_rate=142764 (inst/sec) elapsed = 0:0:02:25 / Fri Jul 27 18:57:59 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2751,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2752,416482)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2764,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2779,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2780,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2787,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2794,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2815,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2848,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2850,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2853,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2853,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2868,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2870,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2906,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2980,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4702,416482), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 10.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 4703
gpu_sim_insn = 400564
gpu_ipc =      85.1720
gpu_tot_sim_cycle = 421185
gpu_tot_sim_insn = 20727469
gpu_tot_ipc =      49.2123
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 45271
gpu_total_sim_rate=142948

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 440860
	L1I_total_cache_misses = 2510
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45271, Miss = 23170, Miss_rate = 0.512, Pending_hits = 3798, Reservation_fails = 48299
	L1D_cache_core[1]: Access = 46117, Miss = 23032, Miss_rate = 0.499, Pending_hits = 3891, Reservation_fails = 49485
	L1D_cache_core[2]: Access = 46464, Miss = 23275, Miss_rate = 0.501, Pending_hits = 3307, Reservation_fails = 48688
	L1D_cache_core[3]: Access = 46444, Miss = 23366, Miss_rate = 0.503, Pending_hits = 3745, Reservation_fails = 44486
	L1D_cache_core[4]: Access = 46390, Miss = 23304, Miss_rate = 0.502, Pending_hits = 3496, Reservation_fails = 46102
	L1D_cache_core[5]: Access = 49623, Miss = 25284, Miss_rate = 0.510, Pending_hits = 3522, Reservation_fails = 46028
	L1D_cache_core[6]: Access = 45058, Miss = 22453, Miss_rate = 0.498, Pending_hits = 3975, Reservation_fails = 44549
	L1D_cache_core[7]: Access = 34702, Miss = 17158, Miss_rate = 0.494, Pending_hits = 3046, Reservation_fails = 30345
	L1D_cache_core[8]: Access = 36536, Miss = 18150, Miss_rate = 0.497, Pending_hits = 2963, Reservation_fails = 29768
	L1D_cache_core[9]: Access = 37634, Miss = 18779, Miss_rate = 0.499, Pending_hits = 2965, Reservation_fails = 25148
	L1D_cache_core[10]: Access = 37951, Miss = 19060, Miss_rate = 0.502, Pending_hits = 3020, Reservation_fails = 34494
	L1D_cache_core[11]: Access = 46118, Miss = 23342, Miss_rate = 0.506, Pending_hits = 3536, Reservation_fails = 44100
	L1D_cache_core[12]: Access = 48621, Miss = 24051, Miss_rate = 0.495, Pending_hits = 3473, Reservation_fails = 45060
	L1D_cache_core[13]: Access = 47032, Miss = 23291, Miss_rate = 0.495, Pending_hits = 3512, Reservation_fails = 45311
	L1D_cache_core[14]: Access = 46172, Miss = 22840, Miss_rate = 0.495, Pending_hits = 3954, Reservation_fails = 44097
	L1D_total_cache_accesses = 660133
	L1D_total_cache_misses = 330555
	L1D_total_cache_miss_rate = 0.5007
	L1D_total_cache_pending_hits = 52203
	L1D_total_cache_reservation_fails = 625960
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 12191
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0367
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 189551
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11743
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 436409
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438350
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2510
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5417, 5417, 5396, 5396, 5396, 5396, 5396, 5396, 772, 772, 465, 465, 500, 500, 465, 465, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25504448
gpgpu_n_tot_w_icount = 797014
gpgpu_n_stall_shd_mem = 1060359
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36003
gpgpu_n_mem_write_global = 300454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3914088
gpgpu_n_store_insn = 1972716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 308856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1060359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1380338	W0_Idle:332559	W0_Scoreboard:2950837	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1158	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:614611
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 288024 {8:36003,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19983600 {40:168126,72:74032,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4896408 {136:36003,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403632 {8:300454,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 182 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 421184 
mrq_lat_table:3789 	2128 	1752 	400 	337 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	334110 	2344 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26252 	49217 	193063 	68074 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18124 	12887 	4112 	869 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	6051 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	834 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[1]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[2]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[3]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[4]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[5]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[6]:        18        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[7]:        16        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[8]:        20        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[9]:        36        34        38        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[10]:        36        36        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[11]:        28        36        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[12]:        28        36        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[13]:        36        35        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[14]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[15]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[16]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[17]:        36        34        36        38         0         0         0         0         0         0         0         0         0         2         6         5 
dram[18]:        36        34        36        38         0         0         0         0         0         0         0         0         0         1         6         6 
dram[19]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[20]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[21]:        36        32        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[22]:        36        32        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[23]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[24]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[25]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[26]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[27]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[28]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[29]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[30]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[31]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056      1974     11294       367       379      1260      1728     26298     53355     71787     62234     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489       363       648      1299      1813     33468     34333     61367     60496     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874       362       388      1288      1886     42184     32597     59631     60495     87546     86678    132095    113661 
dram[3]:    158966    140515    165828     13065       367       422      1335      1938     31730     49991     68401     58756     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164       363      3532      1324      1984     29991     30856     57890     57020     94624     84937    111107    120848 
dram[5]:    137921    147700    164240     14056       360       417      1383      1622     38800     29121     56153     57018     84067     83199    128684    110214 
dram[6]:    155572    145968     21826     14800       396       394      1372      1502     28254     46619     65014     55279     82325     92083    109333    127858 
dram[7]:    145146    163343     27307     15377       392       631      1360      1641     26514     27381     54411     72844     91241     90375    116549    117446 
dram[8]:    143405    144246     33327     15994       387       377      1348      1695     35417     34550     80631     62458     89502     99066    125275    115669 
dram[9]:    152196    142484    167858      2689       363       384      1415      1714     33685     43236     61583     60717     87764     88634    114783    124452 
dram[10]:    141662    159980      1985    166364       362       535      1411       360     51047     32814     59846     69459     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     16934       360       419      1058     13683     31947     31072     77264     58980     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532       388      6722      1052      3338     30207     39851     58107     57242     84285     84243    111315    121034 
dram[13]:    138142    156596      2167     18045       384       416      1075      1641     47675     29337     56370     66072     84283     82508    109571    110363 
dram[14]:    155802    146173      2156     18613       381       392      1071     10317     28471     27596     73894     55504     82541     92299    118541    117594 
dram[15]:    145378    144429      2354     19167       416      1541      1031      8626     26731     36467     54629     81686    100123     90592    116783    117578 
dram[16]:    143630    153184      2341     19681       417       367      1028     17263     44295     34767     61800     62675     89727    107910    125528    115876 
dram[17]:    152399    142437    167929      2756       416       363      1049      6934     33900     43453     70511     60933     87985     88496    115013    114133 
dram[18]:    141841    140787      2807    166494       409       359      1045       370     32164     33031     60063     78320     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759       438       367      1039     13898     40908     31289     58324     59197     86245    104545    122112    112426 
dram[20]:    148995    135986    164743      2829       531       379      1035      3554     30424     40066     67124     57457     84505     85372    111480    110688 
dram[21]:    138363    154444      4864      2812       416       377      1083      1858     28687     29553     56585     74950     93358     83634    109736    110690 
dram[22]:    145591    143445      5481      2878       370       358      1079     10533     37525     27813     54846     55721     82766    101173    118686    117906 
dram[23]:    145590    141664      6019      2910       458       354      1092      8843     26946     36683     63740     62891    108965     90809    117018    126604 
dram[24]:    143825    150355      6605      2997       402       352      1088     26082     44512     34983     62017     71570     89942     89070    134400    116138 
dram[25]:    142079    139845    168455      2785       532       350      1218      7152     34117     33249     70728     61150     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683       543       391      1205      5457     32380     33246     60278     59414    105601     87330    113530    123190 
dram[27]:    140332    146800      8171    164918       538       387      1101     22725     41126     31506     58540     68183     86462     85587    131045    112610 
dram[28]:    138587    136126    164739      2812       433       360      1097      3771     30639     29771     67341     57674     84722     94409    111746    110853 
dram[29]:    138586    162333      9499      2910       419       358      1672      2073     28904     29770     56802     55937    102231     83851    110000    119772 
dram[30]:    145799    144158     10115      2962       574       354      1685     19363     37741     28029     55063     64798     82983    101389    127602    118106 
dram[31]:    154518    141745     10679      3019       397       370      1661       371     27163     45569     63957     63107     90159     91025    117190    135448 
average row accesses per activate:
dram[0]: 18.000000 13.666667 23.000000 20.000000 30.000000 32.000000  3.000000  7.000000  4.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[1]: 12.666667 12.333333 23.000000 20.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[2]: 12.666667 12.666667 23.500000 20.500000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[3]: 12.333333 13.000000 24.000000 20.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[4]: 13.000000 12.333333 23.500000 20.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[5]: 12.666667 13.000000 23.500000 20.000000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[6]:  8.000000 12.666667 23.000000 20.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  3.000000  4.500000  3.000000 
dram[7]:  7.800000 12.333333 23.000000 20.000000 30.000000 32.000000  5.000000  5.000000  1.000000  4.000000  3.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[8]:  8.200000 13.000000 23.000000 20.000000 30.000000 32.000000  4.000000  6.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[9]: 13.666667 12.666667 23.000000 22.500000 30.000000 32.000000  4.000000  4.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000  4.000000  3.000000 
dram[10]: 13.666667 13.000000 21.000000 22.500000 30.000000 30.000000  6.000000  3.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[11]:  8.200000 13.666667 21.500000 22.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[12]:  8.600000 13.333333 21.500000 22.500000 30.000000 30.000000  4.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  4.000000  3.000000 
dram[13]: 10.500000 13.000000 21.000000 22.000000 30.000000 30.000000  6.000000  2.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[14]: 10.500000 12.666667 21.000000 22.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  3.000000  4.500000  3.000000 
dram[15]: 11.000000 12.666667 21.000000 22.000000 30.000000 30.000000  4.000000  1.000000  2.000000  4.000000  4.000000  1.000000  2.000000  2.000000  3.500000  3.500000 
dram[16]: 10.500000 12.666667 21.000000 22.000000 30.000000 32.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  3.500000 
dram[17]: 13.333333 12.666667 21.500000 23.000000 30.000000 32.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  2.500000  4.500000  3.500000 
dram[18]: 14.000000 12.666667 21.000000 24.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  1.500000  3.500000  4.500000 
dram[19]: 13.333333 12.666667 21.500000 24.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  4.500000 
dram[20]: 13.333333 18.000000 21.500000 23.000000 30.000000 32.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  4.500000  4.000000 
dram[21]: 14.000000 17.000000 21.000000 23.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  2.000000  3.500000  5.000000 
dram[22]: 13.333333 17.500000 21.000000 23.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  4.500000  3.500000 
dram[23]:  8.600000 16.500000 21.000000 22.000000 30.000000 32.000000  3.000000  4.000000  2.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[24]:  8.600000 17.000000 20.500000 22.000000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[25]:  8.400000 17.500000 21.000000 21.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[26]: 13.666667 16.500000 21.500000 21.500000 30.000000 32.000000  4.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[27]: 10.750000 17.000000 21.000000 22.500000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[28]: 13.333333 17.500000 21.500000 22.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[29]: 14.000000 16.500000 21.000000 22.000000 28.000000 32.000000  6.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.500000 
dram[30]: 13.000000 17.500000 21.000000 22.000000 32.000000 32.000000  7.000000  2.000000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000  4.500000  4.000000 
dram[31]: 13.333333 17.000000 20.000000 22.000000 32.000000 32.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  4.500000  3.500000 
average row locality = 8468/780 = 10.856410
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        31        28        24        30        30         3         5         4         1         2         3         2         2         9         8 
dram[1]:        30        29        28        25        30        30         5         4         1         3         3         2         2         2         8         9 
dram[2]:        30        30        29        25        30        30         5         3         2         2         1         3         4         2         7         9 
dram[3]:        29        31        30        24        30        30         4         5         3         1         2         3         2         2         9         8 
dram[4]:        31        29        29        25        30        30         5         4         1         3         3         2         2         2         8         9 
dram[5]:        30        31        29        24        30        30         5         3         2         2         1         3         4         2         7         9 
dram[6]:        32        30        28        24        30        30         4         5         3         1         2         3         2         3         9         6 
dram[7]:        31        29        28        24        30        30         5         3         1         4         3         2         3         1         8         8 
dram[8]:        31        31        28        24        30        30         4         4         3         2         1         3         3         2         8         6 
dram[9]:        31        30        28        27        30        30         4         3         2         3         3         1         2         3         8         6 
dram[10]:        31        31        26        27        30        29         6         3         1         3         2         2         3         1         8         8 
dram[11]:        31        33        27        26        30        30         4         2         3         2         1         3         3         2         8         6 
dram[12]:        33        32        27        27        30        30         4         2         2         3         3         1         2         4         8         6 
dram[13]:        32        31        26        26        30        30         6         2         1         3         2         2         3         2         8         8 
dram[14]:        32        30        26        26        30        30         4         2         3         2         1         3         3         3         9         6 
dram[15]:        34        30        26        26        30        30         4         1         2         4         4         1         2         2         7         7 
dram[16]:        32        30        26        26        30        32         5         2         2         2         2         3         3         1         8         7 
dram[17]:        30        30        27        26        30        32         4         3         2         2         3         2         1         5         9         7 
dram[18]:        32        30        26        28        30        32         5         3         2         4         3         1         2         3         7         9 
dram[19]:        30        30        27        28        30        32         5         4         2         2         2         3         3         1         8         9 
dram[20]:        30        28        27        26        30        32         4         5         2         2         3         2         1         3         9         8 
dram[21]:        32        28        26        26        30        32         5         3         2         4         3         1         2         2         7        10 
dram[22]:        30        29        26        26        30        32         5         4         2         2         2         3         3         3         9         7 
dram[23]:        33        27        26        24        30        32         3         4         2         3         4         2         1         3         8         8 
dram[24]:        33        28        25        24        30        32         5         3         2         3         2         2         3         2         7         9 
dram[25]:        32        29        26        24        30        32         3         5         3         2         2         2         2         3         9         7 
dram[26]:        31        27        27        25        30        32         4         4         1         3         4         2         1         3         8         8 
dram[27]:        33        28        26        27        30        32         5         3         2         3         2         2         3         2         7         9 
dram[28]:        30        29        27        26        30        32         3         5         3         2         2         2         2         3         9         7 
dram[29]:        32        27        26        26        28        32         4         4         1         3         4         2         1         3         8         9 
dram[30]:        29        29        26        26        30        32         5         2         2         3         2         3         3         2         9         8 
dram[31]:        30        28        24        26        30        32         2         4         3         2         3         1         2         4         9         7 
total reads: 6772
bank skew: 34/1 = 34.00
chip skew: 217/207 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4733      2743       111       114     33670     33562       199       122       171       178       173       177       173       173      1108      1162
dram[1]:       4368      2919      1644       117     39823     32859       184       114       177       172       172       176       173       173       957       991
dram[2]:       4408      3123       119       123     32439      2123       181       103       173       173       177       172       173       174      1248      1114
dram[3]:       3960      3512       111       107     28046      1948       180       122       172       177       174       176       173       173       954      1112
dram[4]:       3667      2382       109       108     33296      1837       179       115       177       172       172       176       173       173      1096       952
dram[5]:       3890      2855       112       107     32677      1841       178       103       173       173       177       172       173       176      1377       830
dram[6]:       4168      2668       119       108     30311      2090       180       121       172       178       173       177       173       171       892       943
dram[7]:       3568      2850       107       108     36066      2020       179       105       177       173       172       173       172       178      1154       791
dram[8]:       3264      2177       106       107     36145      2135       181       114       172       173       177       172       177       173      1042       921
dram[9]:       3231      2857       112      2711     28803      1939       178       131       173       175       172       177       176       172      1096       898
dram[10]:       3150      3506       114      2736     34489      2213       175     37600       177       174       173       173       172       178      1189       693
dram[11]:       3043      3228       111      2737     33885      2301       235       173       172       174       178       172       177       173      1018       994
dram[12]:       3202      3308       114      2648     33105      2129       238       173       173       174       172       178       175      1270      1279      1169
dram[13]:       3379      3750       114      2795     36196      2164       186       176       178       174       173       173       172      2114      1060       827
dram[14]:       2724      3769       113      2817     36022      2404       199       173       171       173       178       172       177       172      1032      1101
dram[15]:       2631      3456       112      2792     29317      2314       179       178       173       173       173       178       173       173      1265       833
dram[16]:       3965      3802       110      1802     34923     26354       175       173       173       173       173       172       171       177       920       861
dram[17]:       3662      3865       113        98     34539     31295       189       172       173       173       174       174       178      1782       895       896
dram[18]:       3590      4078       109       149     29450     30279       178       172       173       172       173       178       173      1003      1257       908
dram[19]:       3518      4382       112       101     36328     30611       210       175       174       174       173       172       172       177      1157      1008
dram[20]:       3264      3309       117       100     36237     33988       198       171       173       173       174       173       177       172       958       997
dram[21]:       3501      3568       118       100     29183     33278       195       172       177       173       173       178       173       174      1208       869
dram[22]:       3422      3864       113        99     31705     27058       200       171       173       173       173       172       172       174      1012      1415
dram[23]:       3236      4088       118        93     37225     30966       215       172       173       172       172       176       178       173       996       980
dram[24]:       3108      3516       119        97     31406     30325       199       172       173       177       174       173       172       173      1090      1084
dram[25]:       3418      3906       116        99     33150     26482       178       171       172       176       173       174       174       174       909      1169
dram[26]:       3388      4296       148       101     38658     33398       184       171       178       172       172       174       177       174       950      1101
dram[27]:       2889      3732       138       106     32497     33439       198       171       174       176       174       173       171       173      1118       950
dram[28]:       3089      3873       140       102     29269     26964       222       171       172       175       173       173       173       174       897      1182
dram[29]:       3250      3713       149       102     37171     29741       114       171       178       172       172       176       177       172      1061      1104
dram[30]:       2894      4035       151       103     32001     34505       130       173       173       177       173       172       172       173       975      1103
dram[31]:       2582      4352       111       106     28454     29876        86       173       171       173       172       177       176       173       991      1317
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       224       174       178       178       177       184       177       177       381       379
dram[1]:        350       408       475       343       385       273       209       173       177       178       177       182       178       177       260       314
dram[2]:        378       448       483       524       264       359       209       175       178       178       177       177       178       178       360       413
dram[3]:        343       400       275       243       273       302       197       178       178       177       179       183       177       177       268       301
dram[4]:        299       346       248       250       307       237       197       181       177       177       178       183       177       177       326       307
dram[5]:        307       363       286       267       252       301       191       174       177       177       177       178       178       178       369       302
dram[6]:        386       381       454       325       414       360       197       174       178       178       177       185       177       177       303       243
dram[7]:        369       408       275       269       263       259       197       187       177       179       178       177       177       178       328       278
dram[8]:        295       358       217       263       311       324       197       174       178       178       177       178       184       177       255       223
dram[9]:        293       341       330       231       325       287       193       185       177       178       178       177       182       177       292       240
dram[10]:        381       413       290       285       303       247       189       178       177       178       177       178       177       178       325       237
dram[11]:        322       315       263       229       277       285       331       177       178       178       178       178       185       178       275       294
dram[12]:        364       356       285       277       281       230       339       177       177       177       178       178       182       436       430       422
dram[13]:        396       407       318       293       338       320       257       177       178       178       177       178       177       407       324       400
dram[14]:        313       380       280       237       264       373       265       177       177       177       178       178       185       178       320       384
dram[15]:        340       420       269       238       278       232       198       178       177       178       179       178       177       178       352       364
dram[16]:        323       373       261       223       533       503       188       177       177       177       178       177       177       177       260       272
dram[17]:        403       343       268       222       409       427       222       177       177       178       178       178       178       450       283       316
dram[18]:        366       329       237       207       321       281       200       178       177       177       177       178       177       391       309       331
dram[19]:        422       349       275       227       328       320       304       185       178       178       177       178       178       177       382       383
dram[20]:        376       305       272       250       508       438       240       178       177       177       178       177       177       177       233       238
dram[21]:        293       287       289       230       392       328       267       177       178       177       177       178       177       178       338       291
dram[22]:        332       267       285       202       659       664       275       178       177       177       178       177       178       178       394       345
dram[23]:        445       537       558       194       454       359       270       178       177       177       177       178       178       177       295       279
dram[24]:        417       503       530       235       341       320       278       177       177       185       178       177       177       178       329       403
dram[25]:        426       445       465       218       252       313       185       179       177       182       178       178       178       178       274       266
dram[26]:        473       423       389       206       277       258       203       178       178       177       177       178       177       177       263       309
dram[27]:        345       432       252       238       233       317       273       177       179       184       178       177       177       177       250       267
dram[28]:        352       440       271       217       397       355       281       178       177       182       178       177       177       177       264       319
dram[29]:        360       439       489       215       405       399       176       177       178       177       177       178       177       177       272       355
dram[30]:        376       447       497       226       371       443       210       177       178       185       177       178       177       177       288       278
dram[31]:        455       532       305       245       375       385       173       183       177       177       177       177       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320133 n_act=24 n_pre=8 n_req=266 n_rd=420 n_write=112 bw_util=0.003318
n_activity=2518 dram_eff=0.4226
bk0: 56a 320446i bk1: 62a 320396i bk2: 56a 320295i bk3: 48a 320324i bk4: 60a 320564i bk5: 60a 320538i bk6: 6a 320676i bk7: 10a 320647i bk8: 8a 320675i bk9: 2a 320685i bk10: 4a 320681i bk11: 6a 320675i bk12: 4a 320680i bk13: 4a 320685i bk14: 18a 320642i bk15: 16a 320650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00140008
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320135 n_act=24 n_pre=8 n_req=265 n_rd=422 n_write=108 bw_util=0.003305
n_activity=2513 dram_eff=0.4218
bk0: 60a 320426i bk1: 58a 320405i bk2: 56a 320273i bk3: 50a 320348i bk4: 60a 320569i bk5: 60a 320536i bk6: 10a 320664i bk7: 8a 320649i bk8: 2a 320683i bk9: 6a 320675i bk10: 6a 320677i bk11: 4a 320683i bk12: 4a 320681i bk13: 4a 320685i bk14: 16a 320651i bk15: 18a 320644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00132212
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320133 n_act=24 n_pre=8 n_req=266 n_rd=424 n_write=108 bw_util=0.003318
n_activity=2486 dram_eff=0.428
bk0: 60a 320422i bk1: 60a 320406i bk2: 58a 320220i bk3: 50a 320259i bk4: 60a 320570i bk5: 60a 320542i bk6: 10a 320668i bk7: 6a 320655i bk8: 4a 320682i bk9: 4a 320680i bk10: 2a 320685i bk11: 6a 320679i bk12: 8a 320674i bk13: 4a 320685i bk14: 14a 320654i bk15: 18a 320646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00165577
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320131 n_act=24 n_pre=8 n_req=267 n_rd=426 n_write=108 bw_util=0.00333
n_activity=2527 dram_eff=0.4226
bk0: 58a 320430i bk1: 62a 320400i bk2: 60a 320267i bk3: 48a 320327i bk4: 60a 320567i bk5: 60a 320535i bk6: 8a 320669i bk7: 10a 320648i bk8: 6a 320678i bk9: 2a 320685i bk10: 4a 320681i bk11: 6a 320674i bk12: 4a 320681i bk13: 4a 320685i bk14: 18a 320646i bk15: 16a 320652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00152792
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320131 n_act=24 n_pre=8 n_req=267 n_rd=426 n_write=108 bw_util=0.00333
n_activity=2497 dram_eff=0.4277
bk0: 62a 320419i bk1: 58a 320415i bk2: 58a 320284i bk3: 50a 320299i bk4: 60a 320568i bk5: 60a 320539i bk6: 10a 320664i bk7: 8a 320637i bk8: 2a 320684i bk9: 6a 320676i bk10: 6a 320678i bk11: 4a 320684i bk12: 4a 320682i bk13: 4a 320684i bk14: 16a 320653i bk15: 18a 320645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00149674
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320133 n_act=24 n_pre=8 n_req=266 n_rd=424 n_write=108 bw_util=0.003318
n_activity=2529 dram_eff=0.4207
bk0: 60a 320433i bk1: 62a 320414i bk2: 58a 320254i bk3: 48a 320328i bk4: 60a 320567i bk5: 60a 320541i bk6: 10a 320666i bk7: 6a 320654i bk8: 4a 320680i bk9: 4a 320680i bk10: 2a 320685i bk11: 6a 320680i bk12: 8a 320675i bk13: 4a 320686i bk14: 14a 320653i bk15: 18a 320645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164641
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320129 n_act=26 n_pre=10 n_req=266 n_rd=424 n_write=108 bw_util=0.003318
n_activity=2525 dram_eff=0.4214
bk0: 64a 320418i bk1: 60a 320402i bk2: 56a 320267i bk3: 48a 320302i bk4: 60a 320562i bk5: 60a 320542i bk6: 8a 320671i bk7: 10a 320647i bk8: 6a 320679i bk9: 2a 320686i bk10: 4a 320681i bk11: 6a 320675i bk12: 4a 320681i bk13: 6a 320682i bk14: 18a 320648i bk15: 12a 320654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00163082
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320133 n_act=26 n_pre=10 n_req=264 n_rd=420 n_write=108 bw_util=0.003293
n_activity=2504 dram_eff=0.4217
bk0: 62a 320412i bk1: 58a 320415i bk2: 56a 320259i bk3: 48a 320328i bk4: 60a 320565i bk5: 60a 320540i bk6: 10a 320664i bk7: 6a 320649i bk8: 2a 320683i bk9: 8a 320673i bk10: 6a 320679i bk11: 4a 320682i bk12: 6a 320679i bk13: 2a 320689i bk14: 16a 320652i bk15: 16a 320649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00123169
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320129 n_act=26 n_pre=10 n_req=266 n_rd=420 n_write=112 bw_util=0.003318
n_activity=2533 dram_eff=0.4201
bk0: 62a 320365i bk1: 62a 320420i bk2: 56a 320278i bk3: 48a 320345i bk4: 60a 320564i bk5: 60a 320531i bk6: 8a 320670i bk7: 8a 320652i bk8: 6a 320678i bk9: 4a 320681i bk10: 2a 320685i bk11: 6a 320677i bk12: 6a 320676i bk13: 4a 320684i bk14: 16a 320649i bk15: 12a 320660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139072
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320129 n_act=24 n_pre=8 n_req=268 n_rd=422 n_write=114 bw_util=0.003343
n_activity=2492 dram_eff=0.4302
bk0: 62a 320391i bk1: 60a 320370i bk2: 56a 320207i bk3: 54a 320264i bk4: 60a 320568i bk5: 60a 320538i bk6: 8a 320672i bk7: 6a 320654i bk8: 4a 320680i bk9: 6a 320674i bk10: 6a 320675i bk11: 2a 320685i bk12: 4a 320684i bk13: 6a 320681i bk14: 16a 320653i bk15: 12a 320659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175555
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320137 n_act=24 n_pre=8 n_req=264 n_rd=422 n_write=106 bw_util=0.003293
n_activity=2489 dram_eff=0.4243
bk0: 62a 320390i bk1: 62a 320401i bk2: 52a 320299i bk3: 54a 320275i bk4: 60a 320566i bk5: 58a 320557i bk6: 12a 320662i bk7: 6a 320678i bk8: 2a 320685i bk9: 6a 320676i bk10: 4a 320680i bk11: 4a 320682i bk12: 6a 320677i bk13: 2a 320689i bk14: 16a 320652i bk15: 16a 320651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013876
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320135 n_act=26 n_pre=10 n_req=263 n_rd=422 n_write=104 bw_util=0.00328
n_activity=2452 dram_eff=0.429
bk0: 62a 320362i bk1: 66a 320384i bk2: 54a 320269i bk3: 52a 320292i bk4: 60a 320565i bk5: 60a 320558i bk6: 8a 320664i bk7: 4a 320682i bk8: 6a 320678i bk9: 4a 320682i bk10: 2a 320687i bk11: 6a 320679i bk12: 6a 320680i bk13: 4a 320685i bk14: 16a 320651i bk15: 12a 320660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139696
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320127 n_act=27 n_pre=11 n_req=266 n_rd=428 n_write=104 bw_util=0.003318
n_activity=2459 dram_eff=0.4327
bk0: 66a 320349i bk1: 64a 320398i bk2: 54a 320307i bk3: 54a 320269i bk4: 60a 320565i bk5: 60a 320564i bk6: 8a 320668i bk7: 4a 320681i bk8: 4a 320679i bk9: 6a 320676i bk10: 6a 320677i bk11: 2a 320687i bk12: 4a 320687i bk13: 8a 320672i bk14: 16a 320643i bk15: 12a 320656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00136889
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320133 n_act=26 n_pre=10 n_req=264 n_rd=424 n_write=104 bw_util=0.003293
n_activity=2462 dram_eff=0.4289
bk0: 64a 320379i bk1: 62a 320410i bk2: 52a 320251i bk3: 52a 320220i bk4: 60a 320564i bk5: 60a 320569i bk6: 12a 320663i bk7: 4a 320682i bk8: 2a 320684i bk9: 6a 320676i bk10: 4a 320680i bk11: 4a 320682i bk12: 6a 320678i bk13: 4a 320676i bk14: 16a 320646i bk15: 16a 320650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00144373
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320139 n_act=25 n_pre=9 n_req=262 n_rd=420 n_write=104 bw_util=0.003268
n_activity=2456 dram_eff=0.4267
bk0: 64a 320391i bk1: 60a 320414i bk2: 52a 320302i bk3: 52a 320269i bk4: 60a 320567i bk5: 60a 320562i bk6: 8a 320672i bk7: 4a 320682i bk8: 6a 320676i bk9: 4a 320679i bk10: 2a 320685i bk11: 6a 320678i bk12: 6a 320677i bk13: 6a 320681i bk14: 18a 320647i bk15: 12a 320658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130341
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320139 n_act=25 n_pre=9 n_req=262 n_rd=420 n_write=104 bw_util=0.003268
n_activity=2471 dram_eff=0.4241
bk0: 68a 320382i bk1: 60a 320416i bk2: 52a 320320i bk3: 52a 320283i bk4: 60a 320561i bk5: 60a 320564i bk6: 8a 320671i bk7: 2a 320684i bk8: 4a 320680i bk9: 8a 320671i bk10: 8a 320674i bk11: 2a 320689i bk12: 4a 320684i bk13: 4a 320684i bk14: 14a 320654i bk15: 14a 320657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104772
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320137 n_act=25 n_pre=9 n_req=263 n_rd=422 n_write=104 bw_util=0.00328
n_activity=2464 dram_eff=0.4269
bk0: 64a 320380i bk1: 60a 320414i bk2: 52a 320325i bk3: 52a 320286i bk4: 60a 320568i bk5: 64a 320555i bk6: 10a 320664i bk7: 4a 320678i bk8: 4a 320677i bk9: 4a 320679i bk10: 4a 320681i bk11: 6a 320679i bk12: 6a 320681i bk13: 2a 320687i bk14: 16a 320651i bk15: 14a 320653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117868
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320129 n_act=25 n_pre=9 n_req=267 n_rd=426 n_write=108 bw_util=0.00333
n_activity=2506 dram_eff=0.4262
bk0: 60a 320377i bk1: 60a 320435i bk2: 54a 320328i bk3: 52a 320246i bk4: 60a 320571i bk5: 64a 320554i bk6: 8a 320671i bk7: 6a 320675i bk8: 4a 320679i bk9: 4a 320681i bk10: 6a 320675i bk11: 4a 320681i bk12: 2a 320687i bk13: 10a 320661i bk14: 18a 320646i bk15: 14a 320646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146556
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320121 n_act=25 n_pre=9 n_req=271 n_rd=434 n_write=108 bw_util=0.00338
n_activity=2531 dram_eff=0.4283
bk0: 64a 320382i bk1: 60a 320406i bk2: 52a 320308i bk3: 56a 320240i bk4: 60a 320565i bk5: 64a 320556i bk6: 10a 320667i bk7: 6a 320676i bk8: 4a 320679i bk9: 8a 320671i bk10: 6a 320680i bk11: 2a 320687i bk12: 4a 320683i bk13: 6a 320672i bk14: 14a 320651i bk15: 18a 320647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158405
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320125 n_act=24 n_pre=8 n_req=270 n_rd=432 n_write=108 bw_util=0.003368
n_activity=2519 dram_eff=0.4287
bk0: 60a 320384i bk1: 60a 320424i bk2: 54a 320309i bk3: 56a 320265i bk4: 60a 320568i bk5: 64a 320559i bk6: 10a 320654i bk7: 8a 320669i bk8: 4a 320678i bk9: 4a 320678i bk10: 4a 320680i bk11: 6a 320678i bk12: 6a 320681i bk13: 2a 320689i bk14: 16a 320651i bk15: 18a 320641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125664
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320135 n_act=23 n_pre=7 n_req=266 n_rd=424 n_write=108 bw_util=0.003318
n_activity=2483 dram_eff=0.4285
bk0: 60a 320392i bk1: 56a 320438i bk2: 54a 320292i bk3: 52a 320251i bk4: 60a 320569i bk5: 64a 320560i bk6: 8a 320661i bk7: 10a 320668i bk8: 4a 320680i bk9: 4a 320680i bk10: 6a 320672i bk11: 4a 320680i bk12: 2a 320687i bk13: 6a 320681i bk14: 18a 320651i bk15: 16a 320652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00137825
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320137 n_act=23 n_pre=7 n_req=265 n_rd=426 n_write=104 bw_util=0.003305
n_activity=2452 dram_eff=0.4323
bk0: 64a 320393i bk1: 56a 320441i bk2: 52a 320286i bk3: 52a 320274i bk4: 60a 320564i bk5: 64a 320558i bk6: 10a 320667i bk7: 6a 320674i bk8: 4a 320679i bk9: 8a 320669i bk10: 6a 320678i bk11: 2a 320686i bk12: 4a 320684i bk13: 4a 320683i bk14: 14a 320653i bk15: 20a 320642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00163082
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320137 n_act=23 n_pre=7 n_req=265 n_rd=426 n_write=104 bw_util=0.003305
n_activity=2449 dram_eff=0.4328
bk0: 60a 320396i bk1: 58a 320434i bk2: 52a 320299i bk3: 52a 320264i bk4: 60a 320563i bk5: 64a 320544i bk6: 10a 320664i bk7: 8a 320671i bk8: 4a 320678i bk9: 4a 320678i bk10: 4a 320680i bk11: 6a 320676i bk12: 6a 320683i bk13: 6a 320680i bk14: 18a 320646i bk15: 14a 320654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00166512
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320139 n_act=25 n_pre=9 n_req=262 n_rd=420 n_write=104 bw_util=0.003268
n_activity=2456 dram_eff=0.4267
bk0: 66a 320363i bk1: 54a 320439i bk2: 52a 320287i bk3: 48a 320296i bk4: 60a 320564i bk5: 64a 320553i bk6: 6a 320673i bk7: 8a 320670i bk8: 4a 320678i bk9: 6a 320677i bk10: 8a 320671i bk11: 4a 320684i bk12: 2a 320687i bk13: 6a 320680i bk14: 16a 320648i bk15: 16a 320648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00183039
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320139 n_act=25 n_pre=9 n_req=262 n_rd=420 n_write=104 bw_util=0.003268
n_activity=2451 dram_eff=0.4276
bk0: 66a 320351i bk1: 56a 320426i bk2: 50a 320293i bk3: 48a 320284i bk4: 60a 320566i bk5: 64a 320556i bk6: 10a 320666i bk7: 6a 320674i bk8: 4a 320679i bk9: 6a 320672i bk10: 4a 320680i bk11: 4a 320684i bk12: 6a 320681i bk13: 4a 320686i bk14: 14a 320656i bk15: 18a 320644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00215468
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320141 n_act=25 n_pre=9 n_req=261 n_rd=422 n_write=100 bw_util=0.003255
n_activity=2441 dram_eff=0.4277
bk0: 64a 320360i bk1: 58a 320440i bk2: 52a 320293i bk3: 48a 320293i bk4: 60a 320566i bk5: 64a 320556i bk6: 6a 320673i bk7: 10a 320667i bk8: 6a 320675i bk9: 4a 320681i bk10: 4a 320681i bk11: 4a 320683i bk12: 4a 320683i bk13: 6a 320680i bk14: 18a 320647i bk15: 14a 320648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00123793
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320147 n_act=23 n_pre=7 n_req=260 n_rd=420 n_write=100 bw_util=0.003243
n_activity=2375 dram_eff=0.4379
bk0: 62a 320366i bk1: 54a 320426i bk2: 54a 320290i bk3: 50a 320274i bk4: 60a 320563i bk5: 64a 320557i bk6: 8a 320670i bk7: 8a 320671i bk8: 2a 320682i bk9: 6a 320678i bk10: 8a 320672i bk11: 4a 320681i bk12: 2a 320687i bk13: 6a 320680i bk14: 16a 320648i bk15: 16a 320649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189587
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320137 n_act=24 n_pre=8 n_req=264 n_rd=428 n_write=100 bw_util=0.003293
n_activity=2467 dram_eff=0.4281
bk0: 66a 320373i bk1: 56a 320452i bk2: 52a 320329i bk3: 54a 320266i bk4: 60a 320566i bk5: 64a 320561i bk6: 10a 320668i bk7: 6a 320677i bk8: 4a 320680i bk9: 6a 320674i bk10: 4a 320680i bk11: 4a 320683i bk12: 6a 320678i bk13: 4a 320684i bk14: 14a 320652i bk15: 18a 320647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00167136
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320143 n_act=23 n_pre=7 n_req=262 n_rd=424 n_write=100 bw_util=0.003268
n_activity=2433 dram_eff=0.4307
bk0: 60a 320388i bk1: 58a 320444i bk2: 54a 320317i bk3: 52a 320296i bk4: 60a 320567i bk5: 64a 320550i bk6: 6a 320675i bk7: 10a 320669i bk8: 6a 320677i bk9: 4a 320680i bk10: 4a 320679i bk11: 4a 320681i bk12: 4a 320681i bk13: 6a 320677i bk14: 18a 320644i bk15: 14a 320655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00150921
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320143 n_act=23 n_pre=7 n_req=262 n_rd=420 n_write=104 bw_util=0.003268
n_activity=2436 dram_eff=0.4302
bk0: 64a 320382i bk1: 54a 320441i bk2: 52a 320303i bk3: 52a 320276i bk4: 56a 320571i bk5: 64a 320555i bk6: 8a 320646i bk7: 8a 320671i bk8: 2a 320683i bk9: 6a 320677i bk10: 8a 320671i bk11: 4a 320682i bk12: 2a 320686i bk13: 6a 320681i bk14: 16a 320651i bk15: 18a 320643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00157781
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320137 n_act=23 n_pre=7 n_req=265 n_rd=422 n_write=108 bw_util=0.003305
n_activity=2471 dram_eff=0.429
bk0: 58a 320394i bk1: 58a 320409i bk2: 52a 320304i bk3: 52a 320318i bk4: 60a 320531i bk5: 64a 320555i bk6: 10a 320623i bk7: 4a 320680i bk8: 4a 320679i bk9: 6a 320673i bk10: 4a 320680i bk11: 6a 320678i bk12: 6a 320680i bk13: 4a 320684i bk14: 18a 320646i bk15: 16a 320643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00224199
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=320697 n_nop=320145 n_act=23 n_pre=7 n_req=261 n_rd=414 n_write=108 bw_util=0.003255
n_activity=2458 dram_eff=0.4247
bk0: 60a 320409i bk1: 56a 320443i bk2: 48a 320346i bk3: 52a 320296i bk4: 60a 320530i bk5: 64a 320557i bk6: 4a 320639i bk7: 8a 320671i bk8: 6a 320676i bk9: 4a 320681i bk10: 6a 320675i bk11: 2a 320684i bk12: 4a 320683i bk13: 8a 320674i bk14: 18a 320649i bk15: 14a 320656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135018

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12755, Miss = 210, Miss_rate = 0.016, Pending_hits = 35, Reservation_fails = 6
L2_cache_bank[1]: Access = 14199, Miss = 211, Miss_rate = 0.015, Pending_hits = 43, Reservation_fails = 12
L2_cache_bank[2]: Access = 7267, Miss = 212, Miss_rate = 0.029, Pending_hits = 53, Reservation_fails = 33
L2_cache_bank[3]: Access = 6719, Miss = 213, Miss_rate = 0.032, Pending_hits = 51, Reservation_fails = 56
L2_cache_bank[4]: Access = 7475, Miss = 213, Miss_rate = 0.028, Pending_hits = 40, Reservation_fails = 50
L2_cache_bank[5]: Access = 7602, Miss = 212, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 42
L2_cache_bank[6]: Access = 6718, Miss = 212, Miss_rate = 0.032, Pending_hits = 39, Reservation_fails = 58
L2_cache_bank[7]: Access = 7559, Miss = 210, Miss_rate = 0.028, Pending_hits = 42, Reservation_fails = 17
L2_cache_bank[8]: Access = 7511, Miss = 210, Miss_rate = 0.028, Pending_hits = 42, Reservation_fails = 14
L2_cache_bank[9]: Access = 7257, Miss = 211, Miss_rate = 0.029, Pending_hits = 40, Reservation_fails = 29
L2_cache_bank[10]: Access = 9126, Miss = 211, Miss_rate = 0.023, Pending_hits = 45, Reservation_fails = 24
L2_cache_bank[11]: Access = 8313, Miss = 211, Miss_rate = 0.025, Pending_hits = 33, Reservation_fails = 27
L2_cache_bank[12]: Access = 7973, Miss = 214, Miss_rate = 0.027, Pending_hits = 41, Reservation_fails = 25
L2_cache_bank[13]: Access = 8447, Miss = 212, Miss_rate = 0.025, Pending_hits = 39, Reservation_fails = 22
L2_cache_bank[14]: Access = 8367, Miss = 210, Miss_rate = 0.025, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 7224, Miss = 210, Miss_rate = 0.029, Pending_hits = 36, Reservation_fails = 11
L2_cache_bank[16]: Access = 12879, Miss = 211, Miss_rate = 0.016, Pending_hits = 38, Reservation_fails = 29
L2_cache_bank[17]: Access = 13271, Miss = 213, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 86
L2_cache_bank[18]: Access = 12380, Miss = 217, Miss_rate = 0.018, Pending_hits = 44, Reservation_fails = 43
L2_cache_bank[19]: Access = 12891, Miss = 216, Miss_rate = 0.017, Pending_hits = 46, Reservation_fails = 9
L2_cache_bank[20]: Access = 13047, Miss = 212, Miss_rate = 0.016, Pending_hits = 47, Reservation_fails = 32
L2_cache_bank[21]: Access = 12157, Miss = 213, Miss_rate = 0.018, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[22]: Access = 11732, Miss = 213, Miss_rate = 0.018, Pending_hits = 53, Reservation_fails = 17
L2_cache_bank[23]: Access = 13791, Miss = 210, Miss_rate = 0.015, Pending_hits = 73, Reservation_fails = 42
L2_cache_bank[24]: Access = 12653, Miss = 210, Miss_rate = 0.017, Pending_hits = 55, Reservation_fails = 36
L2_cache_bank[25]: Access = 11765, Miss = 211, Miss_rate = 0.018, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[26]: Access = 13700, Miss = 210, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 3
L2_cache_bank[27]: Access = 12713, Miss = 214, Miss_rate = 0.017, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[28]: Access = 11184, Miss = 212, Miss_rate = 0.019, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 12701, Miss = 210, Miss_rate = 0.017, Pending_hits = 46, Reservation_fails = 29
L2_cache_bank[30]: Access = 13615, Miss = 211, Miss_rate = 0.015, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[31]: Access = 11659, Miss = 207, Miss_rate = 0.018, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 336650
L2_total_cache_misses = 6772
L2_total_cache_miss_rate = 0.0201
L2_total_cache_pending_hits = 1386
L2_total_cache_reservation_fails = 754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=481404
icnt_total_pkts_simt_to_mem=886024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.068
	minimum = 6
	maximum = 55
Network latency average = 12.9654
	minimum = 6
	maximum = 32
Slowest packet = 662805
Flit latency average = 13.836
	minimum = 6
	maximum = 31
Slowest flit = 1362666
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0478011
	minimum = 0.000850521 (at node 32)
	maximum = 0.140336 (at node 29)
Accepted packet rate average = 0.0478011
	minimum = 0.000850521 (at node 32)
	maximum = 0.140336 (at node 29)
Injected flit rate average = 0.0755425
	minimum = 0.0042526 (at node 32)
	maximum = 0.227089 (at node 10)
Accepted flit rate average= 0.0755425
	minimum = 0.000850521 (at node 32)
	maximum = 0.276419 (at node 29)
Injected packet length average = 1.58035
Accepted packet length average = 1.58035
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.696 (15 samples)
	minimum = 6 (15 samples)
	maximum = 81.3333 (15 samples)
Network latency average = 12.2385 (15 samples)
	minimum = 6 (15 samples)
	maximum = 71.4667 (15 samples)
Flit latency average = 11.8785 (15 samples)
	minimum = 6 (15 samples)
	maximum = 68.0667 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.022189 (15 samples)
	minimum = 0.00904262 (15 samples)
	maximum = 0.0594457 (15 samples)
Accepted packet rate average = 0.022189 (15 samples)
	minimum = 0.00904262 (15 samples)
	maximum = 0.0594457 (15 samples)
Injected flit rate average = 0.0512946 (15 samples)
	minimum = 0.018661 (15 samples)
	maximum = 0.165851 (15 samples)
Accepted flit rate average = 0.0512946 (15 samples)
	minimum = 0.0234717 (15 samples)
	maximum = 0.13651 (15 samples)
Injected packet size average = 2.31172 (15 samples)
Accepted packet size average = 2.31172 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 25 sec (145 sec)
gpgpu_simulation_rate = 142948 (inst/sec)
gpgpu_simulation_rate = 2904 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,421185)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (764,421185), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 16 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 11.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 765
gpu_sim_insn = 5360
gpu_ipc =       7.0065
gpu_tot_sim_cycle = 421950
gpu_tot_sim_insn = 20732829
gpu_tot_ipc =      49.1357
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 45271
gpu_total_sim_rate=142985

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 441000
	L1I_total_cache_misses = 2542
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45271, Miss = 23170, Miss_rate = 0.512, Pending_hits = 3798, Reservation_fails = 48299
	L1D_cache_core[1]: Access = 46117, Miss = 23032, Miss_rate = 0.499, Pending_hits = 3891, Reservation_fails = 49485
	L1D_cache_core[2]: Access = 46464, Miss = 23275, Miss_rate = 0.501, Pending_hits = 3307, Reservation_fails = 48688
	L1D_cache_core[3]: Access = 46444, Miss = 23366, Miss_rate = 0.503, Pending_hits = 3745, Reservation_fails = 44486
	L1D_cache_core[4]: Access = 46390, Miss = 23304, Miss_rate = 0.502, Pending_hits = 3496, Reservation_fails = 46102
	L1D_cache_core[5]: Access = 49623, Miss = 25284, Miss_rate = 0.510, Pending_hits = 3522, Reservation_fails = 46028
	L1D_cache_core[6]: Access = 45058, Miss = 22453, Miss_rate = 0.498, Pending_hits = 3975, Reservation_fails = 44549
	L1D_cache_core[7]: Access = 34702, Miss = 17158, Miss_rate = 0.494, Pending_hits = 3046, Reservation_fails = 30345
	L1D_cache_core[8]: Access = 36536, Miss = 18150, Miss_rate = 0.497, Pending_hits = 2963, Reservation_fails = 29768
	L1D_cache_core[9]: Access = 37634, Miss = 18779, Miss_rate = 0.499, Pending_hits = 2965, Reservation_fails = 25148
	L1D_cache_core[10]: Access = 37951, Miss = 19060, Miss_rate = 0.502, Pending_hits = 3020, Reservation_fails = 34494
	L1D_cache_core[11]: Access = 46121, Miss = 23343, Miss_rate = 0.506, Pending_hits = 3536, Reservation_fails = 44100
	L1D_cache_core[12]: Access = 48621, Miss = 24051, Miss_rate = 0.495, Pending_hits = 3473, Reservation_fails = 45060
	L1D_cache_core[13]: Access = 47032, Miss = 23291, Miss_rate = 0.495, Pending_hits = 3512, Reservation_fails = 45311
	L1D_cache_core[14]: Access = 46172, Miss = 22840, Miss_rate = 0.495, Pending_hits = 3954, Reservation_fails = 44097
	L1D_total_cache_accesses = 660136
	L1D_total_cache_misses = 330556
	L1D_total_cache_miss_rate = 0.5007
	L1D_total_cache_pending_hits = 52203
	L1D_total_cache_reservation_fails = 625960
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 12210
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0367
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 189551
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11762
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 436409
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438458
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2542
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5417, 5417, 5396, 5396, 5396, 5396, 5396, 5396, 772, 772, 465, 465, 500, 500, 465, 465, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25510400
gpgpu_n_tot_w_icount = 797200
gpgpu_n_stall_shd_mem = 1060359
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36004
gpgpu_n_mem_write_global = 300455
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3914108
gpgpu_n_store_insn = 1972726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 309398
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1060359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1380340	W0_Idle:333656	W0_Scoreboard:2951110	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:614771
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 288032 {8:36004,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19983672 {40:168126,72:74033,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1440 {8:180,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4896544 {136:36004,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403640 {8:300455,}
traffic_breakdown_memtocore[INST_ACC_R] = 24480 {136:180,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 182 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 421949 
mrq_lat_table:3790 	2129 	1752 	400 	337 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	334112 	2344 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26256 	49217 	193063 	68074 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18125 	12887 	4112 	869 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	6052 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	835 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[1]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[2]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[3]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[4]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[5]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[6]:        18        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[7]:        16        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[8]:        20        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[9]:        36        34        38        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[10]:        36        36        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[11]:        28        36        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[12]:        28        36        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[13]:        36        35        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[14]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[15]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[16]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[17]:        36        34        36        38         0         0         0         0         0         0         0         0         0         2         6         5 
dram[18]:        36        34        36        38         0         0         0         0         0         0         0         0         0         1         6         6 
dram[19]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[20]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[21]:        36        32        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[22]:        36        32        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[23]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[24]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[25]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[26]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[27]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[28]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[29]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[30]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[31]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056      1974     11294       367       379      1260      1728     26298     53355     71787     62234     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489       363       648      1299      1813     33468     34333     61367     60496     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874       362       388      1288      1886     42184     32597     59631     60495     87546     86678    132095    113661 
dram[3]:    158966    140515    165828     13065       367       422      1335      1938     31730     49991     68401     58756     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164       363      3532      1324      1984     29991     30856     57890     57020     94624     84937    111107    120848 
dram[5]:    137921    147700    164240     14056       360       417      1383      1622     38800     29121     56153     57018     84067     83199    128684    110214 
dram[6]:    155572    145968     21826     14800       396       394      1372      1502     28254     46619     65014     55279     82325     92083    109333    127858 
dram[7]:    145146    163343     27307     15377       392       631      1360      1641     26514     27381     54411     72844     91241     90375    116549    117446 
dram[8]:    143405    144246     33327     15994       387       377      1348      1695     35417     34550     80631     62458     89502     99066    125275    115669 
dram[9]:    152196    142484    167858      2689       363       384      1415      1714     33685     43236     61583     60717     87764     88634    114783    124452 
dram[10]:    141662    159980      1985    166364       362       535      1411       360     51047     32814     59846     69459     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     16934       360       419      1058     13683     31947     31072     77264     58980     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532       388      6722      1052      3338     30207     39851     58107     57242     84285     84243    111315    121034 
dram[13]:    138142    156596      2167     18045       384       416      1075      1641     47675     29337     56370     66072     84283     82508    109571    110363 
dram[14]:    155802    146173      2156     18613       381       392      1071     10317     28471     27596     73894     55504     82541     92299    118541    117594 
dram[15]:    145378    144429      2354     19167       416      1541      1031      8626     26731     36467     54629     81686    100123     90592    116783    117578 
dram[16]:    143630    153184      2341     19681       417       367      1028     17263     44295     34767     61800     62675     89727    107910    125528    115876 
dram[17]:    152399    142437    167929      2756       416       363      1049      6934     33900     43453     70511     60933     87985     88496    115013    114133 
dram[18]:    141841    140787      2807    166494       409       359      1045       370     32164     33031     60063     78320     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759       438       367      1039     13898     40908     31289     58324     59197     86245    104545    122112    112426 
dram[20]:    148995    135986    164743      2829       531       379      1035      3554     30424     40066     67124     57457     84505     85372    111480    110688 
dram[21]:    138363    154444      4864      2812       416       377      1083      1858     28687     29553     56585     74950     93358     83634    109736    110690 
dram[22]:    145591    143445      5481      2878       370       358      1079     10533     37525     27813     54846     55721     82766    101173    118686    117906 
dram[23]:    145590    141664      6019      2910       458       354      1092      8843     26946     36683     63740     62891    108965     90809    117018    126604 
dram[24]:    143825    150355      6605      2997       402       352      1088     26082     44512     34983     62017     71570     89942     89070    134400    116138 
dram[25]:    142079    139845    168455      2785       532       350      1218      7152     34117     33249     70728     61150     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683       543       391      1205      5457     32380     33246     60278     59414    105601     87330    113530    123190 
dram[27]:    140332    146800      8171    164918       538       387      1101     22725     41126     31506     58540     68183     86462     85587    131045    112610 
dram[28]:    138587    136126    164739      2812       433       360      1097      3771     30639     29771     67341     57674     84722     94409    111746    110853 
dram[29]:    138586    162333      9499      2910       419       358      1672      2073     28904     29770     56802     55937    102231     83851    110000    119772 
dram[30]:    145799    144158     10115      2962       574       354      1685     19363     37741     28029     55063     64798     82983    101389    127602    118106 
dram[31]:    154518    141745     10679      3019       397       370      1661       371     27163     45569     63957     63107     90159     91025    117190    135448 
average row accesses per activate:
dram[0]: 18.000000 13.666667 23.000000 20.000000 30.000000 32.000000  3.000000  7.000000  4.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[1]: 12.666667 12.333333 23.000000 20.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[2]: 12.666667 12.666667 23.500000 20.500000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[3]: 12.333333 13.000000 24.000000 20.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[4]: 13.000000 12.333333 23.500000 20.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[5]: 12.666667 13.000000 23.500000 20.000000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[6]:  8.000000 12.666667 23.000000 20.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  3.000000  4.500000  3.000000 
dram[7]:  7.800000 12.333333 23.000000 20.000000 30.000000 32.000000  5.000000  5.000000  1.000000  4.000000  3.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[8]:  8.200000 13.000000 23.000000 20.000000 30.000000 32.000000  4.000000  6.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[9]: 13.666667 12.666667 23.000000 22.500000 30.000000 32.000000  4.000000  4.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000  4.000000  3.000000 
dram[10]: 13.666667 13.000000 21.000000 22.500000 30.000000 30.000000  6.000000  3.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[11]:  8.200000 13.666667 21.500000 22.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[12]:  8.600000 13.333333 21.500000 22.500000 30.000000 30.000000  4.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  4.000000  3.000000 
dram[13]:  8.600000 13.000000 21.000000 22.000000 30.000000 30.000000  6.000000  2.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[14]: 10.500000 12.666667 21.000000 22.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  3.000000  4.500000  3.000000 
dram[15]: 11.000000 12.666667 21.000000 22.000000 30.000000 30.000000  4.000000  1.000000  2.000000  4.000000  4.000000  1.000000  2.000000  2.000000  3.500000  3.500000 
dram[16]: 10.500000 12.666667 21.000000 22.000000 30.000000 32.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  3.500000 
dram[17]: 13.333333 12.666667 21.500000 23.500000 30.000000 32.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  2.500000  4.500000  3.500000 
dram[18]: 14.000000 12.666667 21.000000 24.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  1.500000  3.500000  4.500000 
dram[19]: 13.333333 12.666667 21.500000 24.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  4.500000 
dram[20]: 13.333333 18.000000 21.500000 23.000000 30.000000 32.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  4.500000  4.000000 
dram[21]: 14.000000 17.000000 21.000000 23.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  2.000000  3.500000  5.000000 
dram[22]: 13.333333 17.500000 21.000000 23.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  4.500000  3.500000 
dram[23]:  8.600000 16.500000 21.000000 22.000000 30.000000 32.000000  3.000000  4.000000  2.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[24]:  8.600000 17.000000 20.500000 22.000000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[25]:  8.400000 17.500000 21.000000 21.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[26]: 13.666667 16.500000 21.500000 21.500000 30.000000 32.000000  4.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[27]: 10.750000 17.000000 21.000000 22.500000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[28]: 13.333333 17.500000 21.500000 22.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[29]: 14.000000 16.500000 21.000000 22.000000 28.000000 32.000000  6.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.500000 
dram[30]: 13.000000 17.500000 21.000000 22.000000 32.000000 32.000000  7.000000  2.000000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000  4.500000  4.000000 
dram[31]: 13.333333 17.000000 20.000000 22.000000 32.000000 32.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  4.500000  3.500000 
average row locality = 8470/781 = 10.845071
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        31        28        24        30        30         3         5         4         1         2         3         2         2         9         8 
dram[1]:        30        29        28        25        30        30         5         4         1         3         3         2         2         2         8         9 
dram[2]:        30        30        29        25        30        30         5         3         2         2         1         3         4         2         7         9 
dram[3]:        29        31        30        24        30        30         4         5         3         1         2         3         2         2         9         8 
dram[4]:        31        29        29        25        30        30         5         4         1         3         3         2         2         2         8         9 
dram[5]:        30        31        29        24        30        30         5         3         2         2         1         3         4         2         7         9 
dram[6]:        32        30        28        24        30        30         4         5         3         1         2         3         2         3         9         6 
dram[7]:        31        29        28        24        30        30         5         3         1         4         3         2         3         1         8         8 
dram[8]:        31        31        28        24        30        30         4         4         3         2         1         3         3         2         8         6 
dram[9]:        31        30        28        27        30        30         4         3         2         3         3         1         2         3         8         6 
dram[10]:        31        31        26        27        30        29         6         3         1         3         2         2         3         1         8         8 
dram[11]:        31        33        27        26        30        30         4         2         3         2         1         3         3         2         8         6 
dram[12]:        33        32        27        27        30        30         4         2         2         3         3         1         2         4         8         6 
dram[13]:        33        31        26        26        30        30         6         2         1         3         2         2         3         2         8         8 
dram[14]:        32        30        26        26        30        30         4         2         3         2         1         3         3         3         9         6 
dram[15]:        34        30        26        26        30        30         4         1         2         4         4         1         2         2         7         7 
dram[16]:        32        30        26        26        30        32         5         2         2         2         2         3         3         1         8         7 
dram[17]:        30        30        27        27        30        32         4         3         2         2         3         2         1         5         9         7 
dram[18]:        32        30        26        28        30        32         5         3         2         4         3         1         2         3         7         9 
dram[19]:        30        30        27        28        30        32         5         4         2         2         2         3         3         1         8         9 
dram[20]:        30        28        27        26        30        32         4         5         2         2         3         2         1         3         9         8 
dram[21]:        32        28        26        26        30        32         5         3         2         4         3         1         2         2         7        10 
dram[22]:        30        29        26        26        30        32         5         4         2         2         2         3         3         3         9         7 
dram[23]:        33        27        26        24        30        32         3         4         2         3         4         2         1         3         8         8 
dram[24]:        33        28        25        24        30        32         5         3         2         3         2         2         3         2         7         9 
dram[25]:        32        29        26        24        30        32         3         5         3         2         2         2         2         3         9         7 
dram[26]:        31        27        27        25        30        32         4         4         1         3         4         2         1         3         8         8 
dram[27]:        33        28        26        27        30        32         5         3         2         3         2         2         3         2         7         9 
dram[28]:        30        29        27        26        30        32         3         5         3         2         2         2         2         3         9         7 
dram[29]:        32        27        26        26        28        32         4         4         1         3         4         2         1         3         8         9 
dram[30]:        29        29        26        26        30        32         5         2         2         3         2         3         3         2         9         8 
dram[31]:        30        28        24        26        30        32         2         4         3         2         3         1         2         4         9         7 
total reads: 6774
bank skew: 34/1 = 34.00
chip skew: 217/207 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4733      2743       111       114     33670     33562       199       122       171       178       173       177       173       173      1108      1162
dram[1]:       4368      2919      1644       117     39823     32859       184       114       177       172       172       176       173       173       957       991
dram[2]:       4408      3123       119       123     32439      2123       181       103       173       173       177       172       173       174      1248      1114
dram[3]:       3960      3512       111       107     28046      1948       180       122       172       177       174       176       173       173       954      1112
dram[4]:       3667      2382       109       108     33296      1837       179       115       177       172       172       176       173       173      1096       952
dram[5]:       3890      2855       112       107     32677      1841       178       103       173       173       177       172       173       176      1377       830
dram[6]:       4168      2668       119       108     30311      2090       180       121       172       178       173       177       173       171       892       943
dram[7]:       3568      2850       107       108     36066      2020       179       105       177       173       172       173       172       178      1154       791
dram[8]:       3264      2177       106       107     36145      2135       181       114       172       173       177       172       177       173      1042       921
dram[9]:       3231      2857       112      2711     28803      1939       178       131       173       175       172       177       176       172      1096       898
dram[10]:       3150      3506       114      2736     34489      2213       175     37600       177       174       173       173       172       178      1189       693
dram[11]:       3043      3228       111      2737     33885      2301       235       173       172       174       178       172       177       173      1018       994
dram[12]:       3202      3308       114      2648     33105      2129       238       173       173       174       172       178       175      1270      1279      1169
dram[13]:       3300      3750       114      2795     36196      2164       186       176       178       174       173       173       172      2114      1060       827
dram[14]:       2724      3769       113      2817     36022      2404       199       173       171       173       178       172       177       172      1032      1101
dram[15]:       2631      3456       112      2792     29317      2314       179       178       173       173       173       178       173       173      1265       833
dram[16]:       3965      3802       110      1802     34923     26354       175       173       173       173       173       172       171       177       920       861
dram[17]:       3662      3865       113       103     34539     31295       189       172       173       173       174       174       178      1782       895       896
dram[18]:       3590      4078       109       149     29450     30279       178       172       173       172       173       178       173      1003      1257       908
dram[19]:       3518      4382       112       101     36328     30611       210       175       174       174       173       172       172       177      1157      1008
dram[20]:       3264      3309       117       100     36237     33988       198       171       173       173       174       173       177       172       958       997
dram[21]:       3501      3568       118       100     29183     33278       195       172       177       173       173       178       173       174      1208       869
dram[22]:       3422      3864       113        99     31705     27058       200       171       173       173       173       172       172       174      1012      1415
dram[23]:       3236      4088       118        93     37225     30966       215       172       173       172       172       176       178       173       996       980
dram[24]:       3108      3516       119        97     31406     30325       199       172       173       177       174       173       172       173      1090      1084
dram[25]:       3418      3906       116        99     33150     26482       178       171       172       176       173       174       174       174       909      1169
dram[26]:       3388      4296       148       101     38658     33398       184       171       178       172       172       174       177       174       950      1101
dram[27]:       2889      3732       138       106     32497     33439       198       171       174       176       174       173       171       173      1118       950
dram[28]:       3089      3873       140       102     29269     26964       222       171       172       175       173       173       173       174       897      1182
dram[29]:       3250      3713       149       102     37171     29741       114       171       178       172       172       176       177       172      1061      1104
dram[30]:       2894      4035       151       103     32001     34505       130       173       173       177       173       172       172       173       975      1103
dram[31]:       2582      4352       111       106     28454     29876        86       173       171       173       172       177       176       173       991      1317
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       224       174       178       178       177       184       177       177       381       379
dram[1]:        350       408       475       343       385       273       209       173       177       178       177       182       178       177       260       314
dram[2]:        378       448       483       524       264       359       209       175       178       178       177       177       178       178       360       413
dram[3]:        343       400       275       243       273       302       197       178       178       177       179       183       177       177       268       301
dram[4]:        299       346       248       250       307       237       197       181       177       177       178       183       177       177       326       307
dram[5]:        307       363       286       267       252       301       191       174       177       177       177       178       178       178       369       302
dram[6]:        386       381       454       325       414       360       197       174       178       178       177       185       177       177       303       243
dram[7]:        369       408       275       269       263       259       197       187       177       179       178       177       177       178       328       278
dram[8]:        295       358       217       263       311       324       197       174       178       178       177       178       184       177       255       223
dram[9]:        293       341       330       231       325       287       193       185       177       178       178       177       182       177       292       240
dram[10]:        381       413       290       285       303       247       189       178       177       178       177       178       177       178       325       237
dram[11]:        322       315       263       229       277       285       331       177       178       178       178       178       185       178       275       294
dram[12]:        364       356       285       277       281       230       339       177       177       177       178       178       182       436       430       422
dram[13]:        396       407       318       293       338       320       257       177       178       178       177       178       177       407       324       400
dram[14]:        313       380       280       237       264       373       265       177       177       177       178       178       185       178       320       384
dram[15]:        340       420       269       238       278       232       198       178       177       178       179       178       177       178       352       364
dram[16]:        323       373       261       223       533       503       188       177       177       177       178       177       177       177       260       272
dram[17]:        403       343       268       222       409       427       222       177       177       178       178       178       178       450       283       316
dram[18]:        366       329       237       207       321       281       200       178       177       177       177       178       177       391       309       331
dram[19]:        422       349       275       227       328       320       304       185       178       178       177       178       178       177       382       383
dram[20]:        376       305       272       250       508       438       240       178       177       177       178       177       177       177       233       238
dram[21]:        293       287       289       230       392       328       267       177       178       177       177       178       177       178       338       291
dram[22]:        332       267       285       202       659       664       275       178       177       177       178       177       178       178       394       345
dram[23]:        445       537       558       194       454       359       270       178       177       177       177       178       178       177       295       279
dram[24]:        417       503       530       235       341       320       278       177       177       185       178       177       177       178       329       403
dram[25]:        426       445       465       218       252       313       185       179       177       182       178       178       178       178       274       266
dram[26]:        473       423       389       206       277       258       203       178       178       177       177       178       177       177       263       309
dram[27]:        345       432       252       238       233       317       273       177       179       184       178       177       177       177       250       267
dram[28]:        352       440       271       217       397       355       281       178       177       182       178       177       177       177       264       319
dram[29]:        360       439       489       215       405       399       176       177       178       177       177       178       177       177       272       355
dram[30]:        376       447       497       226       371       443       210       177       178       185       177       178       177       177       288       278
dram[31]:        455       532       305       245       375       385       173       183       177       177       177       177       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320715 n_act=24 n_pre=8 n_req=266 n_rd=420 n_write=112 bw_util=0.003312
n_activity=2518 dram_eff=0.4226
bk0: 56a 321028i bk1: 62a 320978i bk2: 56a 320877i bk3: 48a 320906i bk4: 60a 321146i bk5: 60a 321120i bk6: 6a 321258i bk7: 10a 321229i bk8: 8a 321257i bk9: 2a 321267i bk10: 4a 321263i bk11: 6a 321257i bk12: 4a 321262i bk13: 4a 321267i bk14: 18a 321224i bk15: 16a 321232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139754
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320717 n_act=24 n_pre=8 n_req=265 n_rd=422 n_write=108 bw_util=0.003299
n_activity=2513 dram_eff=0.4218
bk0: 60a 321008i bk1: 58a 320987i bk2: 56a 320855i bk3: 50a 320930i bk4: 60a 321151i bk5: 60a 321118i bk6: 10a 321246i bk7: 8a 321231i bk8: 2a 321265i bk9: 6a 321257i bk10: 6a 321259i bk11: 4a 321265i bk12: 4a 321263i bk13: 4a 321267i bk14: 16a 321233i bk15: 18a 321226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131973
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320715 n_act=24 n_pre=8 n_req=266 n_rd=424 n_write=108 bw_util=0.003312
n_activity=2486 dram_eff=0.428
bk0: 60a 321004i bk1: 60a 320988i bk2: 58a 320802i bk3: 50a 320841i bk4: 60a 321152i bk5: 60a 321124i bk6: 10a 321250i bk7: 6a 321237i bk8: 4a 321264i bk9: 4a 321262i bk10: 2a 321267i bk11: 6a 321261i bk12: 8a 321256i bk13: 4a 321267i bk14: 14a 321236i bk15: 18a 321228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00165277
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320713 n_act=24 n_pre=8 n_req=267 n_rd=426 n_write=108 bw_util=0.003324
n_activity=2527 dram_eff=0.4226
bk0: 58a 321012i bk1: 62a 320982i bk2: 60a 320849i bk3: 48a 320909i bk4: 60a 321149i bk5: 60a 321117i bk6: 8a 321251i bk7: 10a 321230i bk8: 6a 321260i bk9: 2a 321267i bk10: 4a 321263i bk11: 6a 321256i bk12: 4a 321263i bk13: 4a 321267i bk14: 18a 321228i bk15: 16a 321234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00152515
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320713 n_act=24 n_pre=8 n_req=267 n_rd=426 n_write=108 bw_util=0.003324
n_activity=2497 dram_eff=0.4277
bk0: 62a 321001i bk1: 58a 320997i bk2: 58a 320866i bk3: 50a 320881i bk4: 60a 321150i bk5: 60a 321121i bk6: 10a 321246i bk7: 8a 321219i bk8: 2a 321266i bk9: 6a 321258i bk10: 6a 321260i bk11: 4a 321266i bk12: 4a 321264i bk13: 4a 321266i bk14: 16a 321235i bk15: 18a 321227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00149403
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320715 n_act=24 n_pre=8 n_req=266 n_rd=424 n_write=108 bw_util=0.003312
n_activity=2529 dram_eff=0.4207
bk0: 60a 321015i bk1: 62a 320996i bk2: 58a 320836i bk3: 48a 320910i bk4: 60a 321149i bk5: 60a 321123i bk6: 10a 321248i bk7: 6a 321236i bk8: 4a 321262i bk9: 4a 321262i bk10: 2a 321267i bk11: 6a 321262i bk12: 8a 321257i bk13: 4a 321268i bk14: 14a 321235i bk15: 18a 321227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164343
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320711 n_act=26 n_pre=10 n_req=266 n_rd=424 n_write=108 bw_util=0.003312
n_activity=2525 dram_eff=0.4214
bk0: 64a 321000i bk1: 60a 320984i bk2: 56a 320849i bk3: 48a 320884i bk4: 60a 321144i bk5: 60a 321124i bk6: 8a 321253i bk7: 10a 321229i bk8: 6a 321261i bk9: 2a 321268i bk10: 4a 321263i bk11: 6a 321257i bk12: 4a 321263i bk13: 6a 321264i bk14: 18a 321230i bk15: 12a 321236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00162787
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320715 n_act=26 n_pre=10 n_req=264 n_rd=420 n_write=108 bw_util=0.003287
n_activity=2504 dram_eff=0.4217
bk0: 62a 320994i bk1: 58a 320997i bk2: 56a 320841i bk3: 48a 320910i bk4: 60a 321147i bk5: 60a 321122i bk6: 10a 321246i bk7: 6a 321231i bk8: 2a 321265i bk9: 8a 321255i bk10: 6a 321261i bk11: 4a 321264i bk12: 6a 321261i bk13: 2a 321271i bk14: 16a 321234i bk15: 16a 321231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00122946
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320711 n_act=26 n_pre=10 n_req=266 n_rd=420 n_write=112 bw_util=0.003312
n_activity=2533 dram_eff=0.4201
bk0: 62a 320947i bk1: 62a 321002i bk2: 56a 320860i bk3: 48a 320927i bk4: 60a 321146i bk5: 60a 321113i bk6: 8a 321252i bk7: 8a 321234i bk8: 6a 321260i bk9: 4a 321263i bk10: 2a 321267i bk11: 6a 321259i bk12: 6a 321258i bk13: 4a 321266i bk14: 16a 321231i bk15: 12a 321242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0013882
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320711 n_act=24 n_pre=8 n_req=268 n_rd=422 n_write=114 bw_util=0.003337
n_activity=2492 dram_eff=0.4302
bk0: 62a 320973i bk1: 60a 320952i bk2: 56a 320789i bk3: 54a 320846i bk4: 60a 321150i bk5: 60a 321120i bk6: 8a 321254i bk7: 6a 321236i bk8: 4a 321262i bk9: 6a 321256i bk10: 6a 321257i bk11: 2a 321267i bk12: 4a 321266i bk13: 6a 321263i bk14: 16a 321235i bk15: 12a 321241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175237
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320719 n_act=24 n_pre=8 n_req=264 n_rd=422 n_write=106 bw_util=0.003287
n_activity=2489 dram_eff=0.4243
bk0: 62a 320972i bk1: 62a 320983i bk2: 52a 320881i bk3: 54a 320857i bk4: 60a 321148i bk5: 58a 321139i bk6: 12a 321244i bk7: 6a 321260i bk8: 2a 321267i bk9: 6a 321258i bk10: 4a 321262i bk11: 4a 321264i bk12: 6a 321259i bk13: 2a 321271i bk14: 16a 321234i bk15: 16a 321233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138509
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320717 n_act=26 n_pre=10 n_req=263 n_rd=422 n_write=104 bw_util=0.003274
n_activity=2452 dram_eff=0.429
bk0: 62a 320944i bk1: 66a 320966i bk2: 54a 320851i bk3: 52a 320874i bk4: 60a 321147i bk5: 60a 321140i bk6: 8a 321246i bk7: 4a 321264i bk8: 6a 321260i bk9: 4a 321264i bk10: 2a 321269i bk11: 6a 321261i bk12: 6a 321262i bk13: 4a 321267i bk14: 16a 321233i bk15: 12a 321242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139443
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320709 n_act=27 n_pre=11 n_req=266 n_rd=428 n_write=104 bw_util=0.003312
n_activity=2459 dram_eff=0.4327
bk0: 66a 320931i bk1: 64a 320980i bk2: 54a 320889i bk3: 54a 320851i bk4: 60a 321147i bk5: 60a 321146i bk6: 8a 321250i bk7: 4a 321263i bk8: 4a 321261i bk9: 6a 321258i bk10: 6a 321259i bk11: 2a 321269i bk12: 4a 321269i bk13: 8a 321254i bk14: 16a 321225i bk15: 12a 321238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00136641
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320711 n_act=27 n_pre=11 n_req=265 n_rd=426 n_write=104 bw_util=0.003299
n_activity=2477 dram_eff=0.4279
bk0: 66a 320950i bk1: 62a 320991i bk2: 52a 320832i bk3: 52a 320801i bk4: 60a 321146i bk5: 60a 321151i bk6: 12a 321245i bk7: 4a 321264i bk8: 2a 321266i bk9: 6a 321258i bk10: 4a 321262i bk11: 4a 321264i bk12: 6a 321260i bk13: 4a 321258i bk14: 16a 321229i bk15: 16a 321233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00144112
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320721 n_act=25 n_pre=9 n_req=262 n_rd=420 n_write=104 bw_util=0.003262
n_activity=2456 dram_eff=0.4267
bk0: 64a 320973i bk1: 60a 320996i bk2: 52a 320884i bk3: 52a 320851i bk4: 60a 321149i bk5: 60a 321144i bk6: 8a 321254i bk7: 4a 321264i bk8: 6a 321258i bk9: 4a 321261i bk10: 2a 321267i bk11: 6a 321260i bk12: 6a 321259i bk13: 6a 321263i bk14: 18a 321229i bk15: 12a 321240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130105
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320721 n_act=25 n_pre=9 n_req=262 n_rd=420 n_write=104 bw_util=0.003262
n_activity=2471 dram_eff=0.4241
bk0: 68a 320964i bk1: 60a 320998i bk2: 52a 320902i bk3: 52a 320865i bk4: 60a 321143i bk5: 60a 321146i bk6: 8a 321253i bk7: 2a 321266i bk8: 4a 321262i bk9: 8a 321253i bk10: 8a 321256i bk11: 2a 321271i bk12: 4a 321266i bk13: 4a 321266i bk14: 14a 321236i bk15: 14a 321239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104582
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320719 n_act=25 n_pre=9 n_req=263 n_rd=422 n_write=104 bw_util=0.003274
n_activity=2464 dram_eff=0.4269
bk0: 64a 320962i bk1: 60a 320996i bk2: 52a 320907i bk3: 52a 320868i bk4: 60a 321150i bk5: 64a 321137i bk6: 10a 321246i bk7: 4a 321260i bk8: 4a 321259i bk9: 4a 321261i bk10: 4a 321263i bk11: 6a 321261i bk12: 6a 321263i bk13: 2a 321269i bk14: 16a 321233i bk15: 14a 321235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117655
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320709 n_act=25 n_pre=9 n_req=268 n_rd=428 n_write=108 bw_util=0.003337
n_activity=2514 dram_eff=0.4264
bk0: 60a 320959i bk1: 60a 321017i bk2: 54a 320910i bk3: 54a 320824i bk4: 60a 321153i bk5: 64a 321136i bk6: 8a 321253i bk7: 6a 321257i bk8: 4a 321261i bk9: 4a 321263i bk10: 6a 321257i bk11: 4a 321263i bk12: 2a 321269i bk13: 10a 321243i bk14: 18a 321228i bk15: 14a 321228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014629
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320703 n_act=25 n_pre=9 n_req=271 n_rd=434 n_write=108 bw_util=0.003374
n_activity=2531 dram_eff=0.4283
bk0: 64a 320964i bk1: 60a 320988i bk2: 52a 320890i bk3: 56a 320822i bk4: 60a 321147i bk5: 64a 321138i bk6: 10a 321249i bk7: 6a 321258i bk8: 4a 321261i bk9: 8a 321253i bk10: 6a 321262i bk11: 2a 321269i bk12: 4a 321265i bk13: 6a 321254i bk14: 14a 321233i bk15: 18a 321229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158118
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320707 n_act=24 n_pre=8 n_req=270 n_rd=432 n_write=108 bw_util=0.003362
n_activity=2519 dram_eff=0.4287
bk0: 60a 320966i bk1: 60a 321006i bk2: 54a 320891i bk3: 56a 320847i bk4: 60a 321150i bk5: 64a 321141i bk6: 10a 321236i bk7: 8a 321251i bk8: 4a 321260i bk9: 4a 321260i bk10: 4a 321262i bk11: 6a 321260i bk12: 6a 321263i bk13: 2a 321271i bk14: 16a 321233i bk15: 18a 321223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125436
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320717 n_act=23 n_pre=7 n_req=266 n_rd=424 n_write=108 bw_util=0.003312
n_activity=2483 dram_eff=0.4285
bk0: 60a 320974i bk1: 56a 321020i bk2: 54a 320874i bk3: 52a 320833i bk4: 60a 321151i bk5: 64a 321142i bk6: 8a 321243i bk7: 10a 321250i bk8: 4a 321262i bk9: 4a 321262i bk10: 6a 321254i bk11: 4a 321262i bk12: 2a 321269i bk13: 6a 321263i bk14: 18a 321233i bk15: 16a 321234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00137575
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320719 n_act=23 n_pre=7 n_req=265 n_rd=426 n_write=104 bw_util=0.003299
n_activity=2452 dram_eff=0.4323
bk0: 64a 320975i bk1: 56a 321023i bk2: 52a 320868i bk3: 52a 320856i bk4: 60a 321146i bk5: 64a 321140i bk6: 10a 321249i bk7: 6a 321256i bk8: 4a 321261i bk9: 8a 321251i bk10: 6a 321260i bk11: 2a 321268i bk12: 4a 321266i bk13: 4a 321265i bk14: 14a 321235i bk15: 20a 321224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00162787
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320719 n_act=23 n_pre=7 n_req=265 n_rd=426 n_write=104 bw_util=0.003299
n_activity=2449 dram_eff=0.4328
bk0: 60a 320978i bk1: 58a 321016i bk2: 52a 320881i bk3: 52a 320846i bk4: 60a 321145i bk5: 64a 321126i bk6: 10a 321246i bk7: 8a 321253i bk8: 4a 321260i bk9: 4a 321260i bk10: 4a 321262i bk11: 6a 321258i bk12: 6a 321265i bk13: 6a 321262i bk14: 18a 321228i bk15: 14a 321236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00166211
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320721 n_act=25 n_pre=9 n_req=262 n_rd=420 n_write=104 bw_util=0.003262
n_activity=2456 dram_eff=0.4267
bk0: 66a 320945i bk1: 54a 321021i bk2: 52a 320869i bk3: 48a 320878i bk4: 60a 321146i bk5: 64a 321135i bk6: 6a 321255i bk7: 8a 321252i bk8: 4a 321260i bk9: 6a 321259i bk10: 8a 321253i bk11: 4a 321266i bk12: 2a 321269i bk13: 6a 321262i bk14: 16a 321230i bk15: 16a 321230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00182707
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320721 n_act=25 n_pre=9 n_req=262 n_rd=420 n_write=104 bw_util=0.003262
n_activity=2451 dram_eff=0.4276
bk0: 66a 320933i bk1: 56a 321008i bk2: 50a 320875i bk3: 48a 320866i bk4: 60a 321148i bk5: 64a 321138i bk6: 10a 321248i bk7: 6a 321256i bk8: 4a 321261i bk9: 6a 321254i bk10: 4a 321262i bk11: 4a 321266i bk12: 6a 321263i bk13: 4a 321268i bk14: 14a 321238i bk15: 18a 321226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00215078
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320723 n_act=25 n_pre=9 n_req=261 n_rd=422 n_write=100 bw_util=0.00325
n_activity=2441 dram_eff=0.4277
bk0: 64a 320942i bk1: 58a 321022i bk2: 52a 320875i bk3: 48a 320875i bk4: 60a 321148i bk5: 64a 321138i bk6: 6a 321255i bk7: 10a 321249i bk8: 6a 321257i bk9: 4a 321263i bk10: 4a 321263i bk11: 4a 321265i bk12: 4a 321265i bk13: 6a 321262i bk14: 18a 321229i bk15: 14a 321230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00123569
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320729 n_act=23 n_pre=7 n_req=260 n_rd=420 n_write=100 bw_util=0.003237
n_activity=2375 dram_eff=0.4379
bk0: 62a 320948i bk1: 54a 321008i bk2: 54a 320872i bk3: 50a 320856i bk4: 60a 321145i bk5: 64a 321139i bk6: 8a 321252i bk7: 8a 321253i bk8: 2a 321264i bk9: 6a 321260i bk10: 8a 321254i bk11: 4a 321263i bk12: 2a 321269i bk13: 6a 321262i bk14: 16a 321230i bk15: 16a 321231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189244
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320719 n_act=24 n_pre=8 n_req=264 n_rd=428 n_write=100 bw_util=0.003287
n_activity=2467 dram_eff=0.4281
bk0: 66a 320955i bk1: 56a 321034i bk2: 52a 320911i bk3: 54a 320848i bk4: 60a 321148i bk5: 64a 321143i bk6: 10a 321250i bk7: 6a 321259i bk8: 4a 321262i bk9: 6a 321256i bk10: 4a 321262i bk11: 4a 321265i bk12: 6a 321260i bk13: 4a 321266i bk14: 14a 321234i bk15: 18a 321229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00166833
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320725 n_act=23 n_pre=7 n_req=262 n_rd=424 n_write=100 bw_util=0.003262
n_activity=2433 dram_eff=0.4307
bk0: 60a 320970i bk1: 58a 321026i bk2: 54a 320899i bk3: 52a 320878i bk4: 60a 321149i bk5: 64a 321132i bk6: 6a 321257i bk7: 10a 321251i bk8: 6a 321259i bk9: 4a 321262i bk10: 4a 321261i bk11: 4a 321263i bk12: 4a 321263i bk13: 6a 321259i bk14: 18a 321226i bk15: 14a 321237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00150648
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320725 n_act=23 n_pre=7 n_req=262 n_rd=420 n_write=104 bw_util=0.003262
n_activity=2436 dram_eff=0.4302
bk0: 64a 320964i bk1: 54a 321023i bk2: 52a 320885i bk3: 52a 320858i bk4: 56a 321153i bk5: 64a 321137i bk6: 8a 321228i bk7: 8a 321253i bk8: 2a 321265i bk9: 6a 321259i bk10: 8a 321253i bk11: 4a 321264i bk12: 2a 321268i bk13: 6a 321263i bk14: 16a 321233i bk15: 18a 321225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00157496
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320719 n_act=23 n_pre=7 n_req=265 n_rd=422 n_write=108 bw_util=0.003299
n_activity=2471 dram_eff=0.429
bk0: 58a 320976i bk1: 58a 320991i bk2: 52a 320886i bk3: 52a 320900i bk4: 60a 321113i bk5: 64a 321137i bk6: 10a 321205i bk7: 4a 321262i bk8: 4a 321261i bk9: 6a 321255i bk10: 4a 321262i bk11: 6a 321260i bk12: 6a 321262i bk13: 4a 321266i bk14: 18a 321228i bk15: 16a 321225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00223793
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=321279 n_nop=320727 n_act=23 n_pre=7 n_req=261 n_rd=414 n_write=108 bw_util=0.00325
n_activity=2458 dram_eff=0.4247
bk0: 60a 320991i bk1: 56a 321025i bk2: 48a 320928i bk3: 52a 320878i bk4: 60a 321112i bk5: 64a 321139i bk6: 4a 321221i bk7: 8a 321253i bk8: 6a 321258i bk9: 4a 321263i bk10: 6a 321257i bk11: 2a 321266i bk12: 4a 321265i bk13: 8a 321256i bk14: 18a 321231i bk15: 14a 321238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12755, Miss = 210, Miss_rate = 0.016, Pending_hits = 35, Reservation_fails = 6
L2_cache_bank[1]: Access = 14199, Miss = 211, Miss_rate = 0.015, Pending_hits = 43, Reservation_fails = 12
L2_cache_bank[2]: Access = 7267, Miss = 212, Miss_rate = 0.029, Pending_hits = 53, Reservation_fails = 33
L2_cache_bank[3]: Access = 6719, Miss = 213, Miss_rate = 0.032, Pending_hits = 51, Reservation_fails = 56
L2_cache_bank[4]: Access = 7475, Miss = 213, Miss_rate = 0.028, Pending_hits = 40, Reservation_fails = 50
L2_cache_bank[5]: Access = 7602, Miss = 212, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 42
L2_cache_bank[6]: Access = 6718, Miss = 212, Miss_rate = 0.032, Pending_hits = 39, Reservation_fails = 58
L2_cache_bank[7]: Access = 7559, Miss = 210, Miss_rate = 0.028, Pending_hits = 42, Reservation_fails = 17
L2_cache_bank[8]: Access = 7511, Miss = 210, Miss_rate = 0.028, Pending_hits = 42, Reservation_fails = 14
L2_cache_bank[9]: Access = 7257, Miss = 211, Miss_rate = 0.029, Pending_hits = 40, Reservation_fails = 29
L2_cache_bank[10]: Access = 9126, Miss = 211, Miss_rate = 0.023, Pending_hits = 45, Reservation_fails = 24
L2_cache_bank[11]: Access = 8313, Miss = 211, Miss_rate = 0.025, Pending_hits = 33, Reservation_fails = 27
L2_cache_bank[12]: Access = 7973, Miss = 214, Miss_rate = 0.027, Pending_hits = 41, Reservation_fails = 25
L2_cache_bank[13]: Access = 8449, Miss = 213, Miss_rate = 0.025, Pending_hits = 39, Reservation_fails = 22
L2_cache_bank[14]: Access = 8367, Miss = 210, Miss_rate = 0.025, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 7224, Miss = 210, Miss_rate = 0.029, Pending_hits = 36, Reservation_fails = 11
L2_cache_bank[16]: Access = 12879, Miss = 211, Miss_rate = 0.016, Pending_hits = 38, Reservation_fails = 29
L2_cache_bank[17]: Access = 13273, Miss = 214, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 86
L2_cache_bank[18]: Access = 12380, Miss = 217, Miss_rate = 0.018, Pending_hits = 44, Reservation_fails = 43
L2_cache_bank[19]: Access = 12891, Miss = 216, Miss_rate = 0.017, Pending_hits = 46, Reservation_fails = 9
L2_cache_bank[20]: Access = 13047, Miss = 212, Miss_rate = 0.016, Pending_hits = 47, Reservation_fails = 32
L2_cache_bank[21]: Access = 12157, Miss = 213, Miss_rate = 0.018, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[22]: Access = 11732, Miss = 213, Miss_rate = 0.018, Pending_hits = 53, Reservation_fails = 17
L2_cache_bank[23]: Access = 13791, Miss = 210, Miss_rate = 0.015, Pending_hits = 73, Reservation_fails = 42
L2_cache_bank[24]: Access = 12653, Miss = 210, Miss_rate = 0.017, Pending_hits = 55, Reservation_fails = 36
L2_cache_bank[25]: Access = 11765, Miss = 211, Miss_rate = 0.018, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[26]: Access = 13700, Miss = 210, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 3
L2_cache_bank[27]: Access = 12713, Miss = 214, Miss_rate = 0.017, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[28]: Access = 11184, Miss = 212, Miss_rate = 0.019, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 12701, Miss = 210, Miss_rate = 0.017, Pending_hits = 46, Reservation_fails = 29
L2_cache_bank[30]: Access = 13615, Miss = 211, Miss_rate = 0.015, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[31]: Access = 11659, Miss = 207, Miss_rate = 0.018, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 336654
L2_total_cache_misses = 6774
L2_total_cache_miss_rate = 0.0201
L2_total_cache_pending_hits = 1386
L2_total_cache_reservation_fails = 754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5054
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 125
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 23
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=481420
icnt_total_pkts_simt_to_mem=886030
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.75
	minimum = 6
	maximum = 10
Network latency average = 7.75
	minimum = 6
	maximum = 10
Slowest packet = 673301
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1367428
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0002225
	minimum = 0 (at node 0)
	maximum = 0.00522876 (at node 11)
Accepted packet rate average = 0.0002225
	minimum = 0 (at node 0)
	maximum = 0.00522876 (at node 11)
Injected flit rate average = 0.000611876
	minimum = 0 (at node 0)
	maximum = 0.0130719 (at node 28)
Accepted flit rate average= 0.000611876
	minimum = 0 (at node 0)
	maximum = 0.020915 (at node 11)
Injected packet length average = 2.75
Accepted packet length average = 2.75
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2619 (16 samples)
	minimum = 6 (16 samples)
	maximum = 76.875 (16 samples)
Network latency average = 11.9579 (16 samples)
	minimum = 6 (16 samples)
	maximum = 67.625 (16 samples)
Flit latency average = 11.5111 (16 samples)
	minimum = 6 (16 samples)
	maximum = 64.1875 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0208161 (16 samples)
	minimum = 0.00847746 (16 samples)
	maximum = 0.0560571 (16 samples)
Accepted packet rate average = 0.0208161 (16 samples)
	minimum = 0.00847746 (16 samples)
	maximum = 0.0560571 (16 samples)
Injected flit rate average = 0.0481269 (16 samples)
	minimum = 0.0174947 (16 samples)
	maximum = 0.156303 (16 samples)
Accepted flit rate average = 0.0481269 (16 samples)
	minimum = 0.0220047 (16 samples)
	maximum = 0.129286 (16 samples)
Injected packet size average = 2.31201 (16 samples)
Accepted packet size average = 2.31201 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 25 sec (145 sec)
gpgpu_simulation_rate = 142985 (inst/sec)
gpgpu_simulation_rate = 2910 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success
dev in malloc success

GPGPU-Sim PTX: cudaLaunch for 0x0x406480 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z12ReLUBackwardIfEviPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,421950)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1084,421950), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 17 '_Z12ReLUBackwardIfEviPKT_S2_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' finished on shader 12.
kernel_name = _Z12ReLUBackwardIfEviPKT_S2_PS0_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 1085
gpu_sim_insn = 15120
gpu_ipc =      13.9355
gpu_tot_sim_cycle = 423035
gpu_tot_sim_insn = 20747949
gpu_tot_ipc =      49.0455
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 45271
gpu_total_sim_rate=143089

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 441320
	L1I_total_cache_misses = 2590
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45271, Miss = 23170, Miss_rate = 0.512, Pending_hits = 3798, Reservation_fails = 48299
	L1D_cache_core[1]: Access = 46117, Miss = 23032, Miss_rate = 0.499, Pending_hits = 3891, Reservation_fails = 49485
	L1D_cache_core[2]: Access = 46464, Miss = 23275, Miss_rate = 0.501, Pending_hits = 3307, Reservation_fails = 48688
	L1D_cache_core[3]: Access = 46444, Miss = 23366, Miss_rate = 0.503, Pending_hits = 3745, Reservation_fails = 44486
	L1D_cache_core[4]: Access = 46390, Miss = 23304, Miss_rate = 0.502, Pending_hits = 3496, Reservation_fails = 46102
	L1D_cache_core[5]: Access = 49623, Miss = 25284, Miss_rate = 0.510, Pending_hits = 3522, Reservation_fails = 46028
	L1D_cache_core[6]: Access = 45058, Miss = 22453, Miss_rate = 0.498, Pending_hits = 3975, Reservation_fails = 44549
	L1D_cache_core[7]: Access = 34702, Miss = 17158, Miss_rate = 0.494, Pending_hits = 3046, Reservation_fails = 30345
	L1D_cache_core[8]: Access = 36536, Miss = 18150, Miss_rate = 0.497, Pending_hits = 2963, Reservation_fails = 29768
	L1D_cache_core[9]: Access = 37634, Miss = 18779, Miss_rate = 0.499, Pending_hits = 2965, Reservation_fails = 25148
	L1D_cache_core[10]: Access = 37951, Miss = 19060, Miss_rate = 0.502, Pending_hits = 3020, Reservation_fails = 34494
	L1D_cache_core[11]: Access = 46121, Miss = 23343, Miss_rate = 0.506, Pending_hits = 3536, Reservation_fails = 44100
	L1D_cache_core[12]: Access = 48669, Miss = 24099, Miss_rate = 0.495, Pending_hits = 3473, Reservation_fails = 45060
	L1D_cache_core[13]: Access = 47032, Miss = 23291, Miss_rate = 0.495, Pending_hits = 3512, Reservation_fails = 45311
	L1D_cache_core[14]: Access = 46172, Miss = 22840, Miss_rate = 0.495, Pending_hits = 3954, Reservation_fails = 44097
	L1D_total_cache_accesses = 660184
	L1D_total_cache_misses = 330604
	L1D_total_cache_miss_rate = 0.5008
	L1D_total_cache_pending_hits = 52203
	L1D_total_cache_reservation_fails = 625960
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 12274
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 189551
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11826
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 436409
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438730
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2590
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5417, 5417, 5396, 5396, 5396, 5396, 5396, 5396, 772, 772, 465, 465, 500, 500, 465, 465, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25527296
gpgpu_n_tot_w_icount = 797728
gpgpu_n_stall_shd_mem = 1060359
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36036
gpgpu_n_mem_write_global = 300471
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3915108
gpgpu_n_store_insn = 1973226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 311410
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1060359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1380348	W0_Idle:334855	W0_Scoreboard:2951573	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:42	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:615276
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 288288 {8:36036,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19985848 {40:168126,72:74033,136:58312,}
traffic_breakdown_coretomem[INST_ACC_R] = 1464 {8:183,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4900896 {136:36036,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403768 {8:300471,}
traffic_breakdown_memtocore[INST_ACC_R] = 24888 {136:183,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 182 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 423034 
mrq_lat_table:3814 	2147 	1765 	407 	341 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	334160 	2344 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26305 	49219 	193063 	68074 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18139 	12905 	4112 	869 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	6068 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	837 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[1]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[2]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[3]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[4]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[5]:        34        34        38        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[6]:        18        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[7]:        16        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[8]:        20        34        38        36         0         0         0         0         0         0         0         0         0         0         6         4 
dram[9]:        36        34        38        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[10]:        36        36        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[11]:        28        36        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[12]:        28        36        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[13]:        36        35        36        38         0         0         0         0         0         0         0         0         0         1         6         4 
dram[14]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[15]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[16]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         4 
dram[17]:        36        34        36        38         0         0         0         0         0         0         0         0         0         2         6         5 
dram[18]:        36        34        36        38         0         0         0         0         0         0         0         0         0         1         6         6 
dram[19]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[20]:        36        34        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[21]:        36        32        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[22]:        36        32        36        38         0         0         0         0         0         0         0         0         0         0         6         6 
dram[23]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[24]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[25]:        28        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[26]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[27]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[28]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[29]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[30]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
dram[31]:        36        32        36        36         0         0         0         0         0         0         0         0         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056      1974     11294       367       379      1260      1728     26298     53355     71787     62234     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489       363       648      1299      1813     33468     34333     61367     60496     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874       362       388      1288      1886     42184     32597     59631     60495     87546     86678    132095    113661 
dram[3]:    158966    140515    165828     13065       367       422      1335      1938     31730     49991     68401     58756     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164       363      3532      1324      1984     29991     30856     57890     57020     94624     84937    111107    120848 
dram[5]:    137921    147700    164240     14056       360       417      1383      1622     38800     29121     56153     57018     84067     83199    128684    110214 
dram[6]:    155572    145968     21826     14800       396       394      1372      1502     28254     46619     65014     55279     82325     92083    109333    127858 
dram[7]:    145146    163343     27307     15377       392       631      1360      1641     26514     27381     54411     72844     91241     90375    116549    117446 
dram[8]:    143405    144246     33327     15994       387       377      1348      1695     35417     34550     80631     62458     89502     99066    125275    115669 
dram[9]:    152196    142484    167858      2689       363       384      1415      1714     33685     43236     61583     60717     87764     88634    114783    124452 
dram[10]:    141662    159980      1985    166364       362       535      1411       360     51047     32814     59846     69459     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     16934       360       419      1058     13683     31947     31072     77264     58980     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532       388      6722      1052      3338     30207     39851     58107     57242     84285     84243    111315    121034 
dram[13]:    138142    156596      2167     18045       384       416      1075      1641     47675     29337     56370     66072     84283     82508    109571    110363 
dram[14]:    155802    146173      2156     18613       381       392      1071     10317     28471     27596     73894     55504     82541     92299    118541    117594 
dram[15]:    145378    144429      2354     19167       416      1541      1031      8626     26731     36467     54629     81686    100123     90592    116783    117578 
dram[16]:    143630    153184      2341     19681       417       367      1028     17263     44295     34767     61800     62675     89727    107910    125528    115876 
dram[17]:    152399    142437    167929      2756       416       363      1049      6934     33900     43453     70511     60933     87985     88496    115013    114133 
dram[18]:    141841    140787      2807    166494       409       359      1045       370     32164     33031     60063     78320     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759       438       367      1039     13898     40908     31289     58324     59197     86245    104545    122112    112426 
dram[20]:    148995    135986    164743      2829       531       379      1035      3554     30424     40066     67124     57457     84505     85372    111480    110688 
dram[21]:    138363    154444      4864      2812       416       377      1083      1858     28687     29553     56585     74950     93358     83634    109736    110690 
dram[22]:    145591    143445      5481      2878       370       358      1079     10533     37525     27813     54846     55721     82766    101173    118686    117906 
dram[23]:    145590    141664      6019      2910       458       354      1092      8843     26946     36683     63740     62891    108965     90809    117018    126604 
dram[24]:    143825    150355      6605      2997       402       352      1088     26082     44512     34983     62017     71570     89942     89070    134400    116138 
dram[25]:    142079    139845    168455      2785       532       350      1218      7152     34117     33249     70728     61150     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683       543       391      1205      5457     32380     33246     60278     59414    105601     87330    113530    123190 
dram[27]:    140332    146800      8171    164918       538       387      1101     22725     41126     31506     58540     68183     86462     85587    131045    112610 
dram[28]:    138587    136126    164739      2812       433       360      1097      3771     30639     29771     67341     57674     84722     94409    111746    110853 
dram[29]:    138586    162333      9499      2910       419       358      1672      2073     28904     29770     56802     55937    102231     83851    110000    119772 
dram[30]:    145799    144158     10115      2962       574       354      1685     19363     37741     28029     55063     64798     82983    101389    127602    118106 
dram[31]:    154518    141745     10679      3019       397       370      1661       371     27163     45569     63957     63107     90159     91025    117190    135448 
average row accesses per activate:
dram[0]: 18.000000 13.666667 23.000000 21.000000 30.000000 32.000000  3.000000  7.000000  4.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[1]: 12.666667 12.333333 23.000000 21.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[2]: 12.666667 12.666667 23.500000 21.500000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[3]: 12.333333 13.000000 24.000000 20.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  2.000000  4.500000  4.000000 
dram[4]: 13.000000 12.333333 23.500000 20.500000 30.000000 32.000000  5.000000  6.000000  1.000000  3.000000  3.000000  2.000000  2.000000  2.000000  4.000000  4.500000 
dram[5]: 12.666667 13.000000 23.500000 20.000000 30.000000 32.000000  5.000000  5.000000  2.000000  2.000000  1.000000  3.000000  4.000000  2.000000  3.500000  4.500000 
dram[6]:  8.000000 12.666667 23.000000 20.000000 30.000000 32.000000  4.000000  7.000000  3.000000  1.000000  2.000000  3.000000  2.000000  3.000000  4.500000  3.000000 
dram[7]:  7.800000 12.333333 23.000000 20.000000 30.000000 32.000000  5.000000  5.000000  1.000000  4.000000  3.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[8]:  8.200000 13.000000 23.000000 20.000000 30.000000 32.000000  4.000000  6.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[9]: 13.666667 12.666667 23.000000 22.500000 30.000000 32.000000  4.000000  4.000000  2.000000  3.000000  3.000000  1.000000  2.000000  3.000000  4.000000  3.000000 
dram[10]: 13.666667 13.000000 21.000000 22.500000 30.000000 30.000000  6.000000  3.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[11]:  8.200000 13.666667 23.500000 22.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  2.000000  4.000000  3.000000 
dram[12]:  8.600000 13.333333 23.500000 22.500000 30.000000 30.000000  4.000000  2.000000  2.000000  3.000000  3.000000  1.000000  2.000000  2.000000  4.000000  3.000000 
dram[13]:  8.600000 13.000000 23.000000 22.000000 30.000000 30.000000  6.000000  2.000000  1.000000  3.000000  2.000000  2.000000  3.000000  1.000000  4.000000  4.000000 
dram[14]: 10.500000 12.666667 23.000000 22.000000 30.000000 30.000000  4.000000  2.000000  3.000000  2.000000  1.000000  3.000000  3.000000  3.000000  4.500000  3.000000 
dram[15]: 11.000000 12.666667 23.000000 22.000000 30.000000 30.000000  4.000000  1.000000  2.000000  4.000000  4.000000  1.000000  2.000000  2.000000  3.500000  3.500000 
dram[16]: 10.500000 12.666667 23.000000 22.000000 30.000000 32.000000  5.000000  2.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  3.500000 
dram[17]: 13.333333 12.666667 23.500000 23.500000 30.000000 32.000000  4.000000  3.000000  2.000000  2.000000  3.000000  2.000000  1.000000  2.500000  4.500000  3.500000 
dram[18]: 14.000000 12.666667 23.000000 24.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  1.500000  3.500000  4.500000 
dram[19]: 13.333333 12.666667 22.500000 24.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  1.000000  4.000000  4.500000 
dram[20]: 13.333333 18.000000 22.500000 23.000000 30.000000 32.000000  4.000000  5.000000  2.000000  2.000000  3.000000  2.000000  1.000000  3.000000  4.500000  4.000000 
dram[21]: 14.000000 17.000000 22.000000 23.000000 30.000000 32.000000  5.000000  3.000000  2.000000  4.000000  3.000000  1.000000  2.000000  2.000000  3.500000  5.000000 
dram[22]: 13.333333 17.500000 22.000000 23.000000 30.000000 32.000000  5.000000  4.000000  2.000000  2.000000  2.000000  3.000000  3.000000  3.000000  4.500000  3.500000 
dram[23]:  8.600000 16.500000 22.000000 22.000000 30.000000 32.000000  3.000000  4.000000  2.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[24]:  8.600000 17.000000 21.500000 22.000000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[25]:  8.400000 17.500000 22.000000 21.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[26]: 10.750000 16.500000 22.500000 21.500000 30.000000 32.000000  4.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.000000 
dram[27]: 10.750000 17.000000 22.000000 22.500000 30.000000 32.000000  5.000000  3.000000  2.000000  3.000000  2.000000  2.000000  3.000000  2.000000  3.500000  4.500000 
dram[28]: 13.333333 17.500000 22.500000 22.000000 30.000000 32.000000  3.000000  5.000000  3.000000  2.000000  2.000000  2.000000  2.000000  3.000000  4.500000  3.500000 
dram[29]: 14.000000 16.500000 22.000000 22.000000 28.000000 32.000000  6.000000  4.000000  1.000000  3.000000  4.000000  2.000000  1.000000  3.000000  4.000000  4.500000 
dram[30]: 13.000000 17.500000 22.000000 22.000000 32.000000 32.000000  7.000000  2.000000  2.000000  3.000000  2.000000  3.000000  3.000000  2.000000  4.500000  4.000000 
dram[31]: 13.333333 17.000000 21.000000 22.000000 32.000000 32.000000  4.000000  4.000000  3.000000  2.000000  3.000000  1.000000  2.000000  4.000000  4.500000  3.500000 
average row locality = 8536/782 = 10.915601
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        31        28        26        30        30         3         5         4         1         2         3         2         2         9         8 
dram[1]:        30        29        28        27        30        30         5         4         1         3         3         2         2         2         8         9 
dram[2]:        30        30        29        27        30        30         5         3         2         2         1         3         4         2         7         9 
dram[3]:        29        31        30        24        30        30         4         5         3         1         2         3         2         2         9         8 
dram[4]:        31        29        29        25        30        30         5         4         1         3         3         2         2         2         8         9 
dram[5]:        30        31        29        24        30        30         5         3         2         2         1         3         4         2         7         9 
dram[6]:        32        30        28        24        30        30         4         5         3         1         2         3         2         3         9         6 
dram[7]:        31        29        28        24        30        30         5         3         1         4         3         2         3         1         8         8 
dram[8]:        31        31        28        24        30        30         4         4         3         2         1         3         3         2         8         6 
dram[9]:        31        30        28        27        30        30         4         3         2         3         3         1         2         3         8         6 
dram[10]:        31        31        26        27        30        29         6         3         1         3         2         2         3         1         8         8 
dram[11]:        31        33        29        26        30        30         4         2         3         2         1         3         3         2         8         6 
dram[12]:        33        32        29        27        30        30         4         2         2         3         3         1         2         4         8         6 
dram[13]:        33        31        28        26        30        30         6         2         1         3         2         2         3         2         8         8 
dram[14]:        32        30        28        26        30        30         4         2         3         2         1         3         3         3         9         6 
dram[15]:        34        30        28        26        30        30         4         1         2         4         4         1         2         2         7         7 
dram[16]:        32        30        28        26        30        32         5         2         2         2         2         3         3         1         8         7 
dram[17]:        30        30        29        27        30        32         4         3         2         2         3         2         1         5         9         7 
dram[18]:        32        30        28        28        30        32         5         3         2         4         3         1         2         3         7         9 
dram[19]:        30        30        29        28        30        32         5         4         2         2         2         3         3         1         8         9 
dram[20]:        30        28        29        26        30        32         4         5         2         2         3         2         1         3         9         8 
dram[21]:        32        28        28        26        30        32         5         3         2         4         3         1         2         2         7        10 
dram[22]:        30        29        28        26        30        32         5         4         2         2         2         3         3         3         9         7 
dram[23]:        33        27        28        24        30        32         3         4         2         3         4         2         1         3         8         8 
dram[24]:        33        28        27        24        30        32         5         3         2         3         2         2         3         2         7         9 
dram[25]:        32        29        28        24        30        32         3         5         3         2         2         2         2         3         9         7 
dram[26]:        33        27        29        25        30        32         4         4         1         3         4         2         1         3         8         8 
dram[27]:        33        28        28        27        30        32         5         3         2         3         2         2         3         2         7         9 
dram[28]:        30        29        29        26        30        32         3         5         3         2         2         2         2         3         9         7 
dram[29]:        32        27        28        26        28        32         4         4         1         3         4         2         1         3         8         9 
dram[30]:        29        29        28        26        30        32         5         2         2         3         2         3         3         2         9         8 
dram[31]:        30        28        26        26        30        32         2         4         3         2         3         1         2         4         9         7 
total reads: 6824
bank skew: 34/1 = 34.00
chip skew: 219/209 = 1.05
number of total write accesses:
dram[0]:         8        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[7]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[8]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[9]:        10         8        18        18         0         2         0         1         0         0         0         0         0         0         0         0 
dram[10]:        10         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         8        18        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         8        18        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1712
min_bank_accesses = 0!
chip skew: 57/50 = 1.14
average mf latency per bank:
dram[0]:       4733      2743       111       117     33670     33562       199       122       171       178       173       177       173       173      1108      1162
dram[1]:       4368      2919      1644       120     39823     32859       184       114       177       172       172       176       173       173       957       991
dram[2]:       4408      3123       119       126     32439      2123       181       103       173       173       177       172       173       174      1248      1114
dram[3]:       3960      3512       111       107     28046      1948       180       122       172       177       174       176       173       173       954      1112
dram[4]:       3667      2382       109       108     33296      1837       179       115       177       172       172       176       173       173      1096       952
dram[5]:       3890      2855       112       107     32677      1841       178       103       173       173       177       172       173       176      1377       830
dram[6]:       4168      2668       119       108     30311      2090       180       121       172       178       173       177       173       171       892       943
dram[7]:       3568      2850       107       108     36066      2020       179       105       177       173       172       173       172       178      1154       791
dram[8]:       3264      2177       106       107     36145      2135       181       114       172       173       177       172       177       173      1042       921
dram[9]:       3231      2857       112      2711     28803      1939       178       131       173       175       172       177       176       172      1096       898
dram[10]:       3150      3506       114      2736     34489      2213       175     37600       177       174       173       173       172       178      1189       693
dram[11]:       3043      3228       109      2737     33885      2301       235       173       172       174       178       172       177       173      1018       994
dram[12]:       3202      3308       111      2648     33105      2129       238       173       173       174       172       178       175      1270      1279      1169
dram[13]:       3300      3750       112      2795     36196      2164       186       176       178       174       173       173       172      2114      1060       827
dram[14]:       2724      3769       111      2817     36022      2404       199       173       171       173       178       172       177       172      1032      1101
dram[15]:       2631      3456       110      2792     29317      2314       179       178       173       173       173       178       173       173      1265       833
dram[16]:       3965      3802       108      1802     34923     26354       175       173       173       173       173       172       171       177       920       861
dram[17]:       3662      3865       111       103     34539     31295       189       172       173       173       174       174       178      1782       895       896
dram[18]:       3590      4078       107       149     29450     30279       178       172       173       172       173       178       173      1003      1257       908
dram[19]:       3518      4382       114       101     36328     30611       210       175       174       174       173       172       172       177      1157      1008
dram[20]:       3264      3309       119       100     36237     33988       198       171       173       173       174       173       177       172       958       997
dram[21]:       3501      3568       120       100     29183     33278       195       172       177       173       173       178       173       174      1208       869
dram[22]:       3422      3864       115        99     31705     27058       200       171       173       173       173       172       172       174      1012      1415
dram[23]:       3236      4088       121        93     37225     30966       215       172       173       172       172       176       178       173       996       980
dram[24]:       3108      3516       122        97     31406     30325       199       172       173       177       174       173       172       173      1090      1084
dram[25]:       3418      3906       118        99     33150     26482       178       171       172       176       173       174       174       174       909      1169
dram[26]:       3230      4296       149       101     38658     33398       184       171       178       172       172       174       177       174       950      1101
dram[27]:       2889      3732       140       106     32497     33439       198       171       174       176       174       173       171       173      1118       950
dram[28]:       3089      3873       141       102     29269     26964       222       171       172       175       173       173       173       174       897      1182
dram[29]:       3250      3713       150       102     37171     29741       114       171       178       172       172       176       177       172      1061      1104
dram[30]:       2894      4035       153       103     32001     34505       130       173       173       177       173       172       172       173       975      1103
dram[31]:       2582      4352       114       106     28454     29876        86       173       171       173       172       177       176       173       991      1317
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       224       174       178       178       177       184       177       177       381       379
dram[1]:        350       408       475       343       385       273       209       173       177       178       177       182       178       177       260       314
dram[2]:        378       448       483       524       264       359       209       175       178       178       177       177       178       178       360       413
dram[3]:        343       400       275       243       273       302       197       178       178       177       179       183       177       177       268       301
dram[4]:        299       346       248       250       307       237       197       181       177       177       178       183       177       177       326       307
dram[5]:        307       363       286       267       252       301       191       174       177       177       177       178       178       178       369       302
dram[6]:        386       381       454       325       414       360       197       174       178       178       177       185       177       177       303       243
dram[7]:        369       408       275       269       263       259       197       187       177       179       178       177       177       178       328       278
dram[8]:        295       358       217       263       311       324       197       174       178       178       177       178       184       177       255       223
dram[9]:        293       341       330       231       325       287       193       185       177       178       178       177       182       177       292       240
dram[10]:        381       413       290       285       303       247       189       178       177       178       177       178       177       178       325       237
dram[11]:        322       315       263       229       277       285       331       177       178       178       178       178       185       178       275       294
dram[12]:        364       356       285       277       281       230       339       177       177       177       178       178       182       436       430       422
dram[13]:        396       407       318       293       338       320       257       177       178       178       177       178       177       407       324       400
dram[14]:        313       380       280       237       264       373       265       177       177       177       178       178       185       178       320       384
dram[15]:        340       420       269       238       278       232       198       178       177       178       179       178       177       178       352       364
dram[16]:        323       373       261       223       533       503       188       177       177       177       178       177       177       177       260       272
dram[17]:        403       343       268       222       409       427       222       177       177       178       178       178       178       450       283       316
dram[18]:        366       329       237       207       321       281       200       178       177       177       177       178       177       391       309       331
dram[19]:        422       349       275       227       328       320       304       185       178       178       177       178       178       177       382       383
dram[20]:        376       305       272       250       508       438       240       178       177       177       178       177       177       177       233       238
dram[21]:        293       287       289       230       392       328       267       177       178       177       177       178       177       178       338       291
dram[22]:        332       267       285       202       659       664       275       178       177       177       178       177       178       178       394       345
dram[23]:        445       537       558       194       454       359       270       178       177       177       177       178       178       177       295       279
dram[24]:        417       503       530       235       341       320       278       177       177       185       178       177       177       178       329       403
dram[25]:        426       445       465       218       252       313       185       179       177       182       178       178       178       178       274       266
dram[26]:        473       423       389       206       277       258       203       178       178       177       177       178       177       177       263       309
dram[27]:        345       432       252       238       233       317       273       177       179       184       178       177       177       177       250       267
dram[28]:        352       440       271       217       397       355       281       178       177       182       178       177       177       177       264       319
dram[29]:        360       439       489       215       405       399       176       177       178       177       177       178       177       177       272       355
dram[30]:        376       447       497       226       371       443       210       177       178       185       177       178       177       177       288       278
dram[31]:        455       532       305       245       375       385       173       183       177       177       177       177       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321537 n_act=24 n_pre=8 n_req=268 n_rd=424 n_write=112 bw_util=0.003328
n_activity=2534 dram_eff=0.423
bk0: 56a 321854i bk1: 62a 321804i bk2: 56a 321703i bk3: 52a 321724i bk4: 60a 321972i bk5: 60a 321946i bk6: 6a 322084i bk7: 10a 322055i bk8: 8a 322083i bk9: 2a 322093i bk10: 4a 322089i bk11: 6a 322083i bk12: 4a 322088i bk13: 4a 322093i bk14: 18a 322050i bk15: 16a 322058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139396
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321539 n_act=24 n_pre=8 n_req=267 n_rd=426 n_write=108 bw_util=0.003316
n_activity=2529 dram_eff=0.4223
bk0: 60a 321834i bk1: 58a 321813i bk2: 56a 321681i bk3: 54a 321748i bk4: 60a 321977i bk5: 60a 321944i bk6: 10a 322072i bk7: 8a 322057i bk8: 2a 322091i bk9: 6a 322083i bk10: 6a 322085i bk11: 4a 322091i bk12: 4a 322089i bk13: 4a 322093i bk14: 16a 322059i bk15: 18a 322052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131634
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321537 n_act=24 n_pre=8 n_req=268 n_rd=428 n_write=108 bw_util=0.003328
n_activity=2500 dram_eff=0.4288
bk0: 60a 321830i bk1: 60a 321814i bk2: 58a 321628i bk3: 54a 321657i bk4: 60a 321978i bk5: 60a 321950i bk6: 10a 322076i bk7: 6a 322063i bk8: 4a 322090i bk9: 4a 322088i bk10: 2a 322093i bk11: 6a 322087i bk12: 8a 322082i bk13: 4a 322093i bk14: 14a 322062i bk15: 18a 322054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00164853
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321539 n_act=24 n_pre=8 n_req=267 n_rd=426 n_write=108 bw_util=0.003316
n_activity=2527 dram_eff=0.4226
bk0: 58a 321838i bk1: 62a 321808i bk2: 60a 321675i bk3: 48a 321735i bk4: 60a 321975i bk5: 60a 321943i bk6: 8a 322077i bk7: 10a 322056i bk8: 6a 322086i bk9: 2a 322093i bk10: 4a 322089i bk11: 6a 322082i bk12: 4a 322089i bk13: 4a 322093i bk14: 18a 322054i bk15: 16a 322060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00152124
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321539 n_act=24 n_pre=8 n_req=267 n_rd=426 n_write=108 bw_util=0.003316
n_activity=2497 dram_eff=0.4277
bk0: 62a 321827i bk1: 58a 321823i bk2: 58a 321692i bk3: 50a 321707i bk4: 60a 321976i bk5: 60a 321947i bk6: 10a 322072i bk7: 8a 322045i bk8: 2a 322092i bk9: 6a 322084i bk10: 6a 322086i bk11: 4a 322092i bk12: 4a 322090i bk13: 4a 322092i bk14: 16a 322061i bk15: 18a 322053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0014902
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321541 n_act=24 n_pre=8 n_req=266 n_rd=424 n_write=108 bw_util=0.003303
n_activity=2529 dram_eff=0.4207
bk0: 60a 321841i bk1: 62a 321822i bk2: 58a 321662i bk3: 48a 321736i bk4: 60a 321975i bk5: 60a 321949i bk6: 10a 322074i bk7: 6a 322062i bk8: 4a 322088i bk9: 4a 322088i bk10: 2a 322093i bk11: 6a 322088i bk12: 8a 322083i bk13: 4a 322094i bk14: 14a 322061i bk15: 18a 322053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163922
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321537 n_act=26 n_pre=10 n_req=266 n_rd=424 n_write=108 bw_util=0.003303
n_activity=2525 dram_eff=0.4214
bk0: 64a 321826i bk1: 60a 321810i bk2: 56a 321675i bk3: 48a 321710i bk4: 60a 321970i bk5: 60a 321950i bk6: 8a 322079i bk7: 10a 322055i bk8: 6a 322087i bk9: 2a 322094i bk10: 4a 322089i bk11: 6a 322083i bk12: 4a 322089i bk13: 6a 322090i bk14: 18a 322056i bk15: 12a 322062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00162369
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321541 n_act=26 n_pre=10 n_req=264 n_rd=420 n_write=108 bw_util=0.003278
n_activity=2504 dram_eff=0.4217
bk0: 62a 321820i bk1: 58a 321823i bk2: 56a 321667i bk3: 48a 321736i bk4: 60a 321973i bk5: 60a 321948i bk6: 10a 322072i bk7: 6a 322057i bk8: 2a 322091i bk9: 8a 322081i bk10: 6a 322087i bk11: 4a 322090i bk12: 6a 322087i bk13: 2a 322097i bk14: 16a 322060i bk15: 16a 322057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00122631
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321537 n_act=26 n_pre=10 n_req=266 n_rd=420 n_write=112 bw_util=0.003303
n_activity=2533 dram_eff=0.4201
bk0: 62a 321773i bk1: 62a 321828i bk2: 56a 321686i bk3: 48a 321753i bk4: 60a 321972i bk5: 60a 321939i bk6: 8a 322078i bk7: 8a 322060i bk8: 6a 322086i bk9: 4a 322089i bk10: 2a 322093i bk11: 6a 322085i bk12: 6a 322084i bk13: 4a 322092i bk14: 16a 322057i bk15: 12a 322068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00138464
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321537 n_act=24 n_pre=8 n_req=268 n_rd=422 n_write=114 bw_util=0.003328
n_activity=2492 dram_eff=0.4302
bk0: 62a 321799i bk1: 60a 321778i bk2: 56a 321615i bk3: 54a 321672i bk4: 60a 321976i bk5: 60a 321946i bk6: 8a 322080i bk7: 6a 322062i bk8: 4a 322088i bk9: 6a 322082i bk10: 6a 322083i bk11: 2a 322093i bk12: 4a 322092i bk13: 6a 322089i bk14: 16a 322061i bk15: 12a 322067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00174788
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321545 n_act=24 n_pre=8 n_req=264 n_rd=422 n_write=106 bw_util=0.003278
n_activity=2489 dram_eff=0.4243
bk0: 62a 321798i bk1: 62a 321809i bk2: 52a 321707i bk3: 54a 321683i bk4: 60a 321974i bk5: 58a 321965i bk6: 12a 322070i bk7: 6a 322086i bk8: 2a 322093i bk9: 6a 322084i bk10: 4a 322088i bk11: 4a 322090i bk12: 6a 322085i bk13: 2a 322097i bk14: 16a 322060i bk15: 16a 322059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138154
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321535 n_act=26 n_pre=10 n_req=267 n_rd=426 n_write=108 bw_util=0.003316
n_activity=2496 dram_eff=0.4279
bk0: 62a 321770i bk1: 66a 321792i bk2: 58a 321637i bk3: 52a 321700i bk4: 60a 321973i bk5: 60a 321966i bk6: 8a 322072i bk7: 4a 322090i bk8: 6a 322086i bk9: 4a 322090i bk10: 2a 322095i bk11: 6a 322087i bk12: 6a 322088i bk13: 4a 322093i bk14: 16a 322059i bk15: 12a 322068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00145294
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321527 n_act=27 n_pre=11 n_req=270 n_rd=432 n_write=108 bw_util=0.003353
n_activity=2503 dram_eff=0.4315
bk0: 66a 321757i bk1: 64a 321806i bk2: 58a 321675i bk3: 54a 321677i bk4: 60a 321973i bk5: 60a 321972i bk6: 8a 322076i bk7: 4a 322089i bk8: 4a 322087i bk9: 6a 322084i bk10: 6a 322085i bk11: 2a 322095i bk12: 4a 322095i bk13: 8a 322080i bk14: 16a 322051i bk15: 12a 322064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00140637
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321529 n_act=27 n_pre=11 n_req=269 n_rd=430 n_write=108 bw_util=0.003341
n_activity=2521 dram_eff=0.4268
bk0: 66a 321776i bk1: 62a 321817i bk2: 56a 321618i bk3: 52a 321627i bk4: 60a 321972i bk5: 60a 321977i bk6: 12a 322071i bk7: 4a 322090i bk8: 2a 322092i bk9: 6a 322084i bk10: 4a 322088i bk11: 4a 322090i bk12: 6a 322086i bk13: 4a 322084i bk14: 16a 322055i bk15: 16a 322059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148088
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321539 n_act=25 n_pre=9 n_req=266 n_rd=424 n_write=108 bw_util=0.003303
n_activity=2500 dram_eff=0.4256
bk0: 64a 321799i bk1: 60a 321822i bk2: 56a 321670i bk3: 52a 321677i bk4: 60a 321975i bk5: 60a 321970i bk6: 8a 322080i bk7: 4a 322090i bk8: 6a 322084i bk9: 4a 322087i bk10: 2a 322093i bk11: 6a 322086i bk12: 6a 322085i bk13: 6a 322089i bk14: 18a 322055i bk15: 12a 322066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138464
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321539 n_act=25 n_pre=9 n_req=266 n_rd=424 n_write=108 bw_util=0.003303
n_activity=2515 dram_eff=0.4231
bk0: 68a 321790i bk1: 60a 321824i bk2: 56a 321688i bk3: 52a 321691i bk4: 60a 321969i bk5: 60a 321972i bk6: 8a 322079i bk7: 2a 322092i bk8: 4a 322088i bk9: 8a 322079i bk10: 8a 322082i bk11: 2a 322097i bk12: 4a 322092i bk13: 4a 322092i bk14: 14a 322062i bk15: 14a 322065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00113007
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321537 n_act=25 n_pre=9 n_req=267 n_rd=426 n_write=108 bw_util=0.003316
n_activity=2508 dram_eff=0.4258
bk0: 64a 321788i bk1: 60a 321822i bk2: 56a 321693i bk3: 52a 321694i bk4: 60a 321976i bk5: 64a 321963i bk6: 10a 322072i bk7: 4a 322086i bk8: 4a 322085i bk9: 4a 322087i bk10: 4a 322089i bk11: 6a 322087i bk12: 6a 322089i bk13: 2a 322095i bk14: 16a 322059i bk15: 14a 322061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122941
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents
MSHR: tag=0x8025d180, atomic=0 1 entries : 0x7fbd502f5af0 :  mf: uid=1741449, sid12:w13, part=17, addr=0x8025d180, load , size=128, unknown  status = IN_PARTITION_DRAM (423030), 

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321527 n_act=25 n_pre=9 n_req=272 n_rd=432 n_write=112 bw_util=0.003378
n_activity=2557 dram_eff=0.4255
bk0: 60a 321785i bk1: 60a 321843i bk2: 58a 321696i bk3: 54a 321650i bk4: 60a 321979i bk5: 64a 321962i bk6: 8a 322079i bk7: 6a 322083i bk8: 4a 322087i bk9: 4a 322089i bk10: 6a 322083i bk11: 4a 322089i bk12: 2a 322095i bk13: 10a 322069i bk14: 18a 322054i bk15: 14a 322054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150572
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents
MSHR: tag=0x8025d200, atomic=0 1 entries : 0x7fbd502f5700 :  mf: uid=1741450, sid12:w14, part=18, addr=0x8025d200, load , size=128, unknown  status = IN_PARTITION_DRAM (423034), 

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321522 n_act=25 n_pre=9 n_req=275 n_rd=437 n_write=112 bw_util=0.003409
n_activity=2569 dram_eff=0.4274
bk0: 64a 321790i bk1: 60a 321814i bk2: 55a 321678i bk3: 56a 321648i bk4: 60a 321973i bk5: 64a 321964i bk6: 10a 322075i bk7: 6a 322084i bk8: 4a 322087i bk9: 8a 322079i bk10: 6a 322088i bk11: 2a 322095i bk12: 4a 322091i bk13: 6a 322080i bk14: 14a 322059i bk15: 18a 322055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016268
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321529 n_act=24 n_pre=8 n_req=272 n_rd=436 n_write=108 bw_util=0.003378
n_activity=2535 dram_eff=0.4292
bk0: 60a 321792i bk1: 60a 321832i bk2: 58a 321709i bk3: 56a 321673i bk4: 60a 321976i bk5: 64a 321967i bk6: 10a 322062i bk7: 8a 322077i bk8: 4a 322086i bk9: 4a 322086i bk10: 4a 322088i bk11: 6a 322086i bk12: 6a 322089i bk13: 2a 322097i bk14: 16a 322059i bk15: 18a 322049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125114
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321539 n_act=23 n_pre=7 n_req=268 n_rd=428 n_write=108 bw_util=0.003328
n_activity=2499 dram_eff=0.429
bk0: 60a 321800i bk1: 56a 321846i bk2: 58a 321692i bk3: 52a 321659i bk4: 60a 321977i bk5: 64a 321968i bk6: 8a 322069i bk7: 10a 322076i bk8: 4a 322088i bk9: 4a 322088i bk10: 6a 322080i bk11: 4a 322088i bk12: 2a 322095i bk13: 6a 322089i bk14: 18a 322059i bk15: 16a 322060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00137222
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321541 n_act=23 n_pre=7 n_req=267 n_rd=430 n_write=104 bw_util=0.003316
n_activity=2468 dram_eff=0.4327
bk0: 64a 321801i bk1: 56a 321849i bk2: 56a 321686i bk3: 52a 321682i bk4: 60a 321972i bk5: 64a 321966i bk6: 10a 322075i bk7: 6a 322082i bk8: 4a 322087i bk9: 8a 322077i bk10: 6a 322086i bk11: 2a 322094i bk12: 4a 322092i bk13: 4a 322091i bk14: 14a 322061i bk15: 20a 322050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00162369
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321541 n_act=23 n_pre=7 n_req=267 n_rd=430 n_write=104 bw_util=0.003316
n_activity=2463 dram_eff=0.4336
bk0: 60a 321804i bk1: 58a 321842i bk2: 56a 321698i bk3: 52a 321672i bk4: 60a 321971i bk5: 64a 321952i bk6: 10a 322072i bk7: 8a 322079i bk8: 4a 322086i bk9: 4a 322086i bk10: 4a 322088i bk11: 6a 322084i bk12: 6a 322091i bk13: 6a 322088i bk14: 18a 322054i bk15: 14a 322062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00165784
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321543 n_act=25 n_pre=9 n_req=264 n_rd=424 n_write=104 bw_util=0.003278
n_activity=2471 dram_eff=0.4274
bk0: 66a 321771i bk1: 54a 321847i bk2: 56a 321687i bk3: 48a 321704i bk4: 60a 321972i bk5: 64a 321961i bk6: 6a 322081i bk7: 8a 322078i bk8: 4a 322086i bk9: 6a 322085i bk10: 8a 322079i bk11: 4a 322092i bk12: 2a 322095i bk13: 6a 322088i bk14: 16a 322056i bk15: 16a 322056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00182239
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321543 n_act=25 n_pre=9 n_req=264 n_rd=424 n_write=104 bw_util=0.003278
n_activity=2467 dram_eff=0.4281
bk0: 66a 321759i bk1: 56a 321834i bk2: 54a 321693i bk3: 48a 321692i bk4: 60a 321974i bk5: 64a 321964i bk6: 10a 322074i bk7: 6a 322082i bk8: 4a 322087i bk9: 6a 322080i bk10: 4a 322088i bk11: 4a 322092i bk12: 6a 322089i bk13: 4a 322094i bk14: 14a 322064i bk15: 18a 322052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00214526
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321545 n_act=25 n_pre=9 n_req=263 n_rd=426 n_write=100 bw_util=0.003266
n_activity=2457 dram_eff=0.4282
bk0: 64a 321768i bk1: 58a 321848i bk2: 56a 321693i bk3: 48a 321701i bk4: 60a 321974i bk5: 64a 321964i bk6: 6a 322081i bk7: 10a 322075i bk8: 6a 322083i bk9: 4a 322089i bk10: 4a 322089i bk11: 4a 322091i bk12: 4a 322091i bk13: 6a 322088i bk14: 18a 322055i bk15: 14a 322056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00123252
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321545 n_act=24 n_pre=8 n_req=264 n_rd=428 n_write=100 bw_util=0.003278
n_activity=2414 dram_eff=0.4374
bk0: 66a 321759i bk1: 54a 321834i bk2: 58a 321690i bk3: 50a 321682i bk4: 60a 321971i bk5: 64a 321965i bk6: 8a 322078i bk7: 8a 322079i bk8: 2a 322090i bk9: 6a 322086i bk10: 8a 322080i bk11: 4a 322089i bk12: 2a 322095i bk13: 6a 322088i bk14: 16a 322056i bk15: 16a 322057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00188758
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321541 n_act=24 n_pre=8 n_req=266 n_rd=432 n_write=100 bw_util=0.003303
n_activity=2481 dram_eff=0.4289
bk0: 66a 321781i bk1: 56a 321860i bk2: 56a 321727i bk3: 54a 321674i bk4: 60a 321974i bk5: 64a 321969i bk6: 10a 322076i bk7: 6a 322085i bk8: 4a 322088i bk9: 6a 322082i bk10: 4a 322088i bk11: 4a 322091i bk12: 6a 322086i bk13: 4a 322092i bk14: 14a 322060i bk15: 18a 322055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00166405
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321547 n_act=23 n_pre=7 n_req=264 n_rd=428 n_write=100 bw_util=0.003278
n_activity=2447 dram_eff=0.4315
bk0: 60a 321796i bk1: 58a 321852i bk2: 58a 321715i bk3: 52a 321704i bk4: 60a 321975i bk5: 64a 321958i bk6: 6a 322083i bk7: 10a 322077i bk8: 6a 322085i bk9: 4a 322088i bk10: 4a 322087i bk11: 4a 322089i bk12: 4a 322089i bk13: 6a 322085i bk14: 18a 322052i bk15: 14a 322063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00150572
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321547 n_act=23 n_pre=7 n_req=264 n_rd=424 n_write=104 bw_util=0.003278
n_activity=2450 dram_eff=0.431
bk0: 64a 321790i bk1: 54a 321849i bk2: 56a 321702i bk3: 52a 321684i bk4: 56a 321979i bk5: 64a 321963i bk6: 8a 322054i bk7: 8a 322079i bk8: 2a 322091i bk9: 6a 322085i bk10: 8a 322079i bk11: 4a 322090i bk12: 2a 322094i bk13: 6a 322089i bk14: 16a 322059i bk15: 18a 322051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00157092
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321541 n_act=23 n_pre=7 n_req=267 n_rd=426 n_write=108 bw_util=0.003316
n_activity=2485 dram_eff=0.4298
bk0: 58a 321802i bk1: 58a 321817i bk2: 56a 321702i bk3: 52a 321726i bk4: 60a 321939i bk5: 64a 321963i bk6: 10a 322031i bk7: 4a 322088i bk8: 4a 322087i bk9: 6a 322081i bk10: 4a 322088i bk11: 6a 322086i bk12: 6a 322088i bk13: 4a 322092i bk14: 18a 322054i bk15: 16a 322051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00224151
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=322105 n_nop=321549 n_act=23 n_pre=7 n_req=263 n_rd=418 n_write=108 bw_util=0.003266
n_activity=2472 dram_eff=0.4256
bk0: 60a 321817i bk1: 56a 321851i bk2: 52a 321744i bk3: 52a 321704i bk4: 60a 321938i bk5: 64a 321965i bk6: 4a 322047i bk7: 8a 322079i bk8: 6a 322084i bk9: 4a 322089i bk10: 6a 322083i bk11: 2a 322092i bk12: 4a 322091i bk13: 8a 322082i bk14: 18a 322057i bk15: 14a 322064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134739

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12757, Miss = 212, Miss_rate = 0.017, Pending_hits = 35, Reservation_fails = 6
L2_cache_bank[1]: Access = 14201, Miss = 213, Miss_rate = 0.015, Pending_hits = 43, Reservation_fails = 12
L2_cache_bank[2]: Access = 7269, Miss = 214, Miss_rate = 0.029, Pending_hits = 53, Reservation_fails = 33
L2_cache_bank[3]: Access = 6719, Miss = 213, Miss_rate = 0.032, Pending_hits = 51, Reservation_fails = 56
L2_cache_bank[4]: Access = 7475, Miss = 213, Miss_rate = 0.028, Pending_hits = 40, Reservation_fails = 50
L2_cache_bank[5]: Access = 7602, Miss = 212, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 42
L2_cache_bank[6]: Access = 6718, Miss = 212, Miss_rate = 0.032, Pending_hits = 39, Reservation_fails = 58
L2_cache_bank[7]: Access = 7559, Miss = 210, Miss_rate = 0.028, Pending_hits = 42, Reservation_fails = 17
L2_cache_bank[8]: Access = 7511, Miss = 210, Miss_rate = 0.028, Pending_hits = 42, Reservation_fails = 14
L2_cache_bank[9]: Access = 7257, Miss = 211, Miss_rate = 0.029, Pending_hits = 40, Reservation_fails = 29
L2_cache_bank[10]: Access = 9126, Miss = 211, Miss_rate = 0.023, Pending_hits = 45, Reservation_fails = 24
L2_cache_bank[11]: Access = 8315, Miss = 213, Miss_rate = 0.026, Pending_hits = 33, Reservation_fails = 27
L2_cache_bank[12]: Access = 7975, Miss = 216, Miss_rate = 0.027, Pending_hits = 41, Reservation_fails = 25
L2_cache_bank[13]: Access = 8451, Miss = 215, Miss_rate = 0.025, Pending_hits = 39, Reservation_fails = 22
L2_cache_bank[14]: Access = 8369, Miss = 212, Miss_rate = 0.025, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 7226, Miss = 212, Miss_rate = 0.029, Pending_hits = 36, Reservation_fails = 11
L2_cache_bank[16]: Access = 12881, Miss = 213, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 29
L2_cache_bank[17]: Access = 13275, Miss = 216, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 86
L2_cache_bank[18]: Access = 12382, Miss = 219, Miss_rate = 0.018, Pending_hits = 44, Reservation_fails = 43
L2_cache_bank[19]: Access = 12893, Miss = 218, Miss_rate = 0.017, Pending_hits = 46, Reservation_fails = 9
L2_cache_bank[20]: Access = 13049, Miss = 214, Miss_rate = 0.016, Pending_hits = 47, Reservation_fails = 32
L2_cache_bank[21]: Access = 12159, Miss = 215, Miss_rate = 0.018, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[22]: Access = 11734, Miss = 215, Miss_rate = 0.018, Pending_hits = 53, Reservation_fails = 17
L2_cache_bank[23]: Access = 13793, Miss = 212, Miss_rate = 0.015, Pending_hits = 73, Reservation_fails = 42
L2_cache_bank[24]: Access = 12655, Miss = 212, Miss_rate = 0.017, Pending_hits = 55, Reservation_fails = 36
L2_cache_bank[25]: Access = 11768, Miss = 213, Miss_rate = 0.018, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[26]: Access = 13704, Miss = 214, Miss_rate = 0.016, Pending_hits = 39, Reservation_fails = 3
L2_cache_bank[27]: Access = 12715, Miss = 216, Miss_rate = 0.017, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[28]: Access = 11186, Miss = 214, Miss_rate = 0.019, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 12703, Miss = 212, Miss_rate = 0.017, Pending_hits = 46, Reservation_fails = 29
L2_cache_bank[30]: Access = 13617, Miss = 213, Miss_rate = 0.016, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[31]: Access = 11661, Miss = 209, Miss_rate = 0.018, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 336705
L2_total_cache_misses = 6824
L2_total_cache_miss_rate = 0.0203
L2_total_cache_pending_hits = 1386
L2_total_cache_reservation_fails = 754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=481611
icnt_total_pkts_simt_to_mem=886145
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0196
	minimum = 6
	maximum = 27
Network latency average = 9.98039
	minimum = 6
	maximum = 27
Slowest packet = 673339
Flit latency average = 9.14379
	minimum = 6
	maximum = 23
Slowest flit = 1367529
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0020002
	minimum = 0 (at node 0)
	maximum = 0.0470046 (at node 12)
Accepted packet rate average = 0.0020002
	minimum = 0 (at node 0)
	maximum = 0.0470046 (at node 12)
Injected flit rate average = 0.00600059
	minimum = 0 (at node 0)
	maximum = 0.105991 (at node 12)
Accepted flit rate average= 0.00600059
	minimum = 0 (at node 0)
	maximum = 0.176037 (at node 12)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0124 (17 samples)
	minimum = 6 (17 samples)
	maximum = 73.9412 (17 samples)
Network latency average = 11.8416 (17 samples)
	minimum = 6 (17 samples)
	maximum = 65.2353 (17 samples)
Flit latency average = 11.3718 (17 samples)
	minimum = 6 (17 samples)
	maximum = 61.7647 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0197092 (17 samples)
	minimum = 0.00797878 (17 samples)
	maximum = 0.0555246 (17 samples)
Accepted packet rate average = 0.0197092 (17 samples)
	minimum = 0.00797878 (17 samples)
	maximum = 0.0555246 (17 samples)
Injected flit rate average = 0.0456489 (17 samples)
	minimum = 0.0164656 (17 samples)
	maximum = 0.153343 (17 samples)
Accepted flit rate average = 0.0456489 (17 samples)
	minimum = 0.0207103 (17 samples)
	maximum = 0.132036 (17 samples)
Injected packet size average = 2.31612 (17 samples)
Accepted packet size average = 2.31612 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 25 sec (145 sec)
gpgpu_simulation_rate = 143089 (inst/sec)
gpgpu_simulation_rate = 2917 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (25,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,423035)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,423035)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(3,0,0) tid=(25,24,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(8,0,0) tid=(25,6,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(10,0,0) tid=(25,5,0)
GPGPU-Sim uArch: cycles simulated: 423535  inst.: 21154637 (ipc=813.4) sim_rate=143909 (inst/sec) elapsed = 0:0:02:27 / Fri Jul 27 18:58:01 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(9,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(11,0,0) tid=(25,21,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(0,0,0) tid=(25,23,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(14,0,0) tid=(25,28,0)
GPGPU-Sim uArch: cycles simulated: 424035  inst.: 21457069 (ipc=709.1) sim_rate=144980 (inst/sec) elapsed = 0:0:02:28 / Fri Jul 27 18:58:02 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1,0,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1367,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1368,423035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1379,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1380,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1394,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1395,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1449,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1449,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1450,423035)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1450,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1469,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1470,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1470,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1471,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1476,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1477,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1480,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1481,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1495,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1496,423035)
GPGPU-Sim uArch: cycles simulated: 424535  inst.: 21587949 (ipc=560.0) sim_rate=144885 (inst/sec) elapsed = 0:0:02:29 / Fri Jul 27 18:58:03 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1531,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1532,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1555,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1556,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1590,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1591,423035)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(2,1,0) tid=(17,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1596,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1597,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1602,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1603,423035)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(3,1,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1789,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1790,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1798,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1799,423035)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(3,1,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1845,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1846,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1861,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1862,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1884,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1885,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1886,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1887,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1890,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1891,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1895,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1896,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1904,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1905,423035)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(11,1,0) tid=(29,4,0)
GPGPU-Sim uArch: cycles simulated: 425035  inst.: 21960945 (ipc=606.5) sim_rate=146406 (inst/sec) elapsed = 0:0:02:30 / Fri Jul 27 18:58:04 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(6,1,0) tid=(25,8,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(3,1,0) tid=(1,19,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(3,1,0) tid=(29,29,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(11,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 425535  inst.: 22324681 (ipc=630.7) sim_rate=147845 (inst/sec) elapsed = 0:0:02:31 / Fri Jul 27 18:58:05 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(10,1,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2741,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2742,423035)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(9,1,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2916,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2917,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2926,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2927,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2971,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2972,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2983,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2984,423035)
GPGPU-Sim uArch: cycles simulated: 426035  inst.: 22566285 (ipc=606.1) sim_rate=148462 (inst/sec) elapsed = 0:0:02:32 / Fri Jul 27 18:58:06 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3020,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3021,423035)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(15,1,0) tid=(25,25,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3134,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3135,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3176,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3177,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3244,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3245,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3254,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3254,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3255,423035)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3255,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3273,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3274,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3276,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3277,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3283,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3284,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3285,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3286,423035)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(22,1,0) tid=(21,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3334,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3335,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3381,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3382,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3395,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3396,423035)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(2,2,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3437,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3438,423035)
GPGPU-Sim uArch: cycles simulated: 426535  inst.: 22860101 (ipc=603.5) sim_rate=148442 (inst/sec) elapsed = 0:0:02:34 / Fri Jul 27 18:58:08 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(14,1,0) tid=(13,21,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3549,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3550,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3594,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3595,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3658,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3659,423035)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(3,2,0) tid=(5,9,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3665,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3666,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3667,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3668,423035)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(12,2,0) tid=(29,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(11,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 427035  inst.: 23222305 (ipc=618.6) sim_rate=149821 (inst/sec) elapsed = 0:0:02:35 / Fri Jul 27 18:58:09 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(2,2,0) tid=(17,22,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4112,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4113,423035)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(10,2,0) tid=(25,14,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4291,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4292,423035)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(14,2,0) tid=(25,10,0)
GPGPU-Sim uArch: cycles simulated: 427535  inst.: 23528429 (ipc=617.9) sim_rate=150823 (inst/sec) elapsed = 0:0:02:36 / Fri Jul 27 18:58:10 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(10,2,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4671,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4672,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4691,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4692,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4705,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4706,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4726,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4727,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4731,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4732,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4765,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4766,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4782,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4783,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4788,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4789,423035)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(22,2,0) tid=(25,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4925,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4926,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4962,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4963,423035)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(19,2,0) tid=(29,20,0)
GPGPU-Sim uArch: cycles simulated: 428035  inst.: 23762557 (ipc=602.9) sim_rate=151353 (inst/sec) elapsed = 0:0:02:37 / Fri Jul 27 18:58:11 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5056,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5057,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5073,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5074,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5088,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5089,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5107,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5108,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5125,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5126,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5130,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5131,423035)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2,3,0) tid=(29,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5141,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5142,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5169,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5170,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5193,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5194,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5196,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5197,423035)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(6,3,0) tid=(17,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5341,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5342,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5366,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5367,423035)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(1,3,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5417,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5418,423035)
GPGPU-Sim uArch: cycles simulated: 428535  inst.: 24115417 (ipc=612.3) sim_rate=151669 (inst/sec) elapsed = 0:0:02:39 / Fri Jul 27 18:58:13 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(7,3,0) tid=(5,3,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(10,3,0) tid=(29,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5676,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5677,423035)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(8,3,0) tid=(29,17,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(6,3,0) tid=(25,27,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5999,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6000,423035)
GPGPU-Sim uArch: cycles simulated: 429035  inst.: 24461613 (ipc=618.9) sim_rate=152885 (inst/sec) elapsed = 0:0:02:40 / Fri Jul 27 18:58:14 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(12,3,0) tid=(25,20,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(8,3,0) tid=(25,25,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6450,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6451,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6461,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6462,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6488,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6489,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6496,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6497,423035)
GPGPU-Sim uArch: cycles simulated: 429535  inst.: 24671821 (ipc=603.7) sim_rate=153241 (inst/sec) elapsed = 0:0:02:41 / Fri Jul 27 18:58:15 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6535,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6536,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6554,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6555,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6557,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6558,423035)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(13,3,0) tid=(25,25,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6594,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6595,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6598,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6599,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6618,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6619,423035)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(22,3,0) tid=(21,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6764,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6765,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6789,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6790,423035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6804,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6805,423035)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(18,3,0) tid=(1,23,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6886,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6887,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6892,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6893,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6903,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6904,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6946,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6947,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6961,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6962,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6974,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6975,423035)
GPGPU-Sim uArch: cycles simulated: 430035  inst.: 24980529 (ipc=604.7) sim_rate=153254 (inst/sec) elapsed = 0:0:02:43 / Fri Jul 27 18:58:17 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7002,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7003,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7012,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7013,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7022,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7023,423035)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(7,4,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7042,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7043,423035)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(7,4,0) tid=(21,10,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(10,4,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7372,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7373,423035)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(5,4,0) tid=(1,30,0)
GPGPU-Sim uArch: cycles simulated: 430535  inst.: 25332965 (ipc=611.3) sim_rate=154469 (inst/sec) elapsed = 0:0:02:44 / Fri Jul 27 18:58:18 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(3,4,0) tid=(29,29,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(5,4,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7752,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7753,423035)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(8,4,0) tid=(25,20,0)
GPGPU-Sim uArch: cycles simulated: 431035  inst.: 25640429 (ipc=611.6) sim_rate=155396 (inst/sec) elapsed = 0:0:02:45 / Fri Jul 27 18:58:19 2018
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(6,4,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8205,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8206,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8207,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8208,423035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8283,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8284,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8284,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8285,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8294,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8295,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8317,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8318,423035)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(12,4,0) tid=(25,31,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8391,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8392,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8419,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8420,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8426,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8427,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8493,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8494,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8496,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8497,423035)
GPGPU-Sim uArch: cycles simulated: 431535  inst.: 25832877 (ipc=598.2) sim_rate=155619 (inst/sec) elapsed = 0:0:02:46 / Fri Jul 27 18:58:20 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8506,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8507,423035)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(21,4,0) tid=(21,25,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8550,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8551,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8615,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8616,423035)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,5,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8698,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8699,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8704,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8705,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8709,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8710,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8727,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8728,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8731,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8732,423035)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(7,5,0) tid=(29,8,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8806,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8807,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8830,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8831,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8846,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8847,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8907,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8908,423035)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(4,5,0) tid=(17,9,0)
GPGPU-Sim uArch: cycles simulated: 432035  inst.: 26199821 (ipc=605.8) sim_rate=156885 (inst/sec) elapsed = 0:0:02:47 / Fri Jul 27 18:58:21 2018
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(8,5,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9171,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9172,423035)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(10,5,0) tid=(9,15,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(6,5,0) tid=(29,15,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(8,5,0) tid=(25,22,0)
GPGPU-Sim uArch: cycles simulated: 432535  inst.: 26542541 (ipc=610.0) sim_rate=157991 (inst/sec) elapsed = 0:0:02:48 / Fri Jul 27 18:58:22 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9513,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9514,423035)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(10,5,0) tid=(25,20,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(3,5,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9865,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9866,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9886,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9887,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9910,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9911,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9974,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9975,423035)
GPGPU-Sim uArch: cycles simulated: 433035  inst.: 26780365 (ipc=603.2) sim_rate=158463 (inst/sec) elapsed = 0:0:02:49 / Fri Jul 27 18:58:23 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(13,5,0) tid=(1,29,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10079,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10080,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10096,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10097,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10121,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10122,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10137,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10138,423035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10178,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10179,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10181,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10182,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10210,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10211,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10245,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10246,423035)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(0,6,0) tid=(17,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10292,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10293,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10314,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10315,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10353,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10354,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10380,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10381,423035)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(1,6,0) tid=(21,10,0)
GPGPU-Sim uArch: cycles simulated: 433535  inst.: 27085225 (ipc=603.6) sim_rate=159324 (inst/sec) elapsed = 0:0:02:50 / Fri Jul 27 18:58:24 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10500,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10501,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10507,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10508,423035)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(4,6,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10534,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10535,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10545,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10546,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10559,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10560,423035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10582,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10583,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10588,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10589,423035)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(14,5,0) tid=(29,30,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(9,6,0) tid=(9,14,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10838,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10839,423035)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(7,6,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 434035  inst.: 27450077 (ipc=609.3) sim_rate=160526 (inst/sec) elapsed = 0:0:02:51 / Fri Jul 27 18:58:25 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(12,6,0) tid=(25,20,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11141,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11142,423035)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(12,6,0) tid=(25,15,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(13,6,0) tid=(25,29,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(13,6,0) tid=(25,16,0)
GPGPU-Sim uArch: cycles simulated: 434535  inst.: 27769325 (ipc=610.6) sim_rate=161449 (inst/sec) elapsed = 0:0:02:52 / Fri Jul 27 18:58:26 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11588,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11589,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11594,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11595,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11629,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11630,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11646,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11647,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11749,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11750,423035)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(15,6,0) tid=(25,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11777,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11778,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11855,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11856,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11882,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11883,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11905,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11906,423035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11911,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11912,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11913,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11914,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11929,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11930,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11941,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11942,423035)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(15,6,0) tid=(25,17,0)
GPGPU-Sim uArch: cycles simulated: 435035  inst.: 27991565 (ipc=603.6) sim_rate=160871 (inst/sec) elapsed = 0:0:02:54 / Fri Jul 27 18:58:28 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12009,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12010,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12040,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12041,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12066,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12067,423035)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(1,7,0) tid=(17,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12151,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12152,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12163,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12164,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12179,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12180,423035)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(0,7,0) tid=(21,8,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12276,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12277,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12306,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12307,423035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12319,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12320,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12329,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12330,423035)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(4,7,0) tid=(13,8,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12448,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12449,423035)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(6,7,0) tid=(21,12,0)
GPGPU-Sim uArch: cycles simulated: 435535  inst.: 28355721 (ipc=608.6) sim_rate=162032 (inst/sec) elapsed = 0:0:02:55 / Fri Jul 27 18:58:29 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(11,7,0) tid=(21,14,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(4,7,0) tid=(9,16,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(1,7,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12938,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12939,423035)
GPGPU-Sim uArch: cycles simulated: 436035  inst.: 28712269 (ipc=612.6) sim_rate=163137 (inst/sec) elapsed = 0:0:02:56 / Fri Jul 27 18:58:30 2018
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(5,7,0) tid=(25,31,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(10,7,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13283,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13284,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13289,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13290,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13300,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13301,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13411,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13412,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13421,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13422,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13442,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13443,423035)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(19,7,0) tid=(25,18,0)
GPGPU-Sim uArch: cycles simulated: 436535  inst.: 28922481 (ipc=605.5) sim_rate=163403 (inst/sec) elapsed = 0:0:02:57 / Fri Jul 27 18:58:31 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13513,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13514,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13528,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13529,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13572,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13573,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13582,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13583,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13630,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13631,423035)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(22,7,0) tid=(29,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13665,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13666,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13701,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13702,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13714,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13715,423035)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(2,8,0) tid=(29,9,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13814,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13815,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13822,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13823,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13846,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13847,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13858,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13859,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13881,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13882,423035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13934,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13935,423035)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(7,8,0) tid=(25,10,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13942,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13943,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13982,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13983,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13993,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13994,423035)
GPGPU-Sim uArch: cycles simulated: 437035  inst.: 29249309 (ipc=607.2) sim_rate=164321 (inst/sec) elapsed = 0:0:02:58 / Fri Jul 27 18:58:32 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,8,0) tid=(21,21,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(3,8,0) tid=(13,26,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(8,8,0) tid=(13,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14343,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14344,423035)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(1,8,0) tid=(5,14,0)
GPGPU-Sim uArch: cycles simulated: 437535  inst.: 29608333 (ipc=611.1) sim_rate=165409 (inst/sec) elapsed = 0:0:02:59 / Fri Jul 27 18:58:33 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,8,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14624,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14625,423035)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(8,8,0) tid=(25,25,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(11,8,0) tid=(25,17,0)
GPGPU-Sim uArch: cycles simulated: 438035  inst.: 29882573 (ipc=609.0) sim_rate=166014 (inst/sec) elapsed = 0:0:03:00 / Fri Jul 27 18:58:34 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15019,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15020,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15056,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15057,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15094,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15095,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15096,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15097,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15162,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15163,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15198,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15198,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15199,423035)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15199,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15226,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(15,8,0) tid=(25,11,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15227,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15228,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15229,423035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15291,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15292,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15331,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15332,423035)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(18,8,0) tid=(29,21,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15407,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15408,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15470,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15471,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15476,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15477,423035)
GPGPU-Sim uArch: cycles simulated: 438535  inst.: 30148337 (ipc=606.5) sim_rate=166565 (inst/sec) elapsed = 0:0:03:01 / Fri Jul 27 18:58:35 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15505,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15506,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15509,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15510,423035)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(4,9,0) tid=(5,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15583,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15584,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15594,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15595,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15618,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15619,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15641,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15642,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15642,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15643,423035)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(2,9,0) tid=(29,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15705,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15706,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15732,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15733,423035)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(0,9,0) tid=(9,14,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(1,9,0) tid=(5,31,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15977,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15978,423035)
GPGPU-Sim uArch: cycles simulated: 439035  inst.: 30507437 (ipc=610.0) sim_rate=167623 (inst/sec) elapsed = 0:0:03:02 / Fri Jul 27 18:58:36 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(12,9,0) tid=(9,11,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(1,9,0) tid=(1,22,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16334,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16335,423035)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(9,9,0) tid=(25,25,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(11,9,0) tid=(25,20,0)
GPGPU-Sim uArch: cycles simulated: 439535  inst.: 30834925 (ipc=611.3) sim_rate=168496 (inst/sec) elapsed = 0:0:03:03 / Fri Jul 27 18:58:37 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(12,9,0) tid=(25,27,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16729,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16730,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16766,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16767,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16803,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16804,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16888,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16889,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16894,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16895,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16908,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16909,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16939,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16940,423035)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(16,9,0) tid=(29,13,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16985,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16986,423035)
GPGPU-Sim uArch: cycles simulated: 440035  inst.: 31040845 (ipc=605.5) sim_rate=168700 (inst/sec) elapsed = 0:0:03:04 / Fri Jul 27 18:58:38 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17027,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17028,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17041,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17042,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17074,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17075,423035)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(20,9,0) tid=(9,21,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17135,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17136,423035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17145,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17146,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17189,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17190,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17199,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17200,423035)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(20,9,0) tid=(29,25,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17296,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17297,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17317,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17318,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17331,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17332,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17347,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17348,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17370,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17371,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17395,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17396,423035)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(5,10,0) tid=(21,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17441,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17442,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17461,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17462,423035)
GPGPU-Sim uArch: cycles simulated: 440535  inst.: 31386697 (ipc=607.9) sim_rate=169657 (inst/sec) elapsed = 0:0:03:05 / Fri Jul 27 18:58:39 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(3,10,0) tid=(25,8,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(7,10,0) tid=(17,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17719,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17720,423035)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(7,10,0) tid=(13,7,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(4,10,0) tid=(13,26,0)
GPGPU-Sim uArch: cycles simulated: 441035  inst.: 31739501 (ipc=610.6) sim_rate=170642 (inst/sec) elapsed = 0:0:03:06 / Fri Jul 27 18:58:40 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18054,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18055,423035)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(13,10,0) tid=(25,7,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(11,10,0) tid=(25,28,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(10,10,0) tid=(25,27,0)
GPGPU-Sim uArch: cycles simulated: 441535  inst.: 32002029 (ipc=608.3) sim_rate=171133 (inst/sec) elapsed = 0:0:03:07 / Fri Jul 27 18:58:41 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18516,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18517,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18531,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18532,423035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18532,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18533,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18566,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18567,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18570,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18571,423035)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(16,10,0) tid=(25,12,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18699,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18700,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18703,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18704,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18739,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18740,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18744,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18745,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18751,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18752,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18803,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18804,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18825,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18826,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18829,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18830,423035)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(14,10,0) tid=(29,27,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18937,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18938,423035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18955,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18956,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18974,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18975,423035)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(5,11,0) tid=(17,9,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18987,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18988,423035)
GPGPU-Sim uArch: cycles simulated: 442035  inst.: 32275321 (ipc=606.7) sim_rate=171677 (inst/sec) elapsed = 0:0:03:08 / Fri Jul 27 18:58:42 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19089,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19090,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19103,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19104,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19107,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19108,423035)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(24,10,0) tid=(29,23,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19155,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19156,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19157,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19157,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19158,423035)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19158,423035)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(1,11,0) tid=(17,20,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(6,11,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19410,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19411,423035)
GPGPU-Sim uArch: cycles simulated: 442535  inst.: 32636977 (ipc=609.7) sim_rate=171773 (inst/sec) elapsed = 0:0:03:10 / Fri Jul 27 18:58:44 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(11,11,0) tid=(25,15,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(8,11,0) tid=(17,30,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(8,11,0) tid=(25,19,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19822,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19823,423035)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(11,11,0) tid=(25,23,0)
GPGPU-Sim uArch: cycles simulated: 443035  inst.: 32974957 (ipc=611.4) sim_rate=172643 (inst/sec) elapsed = 0:0:03:11 / Fri Jul 27 18:58:45 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(12,11,0) tid=(25,21,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20237,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20237,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20238,423035)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20238,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20263,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20263,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20264,423035)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20264,423035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20360,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20361,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20374,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20375,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20384,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20385,423035)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(14,11,0) tid=(25,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20450,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20451,423035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20466,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20467,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20499,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20500,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20509,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20510,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20524,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20525,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20537,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20538,423035)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(17,11,0) tid=(9,22,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20641,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20642,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20675,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20676,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20679,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20680,423035)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(22,11,0) tid=(17,24,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20771,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20772,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20790,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20791,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20795,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20796,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20803,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20804,423035)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(23,11,0) tid=(9,28,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20861,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20862,423035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20870,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20871,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20907,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20908,423035)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(12,12,0) tid=(21,24,0)
GPGPU-Sim uArch: cycles simulated: 444035  inst.: 33532097 (ipc=608.8) sim_rate=173741 (inst/sec) elapsed = 0:0:03:13 / Fri Jul 27 18:58:47 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(10,12,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21171,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21172,423035)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(11,12,0) tid=(25,0,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(4,12,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 444535  inst.: 33885741 (ipc=611.1) sim_rate=174668 (inst/sec) elapsed = 0:0:03:14 / Fri Jul 27 18:58:48 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(10,12,0) tid=(25,21,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21537,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21538,423035)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(10,12,0) tid=(25,23,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(14,12,0) tid=(25,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21905,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21906,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21928,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21929,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21976,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21976,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21977,423035)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21977,423035)
GPGPU-Sim uArch: cycles simulated: 445035  inst.: 34118477 (ipc=607.8) sim_rate=174966 (inst/sec) elapsed = 0:0:03:15 / Fri Jul 27 18:58:49 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22044,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22045,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22066,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22067,423035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22096,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22097,423035)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(19,12,0) tid=(25,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22172,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22173,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22202,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22203,423035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22237,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22238,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22257,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22258,423035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22288,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22289,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22294,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22295,423035)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(1,13,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22341,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22342,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22389,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22390,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22391,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22392,423035)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(24,12,0) tid=(13,8,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22464,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22465,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22477,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22478,423035)
GPGPU-Sim uArch: cycles simulated: 445535  inst.: 34417385 (ipc=607.5) sim_rate=175598 (inst/sec) elapsed = 0:0:03:16 / Fri Jul 27 18:58:50 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22520,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22521,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22551,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22552,423035)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(1,13,0) tid=(29,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22582,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22583,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22595,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22596,423035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22652,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22653,423035)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(14,12,0) tid=(5,30,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(8,13,0) tid=(1,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22853,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22854,423035)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(2,13,0) tid=(21,5,0)
GPGPU-Sim uArch: cycles simulated: 446035  inst.: 34784137 (ipc=610.3) sim_rate=176569 (inst/sec) elapsed = 0:0:03:17 / Fri Jul 27 18:58:51 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(0,13,0) tid=(25,25,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23192,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23193,423035)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(11,13,0) tid=(25,23,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(9,13,0) tid=(25,22,0)
GPGPU-Sim uArch: cycles simulated: 446535  inst.: 35097197 (ipc=610.6) sim_rate=177258 (inst/sec) elapsed = 0:0:03:18 / Fri Jul 27 18:58:52 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(12,13,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23640,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23641,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23678,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23679,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23683,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23684,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23688,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23689,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23746,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23747,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23761,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23762,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23817,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23818,423035)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(17,13,0) tid=(17,12,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23846,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23847,423035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23890,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23891,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23911,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23912,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23972,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23973,423035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23982,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23983,423035)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(14,13,0) tid=(5,14,0)
GPGPU-Sim uArch: cycles simulated: 447035  inst.: 35322185 (ipc=607.3) sim_rate=177498 (inst/sec) elapsed = 0:0:03:19 / Fri Jul 27 18:58:53 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24074,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24075,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24089,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24090,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24096,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24097,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24098,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24099,423035)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(22,13,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24154,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24155,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24175,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24176,423035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24232,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24233,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24251,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24252,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24270,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24271,423035)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(15,13,0) tid=(9,27,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24298,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24299,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24319,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24320,423035)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(0,14,0) tid=(29,15,0)
GPGPU-Sim uArch: cycles simulated: 447535  inst.: 35684673 (ipc=609.7) sim_rate=178423 (inst/sec) elapsed = 0:0:03:20 / Fri Jul 27 18:58:54 2018
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(11,14,0) tid=(9,8,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24597,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24598,423035)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(4,14,0) tid=(13,12,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(3,14,0) tid=(17,31,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(3,14,0) tid=(25,25,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24957,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24958,423035)
GPGPU-Sim uArch: cycles simulated: 448035  inst.: 36030093 (ipc=611.3) sim_rate=179254 (inst/sec) elapsed = 0:0:03:21 / Fri Jul 27 18:58:55 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(4,14,0) tid=(25,31,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(8,14,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25336,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25337,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25407,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25408,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25443,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25444,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25471,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25472,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25481,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25482,423035)
GPGPU-Sim uArch: cycles simulated: 448535  inst.: 36240333 (ipc=607.5) sim_rate=179407 (inst/sec) elapsed = 0:0:03:22 / Fri Jul 27 18:58:56 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25507,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25508,423035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25523,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25524,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25556,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25557,423035)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(18,14,0) tid=(21,12,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25601,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25602,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25646,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25647,423035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25650,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25651,423035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25655,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25656,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25687,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25688,423035)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(23,14,0) tid=(13,17,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25825,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25826,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25851,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25852,423035)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(24,14,0) tid=(25,19,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25885,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25886,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25891,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25892,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25909,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25910,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25924,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25925,423035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25943,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25944,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25966,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25967,423035)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(6,15,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 449035  inst.: 36570253 (ipc=608.6) sim_rate=180149 (inst/sec) elapsed = 0:0:03:23 / Fri Jul 27 18:58:57 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26015,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26016,423035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26056,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26057,423035)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(7,15,0) tid=(13,12,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(12,15,0) tid=(17,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26357,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26358,423035)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(8,15,0) tid=(21,24,0)
GPGPU-Sim uArch: cycles simulated: 449535  inst.: 36925453 (ipc=610.5) sim_rate=181007 (inst/sec) elapsed = 0:0:03:24 / Fri Jul 27 18:58:58 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(12,15,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26635,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26636,423035)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(6,15,0) tid=(25,11,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(11,15,0) tid=(25,21,0)
GPGPU-Sim uArch: cycles simulated: 450035  inst.: 37219533 (ipc=610.1) sim_rate=181558 (inst/sec) elapsed = 0:0:03:25 / Fri Jul 27 18:58:59 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(12,15,0) tid=(25,18,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27094,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27095,423035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27162,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27163,423035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27168,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27169,423035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27174,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27175,423035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27220,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27221,423035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27234,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27235,423035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27306,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27307,423035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27310,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27311,423035)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(22,15,0) tid=(21,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27396,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27397,423035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27414,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27415,423035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27415,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27426,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(23,15,0) tid=(13,4,0)
GPGPU-Sim uArch: cycles simulated: 450535  inst.: 37427877 (ipc=606.5) sim_rate=181688 (inst/sec) elapsed = 0:0:03:26 / Fri Jul 27 18:59:00 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27525,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27570,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27582,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27582,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27630,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27642,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27698,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27705,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27721,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(15,15,0) tid=(17,19,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27810,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27825,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28053,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28365,423035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 28366
gpu_sim_insn = 16793600
gpu_ipc =     592.0327
gpu_tot_sim_cycle = 451401
gpu_tot_sim_insn = 37541549
gpu_tot_ipc =      83.1667
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 59174
gpu_total_sim_rate=181360

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 725992
	L1I_total_cache_misses = 2590
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48535, Miss = 24288, Miss_rate = 0.500, Pending_hits = 4011, Reservation_fails = 51148
	L1D_cache_core[1]: Access = 49221, Miss = 24109, Miss_rate = 0.490, Pending_hits = 4114, Reservation_fails = 52224
	L1D_cache_core[2]: Access = 49568, Miss = 24342, Miss_rate = 0.491, Pending_hits = 3516, Reservation_fails = 51148
	L1D_cache_core[3]: Access = 49388, Miss = 24391, Miss_rate = 0.494, Pending_hits = 3939, Reservation_fails = 47203
	L1D_cache_core[4]: Access = 49334, Miss = 24324, Miss_rate = 0.493, Pending_hits = 3699, Reservation_fails = 48793
	L1D_cache_core[5]: Access = 52887, Miss = 26415, Miss_rate = 0.499, Pending_hits = 3767, Reservation_fails = 48926
	L1D_cache_core[6]: Access = 48002, Miss = 23476, Miss_rate = 0.489, Pending_hits = 4184, Reservation_fails = 46981
	L1D_cache_core[7]: Access = 37806, Miss = 18227, Miss_rate = 0.482, Pending_hits = 3254, Reservation_fails = 32714
	L1D_cache_core[8]: Access = 39800, Miss = 19263, Miss_rate = 0.484, Pending_hits = 3185, Reservation_fails = 32159
	L1D_cache_core[9]: Access = 40898, Miss = 19911, Miss_rate = 0.487, Pending_hits = 3183, Reservation_fails = 27844
	L1D_cache_core[10]: Access = 41215, Miss = 20175, Miss_rate = 0.490, Pending_hits = 3227, Reservation_fails = 36943
	L1D_cache_core[11]: Access = 49065, Miss = 24369, Miss_rate = 0.497, Pending_hits = 3758, Reservation_fails = 46884
	L1D_cache_core[12]: Access = 51613, Miss = 25117, Miss_rate = 0.487, Pending_hits = 3677, Reservation_fails = 47566
	L1D_cache_core[13]: Access = 50136, Miss = 24364, Miss_rate = 0.486, Pending_hits = 3741, Reservation_fails = 48158
	L1D_cache_core[14]: Access = 49436, Miss = 23964, Miss_rate = 0.485, Pending_hits = 4181, Reservation_fails = 46697
	L1D_total_cache_accesses = 706904
	L1D_total_cache_misses = 346735
	L1D_total_cache_miss_rate = 0.4905
	L1D_total_cache_pending_hits = 55436
	L1D_total_cache_reservation_fails = 665388
	L1D_cache_data_port_util = 0.097
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 70642
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 286784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 223219
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70194
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442169
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 723402
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2590
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6593, 6593, 6572, 6572, 6572, 6572, 6572, 6572, 1948, 1948, 1641, 1641, 1676, 1676, 1641, 1641, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 1334, 
gpgpu_n_tot_thrd_icount = 43303936
gpgpu_n_tot_w_icount = 1353248

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,25,1) blockDim = (32,32,1) 
gpgpu_n_stall_shd_mem = 1113739
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51682
gpgpu_n_mem_write_global = 315639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4683108
gpgpu_n_store_insn = 2229226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2154610
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1113739
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1445870	W0_Idle:423681	W0_Scoreboard:3072833	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17962	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1152876
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 413456 {8:51682,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21393336 {40:172222,72:78129,136:65288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1464 {8:183,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7028752 {136:51682,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2525112 {8:315639,}
traffic_breakdown_memtocore[INST_ACC_R] = 24888 {136:183,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 181 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 451400 
mrq_lat_table:8445 	4681 	2558 	517 	357 	56 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	364922 	2396 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	45641 	58756 	194868 	68210 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23422 	19431 	7711 	1107 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	21236 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	893 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        30        32         3         7         4         1         2         3         0         0         6         6 
dram[1]:        34        34        38        36        30        32         5         6         1         3         3         2         0         0         6         6 
dram[2]:        34        34        38        36        30        32         5         5         2         2         1         3         0         0         6         6 
dram[3]:        34        34        38        36        30        32         4         7         3         1         2         3         0         0         6         6 
dram[4]:        34        34        38        36        30        32         5         6         1         3         3         2         0         0         6         6 
dram[5]:        34        34        38        36        30        32         5         5         2         2         1         3         0         0         6         6 
dram[6]:        18        34        38        36        30        32         4         7         3         1         2         3         0         0         6         4 
dram[7]:        16        34        38        36        30        32         5         5         1         4         3         2         0         0         6         4 
dram[8]:        20        34        38        36        30        32         4         6         3         2         1         3         0         0         6         4 
dram[9]:        36        34        38        38        30        32         4         4         2         3         3         1         0         0         6         4 
dram[10]:        36        36        36        38        30        30         6         3         1         3         2         2         0         0         6         4 
dram[11]:        28        36        36        38        30        30         4         2         3         2         1         3         0         0         6         4 
dram[12]:        28        36        36        38        30        30         4         2         2         3         3         1         0         1         6         4 
dram[13]:        36        35        36        38        30        30         6         2         1         3         2         2         0         1         6         4 
dram[14]:        36        34        36        38        30        30         4         2         3         2         1         3         0         0         6         4 
dram[15]:        36        34        36        38        30        30         4         1         2         4         4         1         0         0         6         4 
dram[16]:        36        34        36        38        30        32         5         2         2         2         2         3         0         0         6         4 
dram[17]:        36        34        36        38        30        32         4         3         2         2         3         2         0         2         6         5 
dram[18]:        36        34        36        38        30        32         5         3         2         4         3         1         0         1         6         6 
dram[19]:        36        34        36        38        30        32         5         4         2         2         2         3         0         0         6         6 
dram[20]:        36        34        36        38        30        32         4         5         2         2         3         2         0         0         6         6 
dram[21]:        36        32        36        38        30        32         5         3         2         4         3         1         0         0         6         6 
dram[22]:        36        32        36        38        30        32         5         4         2         2         2         3         0         0         6         6 
dram[23]:        28        32        36        36        30        32         3         4         2         3         4         2         0         0         6         6 
dram[24]:        28        32        36        36        30        32         5         3         2         3         2         2         0         0         6         6 
dram[25]:        28        32        36        36        30        32         3         5         3         2         2         2         0         0         6         6 
dram[26]:        36        32        36        36        30        32         4         4         1         3         4         2         0         0         6         6 
dram[27]:        36        32        36        36        30        32         5         3         2         3         2         2         0         0         6         6 
dram[28]:        36        32        36        36        30        32         3         5         3         2         2         2         0         0         6         6 
dram[29]:        36        32        36        36        28        32         6         4         1         3         4         2         0         0         6         6 
dram[30]:        36        32        36        36        32        32         7         2         2         3         2         3         0         0         6         6 
dram[31]:        36        32        36        36        32        32         4         4         3         2         3         1         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056      1974     11294      3464      3593      9698      9497     26298     53355     71787     62234     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489      3592      3457      9786      9431     33468     34333     61367     60496     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874      3638      3798      9839      9357     42184     32597     59631     60495     87546     86678    132095    113661 
dram[3]:    158966    140515    165828     13065      3799      3800      9711      9241     31730     49991     68401     58756     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164      3679      3532      9719      8981     29991     30856     57890     57020     94624     84937    111107    120848 
dram[5]:    137921    147700    164240     14056      3482      3437      9448      9342     38800     29121     56153     57018     84067     83199    128684    110214 
dram[6]:    155572    145968     21826     14800      3425      3479      9457      9509     28254     46619     65014     55279     82325     92083    109333    127858 
dram[7]:    145146    163343     27307     15377      3433      3323      9615      9464     26514     27381     54411     72844     91241     90375    116549    117446 
dram[8]:    143405    144246     33327     15994      3479      3697      9707      9566     35417     34550     80631     62458     89502     99066    125275    115669 
dram[9]:    152196    142484    167858      2689      3596      3707      9674      9551     33685     43236     61583     60717     87764     88634    114783    124452 
dram[10]:    141662    159980      1985    166364      3751      3714      9825     10850     51047     32814     59846     69459     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     16934      3871      3831     10016     13683     31947     31072     77264     58980     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532      3732      6722     10020      7600     30207     39851     58107     57242     84285     84243    111315    121034 
dram[13]:    138142    156596      2167     18045      3616      3614      9716      9324     47675     29337     56370     66072     84283     82508    109571    110363 
dram[14]:    155802    146173      2156     18613      3469      3612      9800     10317     28471     27596     73894     55504     82541     92299    118541    117594 
dram[15]:    145378    144429      2354     19167      3430      2497      9907      8626     26731     36467     54629     81686    100123     90592    116783    117578 
dram[16]:    143630    153184      2341     19681      3488      3739      9931     17263     44295     34767     61800     62675     89727    107910    125528    115876 
dram[17]:    152399    142437    167929      2756      3566      3914     10056      6934     33900     43453     70511     60933     87985     88496    115013    114133 
dram[18]:    141841    140787      2807    166494      3728      4007     10092     10844     32164     33031     60063     78320     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759      3798      3904     10056     13898     40908     31289     58324     59197     86245    104545    122112    112426 
dram[20]:    148995    135986    164743      2829      3635      3628      9902      7474     30424     40066     67124     57457     84505     85372    111480    110688 
dram[21]:    138363    154444      4864      2812      3436      3628      9851      9168     28687     29553     56585     74950     93358     83634    109736    110690 
dram[22]:    145591    143445      5481      2878      3465      3642      9906     10533     37525     27813     54846     55721     82766    101173    118686    117906 
dram[23]:    145590    141664      6019      2910      3394      3718      9980      8843     26946     36683     63740     62891    108965     90809    117018    126604 
dram[24]:    143825    150355      6605      2997      3559      3747     10130     26082     44512     34983     62017     71570     89942     89070    134400    116138 
dram[25]:    142079    139845    168455      2785      3478      3931     10031      7152     34117     33249     70728     61150     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683      3634      3979     10041      5775     32380     33246     60278     59414    105601     87330    113530    123190 
dram[27]:    140332    146800      8171    164918      3672      3934     10071     22725     41126     31506     58540     68183     86462     85587    131045    112610 
dram[28]:    138587    136126    164739      2812      3739      3712      9826      7246     30639     29771     67341     57674     84722     94409    111746    110853 
dram[29]:    138586    162333      9499      2910      3582      3694      9250      9005     28904     29770     56802     55937    102231     83851    110000    119772 
dram[30]:    145799    144158     10115      2962      3303      3661      9291     19363     37741     28029     55063     64798     82983    101389    127602    118106 
dram[31]:    154518    141745     10679      3019      3578      3729      9402     10950     27163     45569     63957     63107     90159     91025    117190    135448 
average row accesses per activate:
dram[0]: 12.666667 13.666667 31.000000 29.000000 31.000000 32.000000 17.500000 19.500000 18.000000 16.500000  8.000000  7.500000  2.000000  2.000000  4.500000  4.000000 
dram[1]: 10.000000 12.333333 31.000000 29.500000 31.000000 32.000000 18.500000 19.000000 16.500000 17.500000  8.500000  7.000000  2.000000  2.000000  4.000000  4.500000 
dram[2]: 10.000000 12.666667 31.500000 29.500000 31.000000 32.000000 18.500000 18.500000 17.000000 17.000000  7.500000  7.500000  4.000000  2.000000  3.500000  3.666667 
dram[3]: 12.333333 13.000000 32.000000 29.000000 31.000000 32.000000 18.000000 19.500000 17.500000 16.500000  7.000000  7.500000  2.000000  2.000000  4.500000  3.333333 
dram[4]: 13.000000 12.333333 31.500000 29.500000 31.000000 32.000000 18.500000 19.000000 16.500000 17.500000  7.500000  7.000000  2.000000  2.000000  4.000000  3.666667 
dram[5]: 12.666667 13.000000 31.500000 29.000000 31.000000 32.000000 18.500000 18.500000 17.000000 17.000000  6.500000  7.500000  4.000000  2.000000  3.500000  3.666667 
dram[6]:  8.000000 12.666667 31.000000 29.000000 31.000000 32.000000 18.000000 19.500000 17.500000 16.500000  7.000000  7.500000  2.000000  3.000000  4.500000  2.250000 
dram[7]:  6.666667 12.333333 31.000000 29.000000 31.000000 32.000000 18.500000 18.500000 16.500000 18.000000  7.500000  7.000000  3.000000  1.000000  4.000000  3.000000 
dram[8]:  7.166667 13.000000 31.000000 29.000000 31.000000 32.000000 18.000000 19.000000 17.500000 17.000000  6.500000  7.500000  3.000000  2.000000  4.000000  2.500000 
dram[9]: 10.750000 12.666667 31.000000 31.500000 31.000000 32.000000 18.000000 18.000000 17.000000 17.500000  7.500000  6.500000  2.000000  3.000000  4.000000  2.500000 
dram[10]: 10.750000 13.000000 29.000000 31.500000 31.000000 31.000000 19.000000 17.500000 16.500000 17.500000  7.000000  7.000000  3.000000  1.000000  4.000000  3.333333 
dram[11]:  8.200000 13.666667 31.500000 31.000000 31.000000 31.000000 18.000000 17.000000 17.500000 17.000000  6.500000  7.500000  3.000000  2.000000  4.000000  2.666667 
dram[12]:  8.600000 13.333333 31.500000 31.500000 31.000000 31.000000 18.000000 17.000000 17.000000 17.500000  7.500000  6.500000  2.000000  2.000000  4.000000  2.666667 
dram[13]:  8.600000 13.000000 31.000000 31.000000 31.000000 31.000000 19.000000 17.000000 16.500000 17.500000  7.000000  7.000000  3.000000  1.000000  4.000000  3.333333 
dram[14]: 10.500000 12.666667 31.000000 31.000000 31.000000 31.000000 18.000000 17.000000 17.500000 17.000000  6.500000  7.500000  3.000000  3.000000  4.500000  2.250000 
dram[15]:  9.200000 12.666667 31.000000 31.000000 31.000000 31.000000 18.000000 16.500000 17.000000 18.000000  8.000000  6.500000  2.000000  2.000000  3.500000  2.750000 
dram[16]:  8.800000 12.666667 31.000000 31.000000 31.000000 32.000000 18.500000 17.000000 17.000000 17.000000  7.000000  7.500000  3.000000  1.000000  4.000000  1.833333 
dram[17]: 10.500000  9.750000 31.500000 32.500000 31.000000 32.000000 18.000000 17.500000 17.000000 17.000000  7.500000  7.000000  1.000000  2.500000  4.500000  1.833333 
dram[18]: 10.750000 10.000000 31.000000 33.000000 31.000000 32.000000 18.500000 17.500000 17.000000 18.000000  7.500000  6.500000  2.000000  1.500000  3.500000  4.500000 
dram[19]: 13.333333  9.750000 30.500000 33.000000 31.000000 32.000000 18.500000 18.000000 17.000000 17.000000  7.000000  7.500000  3.000000  1.000000  4.000000  4.500000 
dram[20]: 13.333333 18.000000 30.500000 32.000000 31.000000 32.000000 18.000000 18.500000 17.000000 17.000000  7.500000  7.000000  1.000000  3.000000  4.500000  4.000000 
dram[21]: 14.000000 17.000000 30.000000 32.000000 31.000000 32.000000 18.500000 17.500000 17.000000 18.000000  7.500000  6.500000  2.000000  2.000000  3.500000  5.000000 
dram[22]: 13.333333 17.500000 30.000000 32.000000 31.000000 32.000000 18.500000 18.000000 17.000000 17.000000  7.000000  7.500000  3.000000  3.000000  4.500000  3.500000 
dram[23]:  7.500000 16.500000 30.000000 31.000000 31.000000 32.000000 17.500000 18.000000 17.000000 17.500000  8.000000  7.000000  1.000000  3.000000  4.000000  4.000000 
dram[24]:  7.500000 12.000000 29.500000 31.000000 31.000000 32.000000 18.500000 17.500000 17.000000 17.500000  7.000000  7.000000  3.000000  2.000000  3.500000  4.500000 
dram[25]:  7.333333 12.333333 30.000000 30.000000 31.000000 32.000000 17.500000 18.500000 17.500000 17.000000  7.000000  7.000000  2.000000  3.000000  4.500000  3.500000 
dram[26]:  8.800000 11.666667 30.500000 30.500000 31.000000 32.000000 18.000000 18.000000 16.500000 17.500000  8.000000  7.000000  1.000000  3.000000  4.000000  4.000000 
dram[27]: 10.750000 17.000000 30.000000 31.500000 31.000000 32.000000 18.500000 17.500000 17.000000 17.500000  7.000000  7.000000  3.000000  2.000000  3.500000  4.500000 
dram[28]: 13.333333 17.500000 30.500000 31.000000 31.000000 32.000000 17.500000 18.500000 17.500000 17.000000  7.000000  7.000000  2.000000  3.000000  4.500000  3.500000 
dram[29]: 14.000000 16.500000 30.000000 31.000000 30.000000 32.000000 19.000000 18.000000 16.500000 17.500000  8.000000  7.000000  1.000000  3.000000  4.000000  4.500000 
dram[30]: 13.000000 17.500000 30.000000 31.000000 32.000000 32.000000 19.500000 17.000000 17.000000 17.500000  7.000000  7.500000  3.000000  2.000000  4.500000  4.000000 
dram[31]: 13.333333 11.666667 29.000000 31.000000 32.000000 32.000000 18.000000 18.000000 17.500000 17.000000  7.500000  6.500000  2.000000  4.000000  4.500000  3.500000 
average row locality = 16620/1088 = 15.275735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        31        44        42        62        62        35        37        36        33        16        15         2         2         9         8 
dram[1]:        30        29        44        43        62        62        37        36        33        35        17        14         2         2         8         9 
dram[2]:        30        30        45        43        62        62        37        35        34        34        15        15         4         2         7        11 
dram[3]:        29        31        46        42        62        62        36        37        35        33        14        15         2         2         9        10 
dram[4]:        31        29        45        43        62        62        37        36        33        35        15        14         2         2         8        11 
dram[5]:        30        31        45        42        62        62        37        35        34        34        13        15         4         2         7        11 
dram[6]:        32        30        44        42        62        62        36        37        35        33        14        15         2         3         9         8 
dram[7]:        31        29        44        42        62        62        37        35        33        36        15        14         3         1         8        10 
dram[8]:        31        31        44        42        62        62        36        36        35        34        13        15         3         2         8         8 
dram[9]:        31        30        44        45        62        62        36        35        34        35        15        13         2         3         8         8 
dram[10]:        31        31        42        45        62        61        38        35        33        35        14        14         3         1         8        10 
dram[11]:        31        33        45        44        62        62        36        34        35        34        13        15         3         2         8         8 
dram[12]:        33        32        45        45        62        62        36        34        34        35        15        13         2         4         8         8 
dram[13]:        33        31        44        44        62        62        38        34        33        35        14        14         3         2         8        10 
dram[14]:        32        30        44        44        62        62        36        34        35        34        13        15         3         3         9         8 
dram[15]:        34        30        44        44        62        62        36        33        34        36        16        13         2         2         7         9 
dram[16]:        32        30        44        44        62        64        37        34        34        34        14        15         3         1         8         9 
dram[17]:        30        30        45        45        62        64        36        35        34        34        15        14         1         5         9         9 
dram[18]:        32        30        44        46        62        64        37        35        34        36        15        13         2         3         7         9 
dram[19]:        30        30        45        46        62        64        37        36        34        34        14        15         3         1         8         9 
dram[20]:        30        28        45        44        62        64        36        37        34        34        15        14         1         3         9         8 
dram[21]:        32        28        44        44        62        64        37        35        34        36        15        13         2         2         7        10 
dram[22]:        30        29        44        44        62        64        37        36        34        34        14        15         3         3         9         7 
dram[23]:        33        27        44        42        62        64        35        36        34        35        16        14         1         3         8         8 
dram[24]:        33        28        43        42        62        64        37        35        34        35        14        14         3         2         7         9 
dram[25]:        32        29        44        42        62        64        35        37        35        34        14        14         2         3         9         7 
dram[26]:        33        27        45        43        62        64        36        36        33        35        16        14         1         3         8         8 
dram[27]:        33        28        44        45        62        64        37        35        34        35        14        14         3         2         7         9 
dram[28]:        30        29        45        44        62        64        35        37        35        34        14        14         2         3         9         7 
dram[29]:        32        27        44        44        60        64        36        36        33        35        16        14         1         3         8         9 
dram[30]:        29        29        44        44        62        64        37        34        34        35        14        15         3         2         9         8 
dram[31]:        30        28        42        44        62        64        34        36        35        34        15        13         2         4         9         7 
total reads: 14856
bank skew: 64/1 = 64.00
chip skew: 469/459 = 1.02
number of total write accesses:
dram[0]:        10        10        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[1]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[2]:        10         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[3]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[5]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         0 
dram[6]:         8         8        18        16         0         2         0         2         0         0         0         0         0         0         0         1 
dram[7]:         9         8        18        16         0         2         0         2         0         0         0         0         0         0         0         2 
dram[8]:        12         8        18        16         0         2         0         2         0         0         0         0         0         0         0         2 
dram[9]:        12         8        18        18         0         2         0         1         0         0         0         0         0         0         0         2 
dram[10]:        12         8        16        18         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         8        18        18         0         0         0         0         0         0         0         0         0         0         0         1 
dram[15]:        12         8        18        18         0         0         0         0         0         0         0         0         0         0         0         2 
dram[16]:        12         8        18        18         0         0         0         0         0         0         0         0         0         0         0         2 
dram[17]:        12         9        18        20         0         0         0         0         0         0         0         0         0         0         0         2 
dram[18]:        11        10        18        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         9        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        10         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        12         6        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        12         8        16        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        12         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        11         8        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         6        16        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         6        16        18         0         0         2         0         0         0         0         0         0         0         0         0 
dram[30]:        10         6        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
dram[31]:        10         7        16        18         2         0         2         0         0         0         0         0         0         0         0         0 
total reads: 1764
min_bank_accesses = 0!
chip skew: 61/50 = 1.22
average mf latency per bank:
dram[0]:       4484      2743       253       220     16619     17109       560       570       624       558       589       573       173       173      1108      1162
dram[1]:       4150      2919      1391       212     19594     16759       565       594       653       520       570       608       173       173       957       991
dram[2]:       4187      3123       259       220     16014      1399       574       592       649       551       610       549       173       174      1248      1342
dram[3]:       3960      3512       253       224     13877      1314       582       571       643       559       608       584       173       173       954      1266
dram[4]:       3667      2382       253       227     16426      1249       590       587       658       540       579       612       173       173      1096      1191
dram[5]:       3890      2855       259       243     16115      1259       603       589       632       550       579       568       173       176      1377      1026
dram[6]:       4168      2668       261       249     14968      1390       614       561       641       582       503       568       173       171       892      1160
dram[7]:       3479      2850       258       254     17750      1352       609       573       651       569       443       581       172       178      1154       823
dram[8]:       3112      2177       261       258     17782      1400       619       539       643       584       457       554       177       173      1042      1093
dram[9]:       3080      2857       264      2126     14228      1304       607       557       648       601       384       608       176       172      1096       923
dram[10]:       3003      3506       282      2148     16978      1418       607      3768       663       619       387       575       172       178      1189      1191
dram[11]:       3043      3228       255      2134     16692      1468       629       536       636       633       374       581       177       173      1018      1423
dram[12]:       3202      3308       257      2087     16320      1388       624       539       648       622       354       646       175      1270      1279      1659
dram[13]:       3300      3750       263      2179     17806      1399       601       549       638       633       381       589       172      2114      1060      1125
dram[14]:       2724      3769       263      2199     17727      1510       618       545       620       632       427       573       177       172      1032      1372
dram[15]:       2517      3456       260      2181     14477      1470       616       555       617       623       408       608       173       173      1265      1003
dram[16]:       3785      3802       264      1474     17183     13506       599       539       606       663       464       556       171       177       920      1051
dram[17]:       3488      3766       265       270     17004     15985       625       525       584       634       515       641       178      1782       895      1064
dram[18]:       3506      3874       253       293     14536     15475       608       530       571       610       520       614       173      1003      1257       908
dram[19]:       3518      4269       265       258     17863     15642       612       514       541       638       607       614       172       177      1157      1008
dram[20]:       3264      3309       268       268     17829     17329       618       502       562       638       574       638       177       172       958       997
dram[21]:       3501      3568       272       265     14416     16979       601       517       548       620       563       645       173       174      1208       869
dram[22]:       3422      3864       269       267     15635     13873       599       524       554       672       600       585       172       174      1012      1415
dram[23]:       3092      4088       259       269     18321     15822       640       512       547       626       545       617       178       173       996       980
dram[24]:       2970      3320       257       264     15499     15494       614       543       548       631       584       583       172       173      1090      1084
dram[25]:       3263      3695       242       270     16354     13573       624       503       527       645       571       606       174       174       909      1169
dram[26]:       3157      4051       254       274     19032     17034       631       516       560       619       530       602       177       174       950      1101
dram[27]:       2889      3732       242       268     16055     17058       609       531       539       632       604       604       171       173      1118       950
dram[28]:       3089      3873       240       273     14514     13837       622       516       536       658       609       608       173       174       897      1182
dram[29]:       3250      3713       238       271     17704     15209       577       531       559       640       607       618       177       172      1061      1104
dram[30]:       2894      4035       235       267     16335     17587       581       576       539       645       607       557       172       173       975      1103
dram[31]:       2582      4228       216       280     14564     15267       612       555       531       640       556       612       176       173       991      1317
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       233       216       242       249       217       216       177       177       381       379
dram[1]:        350       408       475       343       385       273       218       253       221       216       212       207       178       177       260       314
dram[2]:        378       448       483       524       264       359       223       234       228       229       205       199       178       178       360       413
dram[3]:        343       400       275       243       273       302       222       227       244       270       219       245       177       177       268       301
dram[4]:        299       346       248       250       307       237       247       224       229       243       255       225       177       177       326       307
dram[5]:        307       363       286       267       252       301       222       279       210       236       225       211       178       178       369       302
dram[6]:        386       381       454       325       414       360       239       219       235       219       217       211       177       177       303       243
dram[7]:        369       408       275       269       263       259       235       225       234       223       197       235       177       178       328       278
dram[8]:        295       358       236       263       311       324       240       237       238       209       196       215       184       177       255       246
dram[9]:        293       341       330       241       325       287       237       248       239       231       211       205       182       177       292       240
dram[10]:        381       413       297       310       303       247       248       229       232       235       209       209       177       178       325       313
dram[11]:        322       315       263       229       277       285       331       232       223       245       229       253       185       178       275       294
dram[12]:        364       356       285       277       281       247       339       229       235       268       219       249       182       436       430       422
dram[13]:        396       407       318       293       338       320       257       243       228       229       226       209       177       407       324       400
dram[14]:        313       380       280       237       264       373       265       238       258       234       211       227       185       178       320       384
dram[15]:        340       420       269       238       278       233       230       216       253       219       201       197       177       178       352       364
dram[16]:        323       373       261       229       533       503       211       229       243       269       198       220       177       177       260       272
dram[17]:        403       343       268       263       409       427       222       239       224       247       260       274       178       450       283       316
dram[18]:        366       329       237       223       321       281       243       246       218       213       216       220       177       391       309       331
dram[19]:        422       349       275       241       328       320       304       234       226       221       229       250       178       177       382       383
dram[20]:        376       305       272       250       508       438       240       211       255       260       227       218       177       177       233       238
dram[21]:        293       287       289       231       392       328       267       221       231       235       204       204       177       178       338       291
dram[22]:        332       267       285       269       659       664       275       244       279       273       225       218       178       178       394       345
dram[23]:        445       537       558       253       454       359       270       228       236       259       212       216       178       177       295       279
dram[24]:        417       503       530       235       341       320       278       238       234       250       196       217       177       178       329       403
dram[25]:        426       445       465       239       252       313       224       228       228       217       197       218       178       178       274       266
dram[26]:        473       423       389       257       277       258       226       239       228       222       215       217       177       177       263       309
dram[27]:        345       432       252       238       234       317       273       237       226       224       229       230       177       177       250       267
dram[28]:        352       440       271       256       397       355       281       240       238       263       241       217       177       177       264       319
dram[29]:        360       439       489       232       405       399       243       245       226       230       254       259       177       177       272       355
dram[30]:        376       447       497       226       371       443       231       240       227       267       207       212       177       177       288       278
dram[31]:        455       532       305       245       375       385       228       214       233       228       200       204       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342613 n_act=33 n_pre=17 n_req=520 n_rd=924 n_write=116 bw_util=0.006052
n_activity=4506 dram_eff=0.4616
bk0: 56a 343427i bk1: 62a 343402i bk2: 88a 343234i bk3: 84a 343248i bk4: 124a 343421i bk5: 124a 343399i bk6: 70a 343533i bk7: 74a 343510i bk8: 72a 343527i bk9: 66a 343525i bk10: 32a 343619i bk11: 30a 343621i bk12: 4a 343685i bk13: 4a 343691i bk14: 18a 343648i bk15: 16a 343656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00166132
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342615 n_act=33 n_pre=17 n_req=519 n_rd=926 n_write=112 bw_util=0.00604
n_activity=4518 dram_eff=0.4595
bk0: 60a 343408i bk1: 58a 343410i bk2: 88a 343209i bk3: 86a 343280i bk4: 124a 343434i bk5: 124a 343399i bk6: 74a 343523i bk7: 72a 343502i bk8: 66a 343543i bk9: 70a 343532i bk10: 34a 343618i bk11: 28a 343630i bk12: 4a 343686i bk13: 4a 343690i bk14: 16a 343657i bk15: 18a 343650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154203
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342607 n_act=34 n_pre=18 n_req=522 n_rd=932 n_write=112 bw_util=0.006075
n_activity=4511 dram_eff=0.4629
bk0: 60a 343405i bk1: 60a 343410i bk2: 90a 343158i bk3: 86a 343180i bk4: 124a 343424i bk5: 124a 343390i bk6: 74a 343530i bk7: 70a 343516i bk8: 68a 343546i bk9: 68a 343529i bk10: 30a 343627i bk11: 30a 343624i bk12: 8a 343678i bk13: 4a 343691i bk14: 14a 343661i bk15: 22a 343638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00182425
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342615 n_act=33 n_pre=17 n_req=519 n_rd=930 n_write=108 bw_util=0.00604
n_activity=4496 dram_eff=0.4617
bk0: 58a 343435i bk1: 62a 343405i bk2: 92a 343203i bk3: 84a 343255i bk4: 124a 343436i bk5: 124a 343398i bk6: 72a 343535i bk7: 74a 343504i bk8: 70a 343540i bk9: 66a 343534i bk10: 28a 343621i bk11: 30a 343619i bk12: 4a 343683i bk13: 4a 343689i bk14: 18a 343651i bk15: 20a 343637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00173406
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342615 n_act=33 n_pre=17 n_req=519 n_rd=930 n_write=108 bw_util=0.00604
n_activity=4452 dram_eff=0.4663
bk0: 62a 343424i bk1: 58a 343422i bk2: 90a 343221i bk3: 86a 343227i bk4: 124a 343433i bk5: 124a 343389i bk6: 74a 343511i bk7: 72a 343497i bk8: 66a 343547i bk9: 70a 343528i bk10: 30a 343618i bk11: 28a 343625i bk12: 4a 343685i bk13: 4a 343687i bk14: 16a 343657i bk15: 22a 343631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00171951
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342617 n_act=33 n_pre=17 n_req=518 n_rd=928 n_write=108 bw_util=0.006028
n_activity=4501 dram_eff=0.4603
bk0: 60a 343439i bk1: 62a 343420i bk2: 90a 343186i bk3: 84a 343255i bk4: 124a 343432i bk5: 124a 343389i bk6: 74a 343533i bk7: 70a 343504i bk8: 68a 343540i bk9: 68a 343529i bk10: 26a 343628i bk11: 30a 343626i bk12: 8a 343679i bk13: 4a 343690i bk14: 14a 343660i bk15: 22a 343632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00177188
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342609 n_act=36 n_pre=20 n_req=519 n_rd=928 n_write=110 bw_util=0.00604
n_activity=4486 dram_eff=0.4628
bk0: 64a 343420i bk1: 60a 343406i bk2: 88a 343188i bk3: 84a 343216i bk4: 124a 343426i bk5: 124a 343390i bk6: 72a 343532i bk7: 74a 343498i bk8: 70a 343522i bk9: 66a 343546i bk10: 28a 343629i bk11: 30a 343624i bk12: 4a 343686i bk13: 6a 343689i bk14: 18a 343655i bk15: 16a 343615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00187953
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342607 n_act=37 n_pre=21 n_req=519 n_rd=924 n_write=114 bw_util=0.00604
n_activity=4500 dram_eff=0.4613
bk0: 62a 343405i bk1: 58a 343418i bk2: 88a 343183i bk3: 84a 343243i bk4: 124a 343426i bk5: 124a 343406i bk6: 74a 343524i bk7: 70a 343499i bk8: 66a 343540i bk9: 72a 343507i bk10: 30a 343628i bk11: 28a 343627i bk12: 6a 343684i bk13: 2a 343697i bk14: 16a 343661i bk15: 20a 343621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00144602
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342601 n_act=37 n_pre=21 n_req=522 n_rd=924 n_write=120 bw_util=0.006075
n_activity=4556 dram_eff=0.4583
bk0: 62a 343347i bk1: 62a 343423i bk2: 88a 343209i bk3: 84a 343261i bk4: 124a 343426i bk5: 124a 343380i bk6: 72a 343527i bk7: 72a 343498i bk8: 70a 343535i bk9: 68a 343538i bk10: 26a 343634i bk11: 30a 343626i bk12: 6a 343682i bk13: 4a 343693i bk14: 16a 343658i bk15: 16a 343626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00154203
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342601 n_act=35 n_pre=19 n_req=524 n_rd=926 n_write=122 bw_util=0.006098
n_activity=4509 dram_eff=0.4648
bk0: 62a 343380i bk1: 60a 343373i bk2: 88a 343138i bk3: 90a 343189i bk4: 124a 343432i bk5: 124a 343385i bk6: 72a 343524i bk7: 70a 343511i bk8: 68a 343526i bk9: 70a 343525i bk10: 30a 343625i bk11: 26a 343635i bk12: 4a 343691i bk13: 6a 343690i bk14: 16a 343662i bk15: 16a 343629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00191735
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342615 n_act=34 n_pre=18 n_req=518 n_rd=926 n_write=110 bw_util=0.006028
n_activity=4497 dram_eff=0.4608
bk0: 62a 343373i bk1: 62a 343406i bk2: 84a 343233i bk3: 90a 343192i bk4: 124a 343426i bk5: 122a 343404i bk6: 76a 343521i bk7: 70a 343534i bk8: 66a 343545i bk9: 70a 343526i bk10: 28a 343613i bk11: 28a 343626i bk12: 6a 343682i bk13: 2a 343695i bk14: 16a 343659i bk15: 20a 343643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016555
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342611 n_act=35 n_pre=19 n_req=519 n_rd=930 n_write=108 bw_util=0.00604
n_activity=4481 dram_eff=0.4633
bk0: 62a 343366i bk1: 66a 343388i bk2: 90a 343163i bk3: 88a 343222i bk4: 124a 343425i bk5: 124a 343417i bk6: 72a 343533i bk7: 68a 343548i bk8: 70a 343542i bk9: 68a 343534i bk10: 26a 343636i bk11: 30a 343617i bk12: 6a 343682i bk13: 4a 343688i bk14: 16a 343655i bk15: 16a 343650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171078
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342603 n_act=36 n_pre=20 n_req=522 n_rd=936 n_write=108 bw_util=0.006075
n_activity=4473 dram_eff=0.4668
bk0: 66a 343354i bk1: 64a 343403i bk2: 90a 343204i bk3: 90a 343198i bk4: 124a 343431i bk5: 124a 343414i bk6: 72a 343523i bk7: 68a 343544i bk8: 68a 343535i bk9: 70a 343526i bk10: 30a 343623i bk11: 26a 343623i bk12: 4a 343689i bk13: 8a 343675i bk14: 16a 343648i bk15: 16a 343644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0015944
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342605 n_act=36 n_pre=20 n_req=521 n_rd=934 n_write=108 bw_util=0.006063
n_activity=4519 dram_eff=0.4612
bk0: 66a 343373i bk1: 62a 343414i bk2: 88a 343142i bk3: 88a 343135i bk4: 124a 343433i bk5: 124a 343436i bk6: 76a 343531i bk7: 68a 343543i bk8: 66a 343549i bk9: 70a 343523i bk10: 28a 343620i bk11: 28a 343621i bk12: 6a 343683i bk13: 4a 343682i bk14: 16a 343654i bk15: 20a 343642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016264
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342611 n_act=35 n_pre=19 n_req=519 n_rd=928 n_write=110 bw_util=0.00604
n_activity=4496 dram_eff=0.4617
bk0: 64a 343394i bk1: 60a 343418i bk2: 88a 343198i bk3: 88a 343184i bk4: 124a 343431i bk5: 124a 343426i bk6: 72a 343531i bk7: 68a 343545i bk8: 70a 343523i bk9: 68a 343540i bk10: 26a 343629i bk11: 30a 343623i bk12: 6a 343681i bk13: 6a 343689i bk14: 18a 343655i bk15: 16a 343632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165259
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342603 n_act=36 n_pre=20 n_req=522 n_rd=928 n_write=116 bw_util=0.006075
n_activity=4533 dram_eff=0.4606
bk0: 68a 343362i bk1: 60a 343420i bk2: 88a 343208i bk3: 88a 343196i bk4: 124a 343423i bk5: 124a 343418i bk6: 72a 343528i bk7: 66a 343546i bk8: 68a 343537i bk9: 72a 343525i bk10: 32a 343618i bk11: 26a 343636i bk12: 4a 343690i bk13: 4a 343692i bk14: 14a 343662i bk15: 18a 343624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139655
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342597 n_act=38 n_pre=22 n_req=523 n_rd=930 n_write=116 bw_util=0.006087
n_activity=4561 dram_eff=0.4587
bk0: 64a 343360i bk1: 60a 343416i bk2: 88a 343217i bk3: 88a 343204i bk4: 124a 343421i bk5: 128a 343410i bk6: 74a 343530i bk7: 68a 343535i bk8: 68a 343539i bk9: 68a 343531i bk10: 28a 343630i bk11: 30a 343629i bk12: 6a 343688i bk13: 2a 343695i bk14: 16a 343660i bk15: 18a 343613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138783
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342583 n_act=39 n_pre=23 n_req=529 n_rd=936 n_write=122 bw_util=0.006156
n_activity=4596 dram_eff=0.4604
bk0: 60a 343357i bk1: 60a 343423i bk2: 90a 343213i bk3: 90a 343156i bk4: 124a 343431i bk5: 128a 343403i bk6: 72a 343515i bk7: 70a 343530i bk8: 68a 343542i bk9: 68a 343525i bk10: 30a 343618i bk11: 28a 343618i bk12: 2a 343692i bk13: 10a 343669i bk14: 18a 343656i bk15: 18a 343604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00179515
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342593 n_act=35 n_pre=19 n_req=528 n_rd=938 n_write=118 bw_util=0.006145
n_activity=4582 dram_eff=0.4609
bk0: 64a 343378i bk1: 60a 343390i bk2: 88a 343202i bk3: 92a 343164i bk4: 124a 343427i bk5: 128a 343413i bk6: 74a 343524i bk7: 70a 343538i bk8: 68a 343536i bk9: 72a 343527i bk10: 30a 343623i bk11: 26a 343631i bk12: 4a 343690i bk13: 6a 343679i bk14: 14a 343659i bk15: 18a 343655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00179806
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342607 n_act=33 n_pre=17 n_req=523 n_rd=936 n_write=110 bw_util=0.006087
n_activity=4502 dram_eff=0.4647
bk0: 60a 343390i bk1: 60a 343419i bk2: 90a 343237i bk3: 92a 343197i bk4: 124a 343433i bk5: 128a 343405i bk6: 74a 343521i bk7: 72a 343530i bk8: 68a 343544i bk9: 68a 343521i bk10: 28a 343623i bk11: 30a 343616i bk12: 6a 343685i bk13: 2a 343694i bk14: 16a 343656i bk15: 18a 343647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139074
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342621 n_act=31 n_pre=15 n_req=518 n_rd=928 n_write=108 bw_util=0.006028
n_activity=4455 dram_eff=0.4651
bk0: 60a 343398i bk1: 56a 343444i bk2: 90a 343222i bk3: 88a 343175i bk4: 124a 343438i bk5: 128a 343418i bk6: 72a 343518i bk7: 74a 343531i bk8: 68a 343536i bk9: 68a 343539i bk10: 30a 343610i bk11: 28a 343619i bk12: 2a 343689i bk13: 6a 343685i bk14: 18a 343655i bk15: 16a 343658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0015333
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342623 n_act=31 n_pre=15 n_req=517 n_rd=930 n_write=104 bw_util=0.006017
n_activity=4439 dram_eff=0.4659
bk0: 64a 343400i bk1: 56a 343448i bk2: 88a 343214i bk3: 88a 343203i bk4: 124a 343426i bk5: 128a 343420i bk6: 74a 343531i bk7: 70a 343530i bk8: 68a 343541i bk9: 72a 343528i bk10: 30a 343624i bk11: 26a 343630i bk12: 4a 343688i bk13: 4a 343688i bk14: 14a 343659i bk15: 20a 343649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017486
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342623 n_act=31 n_pre=15 n_req=517 n_rd=930 n_write=104 bw_util=0.006017
n_activity=4393 dram_eff=0.4707
bk0: 60a 343403i bk1: 58a 343441i bk2: 88a 343226i bk3: 88a 343164i bk4: 124a 343423i bk5: 128a 343410i bk6: 74a 343526i bk7: 72a 343523i bk8: 68a 343542i bk9: 68a 343523i bk10: 28a 343621i bk11: 30a 343620i bk12: 6a 343686i bk13: 6a 343685i bk14: 18a 343652i bk15: 14a 343660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00185043
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342619 n_act=34 n_pre=18 n_req=516 n_rd=924 n_write=108 bw_util=0.006005
n_activity=4448 dram_eff=0.464
bk0: 66a 343343i bk1: 54a 343444i bk2: 88a 343213i bk3: 84a 343221i bk4: 124a 343425i bk5: 128a 343402i bk6: 70a 343529i bk7: 72a 343529i bk8: 68a 343533i bk9: 70a 343540i bk10: 32a 343620i bk11: 28a 343630i bk12: 2a 343692i bk13: 6a 343686i bk14: 16a 343654i bk15: 16a 343654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00204246
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342613 n_act=35 n_pre=19 n_req=518 n_rd=924 n_write=112 bw_util=0.006028
n_activity=4486 dram_eff=0.4619
bk0: 66a 343338i bk1: 56a 343403i bk2: 86a 343224i bk3: 84a 343213i bk4: 124a 343430i bk5: 128a 343412i bk6: 74a 343528i bk7: 70a 343534i bk8: 68a 343538i bk9: 70a 343523i bk10: 28a 343628i bk11: 28a 343622i bk12: 6a 343686i bk13: 4a 343692i bk14: 14a 343663i bk15: 18a 343651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00230141
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342615 n_act=35 n_pre=19 n_req=517 n_rd=926 n_write=108 bw_util=0.006017
n_activity=4477 dram_eff=0.4619
bk0: 64a 343344i bk1: 58a 343423i bk2: 88a 343219i bk3: 84a 343208i bk4: 124a 343430i bk5: 128a 343418i bk6: 70a 343529i bk7: 74a 343522i bk8: 70a 343532i bk9: 68a 343520i bk10: 28a 343625i bk11: 28a 343632i bk12: 4a 343689i bk13: 6a 343687i bk14: 18a 343654i bk15: 14a 343655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00142856
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342617 n_act=34 n_pre=18 n_req=517 n_rd=928 n_write=106 bw_util=0.006017
n_activity=4431 dram_eff=0.4667
bk0: 66a 343339i bk1: 54a 343409i bk2: 90a 343210i bk3: 86a 343197i bk4: 124a 343423i bk5: 128a 343414i bk6: 72a 343523i bk7: 72a 343539i bk8: 66a 343549i bk9: 70a 343542i bk10: 32a 343616i bk11: 28a 343630i bk12: 2a 343693i bk13: 6a 343687i bk14: 16a 343656i bk15: 16a 343657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00203373
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342623 n_act=32 n_pre=16 n_req=516 n_rd=932 n_write=100 bw_util=0.006005
n_activity=4445 dram_eff=0.4643
bk0: 66a 343378i bk1: 56a 343457i bk2: 88a 343257i bk3: 90a 343199i bk4: 124a 343424i bk5: 128a 343419i bk6: 74a 343530i bk7: 70a 343544i bk8: 68a 343542i bk9: 70a 343529i bk10: 28a 343621i bk11: 28a 343629i bk12: 6a 343681i bk13: 4a 343687i bk14: 14a 343655i bk15: 18a 343652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00180097
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342629 n_act=31 n_pre=15 n_req=514 n_rd=928 n_write=100 bw_util=0.005982
n_activity=4412 dram_eff=0.466
bk0: 60a 343393i bk1: 58a 343450i bk2: 90a 343241i bk3: 88a 343223i bk4: 124a 343423i bk5: 128a 343414i bk6: 70a 343537i bk7: 74a 343535i bk8: 70a 343539i bk9: 68a 343541i bk10: 28a 343623i bk11: 28a 343623i bk12: 4a 343684i bk13: 6a 343681i bk14: 18a 343648i bk15: 14a 343659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00165841
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342629 n_act=31 n_pre=15 n_req=514 n_rd=924 n_write=104 bw_util=0.005982
n_activity=4424 dram_eff=0.4647
bk0: 64a 343389i bk1: 54a 343448i bk2: 88a 343236i bk3: 88a 343202i bk4: 120a 343428i bk5: 128a 343416i bk6: 72a 343509i bk7: 72a 343539i bk8: 66a 343537i bk9: 70a 343535i bk10: 32a 343617i bk11: 28a 343628i bk12: 2a 343690i bk13: 6a 343686i bk14: 16a 343657i bk15: 18a 343650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017486
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342623 n_act=31 n_pre=15 n_req=517 n_rd=926 n_write=108 bw_util=0.006017
n_activity=4428 dram_eff=0.467
bk0: 58a 343400i bk1: 58a 343415i bk2: 88a 343232i bk3: 88a 343241i bk4: 124a 343387i bk5: 128a 343387i bk6: 74a 343484i bk7: 68a 343535i bk8: 68a 343546i bk9: 70a 343514i bk10: 28a 343625i bk11: 30a 343621i bk12: 6a 343684i bk13: 4a 343689i bk14: 18a 343651i bk15: 16a 343649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0024847
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=343703 n_nop=342627 n_act=32 n_pre=16 n_req=514 n_rd=918 n_write=110 bw_util=0.005982
n_activity=4444 dram_eff=0.4626
bk0: 60a 343415i bk1: 56a 343433i bk2: 84a 343270i bk3: 88a 343218i bk4: 124a 343388i bk5: 128a 343422i bk6: 68a 343490i bk7: 72a 343530i bk8: 70a 343535i bk9: 68a 343545i bk10: 30a 343618i bk11: 26a 343629i bk12: 4a 343688i bk13: 8a 343680i bk14: 18a 343655i bk15: 14a 343662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161768

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13705, Miss = 462, Miss_rate = 0.034, Pending_hits = 96, Reservation_fails = 6
L2_cache_bank[1]: Access = 15149, Miss = 463, Miss_rate = 0.031, Pending_hits = 102, Reservation_fails = 12
L2_cache_bank[2]: Access = 8249, Miss = 466, Miss_rate = 0.056, Pending_hits = 109, Reservation_fails = 33
L2_cache_bank[3]: Access = 7691, Miss = 465, Miss_rate = 0.060, Pending_hits = 116, Reservation_fails = 56
L2_cache_bank[4]: Access = 8453, Miss = 465, Miss_rate = 0.055, Pending_hits = 99, Reservation_fails = 50
L2_cache_bank[5]: Access = 8573, Miss = 464, Miss_rate = 0.054, Pending_hits = 103, Reservation_fails = 42
L2_cache_bank[6]: Access = 7696, Miss = 464, Miss_rate = 0.060, Pending_hits = 113, Reservation_fails = 58
L2_cache_bank[7]: Access = 8529, Miss = 462, Miss_rate = 0.054, Pending_hits = 108, Reservation_fails = 17
L2_cache_bank[8]: Access = 8493, Miss = 462, Miss_rate = 0.054, Pending_hits = 110, Reservation_fails = 14
L2_cache_bank[9]: Access = 8230, Miss = 463, Miss_rate = 0.056, Pending_hits = 98, Reservation_fails = 29
L2_cache_bank[10]: Access = 10106, Miss = 463, Miss_rate = 0.046, Pending_hits = 107, Reservation_fails = 27
L2_cache_bank[11]: Access = 9296, Miss = 465, Miss_rate = 0.050, Pending_hits = 96, Reservation_fails = 27
L2_cache_bank[12]: Access = 8956, Miss = 468, Miss_rate = 0.052, Pending_hits = 111, Reservation_fails = 25
L2_cache_bank[13]: Access = 9429, Miss = 467, Miss_rate = 0.050, Pending_hits = 98, Reservation_fails = 22
L2_cache_bank[14]: Access = 9350, Miss = 464, Miss_rate = 0.050, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[15]: Access = 8206, Miss = 464, Miss_rate = 0.057, Pending_hits = 107, Reservation_fails = 11
L2_cache_bank[16]: Access = 13863, Miss = 465, Miss_rate = 0.034, Pending_hits = 97, Reservation_fails = 29
L2_cache_bank[17]: Access = 14254, Miss = 468, Miss_rate = 0.033, Pending_hits = 108, Reservation_fails = 86
L2_cache_bank[18]: Access = 13330, Miss = 469, Miss_rate = 0.035, Pending_hits = 86, Reservation_fails = 43
L2_cache_bank[19]: Access = 13841, Miss = 468, Miss_rate = 0.034, Pending_hits = 107, Reservation_fails = 9
L2_cache_bank[20]: Access = 13997, Miss = 464, Miss_rate = 0.033, Pending_hits = 106, Reservation_fails = 32
L2_cache_bank[21]: Access = 13107, Miss = 465, Miss_rate = 0.035, Pending_hits = 96, Reservation_fails = 1
L2_cache_bank[22]: Access = 12682, Miss = 465, Miss_rate = 0.037, Pending_hits = 117, Reservation_fails = 17
L2_cache_bank[23]: Access = 14741, Miss = 462, Miss_rate = 0.031, Pending_hits = 133, Reservation_fails = 42
L2_cache_bank[24]: Access = 13603, Miss = 462, Miss_rate = 0.034, Pending_hits = 115, Reservation_fails = 36
L2_cache_bank[25]: Access = 12716, Miss = 463, Miss_rate = 0.036, Pending_hits = 106, Reservation_fails = 1
L2_cache_bank[26]: Access = 14652, Miss = 464, Miss_rate = 0.032, Pending_hits = 91, Reservation_fails = 3
L2_cache_bank[27]: Access = 13663, Miss = 466, Miss_rate = 0.034, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[28]: Access = 12134, Miss = 464, Miss_rate = 0.038, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[29]: Access = 13651, Miss = 462, Miss_rate = 0.034, Pending_hits = 104, Reservation_fails = 29
L2_cache_bank[30]: Access = 14565, Miss = 463, Miss_rate = 0.032, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[31]: Access = 12609, Miss = 459, Miss_rate = 0.036, Pending_hits = 112, Reservation_fails = 0
L2_total_cache_accesses = 367519
L2_total_cache_misses = 14856
L2_total_cache_miss_rate = 0.0404
L2_total_cache_pending_hits = 3356
L2_total_cache_reservation_fails = 757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=575009
icnt_total_pkts_simt_to_mem=957151
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1056
	minimum = 6
	maximum = 95
Network latency average = 13.2054
	minimum = 6
	maximum = 85
Slowest packet = 677244
Flit latency average = 12.071
	minimum = 6
	maximum = 81
Slowest flit = 1465913
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0462256
	minimum = 0.0334203 (at node 15)
	maximum = 0.0757245 (at node 5)
Accepted packet rate average = 0.0462256
	minimum = 0.0334203 (at node 15)
	maximum = 0.0757245 (at node 5)
Injected flit rate average = 0.123315
	minimum = 0.100261 (at node 15)
	maximum = 0.17387 (at node 5)
Accepted flit rate average= 0.123315
	minimum = 0.0776987 (at node 15)
	maximum = 0.229712 (at node 5)
Injected packet length average = 2.66768
Accepted packet length average = 2.66768
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0731 (18 samples)
	minimum = 6 (18 samples)
	maximum = 75.1111 (18 samples)
Network latency average = 11.9174 (18 samples)
	minimum = 6 (18 samples)
	maximum = 66.3333 (18 samples)
Flit latency average = 11.4107 (18 samples)
	minimum = 6 (18 samples)
	maximum = 62.8333 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.0211824 (18 samples)
	minimum = 0.0093922 (18 samples)
	maximum = 0.0566468 (18 samples)
Accepted packet rate average = 0.0211824 (18 samples)
	minimum = 0.0093922 (18 samples)
	maximum = 0.0566468 (18 samples)
Injected flit rate average = 0.0499637 (18 samples)
	minimum = 0.0211209 (18 samples)
	maximum = 0.154484 (18 samples)
Accepted flit rate average = 0.0499637 (18 samples)
	minimum = 0.0238763 (18 samples)
	maximum = 0.137462 (18 samples)
Injected packet size average = 2.35874 (18 samples)
Accepted packet size average = 2.35874 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 27 sec (207 sec)
gpgpu_simulation_rate = 181360 (inst/sec)
gpgpu_simulation_rate = 2180 (cycle/sec)
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,451401)
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,451401)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,10,0) tid=(25,19,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,0,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 451901  inst.: 37791539 (ipc=500.0) sim_rate=181690 (inst/sec) elapsed = 0:0:03:28 / Fri Jul 27 18:59:02 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,7,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 452901  inst.: 37877715 (ipc=224.1) sim_rate=181233 (inst/sec) elapsed = 0:0:03:29 / Fri Jul 27 18:59:03 2018
GPGPU-Sim uArch: cycles simulated: 454401  inst.: 37914369 (ipc=124.3) sim_rate=180544 (inst/sec) elapsed = 0:0:03:30 / Fri Jul 27 18:59:04 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 455401  inst.: 37937091 (ipc=98.9) sim_rate=179796 (inst/sec) elapsed = 0:0:03:31 / Fri Jul 27 18:59:05 2018
GPGPU-Sim uArch: cycles simulated: 456401  inst.: 37959850 (ipc=83.7) sim_rate=179055 (inst/sec) elapsed = 0:0:03:32 / Fri Jul 27 18:59:06 2018
GPGPU-Sim uArch: cycles simulated: 457901  inst.: 37993749 (ipc=69.6) sim_rate=178374 (inst/sec) elapsed = 0:0:03:33 / Fri Jul 27 18:59:07 2018
GPGPU-Sim uArch: cycles simulated: 458901  inst.: 38016606 (ipc=63.3) sim_rate=177647 (inst/sec) elapsed = 0:0:03:34 / Fri Jul 27 18:59:08 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(0,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 459901  inst.: 38039172 (ipc=58.5) sim_rate=176926 (inst/sec) elapsed = 0:0:03:35 / Fri Jul 27 18:59:09 2018
GPGPU-Sim uArch: cycles simulated: 460901  inst.: 38061974 (ipc=54.8) sim_rate=176212 (inst/sec) elapsed = 0:0:03:36 / Fri Jul 27 18:59:10 2018
GPGPU-Sim uArch: cycles simulated: 462401  inst.: 38096030 (ipc=50.4) sim_rate=175557 (inst/sec) elapsed = 0:0:03:37 / Fri Jul 27 18:59:11 2018
GPGPU-Sim uArch: cycles simulated: 463401  inst.: 38118520 (ipc=48.1) sim_rate=174855 (inst/sec) elapsed = 0:0:03:38 / Fri Jul 27 18:59:12 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(0,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 464401  inst.: 38141257 (ipc=46.1) sim_rate=174160 (inst/sec) elapsed = 0:0:03:39 / Fri Jul 27 18:59:13 2018
GPGPU-Sim uArch: cycles simulated: 465401  inst.: 38163850 (ipc=44.5) sim_rate=173472 (inst/sec) elapsed = 0:0:03:40 / Fri Jul 27 18:59:14 2018
GPGPU-Sim uArch: cycles simulated: 466901  inst.: 38197985 (ipc=42.4) sim_rate=172841 (inst/sec) elapsed = 0:0:03:41 / Fri Jul 27 18:59:15 2018
GPGPU-Sim uArch: cycles simulated: 467901  inst.: 38220635 (ipc=41.2) sim_rate=172165 (inst/sec) elapsed = 0:0:03:42 / Fri Jul 27 18:59:16 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(0,14,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 468901  inst.: 38243333 (ipc=40.1) sim_rate=171494 (inst/sec) elapsed = 0:0:03:43 / Fri Jul 27 18:59:17 2018
GPGPU-Sim uArch: cycles simulated: 469901  inst.: 38266036 (ipc=39.2) sim_rate=170830 (inst/sec) elapsed = 0:0:03:44 / Fri Jul 27 18:59:18 2018
GPGPU-Sim uArch: cycles simulated: 471401  inst.: 38300091 (ipc=37.9) sim_rate=170222 (inst/sec) elapsed = 0:0:03:45 / Fri Jul 27 18:59:19 2018
GPGPU-Sim uArch: cycles simulated: 472401  inst.: 38322776 (ipc=37.2) sim_rate=169569 (inst/sec) elapsed = 0:0:03:46 / Fri Jul 27 18:59:20 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(0,5,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 473401  inst.: 38345481 (ipc=36.5) sim_rate=168922 (inst/sec) elapsed = 0:0:03:47 / Fri Jul 27 18:59:21 2018
GPGPU-Sim uArch: cycles simulated: 474401  inst.: 38368190 (ipc=35.9) sim_rate=168281 (inst/sec) elapsed = 0:0:03:48 / Fri Jul 27 18:59:22 2018
GPGPU-Sim uArch: cycles simulated: 475901  inst.: 38402180 (ipc=35.1) sim_rate=167695 (inst/sec) elapsed = 0:0:03:49 / Fri Jul 27 18:59:23 2018
GPGPU-Sim uArch: cycles simulated: 476901  inst.: 38424823 (ipc=34.6) sim_rate=167064 (inst/sec) elapsed = 0:0:03:50 / Fri Jul 27 18:59:24 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(0,13,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 477901  inst.: 38447518 (ipc=34.2) sim_rate=166439 (inst/sec) elapsed = 0:0:03:51 / Fri Jul 27 18:59:25 2018
GPGPU-Sim uArch: cycles simulated: 479401  inst.: 38481593 (ipc=33.6) sim_rate=165868 (inst/sec) elapsed = 0:0:03:52 / Fri Jul 27 18:59:26 2018
GPGPU-Sim uArch: cycles simulated: 480401  inst.: 38504244 (ipc=33.2) sim_rate=165254 (inst/sec) elapsed = 0:0:03:53 / Fri Jul 27 18:59:27 2018
GPGPU-Sim uArch: cycles simulated: 481401  inst.: 38527012 (ipc=32.8) sim_rate=164645 (inst/sec) elapsed = 0:0:03:54 / Fri Jul 27 18:59:28 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,14,0) tid=(0,8,0)
GPGPU-Sim uArch: cycles simulated: 482401  inst.: 38550454 (ipc=32.5) sim_rate=164044 (inst/sec) elapsed = 0:0:03:55 / Fri Jul 27 18:59:29 2018
GPGPU-Sim uArch: cycles simulated: 483901  inst.: 38584870 (ipc=32.1) sim_rate=163495 (inst/sec) elapsed = 0:0:03:56 / Fri Jul 27 18:59:30 2018
GPGPU-Sim uArch: cycles simulated: 484901  inst.: 38607897 (ipc=31.8) sim_rate=162902 (inst/sec) elapsed = 0:0:03:57 / Fri Jul 27 18:59:31 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(0,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 485901  inst.: 38630934 (ipc=31.6) sim_rate=162314 (inst/sec) elapsed = 0:0:03:58 / Fri Jul 27 18:59:32 2018
GPGPU-Sim uArch: cycles simulated: 486901  inst.: 38654124 (ipc=31.3) sim_rate=161732 (inst/sec) elapsed = 0:0:03:59 / Fri Jul 27 18:59:33 2018
GPGPU-Sim uArch: cycles simulated: 488401  inst.: 38688146 (ipc=31.0) sim_rate=161200 (inst/sec) elapsed = 0:0:04:00 / Fri Jul 27 18:59:34 2018
GPGPU-Sim uArch: cycles simulated: 489401  inst.: 38711027 (ipc=30.8) sim_rate=160626 (inst/sec) elapsed = 0:0:04:01 / Fri Jul 27 18:59:35 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,7,0) tid=(0,8,0)
GPGPU-Sim uArch: cycles simulated: 490401  inst.: 38734319 (ipc=30.6) sim_rate=160059 (inst/sec) elapsed = 0:0:04:02 / Fri Jul 27 18:59:36 2018
GPGPU-Sim uArch: cycles simulated: 491401  inst.: 38757058 (ipc=30.4) sim_rate=159494 (inst/sec) elapsed = 0:0:04:03 / Fri Jul 27 18:59:37 2018
GPGPU-Sim uArch: cycles simulated: 492901  inst.: 38791076 (ipc=30.1) sim_rate=158979 (inst/sec) elapsed = 0:0:04:04 / Fri Jul 27 18:59:38 2018
GPGPU-Sim uArch: cycles simulated: 493901  inst.: 38813835 (ipc=29.9) sim_rate=158423 (inst/sec) elapsed = 0:0:04:05 / Fri Jul 27 18:59:39 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(0,8,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 494901  inst.: 38836969 (ipc=29.8) sim_rate=157873 (inst/sec) elapsed = 0:0:04:06 / Fri Jul 27 18:59:40 2018
GPGPU-Sim uArch: cycles simulated: 496401  inst.: 38871381 (ipc=29.6) sim_rate=157374 (inst/sec) elapsed = 0:0:04:07 / Fri Jul 27 18:59:41 2018
GPGPU-Sim uArch: cycles simulated: 497401  inst.: 38894015 (ipc=29.4) sim_rate=156830 (inst/sec) elapsed = 0:0:04:08 / Fri Jul 27 18:59:42 2018
GPGPU-Sim uArch: cycles simulated: 498401  inst.: 38916726 (ipc=29.3) sim_rate=156292 (inst/sec) elapsed = 0:0:04:09 / Fri Jul 27 18:59:43 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,14,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 499401  inst.: 38939390 (ipc=29.1) sim_rate=155757 (inst/sec) elapsed = 0:0:04:10 / Fri Jul 27 18:59:44 2018
GPGPU-Sim uArch: cycles simulated: 500901  inst.: 38973502 (ipc=28.9) sim_rate=155272 (inst/sec) elapsed = 0:0:04:11 / Fri Jul 27 18:59:45 2018
GPGPU-Sim uArch: cycles simulated: 501901  inst.: 38996707 (ipc=28.8) sim_rate=154748 (inst/sec) elapsed = 0:0:04:12 / Fri Jul 27 18:59:46 2018
GPGPU-Sim uArch: cycles simulated: 502901  inst.: 39019539 (ipc=28.7) sim_rate=154227 (inst/sec) elapsed = 0:0:04:13 / Fri Jul 27 18:59:47 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,13,0) tid=(0,16,0)
GPGPU-Sim uArch: cycles simulated: 503901  inst.: 39042144 (ipc=28.6) sim_rate=153709 (inst/sec) elapsed = 0:0:04:14 / Fri Jul 27 18:59:48 2018
GPGPU-Sim uArch: cycles simulated: 505401  inst.: 39076256 (ipc=28.4) sim_rate=153240 (inst/sec) elapsed = 0:0:04:15 / Fri Jul 27 18:59:49 2018
GPGPU-Sim uArch: cycles simulated: 506401  inst.: 39098875 (ipc=28.3) sim_rate=152729 (inst/sec) elapsed = 0:0:04:16 / Fri Jul 27 18:59:50 2018
GPGPU-Sim uArch: cycles simulated: 507401  inst.: 39121658 (ipc=28.2) sim_rate=152224 (inst/sec) elapsed = 0:0:04:17 / Fri Jul 27 18:59:51 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(0,7,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 508901  inst.: 39156007 (ipc=28.1) sim_rate=151767 (inst/sec) elapsed = 0:0:04:18 / Fri Jul 27 18:59:52 2018
GPGPU-Sim uArch: cycles simulated: 509901  inst.: 39178847 (ipc=28.0) sim_rate=151269 (inst/sec) elapsed = 0:0:04:19 / Fri Jul 27 18:59:53 2018
GPGPU-Sim uArch: cycles simulated: 510901  inst.: 39201857 (ipc=27.9) sim_rate=150776 (inst/sec) elapsed = 0:0:04:20 / Fri Jul 27 18:59:54 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(0,9,0) tid=(0,24,0)
GPGPU-Sim uArch: cycles simulated: 512401  inst.: 39235921 (ipc=27.8) sim_rate=150329 (inst/sec) elapsed = 0:0:04:21 / Fri Jul 27 18:59:55 2018
GPGPU-Sim uArch: cycles simulated: 513401  inst.: 39258970 (ipc=27.7) sim_rate=149843 (inst/sec) elapsed = 0:0:04:22 / Fri Jul 27 18:59:56 2018
GPGPU-Sim uArch: cycles simulated: 514401  inst.: 39281695 (ipc=27.6) sim_rate=149360 (inst/sec) elapsed = 0:0:04:23 / Fri Jul 27 18:59:57 2018
GPGPU-Sim uArch: cycles simulated: 515901  inst.: 39315777 (ipc=27.5) sim_rate=148923 (inst/sec) elapsed = 0:0:04:24 / Fri Jul 27 18:59:58 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(0,10,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 516901  inst.: 39338463 (ipc=27.4) sim_rate=148447 (inst/sec) elapsed = 0:0:04:25 / Fri Jul 27 18:59:59 2018
GPGPU-Sim uArch: cycles simulated: 517901  inst.: 39361585 (ipc=27.4) sim_rate=147975 (inst/sec) elapsed = 0:0:04:26 / Fri Jul 27 19:00:00 2018
GPGPU-Sim uArch: cycles simulated: 518901  inst.: 39384639 (ipc=27.3) sim_rate=147508 (inst/sec) elapsed = 0:0:04:27 / Fri Jul 27 19:00:01 2018
GPGPU-Sim uArch: cycles simulated: 519901  inst.: 39407359 (ipc=27.2) sim_rate=147042 (inst/sec) elapsed = 0:0:04:28 / Fri Jul 27 19:00:02 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,3,0) tid=(0,25,0)
GPGPU-Sim uArch: cycles simulated: 520901  inst.: 39430035 (ipc=27.2) sim_rate=146580 (inst/sec) elapsed = 0:0:04:29 / Fri Jul 27 19:00:03 2018
GPGPU-Sim uArch: cycles simulated: 521901  inst.: 39452941 (ipc=27.1) sim_rate=146122 (inst/sec) elapsed = 0:0:04:30 / Fri Jul 27 19:00:04 2018
GPGPU-Sim uArch: cycles simulated: 522901  inst.: 39475807 (ipc=27.1) sim_rate=145667 (inst/sec) elapsed = 0:0:04:31 / Fri Jul 27 19:00:05 2018
GPGPU-Sim uArch: cycles simulated: 524401  inst.: 39509980 (ipc=27.0) sim_rate=145257 (inst/sec) elapsed = 0:0:04:32 / Fri Jul 27 19:00:06 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(0,8,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 525401  inst.: 39533104 (ipc=26.9) sim_rate=144809 (inst/sec) elapsed = 0:0:04:33 / Fri Jul 27 19:00:07 2018
GPGPU-Sim uArch: cycles simulated: 526901  inst.: 39567731 (ipc=26.8) sim_rate=144407 (inst/sec) elapsed = 0:0:04:34 / Fri Jul 27 19:00:08 2018
GPGPU-Sim uArch: cycles simulated: 527901  inst.: 39590764 (ipc=26.8) sim_rate=143966 (inst/sec) elapsed = 0:0:04:35 / Fri Jul 27 19:00:09 2018
GPGPU-Sim uArch: cycles simulated: 528901  inst.: 39613305 (ipc=26.7) sim_rate=143526 (inst/sec) elapsed = 0:0:04:36 / Fri Jul 27 19:00:10 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,11,0) tid=(0,24,0)
GPGPU-Sim uArch: cycles simulated: 530401  inst.: 39646979 (ipc=26.7) sim_rate=143129 (inst/sec) elapsed = 0:0:04:37 / Fri Jul 27 19:00:11 2018
GPGPU-Sim uArch: cycles simulated: 531401  inst.: 39669239 (ipc=26.6) sim_rate=142695 (inst/sec) elapsed = 0:0:04:38 / Fri Jul 27 19:00:12 2018
GPGPU-Sim uArch: cycles simulated: 532901  inst.: 39701621 (ipc=26.5) sim_rate=142299 (inst/sec) elapsed = 0:0:04:39 / Fri Jul 27 19:00:13 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,9,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 534401  inst.: 39733517 (ipc=26.4) sim_rate=141905 (inst/sec) elapsed = 0:0:04:40 / Fri Jul 27 19:00:14 2018
GPGPU-Sim uArch: cycles simulated: 535401  inst.: 39755165 (ipc=26.4) sim_rate=141477 (inst/sec) elapsed = 0:0:04:41 / Fri Jul 27 19:00:15 2018
GPGPU-Sim uArch: cycles simulated: 536901  inst.: 39786093 (ipc=26.3) sim_rate=141085 (inst/sec) elapsed = 0:0:04:42 / Fri Jul 27 19:00:16 2018
GPGPU-Sim uArch: cycles simulated: 538401  inst.: 39814366 (ipc=26.1) sim_rate=140686 (inst/sec) elapsed = 0:0:04:43 / Fri Jul 27 19:00:17 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(0,4,0) tid=(0,30,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (88477,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(88478,451401)
GPGPU-Sim uArch: cycles simulated: 539901  inst.: 39843590 (ipc=26.0) sim_rate=140294 (inst/sec) elapsed = 0:0:04:44 / Fri Jul 27 19:00:18 2018
GPGPU-Sim uArch: cycles simulated: 540901  inst.: 39880934 (ipc=26.1) sim_rate=139933 (inst/sec) elapsed = 0:0:04:45 / Fri Jul 27 19:00:19 2018
GPGPU-Sim uArch: cycles simulated: 542401  inst.: 39906728 (ipc=26.0) sim_rate=139534 (inst/sec) elapsed = 0:0:04:46 / Fri Jul 27 19:00:20 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(0,6,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 543901  inst.: 39931386 (ipc=25.8) sim_rate=139133 (inst/sec) elapsed = 0:0:04:47 / Fri Jul 27 19:00:21 2018
GPGPU-Sim uArch: cycles simulated: 545901  inst.: 39959415 (ipc=25.6) sim_rate=138747 (inst/sec) elapsed = 0:0:04:48 / Fri Jul 27 19:00:22 2018
GPGPU-Sim uArch: cycles simulated: 547901  inst.: 39984424 (ipc=25.3) sim_rate=138354 (inst/sec) elapsed = 0:0:04:49 / Fri Jul 27 19:00:23 2018
GPGPU-Sim uArch: cycles simulated: 549401  inst.: 40003237 (ipc=25.1) sim_rate=137942 (inst/sec) elapsed = 0:0:04:50 / Fri Jul 27 19:00:24 2018
GPGPU-Sim uArch: cycles simulated: 551401  inst.: 40024180 (ipc=24.8) sim_rate=137540 (inst/sec) elapsed = 0:0:04:51 / Fri Jul 27 19:00:25 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(0,4,0) tid=(0,29,0)
GPGPU-Sim uArch: cycles simulated: 552901  inst.: 40039593 (ipc=24.6) sim_rate=137121 (inst/sec) elapsed = 0:0:04:52 / Fri Jul 27 19:00:26 2018
GPGPU-Sim uArch: cycles simulated: 554401  inst.: 40052888 (ipc=24.4) sim_rate=136699 (inst/sec) elapsed = 0:0:04:53 / Fri Jul 27 19:00:27 2018
GPGPU-Sim uArch: cycles simulated: 556401  inst.: 40068207 (ipc=24.1) sim_rate=136286 (inst/sec) elapsed = 0:0:04:54 / Fri Jul 27 19:00:28 2018
GPGPU-Sim uArch: cycles simulated: 558901  inst.: 40082922 (ipc=23.6) sim_rate=135874 (inst/sec) elapsed = 0:0:04:55 / Fri Jul 27 19:00:29 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (109271,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(109272,451401)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109359,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(109360,451401)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (109364,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(109365,451401)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (109397,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(109398,451401)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (109422,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(109423,451401)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (109425,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(109426,451401)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (109427,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(109428,451401)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,21,0) tid=(31,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (109481,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(109482,451401)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (109488,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(109489,451401)
GPGPU-Sim uArch: cycles simulated: 560901  inst.: 40134097 (ipc=23.7) sim_rate=135588 (inst/sec) elapsed = 0:0:04:56 / Fri Jul 27 19:00:30 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (109509,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (109527,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (109697,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (109790,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(0,19,0) tid=(12,21,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (109850,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 561901  inst.: 40287088 (ipc=24.8) sim_rate=135646 (inst/sec) elapsed = 0:0:04:57 / Fri Jul 27 19:00:31 2018
GPGPU-Sim uArch: cycles simulated: 563901  inst.: 40323270 (ipc=24.7) sim_rate=135312 (inst/sec) elapsed = 0:0:04:58 / Fri Jul 27 19:00:32 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(0,24,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 565401  inst.: 40346599 (ipc=24.6) sim_rate=134938 (inst/sec) elapsed = 0:0:04:59 / Fri Jul 27 19:00:33 2018
GPGPU-Sim uArch: cycles simulated: 567401  inst.: 40377708 (ipc=24.4) sim_rate=134592 (inst/sec) elapsed = 0:0:05:00 / Fri Jul 27 19:00:34 2018
GPGPU-Sim uArch: cycles simulated: 568901  inst.: 40401036 (ipc=24.3) sim_rate=134222 (inst/sec) elapsed = 0:0:05:01 / Fri Jul 27 19:00:35 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(0,20,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 570901  inst.: 40432102 (ipc=24.2) sim_rate=133881 (inst/sec) elapsed = 0:0:05:02 / Fri Jul 27 19:00:36 2018
GPGPU-Sim uArch: cycles simulated: 572401  inst.: 40455546 (ipc=24.1) sim_rate=133516 (inst/sec) elapsed = 0:0:05:03 / Fri Jul 27 19:00:37 2018
GPGPU-Sim uArch: cycles simulated: 574401  inst.: 40486323 (ipc=23.9) sim_rate=133178 (inst/sec) elapsed = 0:0:05:04 / Fri Jul 27 19:00:38 2018
GPGPU-Sim uArch: cycles simulated: 575901  inst.: 40509741 (ipc=23.8) sim_rate=132818 (inst/sec) elapsed = 0:0:05:05 / Fri Jul 27 19:00:39 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,22,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 577901  inst.: 40540822 (ipc=23.7) sim_rate=132486 (inst/sec) elapsed = 0:0:05:06 / Fri Jul 27 19:00:40 2018
GPGPU-Sim uArch: cycles simulated: 579401  inst.: 40564127 (ipc=23.6) sim_rate=132130 (inst/sec) elapsed = 0:0:05:07 / Fri Jul 27 19:00:41 2018
GPGPU-Sim uArch: cycles simulated: 581401  inst.: 40595237 (ipc=23.5) sim_rate=131802 (inst/sec) elapsed = 0:0:05:08 / Fri Jul 27 19:00:42 2018
GPGPU-Sim uArch: cycles simulated: 582901  inst.: 40618573 (ipc=23.4) sim_rate=131451 (inst/sec) elapsed = 0:0:05:09 / Fri Jul 27 19:00:43 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(0,16,0) tid=(0,8,0)
GPGPU-Sim uArch: cycles simulated: 584901  inst.: 40649461 (ipc=23.3) sim_rate=131127 (inst/sec) elapsed = 0:0:05:10 / Fri Jul 27 19:00:44 2018
GPGPU-Sim uArch: cycles simulated: 586401  inst.: 40672849 (ipc=23.2) sim_rate=130780 (inst/sec) elapsed = 0:0:05:11 / Fri Jul 27 19:00:45 2018
GPGPU-Sim uArch: cycles simulated: 588401  inst.: 40703942 (ipc=23.1) sim_rate=130461 (inst/sec) elapsed = 0:0:05:12 / Fri Jul 27 19:00:46 2018
GPGPU-Sim uArch: cycles simulated: 589901  inst.: 40727263 (ipc=23.0) sim_rate=130119 (inst/sec) elapsed = 0:0:05:13 / Fri Jul 27 19:00:47 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(0,16,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 591901  inst.: 40758916 (ipc=22.9) sim_rate=129805 (inst/sec) elapsed = 0:0:05:14 / Fri Jul 27 19:00:48 2018
GPGPU-Sim uArch: cycles simulated: 593401  inst.: 40782444 (ipc=22.8) sim_rate=129468 (inst/sec) elapsed = 0:0:05:15 / Fri Jul 27 19:00:49 2018
GPGPU-Sim uArch: cycles simulated: 595401  inst.: 40813922 (ipc=22.7) sim_rate=129157 (inst/sec) elapsed = 0:0:05:16 / Fri Jul 27 19:00:50 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(0,19,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 596901  inst.: 40837378 (ipc=22.7) sim_rate=128824 (inst/sec) elapsed = 0:0:05:17 / Fri Jul 27 19:00:51 2018
GPGPU-Sim uArch: cycles simulated: 598401  inst.: 40860784 (ipc=22.6) sim_rate=128493 (inst/sec) elapsed = 0:0:05:18 / Fri Jul 27 19:00:52 2018
GPGPU-Sim uArch: cycles simulated: 600401  inst.: 40892318 (ipc=22.5) sim_rate=128189 (inst/sec) elapsed = 0:0:05:19 / Fri Jul 27 19:00:53 2018
GPGPU-Sim uArch: cycles simulated: 601901  inst.: 40915645 (ipc=22.4) sim_rate=127861 (inst/sec) elapsed = 0:0:05:20 / Fri Jul 27 19:00:54 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(0,16,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 603901  inst.: 40946867 (ipc=22.3) sim_rate=127560 (inst/sec) elapsed = 0:0:05:21 / Fri Jul 27 19:00:55 2018
GPGPU-Sim uArch: cycles simulated: 605401  inst.: 40970611 (ipc=22.3) sim_rate=127237 (inst/sec) elapsed = 0:0:05:22 / Fri Jul 27 19:00:56 2018
GPGPU-Sim uArch: cycles simulated: 607401  inst.: 41001685 (ipc=22.2) sim_rate=126940 (inst/sec) elapsed = 0:0:05:23 / Fri Jul 27 19:00:57 2018
GPGPU-Sim uArch: cycles simulated: 608901  inst.: 41025053 (ipc=22.1) sim_rate=126620 (inst/sec) elapsed = 0:0:05:24 / Fri Jul 27 19:00:58 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,15,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 610901  inst.: 41056524 (ipc=22.0) sim_rate=126327 (inst/sec) elapsed = 0:0:05:25 / Fri Jul 27 19:00:59 2018
GPGPU-Sim uArch: cycles simulated: 612401  inst.: 41080101 (ipc=22.0) sim_rate=126012 (inst/sec) elapsed = 0:0:05:26 / Fri Jul 27 19:01:00 2018
GPGPU-Sim uArch: cycles simulated: 614401  inst.: 41111455 (ipc=21.9) sim_rate=125723 (inst/sec) elapsed = 0:0:05:27 / Fri Jul 27 19:01:01 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,21,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 615901  inst.: 41135015 (ipc=21.8) sim_rate=125411 (inst/sec) elapsed = 0:0:05:28 / Fri Jul 27 19:01:02 2018
GPGPU-Sim uArch: cycles simulated: 617901  inst.: 41166244 (ipc=21.8) sim_rate=125125 (inst/sec) elapsed = 0:0:05:29 / Fri Jul 27 19:01:03 2018
GPGPU-Sim uArch: cycles simulated: 619401  inst.: 41188983 (ipc=21.7) sim_rate=124815 (inst/sec) elapsed = 0:0:05:30 / Fri Jul 27 19:01:04 2018
GPGPU-Sim uArch: cycles simulated: 621401  inst.: 41218474 (ipc=21.6) sim_rate=124527 (inst/sec) elapsed = 0:0:05:31 / Fri Jul 27 19:01:05 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(0,16,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 623401  inst.: 41247174 (ipc=21.5) sim_rate=124238 (inst/sec) elapsed = 0:0:05:32 / Fri Jul 27 19:01:06 2018
GPGPU-Sim uArch: cycles simulated: 624901  inst.: 41268480 (ipc=21.5) sim_rate=123929 (inst/sec) elapsed = 0:0:05:33 / Fri Jul 27 19:01:07 2018
GPGPU-Sim uArch: cycles simulated: 626901  inst.: 41296713 (ipc=21.4) sim_rate=123642 (inst/sec) elapsed = 0:0:05:34 / Fri Jul 27 19:01:08 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (177381,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 628901  inst.: 41324904 (ipc=21.3) sim_rate=123357 (inst/sec) elapsed = 0:0:05:35 / Fri Jul 27 19:01:09 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(0,17,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 630901  inst.: 41352388 (ipc=21.2) sim_rate=123072 (inst/sec) elapsed = 0:0:05:36 / Fri Jul 27 19:01:10 2018
GPGPU-Sim uArch: cycles simulated: 632901  inst.: 41380150 (ipc=21.1) sim_rate=122789 (inst/sec) elapsed = 0:0:05:37 / Fri Jul 27 19:01:11 2018
GPGPU-Sim uArch: cycles simulated: 634901  inst.: 41407990 (ipc=21.1) sim_rate=122508 (inst/sec) elapsed = 0:0:05:38 / Fri Jul 27 19:01:12 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(0,17,0) tid=(0,17,0)
GPGPU-Sim uArch: cycles simulated: 636901  inst.: 41435651 (ipc=21.0) sim_rate=122229 (inst/sec) elapsed = 0:0:05:39 / Fri Jul 27 19:01:13 2018
GPGPU-Sim uArch: cycles simulated: 638401  inst.: 41456803 (ipc=20.9) sim_rate=121931 (inst/sec) elapsed = 0:0:05:40 / Fri Jul 27 19:01:14 2018
GPGPU-Sim uArch: cycles simulated: 640901  inst.: 41490099 (ipc=20.8) sim_rate=121671 (inst/sec) elapsed = 0:0:05:41 / Fri Jul 27 19:01:15 2018
GPGPU-Sim uArch: cycles simulated: 642901  inst.: 41515171 (ipc=20.7) sim_rate=121389 (inst/sec) elapsed = 0:0:05:42 / Fri Jul 27 19:01:16 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(0,22,0) tid=(0,21,0)
GPGPU-Sim uArch: cycles simulated: 645401  inst.: 41546363 (ipc=20.6) sim_rate=121126 (inst/sec) elapsed = 0:0:05:43 / Fri Jul 27 19:01:17 2018
GPGPU-Sim uArch: cycles simulated: 647401  inst.: 41568507 (ipc=20.5) sim_rate=120838 (inst/sec) elapsed = 0:0:05:44 / Fri Jul 27 19:01:18 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (197497,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 650401  inst.: 41599292 (ipc=20.4) sim_rate=120577 (inst/sec) elapsed = 0:0:05:45 / Fri Jul 27 19:01:19 2018
GPGPU-Sim uArch: cycles simulated: 653401  inst.: 41624612 (ipc=20.2) sim_rate=120302 (inst/sec) elapsed = 0:0:05:46 / Fri Jul 27 19:01:20 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(0,17,0) tid=(0,25,0)
GPGPU-Sim uArch: cycles simulated: 656901  inst.: 41647352 (ipc=20.0) sim_rate=120021 (inst/sec) elapsed = 0:0:05:47 / Fri Jul 27 19:01:21 2018
GPGPU-Sim uArch: cycles simulated: 660401  inst.: 41666908 (ipc=19.7) sim_rate=119732 (inst/sec) elapsed = 0:0:05:48 / Fri Jul 27 19:01:22 2018
GPGPU-Sim uArch: cycles simulated: 664901  inst.: 41685719 (ipc=19.4) sim_rate=119443 (inst/sec) elapsed = 0:0:05:49 / Fri Jul 27 19:01:23 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (218420,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (218491,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 669901  inst.: 41697094 (ipc=19.0) sim_rate=119134 (inst/sec) elapsed = 0:0:05:50 / Fri Jul 27 19:01:24 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (218604,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (218643,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (218671,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (218912,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (219016,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (219083,451401), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 13.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 219084
gpu_sim_insn = 4156000
gpu_ipc =      18.9699
gpu_tot_sim_cycle = 670485
gpu_tot_sim_insn = 41697549
gpu_tot_ipc =      62.1901
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 59550
gpu_total_sim_rate=119135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2744392
	L1I_total_cache_misses = 2590
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 96567, Miss = 40724, Miss_rate = 0.422, Pending_hits = 4149, Reservation_fails = 79481
	L1D_cache_core[1]: Access = 97253, Miss = 40454, Miss_rate = 0.416, Pending_hits = 4340, Reservation_fails = 80901
	L1D_cache_core[2]: Access = 145632, Miss = 57019, Miss_rate = 0.392, Pending_hits = 3987, Reservation_fails = 107435
	L1D_cache_core[3]: Access = 145452, Miss = 57200, Miss_rate = 0.393, Pending_hits = 4275, Reservation_fails = 103683
	L1D_cache_core[4]: Access = 145398, Miss = 56850, Miss_rate = 0.391, Pending_hits = 4347, Reservation_fails = 105911
	L1D_cache_core[5]: Access = 148951, Miss = 59100, Miss_rate = 0.397, Pending_hits = 4230, Reservation_fails = 105512
	L1D_cache_core[6]: Access = 144066, Miss = 56243, Miss_rate = 0.390, Pending_hits = 4563, Reservation_fails = 103677
	L1D_cache_core[7]: Access = 85838, Miss = 34593, Miss_rate = 0.403, Pending_hits = 3462, Reservation_fails = 61229
	L1D_cache_core[8]: Access = 87832, Miss = 35634, Miss_rate = 0.406, Pending_hits = 3391, Reservation_fails = 60625
	L1D_cache_core[9]: Access = 136962, Miss = 36921, Miss_rate = 0.270, Pending_hits = 19320, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 137279, Miss = 52933, Miss_rate = 0.386, Pending_hits = 3655, Reservation_fails = 65184
	L1D_cache_core[11]: Access = 145129, Miss = 57290, Miss_rate = 0.395, Pending_hits = 4147, Reservation_fails = 48059
	L1D_cache_core[12]: Access = 99645, Miss = 41520, Miss_rate = 0.417, Pending_hits = 3862, Reservation_fails = 75978
	L1D_cache_core[13]: Access = 146200, Miss = 57117, Miss_rate = 0.391, Pending_hits = 4147, Reservation_fails = 104940
	L1D_cache_core[14]: Access = 145500, Miss = 56727, Miss_rate = 0.390, Pending_hits = 4566, Reservation_fails = 103309
	L1D_total_cache_accesses = 1907704
	L1D_total_cache_misses = 740325
	L1D_total_cache_miss_rate = 0.3881
	L1D_total_cache_pending_hits = 76441
	L1D_total_cache_reservation_fails = 1290304
	L1D_cache_data_port_util = 0.187
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 75442
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1072802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 288054
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74994
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 674518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1002250
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2741802
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2590
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11140, 11140, 11119, 11119, 11119, 11119, 11119, 11119, 6495, 6495, 6188, 6188, 6223, 6223, 6188, 6188, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 
gpgpu_n_tot_thrd_icount = 159707136
gpgpu_n_tot_w_icount = 4990848
gpgpu_n_stall_shd_mem = 1738655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65804
gpgpu_n_mem_write_global = 715639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5483908
gpgpu_n_store_insn = 2629226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2209010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1738655
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2314116	W0_Idle:861392	W0_Scoreboard:3475488	W1:3678824	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17962	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1169676
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 526432 {8:65804,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37393336 {40:572222,72:78129,136:65288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1464 {8:183,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8949344 {136:65804,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725112 {8:715639,}
traffic_breakdown_memtocore[INST_ACC_R] = 24888 {136:183,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 193 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 670484 
mrq_lat_table:19658 	10700 	2730 	677 	378 	59 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	777985 	3455 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	135618 	68495 	203261 	374223 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36680 	20241 	7765 	1107 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	202817 	218419 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1331 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        32        32        32        32        32        32        14        12         0         0         6         6 
dram[1]:        34        34        38        36        32        32        32        32        32        32        14        12         0         0         6         6 
dram[2]:        34        34        38        36        32        32        32        32        32        32        14        12         0         0         6         6 
dram[3]:        34        34        38        36        32        32        32        32        32        32        12        12         0         0         7         6 
dram[4]:        34        34        38        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[5]:        34        34        38        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[6]:        18        34        38        36        32        32        32        32        32        32        12        12         0         0         6         4 
dram[7]:        20        34        38        36        32        32        32        32        32        32        12        12         0         0         6         4 
dram[8]:        20        34        38        36        32        32        32        32        32        32        12        12         0         0         6         4 
dram[9]:        36        34        38        38        32        32        32        32        32        32        12        12         0         0         6         5 
dram[10]:        36        36        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[11]:        28        36        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[12]:        28        36        36        38        32        32        32        32        32        32        12        12         0         1         6         4 
dram[13]:        36        35        36        38        32        32        32        32        32        32        12        12         0         1         6         4 
dram[14]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[15]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[16]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[17]:        36        34        36        38        32        32        32        32        32        32        12        12         0         2         7         5 
dram[18]:        36        34        36        38        32        32        32        32        32        32        12        12         0         1         6         6 
dram[19]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         6 
dram[20]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         6 
dram[21]:        36        32        36        38        32        32        32        32        32        32        12        12         0         0         6         8 
dram[22]:        36        32        36        38        32        32        32        32        32        32        12        12         0         0         6         8 
dram[23]:        28        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[24]:        28        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[25]:        28        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[26]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[27]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[28]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         9 
dram[29]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         7 
dram[30]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6        11 
dram[31]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056    109156    109389     95468     82404    141562    110723     91947     91954     98708     85156     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489     98230     77197    109925    123151     91913     92351     85121     84859     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874    101227    109348    115709    105601     92052     91776     84983     85237     87546     86678    132095    113661 
dram[3]:    158966    140515    165828    108995     52298    111763    121284    114817     92048     92447     85476     85292     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164     64625    110639    106998    105591     93302     92023     85235     85454     94624     84937    111107    120848 
dram[5]:    137921    147700    164240    108605     70299    110472    111489     98836     92077     93107     86348     85215     84067     83199    128684    110214 
dram[6]:    155572    145968    108997    109524     75282    109738    109662    122693     92092     92087     85193     85642     82325     92083    109333    127858 
dram[7]:    145146    163343    109517    108899     86536    109683    120872    128847     92175     91855     85649     84924     91241     90375    116549    117446 
dram[8]:    143405    144246    109438    109362     90376    109368    125553    129317     91922     91911     85194     85039     89502     99066    125275    115669 
dram[9]:    152196    142484    167858    109662     93328    109617    110930    139952     92012     92339     85467     85013     87764     88634    114783    124452 
dram[10]:    141662    159980    109741    166364     96430    108994    123305    101469     92937     91762     84991     85192     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     87541     49668    112907    111212    116557     91846     95725     85706     85287     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532     52255    110503     92549    103913     92105     92129     85245     87317     84285     84243    111315    121034 
dram[13]:    138142    156596    109465    105855     62911    109297    112069     91263     92279     91996     86424     85065     84283     82508    109571    110363 
dram[14]:    155802    146173    109595    109521     69170    109695    116672    122166     92100     92182     85281     84990     82541     92299    118541    117594 
dram[15]:    145378    144429    109359    109584     97314    110017    119278    127862     92281     91957     85829     86404    100123     90592    116783    117578 
dram[16]:    143630    153184    109453    109203    100424     90946    124977    129567     91929     91922     85113     85176     89727    107910    125528    115876 
dram[17]:    152399    142437    167929    109833    102598     93968    111800    138362     92011     93177     85493     84801     87985     88496    115013    114133 
dram[18]:    141841    140787    108707    166494    106198     87899    109993    112528     91807     91932     84949     85946     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759     95900     65980    102180    113967     91977     91951     87263     85212     86245    104545    122112    112426 
dram[20]:    148995    135986    164743    110236     71458     46234     91722    102041     92071     92225     85343     85056     84505     85372    111480    110688 
dram[21]:    138363    154444    109083    109929     68892     63596    113941    110151     92784     92134     85164     85174     93358     83634    109736    110690 
dram[22]:    145591    143445    109598    109260     64734     68819    119122    128692     92060     92159     86142     84957     82766    101173    118686    117906 
dram[23]:    145590    141664    109179    109408     92632     81026    120490    137451     92303     91897     85580     85111    108965     90809    117018    126604 
dram[24]:    143825    150355    109340    109330     95568     84958    129108    131385     91883     91960     85095     85745     89942     89070    134400    116138 
dram[25]:    142079    139845    168455    101126     97874     88051    119440    110445     91919     91756     86437     85044     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683     91915     90180    109037    115151     91771     91816     84965     87345    105601     87330    113530    123190 
dram[27]:    140332    146800     87861    164918     84716     78088    112850    117942     92463     92059     85215     85189     86462     85587    131045    112610 
dram[28]:    138587    136126    164739    109063     79849     87362     88036    100688     92006     92188     85487     84985     84722     94409    111746    110853 
dram[29]:    138586    162333     93305    109468     73655     75551     82583    121474     92723     92055     85130     85750    102231     83851    110000    119772 
dram[30]:    145799    144158     97789    109131     41090     42931    118128    125463     92018     92465     85896     84907     82983    101389    127602    118106 
dram[31]:    154518    141745    109028    109258     79309     66819    117558    135552     92206     91719     85986     85284     90159     91025    117190    135448 
average row accesses per activate:
dram[0]:  7.400000  6.076923 27.500000 26.500000 25.600000 21.666666  4.473684  3.625000 22.666666 21.666666 13.333333 13.000000  2.000000  2.000000  2.454545  2.363636 
dram[1]:  5.133333  4.687500 18.500000 26.750000 25.600000 21.666666  4.833333  4.941176 21.666666 22.333334 13.666667 12.000000  2.000000  2.000000  2.363636  3.000000 
dram[2]:  4.875000  5.428571 27.750000 26.750000 25.600000 32.000000  4.833333  5.312500 22.000000 22.000000 13.000000 12.333333  4.000000  2.000000  2.272727  2.230769 
dram[3]:  3.850000  5.500000 28.000000 27.000000 16.000000 32.000000  4.200000  5.437500 22.333334 21.666666 12.666667 12.333333  2.000000  2.000000  3.000000  2.545455 
dram[4]:  3.950000  5.357143 27.750000 27.250000 16.000000 32.000000  6.071429  4.300000 21.666666 22.333334 13.000000 12.000000  2.000000  2.000000  2.600000  3.222222 
dram[5]:  4.333333  7.700000 27.750000 27.000000 21.333334 32.000000  6.071429  5.312500 22.000000 22.000000 12.333333 12.333333  4.000000  2.000000  2.500000  3.222222 
dram[6]:  4.000000  6.333333 27.500000 27.000000 21.333334 32.000000  4.666667  4.350000 22.333334 21.666666 12.666667 12.333333  2.000000  3.000000  2.700000  3.428571 
dram[7]:  4.937500  5.769231 27.500000 27.000000 21.333334 32.000000  3.541667  4.722222 21.666666 22.666666 13.000000 12.000000  3.000000  1.000000  2.000000  3.714286 
dram[8]:  5.062500  5.133333 27.500000 27.000000 21.333334 32.000000  4.666667  4.777778 22.333334 22.000000 12.333333 12.333333  3.000000  2.000000  2.363636  3.428571 
dram[9]:  4.764706  5.428571 27.500000 28.750000 21.333334 32.000000  4.200000  4.666667 22.000000 22.333334 13.000000 11.666667  2.000000  3.000000  2.363636  3.428571 
dram[10]:  4.764706  4.388889 26.500000 28.750000 25.600000 31.500000  4.777778  3.727273 21.666666 22.333334 12.666667 12.000000  3.000000  1.000000  2.363636  2.888889 
dram[11]:  3.681818  4.050000 27.750000 19.000000 16.000000 31.500000  4.200000  4.000000 22.333334 22.000000 12.333333 12.333333  3.000000  2.000000  2.888889  3.428571 
dram[12]:  4.150000  5.333333 27.750000 19.166666 16.000000 31.500000  4.200000  3.636364 22.000000 22.333334 13.000000 11.666667  2.000000  2.000000  3.714286  2.666667 
dram[13]:  4.882353  4.937500 27.500000 28.500000 21.333334 31.500000  3.384615  4.000000 21.666666 22.333334 12.666667 12.000000  3.000000  1.000000  2.153846  5.200000 
dram[14]:  5.125000  4.875000 27.500000 28.500000 21.333334 31.500000  4.526316  3.681818 22.333334 22.000000 12.333333 12.333333  3.000000  3.000000  3.222222  3.428571 
dram[15]:  5.600000  5.200000 27.500000 28.500000 21.333334 31.500000  3.440000  3.000000 22.000000 22.666666 13.333333 11.666667  2.000000  2.000000  2.454545  3.571429 
dram[16]:  5.466667  4.588235 27.500000 28.500000 25.600000 16.250000  3.000000  3.565217 22.000000 22.000000 12.666667 12.333333  3.000000  1.000000  3.111111  2.272727 
dram[17]:  5.714286  6.500000 27.750000 29.000000 25.600000 21.666666  3.307692  3.608696 22.000000 22.000000 13.000000 12.000000  1.000000  2.500000  2.636364  2.363636 
dram[18]:  4.823529  4.588235 27.500000 29.000000 25.600000 16.250000  4.350000  4.050000 22.000000 22.666666 13.000000 11.666667  2.000000  1.500000  2.454545  3.000000 
dram[19]:  4.705883  4.105263 27.250000 29.000000 16.000000 16.250000  4.350000  5.125000 22.000000 22.000000 12.666667 12.333333  3.000000  1.000000  2.545455  2.454545 
dram[20]:  4.210526  4.933333 27.250000 28.500000 16.000000 16.250000  7.166667  3.772727 22.000000 22.000000 13.000000 12.000000  1.000000  3.000000  2.636364  2.600000 
dram[21]:  5.466667  4.800000 27.000000 28.500000 16.000000 21.666666  4.833333  4.764706 22.000000 22.666666 13.000000 11.666667  2.000000  2.000000  2.454545  3.500000 
dram[22]:  5.714286  5.214286 27.000000 28.500000 16.000000 21.666666  4.350000  4.823529 22.000000 22.000000 12.666667 12.333333  3.000000  3.000000  4.142857  2.777778 
dram[23]:  4.611111  6.454545 27.000000 28.000000 21.333334 21.666666  3.541667  4.941176 22.000000 22.333334 13.333333 12.000000  1.000000  3.000000  2.800000  3.111111 
dram[24]:  5.187500  7.200000 26.750000 28.000000 21.333334 21.666666  3.625000  3.608696 22.000000 22.333334 12.666667 12.000000  3.000000  2.000000  2.076923  3.222222 
dram[25]:  4.823529  6.083333 27.000000 27.500000 25.600000 21.666666  4.200000  4.473684 22.333334 22.000000 12.666667 12.000000  2.000000  3.000000  2.545455  2.454545 
dram[26]:  5.187500  5.916667 18.500000 27.750000 18.285715 21.666666  5.250000  4.000000 21.666666 22.333334 13.333333 12.000000  1.000000  3.000000  2.888889  4.000000 
dram[27]:  5.187500  5.538462 18.333334 28.250000 16.000000 18.571428  3.863636  4.150000 22.000000 22.333334 12.666667 12.000000  3.000000  2.000000  2.777778  3.625000 
dram[28]:  5.000000  4.866667 18.500000 28.000000 21.333334 16.250000  4.150000  3.269231 22.333334 22.000000 12.666667 12.000000  2.000000  3.000000  3.857143  3.375000 
dram[29]:  5.125000  4.733333 18.333334 28.000000 15.750000 16.250000  4.300000  3.230769 21.666666 22.333334 13.333333 12.000000  1.000000  3.000000  2.600000  3.625000 
dram[30]:  5.500000  6.083333 27.500000 28.000000 16.250000 16.250000  3.954545  3.904762 22.000000 22.333334 12.666667 12.333333  3.000000  2.000000  2.454545  3.500000 
dram[31]:  6.000000  5.142857 26.500000 28.000000 21.666666 16.250000  3.500000  3.652174 22.333334 22.000000 13.000000 11.666667  2.000000  4.000000  2.700000  2.076923 
average row locality = 34208/4006 = 8.539191
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        60        63        76        74        94        94        67        69        68        65        40        39         2         2        21        20 
dram[1]:        62        61        76        75        94        94        69        68        65        67        41        36         2         2        20        21 
dram[2]:        62        62        77        75        94        94        69        67        66        66        39        37         4         2        19        23 
dram[3]:        61        63        78        74        94        94        68        69        67        65        38        37         2         2        21        22 
dram[4]:        63        61        77        75        94        94        69        68        65        67        39        36         2         2        20        23 
dram[5]:        62        63        77        74        94        94        69        67        66        66        37        37         4         2        19        23 
dram[6]:        64        62        76        74        94        94        68        69        67        65        38        37         2         3        21        20 
dram[7]:        63        61        76        74        94        94        69        67        65        68        39        36         3         1        20        22 
dram[8]:        63        63        76        74        94        94        68        68        67        66        37        37         3         2        20        20 
dram[9]:        63        62        76        77        94        94        68        67        66        67        39        35         2         3        20        20 
dram[10]:        63        63        74        77        94        93        70        67        65        67        38        36         3         1        20        22 
dram[11]:        63        65        77        76        94        94        68        66        67        66        37        37         3         2        20        20 
dram[12]:        65        64        77        77        94        94        68        66        66        67        39        35         2         4        20        20 
dram[13]:        65        63        76        76        94        94        70        66        65        67        38        36         3         2        22        22 
dram[14]:        64        62        76        76        94        94        68        66        67        66        37        37         3         3        23        20 
dram[15]:        66        62        76        76        94        94        68        65        66        68        40        35         2         2        21        21 
dram[16]:        64        62        76        76        94        96        69        66        66        66        38        37         3         1        22        21 
dram[17]:        62        62        77        77        94        96        68        67        66        66        39        36         1         5        23        21 
dram[18]:        64        62        76        78        94        96        69        67        66        68        39        35         2         3        21        21 
dram[19]:        62        62        77        78        94        96        69        68        66        66        38        37         3         1        22        21 
dram[20]:        62        60        77        76        94        96        68        69        66        66        39        36         1         3        23        20 
dram[21]:        64        60        76        76        94        96        69        67        66        68        39        35         2         2        21        22 
dram[22]:        62        61        76        76        94        96        69        68        66        66        38        37         3         3        23        19 
dram[23]:        65        59        76        74        94        96        67        68        66        67        40        36         1         3        22        22 
dram[24]:        65        60        75        74        94        96        69        67        66        67        38        36         3         2        21        23 
dram[25]:        64        61        76        74        94        96        67        69        67        66        38        36         2         3        22        21 
dram[26]:        65        59        77        75        94        96        68        68        65        67        40        36         1         3        20        22 
dram[27]:        65        60        76        77        94        96        69        67        66        67        38        36         3         2        19        23 
dram[28]:        62        61        77        76        94        96        67        69        67        66        38        36         2         3        21        21 
dram[29]:        64        59        76        76        92        96        68        68        65        67        40        36         1         3        20        23 
dram[30]:        61        61        76        76        94        96        69        66        66        67        38        37         3         2        21        22 
dram[31]:        62        60        74        76        94        96        66        68        67        66        39        35         2         4        21        21 
total reads: 27381
bank skew: 96/1 = 96.00
chip skew: 861/851 = 1.01
number of total write accesses:
dram[0]:        14        16        34        32        34        36        18        18         0         0         0         0         0         0         6         6 
dram[1]:        15        14        35        32        34        36        18        16         0         0         0         0         0         0         6         6 
dram[2]:        16        14        34        32        34        34        18        18         0         0         0         0         0         0         6         6 
dram[3]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         6 
dram[4]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         6 
dram[5]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         6 
dram[6]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         4 
dram[7]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         4 
dram[8]:        18        14        34        34        34        34        16        18         0         0         0         0         0         0         6         4 
dram[9]:        18        14        34        38        34        34        16        17         0         0         0         0         0         0         6         4 
dram[10]:        18        16        32        38        34        33        16        15         0         0         0         0         0         0         6         4 
dram[11]:        18        16        34        38        34        32        16        14         0         0         0         0         0         0         6         4 
dram[12]:        18        16        34        38        34        32        16        14         0         0         0         0         0         0         6         4 
dram[13]:        18        16        34        38        34        32        18        14         0         0         0         0         0         0         6         4 
dram[14]:        18        16        34        38        34        32        18        15         0         0         0         0         0         0         6         4 
dram[15]:        18        16        34        38        34        32        18        16         0         0         0         0         0         0         6         4 
dram[16]:        18        16        34        38        34        34        18        16         0         0         0         0         0         0         6         4 
dram[17]:        18        16        34        39        34        34        18        16         0         0         0         0         0         0         6         5 
dram[18]:        18        16        34        38        34        34        18        14         0         0         0         0         0         0         6         6 
dram[19]:        18        16        32        38        34        34        18        14         0         0         0         0         0         0         6         6 
dram[20]:        18        14        32        38        34        34        18        14         0         0         0         0         0         0         6         6 
dram[21]:        18        12        32        38        34        34        18        14         0         0         0         0         0         0         6         6 
dram[22]:        18        12        32        38        34        34        18        14         0         0         0         0         0         0         6         6 
dram[23]:        18        12        32        38        34        34        18        16         0         0         0         0         0         0         6         6 
dram[24]:        18        12        32        38        34        34        18        16         0         0         0         0         0         0         6         6 
dram[25]:        18        12        32        36        34        34        17        16         0         0         0         0         0         0         6         6 
dram[26]:        18        12        34        36        34        34        16        16         0         0         0         0         0         0         6         6 
dram[27]:        18        12        34        36        34        34        16        16         0         0         0         0         0         0         6         6 
dram[28]:        18        12        34        36        34        34        16        16         0         0         0         0         0         0         6         6 
dram[29]:        18        12        34        36        34        34        18        16         0         0         0         0         0         0         6         6 
dram[30]:        16        12        34        36        36        34        18        16         0         0         0         0         0         0         6         6 
dram[31]:        16        12        32        36        36        34        18        16         0         0         0         0         0         0         6         6 
total reads: 6827
min_bank_accesses = 0!
chip skew: 220/210 = 1.05
average mf latency per bank:
dram[0]:       2411      1528       214       194      8115      8483       314       341       445       406       371       362       173       173       478       465
dram[1]:       2260      1544       845       197      9559      8312       328       350       449       387       382       375       173       173       406       460
dram[2]:       2251      1663       217       196      7819       763       337       362       452       402       378       354       173       174       482       753
dram[3]:       2012      1889       215       194      6787       717       334       347       460       416       363       368       173       173       444       731
dram[4]:       1911      1281       216       199      8021       686       346       341       455       404       363       369       173       173       453       821
dram[5]:       2003      1549       221       206      7866       691       356       347       444       404       359       364       173       176       512       717
dram[6]:       2183      1438       219       208      7315       755       349       348       452       419       326       364       173       171       420      1034
dram[7]:       1867      1510       215       215      8662       738       350       329       450       422       322       353       172       178       469       830
dram[8]:       1747      1208       220       216      8674       761       348       319       456       420       307       359       177       173       440      1002
dram[9]:       1733      1534       219      1232      6958       711       341       326       460       437       295       381       176       172       484      1001
dram[10]:       1696      1832       237      1246      8286       759       354      1692       462       445       285       356       172       178       480       573
dram[11]:       1640      1734       217      1232      8146       785       350       322       458       443       275       362       177       173       441       591
dram[12]:       1756      1755       215      1214      7970       745       352       319       455       448       277       392       175      1270       512       679
dram[13]:       1815      1958       220      1256      8691       753       337       320       452       449       288       362       172      2114    244597       548
dram[14]:       1495      1953       221      1266      8651       806       335       317       449       441       297       370       177       172    235985       631
dram[15]:       1483      1787       224      1265      7079       786       336       314       435       445       314       365       173       173    253349       553
dram[16]:       2131      1962       223       871      8387      6712       336       310       434       462       314       359       171       177    243237       572
dram[17]:       1929      1995       220       221      8300      7928       339       313       426       445       339       387       178      1782    235477       559
dram[18]:       1939      2091       215       237      7105      7679       352       326       412       441       346       371       173      1003    252626       427
dram[19]:       1862      2244       223       216      8718      7765       348       327       408       443       360       387       172       177    244695       449
dram[20]:       1729      1724       222       222      8700      8592       339       315       411       446       360       381       177       172    157204       421
dram[21]:       1895      1795       227       219      7045      8419       344       315       401       447       364       380       173       174    252655       428
dram[22]:       1806      1967       228       217      7635      6890       349       325       413       466       358       382       172       174    235283       516
dram[23]:       1770      2017       217       222      8938      7849       368       318       406       443       367       377       178       173    243841       408
dram[24]:       1706      1769       225       215      7567      7690       344       313       404       455       370       384       172       173    252581       463
dram[25]:       1843      1989       213       218      7985      6743       342       302       409       450       352       390       174       174     81411       433
dram[26]:       1771      2110       211       221      9284      8448       354       304       410       453       358       365       177       174       408       445
dram[27]:       1594      1870       207       227      7839      8463       350       314       400       446       363       374       171       173       434       430
dram[28]:       1642      1972       213       220      7096      6873       350       307       400       459       362       375       173       174       408       435
dram[29]:       1762      1847       200       221      8496      7551       338       310       416       453       383       372       177       172       436       474
dram[30]:       1572      2046       205       215      8102      8723       339       325       398       454       366       369       172       173       441       440
dram[31]:       1423      2180       202       223      7234      7577       346       322       399       446       370       380       176       173       443       470
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       286       276       250       277       271       255       177       177       381       379
dram[1]:        350       408       475       343       385       273       272       271       271       252       254       253       178       177       306       314
dram[2]:        378       448       483       524       264       359       309       273       252       251       252       250       178       178       360       413
dram[3]:        343       400       275       252       273       302       268       269       253       270       250       250       177       177       268       301
dram[4]:        299       346       252       260       307       256       271       276       273       266       272       252       177       177       326       307
dram[5]:        307       363       286       267       254       301       268       279       270       254       270       257       178       178       369       302
dram[6]:        386       381       454       325       414       360       271       273       252       252       252       269       177       177       303       255
dram[7]:        369       408       275       269       263       259       282       278       257       271       255       252       177       178       328       278
dram[8]:        295       358       253       263       311       324       274       273       254       271       271       271       184       177       260       261
dram[9]:        293       341       330       253       325       287       271       279       271       253       250       253       182       177       292       259
dram[10]:        381       413       297       310       303       258       271       291       252       266       250       252       177       178       325       313
dram[11]:        322       315       263       253       277       285       331       272       254       259       252       253       185       178       275       294
dram[12]:        364       356       285       277       281       254       339       273       265       268       268       292       182       436       430       422
dram[13]:        396       407       318       293       338       320       274       271       255       253       266       254       177       407       324       400
dram[14]:        313       380       280       259       264       373       270       271       264       252       270       251       185       178       320       384
dram[15]:        340       420       269       258       278       262       272       271       269       252       271       271       177       178       352       364
dram[16]:        323       373       265       264       533       503       271       274       254       276       253       252       177       177       262       272
dram[17]:        403       343       268       263       409       427       289       273       256       274       260       274       178       450       283       316
dram[18]:        366       329       258       255       321       281       271       273       254       257       275       254       177       391       309       331
dram[19]:        422       349       275       262       328       320       304       271       253       252       252       269       178       177       382       383
dram[20]:        376       305       272       253       508       438       269       273       255       260       254       253       177       177       261       261
dram[21]:        293       287       289       252       392       328       274       277       278       256       257       255       177       178       338       291
dram[22]:        332       267       285       269       659       664       277       280       279       273       255       270       178       178       394       345
dram[23]:        445       537       558       263       454       359       276       274       262       261       257       261       178       177       295       279
dram[24]:        417       503       530       256       341       320       278       274       274       275       254       257       177       178       329       403
dram[25]:        426       445       465       254       255       313       273       273       276       272       267       251       178       178       304       266
dram[26]:        473       423       389       257       277       281       272       271       252       268       273       254       177       177       263       309
dram[27]:        345       432       262       251       266       317       273       271       252       268       254       272       177       177       260       267
dram[28]:        352       440       271       256       397       355       281       270       255       263       252       267       177       177       264       319
dram[29]:        360       439       489       255       405       399       271       286       256       264       254       260       177       177       272       355
dram[30]:        376       447       497       251       371       443       271       301       254       267       255       254       177       177       288       278
dram[31]:        455       532       305       258       375       385       271       269       252       254       257       252       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508156 n_act=122 n_pre=106 n_req=1068 n_rd=1708 n_write=428 bw_util=0.008368
n_activity=10028 dram_eff=0.426
bk0: 120a 510046i bk1: 126a 509972i bk2: 152a 509719i bk3: 148a 509772i bk4: 188a 509751i bk5: 188a 509720i bk6: 134a 509930i bk7: 138a 509910i bk8: 136a 510154i bk9: 130a 510135i bk10: 80a 510269i bk11: 78a 510319i bk12: 4a 510500i bk13: 4a 510519i bk14: 42a 510326i bk15: 40a 510317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00130455
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508164 n_act=121 n_pre=105 n_req=1065 n_rd=1706 n_write=424 bw_util=0.008344
n_activity=10070 dram_eff=0.423
bk0: 124a 510001i bk1: 122a 509980i bk2: 152a 509716i bk3: 150a 509791i bk4: 188a 509746i bk5: 188a 509708i bk6: 138a 509900i bk7: 136a 509915i bk8: 130a 510178i bk9: 134a 510195i bk10: 82a 510307i bk11: 72a 510342i bk12: 4a 510501i bk13: 4a 510518i bk14: 40a 510321i bk15: 42a 510328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123795
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508162 n_act=119 n_pre=103 n_req=1068 n_rd=1712 n_write=424 bw_util=0.008368
n_activity=10048 dram_eff=0.4252
bk0: 124a 509980i bk1: 124a 509994i bk2: 154a 509633i bk3: 150a 509702i bk4: 188a 509750i bk5: 188a 509713i bk6: 138a 509902i bk7: 134a 509932i bk8: 132a 510193i bk9: 132a 510188i bk10: 78a 510325i bk11: 74a 510338i bk12: 8a 510492i bk13: 4a 510522i bk14: 38a 510344i bk15: 46a 510317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00140249
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508154 n_act=124 n_pre=108 n_req=1067 n_rd=1710 n_write=424 bw_util=0.00836
n_activity=10077 dram_eff=0.4235
bk0: 122a 509969i bk1: 126a 509975i bk2: 156a 509720i bk3: 148a 509765i bk4: 188a 509741i bk5: 188a 509746i bk6: 136a 509946i bk7: 138a 509905i bk8: 134a 510197i bk9: 130a 510190i bk10: 76a 510316i bk11: 74a 510340i bk12: 4a 510500i bk13: 4a 510518i bk14: 42a 510346i bk15: 44a 510326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00131043
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508160 n_act=121 n_pre=105 n_req=1067 n_rd=1710 n_write=424 bw_util=0.00836
n_activity=10000 dram_eff=0.4268
bk0: 126a 509963i bk1: 122a 509989i bk2: 154a 509740i bk3: 150a 509735i bk4: 188a 509724i bk5: 188a 509737i bk6: 138a 509964i bk7: 136a 509878i bk8: 130a 510142i bk9: 134a 510176i bk10: 78a 510302i bk11: 72a 510332i bk12: 4a 510500i bk13: 4a 510515i bk14: 40a 510347i bk15: 46a 510325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125166
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508186 n_act=109 n_pre=93 n_req=1066 n_rd=1708 n_write=424 bw_util=0.008352
n_activity=10046 dram_eff=0.4244
bk0: 124a 509996i bk1: 126a 509984i bk2: 154a 509668i bk3: 148a 509755i bk4: 188a 509761i bk5: 188a 509726i bk6: 138a 509982i bk7: 134a 509900i bk8: 132a 510163i bk9: 132a 510193i bk10: 74a 510297i bk11: 74a 510342i bk12: 8a 510497i bk13: 4a 510519i bk14: 38a 510342i bk15: 46a 510310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124775
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508170 n_act=119 n_pre=103 n_req=1064 n_rd=1708 n_write=420 bw_util=0.008337
n_activity=9916 dram_eff=0.4292
bk0: 128a 509961i bk1: 124a 509959i bk2: 152a 509692i bk3: 148a 509696i bk4: 188a 509741i bk5: 188a 509750i bk6: 136a 509905i bk7: 138a 509849i bk8: 134a 510170i bk9: 130a 510209i bk10: 76a 510333i bk11: 74a 510329i bk12: 4a 510506i bk13: 6a 510520i bk14: 42a 510345i bk15: 40a 510353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00129476
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508166 n_act=123 n_pre=107 n_req=1062 n_rd=1704 n_write=420 bw_util=0.008321
n_activity=9934 dram_eff=0.4276
bk0: 126a 509999i bk1: 122a 510006i bk2: 152a 509694i bk3: 148a 509744i bk4: 188a 509752i bk5: 188a 509780i bk6: 138a 509888i bk7: 134a 509859i bk8: 130a 510176i bk9: 136a 510148i bk10: 78a 510326i bk11: 72a 510331i bk12: 6a 510502i bk13: 2a 510522i bk14: 40a 510330i bk15: 44a 510357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0010362
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508174 n_act=117 n_pre=101 n_req=1064 n_rd=1704 n_write=424 bw_util=0.008337
n_activity=9990 dram_eff=0.426
bk0: 126a 509950i bk1: 126a 509974i bk2: 152a 509728i bk3: 148a 509761i bk4: 188a 509744i bk5: 188a 509736i bk6: 136a 509928i bk7: 136a 509879i bk8: 134a 510184i bk9: 132a 510170i bk10: 74a 510295i bk11: 74a 510318i bk12: 6a 510504i bk13: 4a 510519i bk14: 40a 510330i bk15: 40a 510364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112239
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508162 n_act=119 n_pre=103 n_req=1068 n_rd=1706 n_write=430 bw_util=0.008368
n_activity=9986 dram_eff=0.4278
bk0: 126a 509958i bk1: 124a 509944i bk2: 152a 509653i bk3: 154a 509677i bk4: 188a 509769i bk5: 188a 509730i bk6: 136a 509928i bk7: 134a 509881i bk8: 132a 510140i bk9: 134a 510180i bk10: 78a 510330i bk11: 70a 510353i bk12: 4a 510511i bk13: 6a 510518i bk14: 40a 510338i bk15: 40a 510368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00136136
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508154 n_act=126 n_pre=110 n_req=1065 n_rd=1706 n_write=424 bw_util=0.008344
n_activity=10023 dram_eff=0.425
bk0: 126a 509930i bk1: 126a 509931i bk2: 148a 509732i bk3: 154a 509690i bk4: 188a 509766i bk5: 186a 509753i bk6: 140a 509935i bk7: 134a 509901i bk8: 130a 510178i bk9: 134a 510166i bk10: 76a 510300i bk11: 72a 510333i bk12: 6a 510501i bk13: 2a 510528i bk14: 40a 510343i bk15: 44a 510351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119682
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508134 n_act=134 n_pre=118 n_req=1067 n_rd=1710 n_write=424 bw_util=0.00836
n_activity=10087 dram_eff=0.4231
bk0: 126a 509913i bk1: 130a 509912i bk2: 154a 509675i bk3: 152a 509691i bk4: 188a 509735i bk5: 188a 509766i bk6: 136a 509941i bk7: 132a 509942i bk8: 134a 510184i bk9: 132a 510191i bk10: 74a 510332i bk11: 74a 510338i bk12: 6a 510503i bk13: 4a 510521i bk14: 40a 510351i bk15: 40a 510384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128301
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508136 n_act=130 n_pre=114 n_req=1070 n_rd=1716 n_write=424 bw_util=0.008384
n_activity=9995 dram_eff=0.4282
bk0: 130a 509916i bk1: 128a 509967i bk2: 154a 509716i bk3: 154a 509665i bk4: 188a 509737i bk5: 188a 509766i bk6: 136a 509934i bk7: 132a 509938i bk8: 132a 510144i bk9: 134a 510169i bk10: 78a 510304i bk11: 70a 510295i bk12: 4a 510506i bk13: 8a 510508i bk14: 40a 510343i bk15: 40a 510350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00122228
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508130 n_act=130 n_pre=114 n_req=1073 n_rd=1718 n_write=428 bw_util=0.008407
n_activity=10088 dram_eff=0.4255
bk0: 130a 509936i bk1: 126a 509972i bk2: 152a 509657i bk3: 152a 509634i bk4: 188a 509745i bk5: 188a 509773i bk6: 140a 509917i bk7: 132a 509943i bk8: 130a 510182i bk9: 134a 510157i bk10: 76a 510295i bk11: 72a 510303i bk12: 6a 510497i bk13: 4a 510509i bk14: 44a 510302i bk15: 44a 510353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133589
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508152 n_act=121 n_pre=105 n_req=1071 n_rd=1712 n_write=430 bw_util=0.008391
n_activity=9987 dram_eff=0.429
bk0: 128a 509966i bk1: 124a 509958i bk2: 152a 509673i bk3: 152a 509668i bk4: 188a 509710i bk5: 188a 509771i bk6: 136a 509945i bk7: 132a 509901i bk8: 134a 510145i bk9: 132a 510188i bk10: 74a 510312i bk11: 74a 510343i bk12: 6a 510501i bk13: 6a 510517i bk14: 46a 510304i bk15: 40a 510367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143971
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508128 n_act=132 n_pre=116 n_req=1072 n_rd=1712 n_write=432 bw_util=0.008399
n_activity=10111 dram_eff=0.4241
bk0: 132a 509966i bk1: 124a 509976i bk2: 152a 509717i bk3: 152a 509698i bk4: 188a 509753i bk5: 188a 509786i bk6: 136a 509915i bk7: 130a 509864i bk8: 132a 510153i bk9: 136a 510182i bk10: 80a 510293i bk11: 70a 510331i bk12: 4a 510500i bk13: 4a 510518i bk14: 42a 510313i bk15: 42a 510360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00121641
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508108 n_act=139 n_pre=123 n_req=1075 n_rd=1714 n_write=436 bw_util=0.008423
n_activity=10147 dram_eff=0.4238
bk0: 128a 509962i bk1: 124a 509945i bk2: 152a 509704i bk3: 152a 509709i bk4: 188a 509737i bk5: 192a 509719i bk6: 138a 509899i bk7: 132a 509867i bk8: 132a 510173i bk9: 132a 510141i bk10: 76a 510321i bk11: 74a 510333i bk12: 6a 510501i bk13: 2a 510519i bk14: 44a 510305i bk15: 42a 510349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121249
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508114 n_act=131 n_pre=115 n_req=1080 n_rd=1720 n_write=440 bw_util=0.008462
n_activity=10107 dram_eff=0.4274
bk0: 124a 509957i bk1: 124a 509998i bk2: 154a 509733i bk3: 154a 509687i bk4: 188a 509758i bk5: 192a 509743i bk6: 136a 509868i bk7: 134a 509833i bk8: 132a 510176i bk9: 132a 510145i bk10: 78a 510312i bk11: 72a 510313i bk12: 2a 510503i bk13: 10a 510494i bk14: 46a 510299i bk15: 42a 510323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136527
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508118 n_act=130 n_pre=114 n_req=1079 n_rd=1722 n_write=436 bw_util=0.008454
n_activity=10129 dram_eff=0.4261
bk0: 128a 509919i bk1: 124a 509951i bk2: 152a 509730i bk3: 156a 509679i bk4: 188a 509723i bk5: 192a 509690i bk6: 138a 509902i bk7: 134a 509898i bk8: 132a 510179i bk9: 136a 510190i bk10: 78a 510302i bk11: 70a 510324i bk12: 4a 510507i bk13: 6a 510505i bk14: 42a 510306i bk15: 42a 510345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142012
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508120 n_act=132 n_pre=116 n_req=1076 n_rd=1720 n_write=432 bw_util=0.008431
n_activity=10152 dram_eff=0.424
bk0: 124a 509926i bk1: 124a 509955i bk2: 154a 509738i bk3: 156a 509699i bk4: 188a 509743i bk5: 192a 509722i bk6: 138a 509905i bk7: 136a 509925i bk8: 132a 510194i bk9: 132a 510182i bk10: 76a 510317i bk11: 74a 510318i bk12: 6a 510509i bk13: 2a 510527i bk14: 44a 510325i bk15: 42a 510324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00118507
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508142 n_act=127 n_pre=111 n_req=1070 n_rd=1712 n_write=428 bw_util=0.008384
n_activity=10032 dram_eff=0.4266
bk0: 124a 509936i bk1: 120a 510010i bk2: 154a 509657i bk3: 152a 509681i bk4: 188a 509719i bk5: 192a 509720i bk6: 136a 509940i bk7: 138a 509914i bk8: 132a 510180i bk9: 132a 510185i bk10: 78a 510297i bk11: 72a 510338i bk12: 2a 510509i bk13: 6a 510519i bk14: 46a 510344i bk15: 40a 510351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00117331
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508158 n_act=120 n_pre=104 n_req=1069 n_rd=1714 n_write=424 bw_util=0.008376
n_activity=10069 dram_eff=0.4247
bk0: 128a 509966i bk1: 120a 509998i bk2: 152a 509732i bk3: 152a 509719i bk4: 188a 509748i bk5: 192a 509737i bk6: 138a 509932i bk7: 134a 509925i bk8: 132a 510139i bk9: 136a 510188i bk10: 78a 510326i bk11: 70a 510351i bk12: 4a 510512i bk13: 4a 510521i bk14: 42a 510337i bk15: 44a 510341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00127125
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508164 n_act=117 n_pre=101 n_req=1069 n_rd=1714 n_write=424 bw_util=0.008376
n_activity=9931 dram_eff=0.4306
bk0: 124a 509980i bk1: 122a 509967i bk2: 152a 509711i bk3: 152a 509690i bk4: 188a 509741i bk5: 192a 509736i bk6: 138a 509865i bk7: 136a 509904i bk8: 132a 510184i bk9: 132a 510156i bk10: 76a 510313i bk11: 74a 510298i bk12: 6a 510502i bk13: 6a 510513i bk14: 46a 510343i bk15: 38a 510349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00128301
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508150 n_act=123 n_pre=107 n_req=1070 n_rd=1712 n_write=428 bw_util=0.008384
n_activity=10032 dram_eff=0.4266
bk0: 130a 509939i bk1: 118a 510025i bk2: 152a 509740i bk3: 148a 509700i bk4: 188a 509749i bk5: 192a 509738i bk6: 134a 509853i bk7: 136a 509885i bk8: 132a 510157i bk9: 134a 510198i bk10: 80a 510311i bk11: 72a 510329i bk12: 2a 510508i bk13: 6a 510516i bk14: 44a 510331i bk15: 44a 510323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00141229
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508138 n_act=129 n_pre=113 n_req=1070 n_rd=1712 n_write=428 bw_util=0.008384
n_activity=10055 dram_eff=0.4257
bk0: 130a 509934i bk1: 120a 510011i bk2: 150a 509751i bk3: 148a 509749i bk4: 188a 509745i bk5: 192a 509734i bk6: 138a 509895i bk7: 134a 509862i bk8: 132a 510152i bk9: 134a 510161i bk10: 76a 510302i bk11: 72a 510342i bk12: 6a 510512i bk13: 4a 510525i bk14: 42a 510326i bk15: 46a 510315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00159445
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508156 n_act=123 n_pre=107 n_req=1067 n_rd=1712 n_write=422 bw_util=0.00836
n_activity=9995 dram_eff=0.427
bk0: 128a 509922i bk1: 122a 510021i bk2: 152a 509736i bk3: 148a 509706i bk4: 188a 509766i bk5: 192a 509768i bk6: 134a 509905i bk7: 138a 509866i bk8: 134a 510155i bk9: 132a 510164i bk10: 76a 510307i bk11: 72a 510340i bk12: 4a 510511i bk13: 6a 510517i bk14: 44a 510296i bk15: 42a 510321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103816
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508164 n_act=118 n_pre=102 n_req=1068 n_rd=1712 n_write=424 bw_util=0.008368
n_activity=9973 dram_eff=0.4284
bk0: 130a 509900i bk1: 118a 510006i bk2: 154a 509716i bk3: 150a 509699i bk4: 188a 509715i bk5: 192a 509722i bk6: 136a 509956i bk7: 136a 509901i bk8: 130a 510176i bk9: 134a 510186i bk10: 80a 510278i bk11: 72a 510335i bk12: 2a 510509i bk13: 6a 510517i bk14: 40a 510352i bk15: 44a 510348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00149064
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508142 n_act=127 n_pre=111 n_req=1070 n_rd=1716 n_write=424 bw_util=0.008384
n_activity=10086 dram_eff=0.4244
bk0: 130a 509943i bk1: 120a 510028i bk2: 152a 509752i bk3: 154a 509696i bk4: 188a 509727i bk5: 192a 509769i bk6: 138a 509911i bk7: 134a 509929i bk8: 132a 510174i bk9: 134a 510173i bk10: 76a 510316i bk11: 72a 510303i bk12: 6a 510496i bk13: 4a 510516i bk14: 38a 510338i bk15: 46a 510343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00139074
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508140 n_act=130 n_pre=114 n_req=1068 n_rd=1712 n_write=424 bw_util=0.008368
n_activity=10062 dram_eff=0.4246
bk0: 124a 509963i bk1: 122a 510017i bk2: 154a 509738i bk3: 152a 509731i bk4: 188a 509723i bk5: 192a 509752i bk6: 134a 509939i bk7: 138a 509890i bk8: 134a 510176i bk9: 132a 510186i bk10: 76a 510318i bk11: 72a 510323i bk12: 4a 510496i bk13: 6a 510501i bk14: 42a 510345i bk15: 42a 510347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0013163
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508130 n_act=135 n_pre=119 n_req=1068 n_rd=1708 n_write=428 bw_util=0.008368
n_activity=10051 dram_eff=0.425
bk0: 128a 509960i bk1: 118a 510009i bk2: 152a 509747i bk3: 152a 509698i bk4: 184a 509688i bk5: 192a 509747i bk6: 136a 509913i bk7: 136a 509853i bk8: 130a 510162i bk9: 134a 510182i bk10: 80a 510309i bk11: 72a 510300i bk12: 2a 510512i bk13: 6a 510521i bk14: 40a 510365i bk15: 46a 510350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00142404
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508146 n_act=126 n_pre=110 n_req=1069 n_rd=1710 n_write=428 bw_util=0.008376
n_activity=10079 dram_eff=0.4242
bk0: 122a 509997i bk1: 122a 509970i bk2: 152a 509712i bk3: 152a 509751i bk4: 188a 509688i bk5: 192a 509705i bk6: 138a 509912i bk7: 132a 509886i bk8: 132a 510186i bk9: 134a 510133i bk10: 76a 510314i bk11: 74a 510321i bk12: 6a 510494i bk13: 4a 510512i bk14: 42a 510318i bk15: 44a 510322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186281
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=510520 n_nop=508144 n_act=133 n_pre=117 n_req=1063 n_rd=1702 n_write=424 bw_util=0.008329
n_activity=10045 dram_eff=0.4233
bk0: 124a 510009i bk1: 120a 510012i bk2: 148a 509806i bk3: 152a 509713i bk4: 188a 509699i bk5: 192a 509755i bk6: 132a 509884i bk7: 136a 509898i bk8: 134a 510173i bk9: 132a 510185i bk10: 78a 510313i bk11: 70a 510326i bk12: 4a 510503i bk13: 8a 510504i bk14: 42a 510317i bk15: 42a 510307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14127, Miss = 854, Miss_rate = 0.060, Pending_hits = 96, Reservation_fails = 6
L2_cache_bank[1]: Access = 15573, Miss = 853, Miss_rate = 0.055, Pending_hits = 102, Reservation_fails = 12
L2_cache_bank[2]: Access = 8708, Miss = 856, Miss_rate = 0.098, Pending_hits = 109, Reservation_fails = 33
L2_cache_bank[3]: Access = 8144, Miss = 855, Miss_rate = 0.105, Pending_hits = 116, Reservation_fails = 56
L2_cache_bank[4]: Access = 8914, Miss = 855, Miss_rate = 0.096, Pending_hits = 99, Reservation_fails = 50
L2_cache_bank[5]: Access = 9035, Miss = 854, Miss_rate = 0.095, Pending_hits = 103, Reservation_fails = 42
L2_cache_bank[6]: Access = 8181, Miss = 854, Miss_rate = 0.104, Pending_hits = 113, Reservation_fails = 58
L2_cache_bank[7]: Access = 8989, Miss = 852, Miss_rate = 0.095, Pending_hits = 108, Reservation_fails = 17
L2_cache_bank[8]: Access = 8959, Miss = 852, Miss_rate = 0.095, Pending_hits = 110, Reservation_fails = 14
L2_cache_bank[9]: Access = 8713, Miss = 853, Miss_rate = 0.098, Pending_hits = 98, Reservation_fails = 29
L2_cache_bank[10]: Access = 10531, Miss = 853, Miss_rate = 0.081, Pending_hits = 107, Reservation_fails = 27
L2_cache_bank[11]: Access = 9713, Miss = 855, Miss_rate = 0.088, Pending_hits = 96, Reservation_fails = 27
L2_cache_bank[12]: Access = 9381, Miss = 858, Miss_rate = 0.091, Pending_hits = 111, Reservation_fails = 25
L2_cache_bank[13]: Access = 41863, Miss = 859, Miss_rate = 0.021, Pending_hits = 98, Reservation_fails = 22
L2_cache_bank[14]: Access = 41783, Miss = 856, Miss_rate = 0.020, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[15]: Access = 40650, Miss = 856, Miss_rate = 0.021, Pending_hits = 107, Reservation_fails = 11
L2_cache_bank[16]: Access = 46298, Miss = 857, Miss_rate = 0.019, Pending_hits = 97, Reservation_fails = 29
L2_cache_bank[17]: Access = 46687, Miss = 860, Miss_rate = 0.018, Pending_hits = 108, Reservation_fails = 86
L2_cache_bank[18]: Access = 45777, Miss = 861, Miss_rate = 0.019, Pending_hits = 86, Reservation_fails = 43
L2_cache_bank[19]: Access = 46288, Miss = 860, Miss_rate = 0.019, Pending_hits = 107, Reservation_fails = 9
L2_cache_bank[20]: Access = 46431, Miss = 856, Miss_rate = 0.018, Pending_hits = 106, Reservation_fails = 32
L2_cache_bank[21]: Access = 45546, Miss = 857, Miss_rate = 0.019, Pending_hits = 96, Reservation_fails = 1
L2_cache_bank[22]: Access = 45132, Miss = 857, Miss_rate = 0.019, Pending_hits = 117, Reservation_fails = 17
L2_cache_bank[23]: Access = 47194, Miss = 856, Miss_rate = 0.018, Pending_hits = 133, Reservation_fails = 42
L2_cache_bank[24]: Access = 46043, Miss = 856, Miss_rate = 0.019, Pending_hits = 115, Reservation_fails = 36
L2_cache_bank[25]: Access = 29150, Miss = 856, Miss_rate = 0.029, Pending_hits = 106, Reservation_fails = 1
L2_cache_bank[26]: Access = 15078, Miss = 856, Miss_rate = 0.057, Pending_hits = 91, Reservation_fails = 3
L2_cache_bank[27]: Access = 14091, Miss = 858, Miss_rate = 0.061, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[28]: Access = 12560, Miss = 856, Miss_rate = 0.068, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[29]: Access = 14074, Miss = 854, Miss_rate = 0.061, Pending_hits = 104, Reservation_fails = 29
L2_cache_bank[30]: Access = 14988, Miss = 855, Miss_rate = 0.057, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[31]: Access = 13040, Miss = 851, Miss_rate = 0.065, Pending_hits = 112, Reservation_fails = 0
L2_total_cache_accesses = 781641
L2_total_cache_misses = 27381
L2_total_cache_miss_rate = 0.0350
L2_total_cache_pending_hits = 3356
L2_total_cache_reservation_fails = 757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1045619
icnt_total_pkts_simt_to_mem=1771273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.9043
	minimum = 6
	maximum = 59
Network latency average = 14.1594
	minimum = 6
	maximum = 49
Slowest packet = 735749
Flit latency average = 15.4534
	minimum = 6
	maximum = 45
Slowest flit = 2317471
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0804359
	minimum = 0.00190338 (at node 26)
	maximum = 0.151741 (at node 11)
Accepted packet rate average = 0.0804359
	minimum = 0.00190338 (at node 26)
	maximum = 0.151741 (at node 11)
Injected flit rate average = 0.124768
	minimum = 0.0095169 (at node 26)
	maximum = 0.297804 (at node 11)
Accepted flit rate average= 0.124768
	minimum = 0.00190338 (at node 26)
	maximum = 0.294193 (at node 38)
Injected packet length average = 1.55115
Accepted packet length average = 1.55115
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5379 (19 samples)
	minimum = 6 (19 samples)
	maximum = 74.2632 (19 samples)
Network latency average = 12.0354 (19 samples)
	minimum = 6 (19 samples)
	maximum = 65.4211 (19 samples)
Flit latency average = 11.6235 (19 samples)
	minimum = 6 (19 samples)
	maximum = 61.8947 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.024301 (19 samples)
	minimum = 0.00899805 (19 samples)
	maximum = 0.0616518 (19 samples)
Accepted packet rate average = 0.024301 (19 samples)
	minimum = 0.00899805 (19 samples)
	maximum = 0.0616518 (19 samples)
Injected flit rate average = 0.0539008 (19 samples)
	minimum = 0.0205102 (19 samples)
	maximum = 0.162027 (19 samples)
Accepted flit rate average = 0.0539008 (19 samples)
	minimum = 0.0227199 (19 samples)
	maximum = 0.145711 (19 samples)
Injected packet size average = 2.21805 (19 samples)
Accepted packet size average = 2.21805 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 50 sec (350 sec)
gpgpu_simulation_rate = 119135 (inst/sec)
gpgpu_simulation_rate = 1915 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,670485)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (663,670485), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 20 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 11.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 664
gpu_sim_insn = 17120
gpu_ipc =      25.7831
gpu_tot_sim_cycle = 671149
gpu_tot_sim_insn = 41714669
gpu_tot_ipc =      62.1541
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 59550
gpu_total_sim_rate=119184

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2744680
	L1I_total_cache_misses = 2590
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 96567, Miss = 40724, Miss_rate = 0.422, Pending_hits = 4149, Reservation_fails = 79481
	L1D_cache_core[1]: Access = 97253, Miss = 40454, Miss_rate = 0.416, Pending_hits = 4340, Reservation_fails = 80901
	L1D_cache_core[2]: Access = 145632, Miss = 57019, Miss_rate = 0.392, Pending_hits = 3987, Reservation_fails = 107435
	L1D_cache_core[3]: Access = 145452, Miss = 57200, Miss_rate = 0.393, Pending_hits = 4275, Reservation_fails = 103683
	L1D_cache_core[4]: Access = 145398, Miss = 56850, Miss_rate = 0.391, Pending_hits = 4347, Reservation_fails = 105911
	L1D_cache_core[5]: Access = 148951, Miss = 59100, Miss_rate = 0.397, Pending_hits = 4230, Reservation_fails = 105512
	L1D_cache_core[6]: Access = 144066, Miss = 56243, Miss_rate = 0.390, Pending_hits = 4563, Reservation_fails = 103677
	L1D_cache_core[7]: Access = 85838, Miss = 34593, Miss_rate = 0.403, Pending_hits = 3462, Reservation_fails = 61229
	L1D_cache_core[8]: Access = 87832, Miss = 35634, Miss_rate = 0.406, Pending_hits = 3391, Reservation_fails = 60625
	L1D_cache_core[9]: Access = 136962, Miss = 36921, Miss_rate = 0.270, Pending_hits = 19320, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 137279, Miss = 52933, Miss_rate = 0.386, Pending_hits = 3655, Reservation_fails = 65184
	L1D_cache_core[11]: Access = 145177, Miss = 57311, Miss_rate = 0.395, Pending_hits = 4147, Reservation_fails = 48059
	L1D_cache_core[12]: Access = 99645, Miss = 41520, Miss_rate = 0.417, Pending_hits = 3862, Reservation_fails = 75978
	L1D_cache_core[13]: Access = 146200, Miss = 57117, Miss_rate = 0.391, Pending_hits = 4147, Reservation_fails = 104940
	L1D_cache_core[14]: Access = 145500, Miss = 56727, Miss_rate = 0.390, Pending_hits = 4566, Reservation_fails = 103309
	L1D_total_cache_accesses = 1907752
	L1D_total_cache_misses = 740346
	L1D_total_cache_miss_rate = 0.3881
	L1D_total_cache_pending_hits = 76441
	L1D_total_cache_reservation_fails = 1290304
	L1D_cache_data_port_util = 0.187
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 75506
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1072813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 288054
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 674518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1002250
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2742090
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2590
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11140, 11140, 11119, 11119, 11119, 11119, 11119, 11119, 6495, 6495, 6188, 6188, 6223, 6223, 6188, 6188, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 
gpgpu_n_tot_thrd_icount = 159725568
gpgpu_n_tot_w_icount = 4991424
gpgpu_n_stall_shd_mem = 1738655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65825
gpgpu_n_mem_write_global = 715655
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5484908
gpgpu_n_store_insn = 2629726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2211022
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1738655
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2314162	W0_Idle:861698	W0_Scoreboard:3475916	W1:3678824	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1170226
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 526600 {8:65825,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37395512 {40:572222,72:78129,136:65304,}
traffic_breakdown_coretomem[INST_ACC_R] = 1464 {8:183,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8952200 {136:65825,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725240 {8:715655,}
traffic_breakdown_memtocore[INST_ACC_R] = 24888 {136:183,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 193 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 671148 
mrq_lat_table:19677 	10708 	2731 	677 	382 	59 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	778022 	3455 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	135655 	68495 	203261 	374223 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36693 	20249 	7765 	1107 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	202817 	218435 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1333 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        32        32        32        32        32        32        14        12         0         0         6         6 
dram[1]:        34        34        38        36        32        32        32        32        32        32        14        12         0         0         6         6 
dram[2]:        34        34        38        36        32        32        32        32        32        32        14        12         0         0         6         6 
dram[3]:        34        34        38        36        32        32        32        32        32        32        12        12         0         0         7         6 
dram[4]:        34        34        38        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[5]:        34        34        38        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[6]:        18        34        38        36        32        32        32        32        32        32        12        12         0         0         6         4 
dram[7]:        20        34        38        36        32        32        32        32        32        32        12        12         0         0         6         4 
dram[8]:        20        34        38        36        32        32        32        32        32        32        12        12         0         0         6         4 
dram[9]:        36        34        38        38        32        32        32        32        32        32        12        12         0         0         6         5 
dram[10]:        36        36        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[11]:        28        36        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[12]:        28        36        36        38        32        32        32        32        32        32        12        12         0         1         6         4 
dram[13]:        36        35        36        38        32        32        32        32        32        32        12        12         0         1         6         4 
dram[14]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[15]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[16]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[17]:        36        34        36        38        32        32        32        32        32        32        12        12         0         2         7         5 
dram[18]:        36        34        36        38        32        32        32        32        32        32        12        12         0         1         6         6 
dram[19]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         6 
dram[20]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         6 
dram[21]:        36        32        36        38        32        32        32        32        32        32        12        12         0         0         6         8 
dram[22]:        36        32        36        38        32        32        32        32        32        32        12        12         0         0         6         8 
dram[23]:        28        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[24]:        28        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[25]:        28        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[26]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[27]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[28]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         9 
dram[29]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         7 
dram[30]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6        11 
dram[31]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056    109156    109389     95468     82404    141562    110723     91947     91954     98708     85156     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489     98230     77197    109925    123151     91913     92351     85121     84859     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874    101227    109348    115709    105601     92052     91776     84983     85237     87546     86678    132095    113661 
dram[3]:    158966    140515    165828    108995     52298    111763    121284    114817     92048     92447     85476     85292     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164     64625    110639    106998    105591     93302     92023     85235     85454     94624     84937    111107    120848 
dram[5]:    137921    147700    164240    108605     70299    110472    111489     98836     92077     93107     86348     85215     84067     83199    128684    110214 
dram[6]:    155572    145968    108997    109524     75282    109738    109662    122693     92092     92087     85193     85642     82325     92083    109333    127858 
dram[7]:    145146    163343    109517    108899     86536    109683    120872    128847     92175     91855     85649     84924     91241     90375    116549    117446 
dram[8]:    143405    144246    109438    109362     90376    109368    125553    129317     91922     91911     85194     85039     89502     99066    125275    115669 
dram[9]:    152196    142484    167858    109662     93328    109617    110930    139952     92012     92339     85467     85013     87764     88634    114783    124452 
dram[10]:    141662    159980    109741    166364     96430    108994    123305    101469     92937     91762     84991     85192     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     87541     49668    112907    111212    116557     91846     95725     85706     85287     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532     52255    110503     92549    103913     92105     92129     85245     87317     84285     84243    111315    121034 
dram[13]:    138142    156596    109465    105855     62911    109297    112069     91263     92279     91996     86424     85065     84283     82508    109571    110363 
dram[14]:    155802    146173    109595    109521     69170    109695    116672    122166     92100     92182     85281     84990     82541     92299    118541    117594 
dram[15]:    145378    144429    109359    109584     97314    110017    119278    127862     92281     91957     85829     86404    100123     90592    116783    117578 
dram[16]:    143630    153184    109453    109203    100424     90946    124977    129567     91929     91922     85113     85176     89727    107910    125528    115876 
dram[17]:    152399    142437    167929    109833    102598     93968    111800    138362     92011     93177     85493     84801     87985     88496    115013    114133 
dram[18]:    141841    140787    108707    166494    106198     87899    109993    112528     91807     91932     84949     85946     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759     95900     65980    102180    113967     91977     91951     87263     85212     86245    104545    122112    112426 
dram[20]:    148995    135986    164743    110236     71458     46234     91722    102041     92071     92225     85343     85056     84505     85372    111480    110688 
dram[21]:    138363    154444    109083    109929     68892     63596    113941    110151     92784     92134     85164     85174     93358     83634    109736    110690 
dram[22]:    145591    143445    109598    109260     64734     68819    119122    128692     92060     92159     86142     84957     82766    101173    118686    117906 
dram[23]:    145590    141664    109179    109408     92632     81026    120490    137451     92303     91897     85580     85111    108965     90809    117018    126604 
dram[24]:    143825    150355    109340    109330     95568     84958    129108    131385     91883     91960     85095     85745     89942     89070    134400    116138 
dram[25]:    142079    139845    168455    101126     97874     88051    119440    110445     91919     91756     86437     85044     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683     91915     90180    109037    115151     91771     91816     84965     87345    105601     87330    113530    123190 
dram[27]:    140332    146800     87861    164918     84716     78088    112850    117942     92463     92059     85215     85189     86462     85587    131045    112610 
dram[28]:    138587    136126    164739    109063     79849     87362     88036    100688     92006     92188     85487     84985     84722     94409    111746    110853 
dram[29]:    138586    162333     93305    109468     73655     75551     82583    121474     92723     92055     85130     85750    102231     83851    110000    119772 
dram[30]:    145799    144158     97789    109131     41090     42931    118128    125463     92018     92465     85896     84907     82983    101389    127602    118106 
dram[31]:    154518    141745    109028    109258     79309     66819    117558    135552     92206     91719     85986     85284     90159     91025    117190    135448 
average row accesses per activate:
dram[0]:  7.400000  6.076923 27.500000 26.500000 25.600000 21.666666  4.473684  3.708333 22.666666 21.666666 13.333333 13.000000  2.000000  2.000000  2.454545  2.545455 
dram[1]:  5.133333  4.687500 18.500000 26.750000 25.600000 21.666666  4.833333  4.777778 21.666666 22.333334 13.666667 12.000000  2.000000  2.000000  2.363636  3.222222 
dram[2]:  4.875000  5.428571 27.750000 26.750000 25.600000 32.000000  4.833333  5.312500 22.000000 22.000000 13.000000 12.333333  4.000000  2.000000  2.272727  2.230769 
dram[3]:  3.850000  5.500000 28.000000 27.000000 16.000000 32.000000  4.200000  5.437500 22.333334 21.666666 12.666667 12.333333  2.000000  2.000000  3.000000  2.545455 
dram[4]:  3.950000  5.357143 27.750000 27.250000 16.000000 32.000000  6.071429  4.300000 21.666666 22.333334 13.000000 12.000000  2.000000  2.000000  2.600000  3.222222 
dram[5]:  4.333333  7.700000 27.750000 27.000000 21.333334 32.000000  6.071429  5.312500 22.000000 22.000000 12.333333 12.333333  4.000000  2.000000  2.500000  3.222222 
dram[6]:  4.000000  6.333333 27.500000 27.000000 21.333334 32.000000  4.666667  4.350000 22.333334 21.666666 12.666667 12.333333  2.000000  3.000000  2.700000  3.428571 
dram[7]:  4.937500  5.769231 27.500000 27.000000 21.333334 32.000000  3.541667  4.722222 21.666666 22.666666 13.000000 12.000000  3.000000  1.000000  2.000000  3.714286 
dram[8]:  5.062500  5.133333 27.500000 27.000000 21.333334 32.000000  4.666667  4.777778 22.333334 22.000000 12.333333 12.333333  3.000000  2.000000  2.363636  3.428571 
dram[9]:  4.764706  5.428571 27.500000 28.750000 21.333334 32.000000  4.200000  4.666667 22.000000 22.333334 13.000000 11.666667  2.000000  3.000000  2.363636  3.428571 
dram[10]:  4.764706  4.388889 26.500000 28.750000 25.600000 31.500000  4.777778  3.727273 21.666666 22.333334 12.666667 12.000000  3.000000  1.000000  2.363636  2.888889 
dram[11]:  3.681818  4.050000 27.750000 19.000000 16.000000 31.500000  4.200000  4.000000 22.333334 22.000000 12.333333 12.333333  3.000000  2.000000  2.888889  3.428571 
dram[12]:  4.150000  5.333333 27.750000 19.166666 16.000000 31.500000  4.200000  3.636364 22.000000 22.333334 13.000000 11.666667  2.000000  2.000000  3.714286  2.666667 
dram[13]:  4.882353  4.937500 27.500000 28.500000 21.333334 31.500000  3.384615  4.000000 21.666666 22.333334 12.666667 12.000000  3.000000  1.000000  2.153846  5.200000 
dram[14]:  5.125000  4.875000 27.500000 28.500000 21.333334 31.500000  4.526316  3.681818 22.333334 22.000000 12.333333 12.333333  3.000000  3.000000  3.222222  3.428571 
dram[15]:  5.600000  5.200000 27.500000 28.500000 21.333334 31.500000  3.440000  3.000000 22.000000 22.666666 13.333333 11.666667  2.000000  2.000000  2.454545  3.571429 
dram[16]:  5.466667  4.588235 27.500000 28.500000 25.600000 16.250000  3.000000  3.565217 22.000000 22.000000 12.666667 12.333333  3.000000  1.000000  3.111111  2.272727 
dram[17]:  5.714286  6.500000 27.750000 29.000000 25.600000 21.666666  3.307692  3.608696 22.000000 22.000000 13.000000 12.000000  1.000000  2.500000  2.636364  2.363636 
dram[18]:  4.823529  4.588235 27.500000 29.000000 25.600000 16.250000  4.350000  4.050000 22.000000 22.666666 13.000000 11.666667  2.000000  1.500000  2.454545  3.000000 
dram[19]:  4.705883  4.105263 27.250000 29.000000 16.000000 16.250000  4.350000  5.125000 22.000000 22.000000 12.666667 12.333333  3.000000  1.000000  2.545455  2.454545 
dram[20]:  4.210526  4.933333 27.250000 28.500000 16.000000 16.250000  7.166667  3.772727 22.000000 22.000000 13.000000 12.000000  1.000000  3.000000  2.636364  2.600000 
dram[21]:  5.466667  4.800000 27.000000 28.500000 16.000000 21.666666  4.833333  4.764706 22.000000 22.666666 13.000000 11.666667  2.000000  2.000000  2.454545  3.500000 
dram[22]:  5.714286  5.214286 27.000000 28.500000 16.000000 21.666666  4.350000  4.823529 22.000000 22.000000 12.666667 12.333333  3.000000  3.000000  4.142857  2.777778 
dram[23]:  4.611111  6.454545 27.000000 28.000000 21.333334 21.666666  3.541667  4.941176 22.000000 22.333334 13.333333 12.000000  1.000000  3.000000  2.800000  3.111111 
dram[24]:  5.187500  7.200000 26.750000 28.000000 21.333334 21.666666  3.625000  3.608696 22.000000 22.333334 12.666667 12.000000  3.000000  2.000000  2.076923  3.222222 
dram[25]:  4.823529  6.083333 27.000000 27.500000 25.600000 21.666666  4.200000  4.473684 22.333334 22.000000 12.666667 12.000000  2.000000  3.000000  2.545455  2.454545 
dram[26]:  5.187500  5.916667 18.500000 27.750000 18.285715 21.666666  5.375000  4.000000 21.666666 22.333334 13.333333 12.000000  1.000000  3.000000  3.111111  4.000000 
dram[27]:  5.187500  5.538462 18.333334 28.250000 16.000000 18.571428  3.954545  4.150000 22.000000 22.333334 12.666667 12.000000  3.000000  2.000000  3.000000  3.625000 
dram[28]:  5.000000  4.866667 18.500000 28.000000 21.333334 16.250000  4.250000  3.269231 22.333334 22.000000 12.666667 12.000000  2.000000  3.000000  4.142857  3.375000 
dram[29]:  5.125000  4.733333 18.333334 28.000000 15.750000 16.250000  4.400000  3.230769 21.666666 22.333334 13.333333 12.000000  1.000000  3.000000  2.800000  3.625000 
dram[30]:  5.500000  6.083333 27.500000 28.000000 16.250000 16.250000  4.045455  3.904762 22.000000 22.333334 12.666667 12.333333  3.000000  2.000000  2.636364  3.500000 
dram[31]:  6.000000  5.142857 26.500000 28.000000 21.666666 16.250000  3.583333  3.652174 22.333334 22.000000 13.000000 11.666667  2.000000  4.000000  2.900000  2.076923 
average row locality = 34240/4007 = 8.545046
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        60        63        76        74        94        94        67        69        68        65        40        39         2         2        21        22 
dram[1]:        62        61        76        75        94        94        69        68        65        67        41        36         2         2        20        23 
dram[2]:        62        62        77        75        94        94        69        67        66        66        39        37         4         2        19        23 
dram[3]:        61        63        78        74        94        94        68        69        67        65        38        37         2         2        21        22 
dram[4]:        63        61        77        75        94        94        69        68        65        67        39        36         2         2        20        23 
dram[5]:        62        63        77        74        94        94        69        67        66        66        37        37         4         2        19        23 
dram[6]:        64        62        76        74        94        94        68        69        67        65        38        37         2         3        21        20 
dram[7]:        63        61        76        74        94        94        69        67        65        68        39        36         3         1        20        22 
dram[8]:        63        63        76        74        94        94        68        68        67        66        37        37         3         2        20        20 
dram[9]:        63        62        76        77        94        94        68        67        66        67        39        35         2         3        20        20 
dram[10]:        63        63        74        77        94        93        70        67        65        67        38        36         3         1        20        22 
dram[11]:        63        65        77        76        94        94        68        66        67        66        37        37         3         2        20        20 
dram[12]:        65        64        77        77        94        94        68        66        66        67        39        35         2         4        20        20 
dram[13]:        65        63        76        76        94        94        70        66        65        67        38        36         3         2        22        22 
dram[14]:        64        62        76        76        94        94        68        66        67        66        37        37         3         3        23        20 
dram[15]:        66        62        76        76        94        94        68        65        66        68        40        35         2         2        21        21 
dram[16]:        64        62        76        76        94        96        69        66        66        66        38        37         3         1        22        21 
dram[17]:        62        62        77        77        94        96        68        67        66        66        39        36         1         5        23        21 
dram[18]:        64        62        76        78        94        96        69        67        66        68        39        35         2         3        21        21 
dram[19]:        62        62        77        78        94        96        69        68        66        66        38        37         3         1        22        21 
dram[20]:        62        60        77        76        94        96        68        69        66        66        39        36         1         3        23        20 
dram[21]:        64        60        76        76        94        96        69        67        66        68        39        35         2         2        21        22 
dram[22]:        62        61        76        76        94        96        69        68        66        66        38        37         3         3        23        19 
dram[23]:        65        59        76        74        94        96        67        68        66        67        40        36         1         3        22        22 
dram[24]:        65        60        75        74        94        96        69        67        66        67        38        36         3         2        21        23 
dram[25]:        64        61        76        74        94        96        67        69        67        66        38        36         2         3        22        21 
dram[26]:        65        59        77        75        94        96        68        68        65        67        40        36         1         3        22        22 
dram[27]:        65        60        76        77        94        96        69        67        66        67        38        36         3         2        21        23 
dram[28]:        62        61        77        76        94        96        67        69        67        66        38        36         2         3        23        21 
dram[29]:        64        59        76        76        92        96        68        68        65        67        40        36         1         3        22        23 
dram[30]:        61        61        76        76        94        96        69        66        66        67        38        37         3         2        23        22 
dram[31]:        62        60        74        76        94        96        66        68        67        66        39        35         2         4        23        21 
total reads: 27397
bank skew: 96/1 = 96.00
chip skew: 861/852 = 1.01
number of total write accesses:
dram[0]:        14        16        34        32        34        36        18        20         0         0         0         0         0         0         6         6 
dram[1]:        15        14        35        32        34        36        18        18         0         0         0         0         0         0         6         6 
dram[2]:        16        14        34        32        34        34        18        18         0         0         0         0         0         0         6         6 
dram[3]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         6 
dram[4]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         6 
dram[5]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         6 
dram[6]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         4 
dram[7]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         4 
dram[8]:        18        14        34        34        34        34        16        18         0         0         0         0         0         0         6         4 
dram[9]:        18        14        34        38        34        34        16        17         0         0         0         0         0         0         6         4 
dram[10]:        18        16        32        38        34        33        16        15         0         0         0         0         0         0         6         4 
dram[11]:        18        16        34        38        34        32        16        14         0         0         0         0         0         0         6         4 
dram[12]:        18        16        34        38        34        32        16        14         0         0         0         0         0         0         6         4 
dram[13]:        18        16        34        38        34        32        18        14         0         0         0         0         0         0         6         4 
dram[14]:        18        16        34        38        34        32        18        15         0         0         0         0         0         0         6         4 
dram[15]:        18        16        34        38        34        32        18        16         0         0         0         0         0         0         6         4 
dram[16]:        18        16        34        38        34        34        18        16         0         0         0         0         0         0         6         4 
dram[17]:        18        16        34        39        34        34        18        16         0         0         0         0         0         0         6         5 
dram[18]:        18        16        34        38        34        34        18        14         0         0         0         0         0         0         6         6 
dram[19]:        18        16        32        38        34        34        18        14         0         0         0         0         0         0         6         6 
dram[20]:        18        14        32        38        34        34        18        14         0         0         0         0         0         0         6         6 
dram[21]:        18        12        32        38        34        34        18        14         0         0         0         0         0         0         6         6 
dram[22]:        18        12        32        38        34        34        18        14         0         0         0         0         0         0         6         6 
dram[23]:        18        12        32        38        34        34        18        16         0         0         0         0         0         0         6         6 
dram[24]:        18        12        32        38        34        34        18        16         0         0         0         0         0         0         6         6 
dram[25]:        18        12        32        36        34        34        17        16         0         0         0         0         0         0         6         6 
dram[26]:        18        12        34        36        34        34        18        16         0         0         0         0         0         0         6         6 
dram[27]:        18        12        34        36        34        34        18        16         0         0         0         0         0         0         6         6 
dram[28]:        18        12        34        36        34        34        18        16         0         0         0         0         0         0         6         6 
dram[29]:        18        12        34        36        34        34        20        16         0         0         0         0         0         0         6         6 
dram[30]:        16        12        34        36        36        34        20        16         0         0         0         0         0         0         6         6 
dram[31]:        16        12        32        36        36        34        20        16         0         0         0         0         0         0         6         6 
total reads: 6843
min_bank_accesses = 0!
chip skew: 220/210 = 1.05
average mf latency per bank:
dram[0]:       2411      1528       214       194      8115      8483       314       333       445       406       371       362       173       173       478       455
dram[1]:       2260      1544       845       197      9559      8312       328       342       449       387       382       375       173       173       406       450
dram[2]:       2251      1663       217       196      7819       763       337       362       452       402       378       354       173       174       482       762
dram[3]:       2012      1889       215       194      6787       717       334       347       460       416       363       368       173       173       444       741
dram[4]:       1911      1281       216       199      8021       686       346       341       455       404       363       369       173       173       453       826
dram[5]:       2003      1549       221       206      7866       691       356       347       444       404       359       364       173       176       512       717
dram[6]:       2183      1438       219       208      7315       755       349       348       452       419       326       364       173       171       420      1034
dram[7]:       1867      1510       215       215      8662       738       350       329       450       422       322       353       172       178       469       830
dram[8]:       1747      1208       220       216      8674       761       348       319       456       420       307       359       177       173       440      1002
dram[9]:       1733      1534       219      1232      6958       711       341       326       460       437       295       381       176       172       484      1001
dram[10]:       1696      1832       237      1246      8286       759       354      1692       462       445       285       356       172       178       480       573
dram[11]:       1640      1734       217      1232      8146       785       350       322       458       443       275       362       177       173       441       591
dram[12]:       1756      1755       215      1214      7970       745       352       319       455       448       277       392       175      1270       512       679
dram[13]:       1815      1958       220      1256      8691       753       337       320       452       449       288       362       172      2114    244597       548
dram[14]:       1495      1953       221      1266      8651       806       335       317       449       441       297       370       177       172    235985       631
dram[15]:       1483      1787       224      1265      7079       786       336       314       435       445       314       365       173       173    253349       553
dram[16]:       2131      1962       223       871      8387      6712       336       310       434       462       314       359       171       177    243237       572
dram[17]:       1929      1995       220       221      8300      7928       339       313       426       445       339       387       178      1782    235477       559
dram[18]:       1939      2091       215       237      7105      7679       352       326       412       441       346       371       173      1003    252626       427
dram[19]:       1862      2244       223       216      8718      7765       348       327       408       443       360       387       172       177    244695       449
dram[20]:       1729      1724       222       222      8700      8592       339       315       411       446       360       381       177       172    157204       421
dram[21]:       1895      1795       227       219      7045      8419       344       315       401       447       364       380       173       174    252655       428
dram[22]:       1806      1967       228       217      7635      6890       349       325       413       466       358       382       172       174    235283       516
dram[23]:       1770      2017       217       222      8938      7849       368       318       406       443       367       377       178       173    243841       408
dram[24]:       1706      1769       225       215      7567      7690       344       313       404       455       370       384       172       173    252581       463
dram[25]:       1843      1989       213       218      7985      6743       342       302       409       450       352       390       174       174     81411       433
dram[26]:       1771      2110       211       221      9284      8448       346       304       410       453       358       365       177       174       402       445
dram[27]:       1594      1870       207       227      7839      8463       342       314       400       446       363       374       171       173       426       430
dram[28]:       1642      1972       213       220      7096      6873       342       307       400       459       362       375       173       174       403       435
dram[29]:       1762      1847       200       221      8496      7551       330       310       416       453       383       372       177       172       428       474
dram[30]:       1572      2046       205       215      8102      8723       331       325       398       454       366       369       172       173       433       440
dram[31]:       1423      2180       202       223      7234      7577       337       322       399       446       370       380       176       173       435       470
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       286       276       250       277       271       255       177       177       381       379
dram[1]:        350       408       475       343       385       273       272       271       271       252       254       253       178       177       306       314
dram[2]:        378       448       483       524       264       359       309       273       252       251       252       250       178       178       360       413
dram[3]:        343       400       275       252       273       302       268       269       253       270       250       250       177       177       268       301
dram[4]:        299       346       252       260       307       256       271       276       273       266       272       252       177       177       326       307
dram[5]:        307       363       286       267       254       301       268       279       270       254       270       257       178       178       369       302
dram[6]:        386       381       454       325       414       360       271       273       252       252       252       269       177       177       303       255
dram[7]:        369       408       275       269       263       259       282       278       257       271       255       252       177       178       328       278
dram[8]:        295       358       253       263       311       324       274       273       254       271       271       271       184       177       260       261
dram[9]:        293       341       330       253       325       287       271       279       271       253       250       253       182       177       292       259
dram[10]:        381       413       297       310       303       258       271       291       252       266       250       252       177       178       325       313
dram[11]:        322       315       263       253       277       285       331       272       254       259       252       253       185       178       275       294
dram[12]:        364       356       285       277       281       254       339       273       265       268       268       292       182       436       430       422
dram[13]:        396       407       318       293       338       320       274       271       255       253       266       254       177       407       324       400
dram[14]:        313       380       280       259       264       373       270       271       264       252       270       251       185       178       320       384
dram[15]:        340       420       269       258       278       262       272       271       269       252       271       271       177       178       352       364
dram[16]:        323       373       265       264       533       503       271       274       254       276       253       252       177       177       262       272
dram[17]:        403       343       268       263       409       427       289       273       256       274       260       274       178       450       283       316
dram[18]:        366       329       258       255       321       281       271       273       254       257       275       254       177       391       309       331
dram[19]:        422       349       275       262       328       320       304       271       253       252       252       269       178       177       382       383
dram[20]:        376       305       272       253       508       438       269       273       255       260       254       253       177       177       261       261
dram[21]:        293       287       289       252       392       328       274       277       278       256       257       255       177       178       338       291
dram[22]:        332       267       285       269       659       664       277       280       279       273       255       270       178       178       394       345
dram[23]:        445       537       558       263       454       359       276       274       262       261       257       261       178       177       295       279
dram[24]:        417       503       530       256       341       320       278       274       274       275       254       257       177       178       329       403
dram[25]:        426       445       465       254       255       313       273       273       276       272       267       251       178       178       304       266
dram[26]:        473       423       389       257       277       281       272       271       252       268       273       254       177       177       263       309
dram[27]:        345       432       262       251       266       317       273       271       252       268       254       272       177       177       260       267
dram[28]:        352       440       271       256       397       355       281       270       255       263       252       267       177       177       264       319
dram[29]:        360       439       489       255       405       399       271       286       256       264       254       260       177       177       272       355
dram[30]:        376       447       497       251       371       443       271       301       254       267       255       254       177       177       288       278
dram[31]:        455       532       305       258       375       385       271       269       252       254       257       252       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508653 n_act=122 n_pre=106 n_req=1072 n_rd=1712 n_write=432 bw_util=0.008391
n_activity=10062 dram_eff=0.4262
bk0: 120a 510551i bk1: 126a 510477i bk2: 152a 510224i bk3: 148a 510277i bk4: 188a 510256i bk5: 188a 510225i bk6: 134a 510435i bk7: 138a 510393i bk8: 136a 510659i bk9: 130a 510640i bk10: 80a 510774i bk11: 78a 510824i bk12: 4a 511005i bk13: 4a 511024i bk14: 42a 510831i bk15: 44a 510813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00132675
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508659 n_act=122 n_pre=106 n_req=1069 n_rd=1710 n_write=428 bw_util=0.008367
n_activity=10106 dram_eff=0.4231
bk0: 124a 510506i bk1: 122a 510485i bk2: 152a 510221i bk3: 150a 510296i bk4: 188a 510251i bk5: 188a 510214i bk6: 138a 510406i bk7: 136a 510396i bk8: 130a 510682i bk9: 134a 510699i bk10: 82a 510811i bk11: 72a 510847i bk12: 4a 511006i bk13: 4a 511023i bk14: 40a 510826i bk15: 46a 510825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125826
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508667 n_act=119 n_pre=103 n_req=1068 n_rd=1712 n_write=424 bw_util=0.00836
n_activity=10048 dram_eff=0.4252
bk0: 124a 510485i bk1: 124a 510499i bk2: 154a 510138i bk3: 150a 510207i bk4: 188a 510255i bk5: 188a 510218i bk6: 138a 510407i bk7: 134a 510437i bk8: 132a 510698i bk9: 132a 510693i bk10: 78a 510830i bk11: 74a 510843i bk12: 8a 510997i bk13: 4a 511027i bk14: 38a 510849i bk15: 46a 510822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00140111
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508659 n_act=124 n_pre=108 n_req=1067 n_rd=1710 n_write=424 bw_util=0.008352
n_activity=10077 dram_eff=0.4235
bk0: 122a 510474i bk1: 126a 510480i bk2: 156a 510225i bk3: 148a 510270i bk4: 188a 510246i bk5: 188a 510251i bk6: 136a 510451i bk7: 138a 510410i bk8: 134a 510702i bk9: 130a 510695i bk10: 76a 510821i bk11: 74a 510845i bk12: 4a 511005i bk13: 4a 511023i bk14: 42a 510851i bk15: 44a 510831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00130913
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508665 n_act=121 n_pre=105 n_req=1067 n_rd=1710 n_write=424 bw_util=0.008352
n_activity=10000 dram_eff=0.4268
bk0: 126a 510468i bk1: 122a 510494i bk2: 154a 510245i bk3: 150a 510240i bk4: 188a 510229i bk5: 188a 510242i bk6: 138a 510469i bk7: 136a 510383i bk8: 130a 510647i bk9: 134a 510681i bk10: 78a 510807i bk11: 72a 510837i bk12: 4a 511005i bk13: 4a 511020i bk14: 40a 510852i bk15: 46a 510830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125043
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508691 n_act=109 n_pre=93 n_req=1066 n_rd=1708 n_write=424 bw_util=0.008344
n_activity=10046 dram_eff=0.4244
bk0: 124a 510501i bk1: 126a 510489i bk2: 154a 510173i bk3: 148a 510260i bk4: 188a 510266i bk5: 188a 510231i bk6: 138a 510487i bk7: 134a 510405i bk8: 132a 510668i bk9: 132a 510698i bk10: 74a 510802i bk11: 74a 510847i bk12: 8a 511002i bk13: 4a 511024i bk14: 38a 510847i bk15: 46a 510815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124651
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508675 n_act=119 n_pre=103 n_req=1064 n_rd=1708 n_write=420 bw_util=0.008328
n_activity=9916 dram_eff=0.4292
bk0: 128a 510466i bk1: 124a 510464i bk2: 152a 510197i bk3: 148a 510201i bk4: 188a 510246i bk5: 188a 510255i bk6: 136a 510410i bk7: 138a 510354i bk8: 134a 510675i bk9: 130a 510714i bk10: 76a 510838i bk11: 74a 510834i bk12: 4a 511011i bk13: 6a 511025i bk14: 42a 510850i bk15: 40a 510858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00129348
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508671 n_act=123 n_pre=107 n_req=1062 n_rd=1704 n_write=420 bw_util=0.008313
n_activity=9934 dram_eff=0.4276
bk0: 126a 510504i bk1: 122a 510511i bk2: 152a 510199i bk3: 148a 510249i bk4: 188a 510257i bk5: 188a 510285i bk6: 138a 510393i bk7: 134a 510364i bk8: 130a 510681i bk9: 136a 510653i bk10: 78a 510831i bk11: 72a 510836i bk12: 6a 511007i bk13: 2a 511027i bk14: 40a 510835i bk15: 44a 510862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103517
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508679 n_act=117 n_pre=101 n_req=1064 n_rd=1704 n_write=424 bw_util=0.008328
n_activity=9990 dram_eff=0.426
bk0: 126a 510455i bk1: 126a 510479i bk2: 152a 510233i bk3: 148a 510266i bk4: 188a 510249i bk5: 188a 510241i bk6: 136a 510433i bk7: 136a 510384i bk8: 134a 510689i bk9: 132a 510675i bk10: 74a 510800i bk11: 74a 510823i bk12: 6a 511009i bk13: 4a 511024i bk14: 40a 510835i bk15: 40a 510869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112128
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508667 n_act=119 n_pre=103 n_req=1068 n_rd=1706 n_write=430 bw_util=0.00836
n_activity=9986 dram_eff=0.4278
bk0: 126a 510463i bk1: 124a 510449i bk2: 152a 510158i bk3: 154a 510182i bk4: 188a 510274i bk5: 188a 510235i bk6: 136a 510433i bk7: 134a 510386i bk8: 132a 510645i bk9: 134a 510685i bk10: 78a 510835i bk11: 70a 510858i bk12: 4a 511016i bk13: 6a 511023i bk14: 40a 510843i bk15: 40a 510873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00136001
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508659 n_act=126 n_pre=110 n_req=1065 n_rd=1706 n_write=424 bw_util=0.008336
n_activity=10023 dram_eff=0.425
bk0: 126a 510435i bk1: 126a 510436i bk2: 148a 510237i bk3: 154a 510195i bk4: 188a 510271i bk5: 186a 510258i bk6: 140a 510440i bk7: 134a 510406i bk8: 130a 510683i bk9: 134a 510671i bk10: 76a 510805i bk11: 72a 510838i bk12: 6a 511006i bk13: 2a 511033i bk14: 40a 510848i bk15: 44a 510856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119564
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508639 n_act=134 n_pre=118 n_req=1067 n_rd=1710 n_write=424 bw_util=0.008352
n_activity=10087 dram_eff=0.4231
bk0: 126a 510418i bk1: 130a 510417i bk2: 154a 510180i bk3: 152a 510196i bk4: 188a 510240i bk5: 188a 510271i bk6: 136a 510446i bk7: 132a 510447i bk8: 134a 510689i bk9: 132a 510696i bk10: 74a 510837i bk11: 74a 510843i bk12: 6a 511008i bk13: 4a 511026i bk14: 40a 510856i bk15: 40a 510889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128174
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508641 n_act=130 n_pre=114 n_req=1070 n_rd=1716 n_write=424 bw_util=0.008375
n_activity=9995 dram_eff=0.4282
bk0: 130a 510421i bk1: 128a 510472i bk2: 154a 510221i bk3: 154a 510170i bk4: 188a 510242i bk5: 188a 510271i bk6: 136a 510439i bk7: 132a 510443i bk8: 132a 510649i bk9: 134a 510674i bk10: 78a 510809i bk11: 70a 510800i bk12: 4a 511011i bk13: 8a 511013i bk14: 40a 510848i bk15: 40a 510855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00122108
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508635 n_act=130 n_pre=114 n_req=1073 n_rd=1718 n_write=428 bw_util=0.008399
n_activity=10088 dram_eff=0.4255
bk0: 130a 510441i bk1: 126a 510477i bk2: 152a 510162i bk3: 152a 510139i bk4: 188a 510250i bk5: 188a 510278i bk6: 140a 510422i bk7: 132a 510448i bk8: 130a 510687i bk9: 134a 510662i bk10: 76a 510800i bk11: 72a 510808i bk12: 6a 511002i bk13: 4a 511014i bk14: 44a 510807i bk15: 44a 510858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133457
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508657 n_act=121 n_pre=105 n_req=1071 n_rd=1712 n_write=430 bw_util=0.008383
n_activity=9987 dram_eff=0.429
bk0: 128a 510471i bk1: 124a 510463i bk2: 152a 510178i bk3: 152a 510173i bk4: 188a 510215i bk5: 188a 510276i bk6: 136a 510450i bk7: 132a 510406i bk8: 134a 510650i bk9: 132a 510693i bk10: 74a 510817i bk11: 74a 510848i bk12: 6a 511006i bk13: 6a 511022i bk14: 46a 510809i bk15: 40a 510872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143829
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508633 n_act=132 n_pre=116 n_req=1072 n_rd=1712 n_write=432 bw_util=0.008391
n_activity=10111 dram_eff=0.4241
bk0: 132a 510471i bk1: 124a 510481i bk2: 152a 510222i bk3: 152a 510203i bk4: 188a 510258i bk5: 188a 510291i bk6: 136a 510420i bk7: 130a 510369i bk8: 132a 510658i bk9: 136a 510687i bk10: 80a 510798i bk11: 70a 510836i bk12: 4a 511005i bk13: 4a 511023i bk14: 42a 510818i bk15: 42a 510865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0012152
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508613 n_act=139 n_pre=123 n_req=1075 n_rd=1714 n_write=436 bw_util=0.008414
n_activity=10147 dram_eff=0.4238
bk0: 128a 510467i bk1: 124a 510450i bk2: 152a 510209i bk3: 152a 510214i bk4: 188a 510242i bk5: 192a 510224i bk6: 138a 510404i bk7: 132a 510372i bk8: 132a 510678i bk9: 132a 510646i bk10: 76a 510826i bk11: 74a 510838i bk12: 6a 511006i bk13: 2a 511024i bk14: 44a 510810i bk15: 42a 510854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121129
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508619 n_act=131 n_pre=115 n_req=1080 n_rd=1720 n_write=440 bw_util=0.008454
n_activity=10107 dram_eff=0.4274
bk0: 124a 510462i bk1: 124a 510503i bk2: 154a 510238i bk3: 154a 510192i bk4: 188a 510263i bk5: 192a 510248i bk6: 136a 510373i bk7: 134a 510338i bk8: 132a 510681i bk9: 132a 510650i bk10: 78a 510817i bk11: 72a 510818i bk12: 2a 511008i bk13: 10a 510999i bk14: 46a 510804i bk15: 42a 510828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136393
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508623 n_act=130 n_pre=114 n_req=1079 n_rd=1722 n_write=436 bw_util=0.008446
n_activity=10129 dram_eff=0.4261
bk0: 128a 510424i bk1: 124a 510456i bk2: 152a 510235i bk3: 156a 510184i bk4: 188a 510228i bk5: 192a 510195i bk6: 138a 510407i bk7: 134a 510403i bk8: 132a 510684i bk9: 136a 510695i bk10: 78a 510807i bk11: 70a 510829i bk12: 4a 511012i bk13: 6a 511010i bk14: 42a 510811i bk15: 42a 510850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00141872
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508625 n_act=132 n_pre=116 n_req=1076 n_rd=1720 n_write=432 bw_util=0.008422
n_activity=10152 dram_eff=0.424
bk0: 124a 510431i bk1: 124a 510460i bk2: 154a 510243i bk3: 156a 510204i bk4: 188a 510248i bk5: 192a 510227i bk6: 138a 510410i bk7: 136a 510430i bk8: 132a 510699i bk9: 132a 510687i bk10: 76a 510822i bk11: 74a 510823i bk12: 6a 511014i bk13: 2a 511032i bk14: 44a 510830i bk15: 42a 510829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0011839
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508647 n_act=127 n_pre=111 n_req=1070 n_rd=1712 n_write=428 bw_util=0.008375
n_activity=10032 dram_eff=0.4266
bk0: 124a 510441i bk1: 120a 510515i bk2: 154a 510162i bk3: 152a 510186i bk4: 188a 510224i bk5: 192a 510225i bk6: 136a 510445i bk7: 138a 510419i bk8: 132a 510685i bk9: 132a 510690i bk10: 78a 510802i bk11: 72a 510843i bk12: 2a 511014i bk13: 6a 511024i bk14: 46a 510849i bk15: 40a 510856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00117215
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508663 n_act=120 n_pre=104 n_req=1069 n_rd=1714 n_write=424 bw_util=0.008367
n_activity=10069 dram_eff=0.4247
bk0: 128a 510471i bk1: 120a 510503i bk2: 152a 510237i bk3: 152a 510224i bk4: 188a 510253i bk5: 192a 510242i bk6: 138a 510437i bk7: 134a 510430i bk8: 132a 510644i bk9: 136a 510693i bk10: 78a 510831i bk11: 70a 510856i bk12: 4a 511017i bk13: 4a 511026i bk14: 42a 510842i bk15: 44a 510846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00127
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508669 n_act=117 n_pre=101 n_req=1069 n_rd=1714 n_write=424 bw_util=0.008367
n_activity=9931 dram_eff=0.4306
bk0: 124a 510485i bk1: 122a 510472i bk2: 152a 510216i bk3: 152a 510195i bk4: 188a 510246i bk5: 192a 510241i bk6: 138a 510370i bk7: 136a 510409i bk8: 132a 510689i bk9: 132a 510661i bk10: 76a 510818i bk11: 74a 510803i bk12: 6a 511007i bk13: 6a 511018i bk14: 46a 510848i bk15: 38a 510854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00128174
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508655 n_act=123 n_pre=107 n_req=1070 n_rd=1712 n_write=428 bw_util=0.008375
n_activity=10032 dram_eff=0.4266
bk0: 130a 510444i bk1: 118a 510530i bk2: 152a 510245i bk3: 148a 510205i bk4: 188a 510254i bk5: 192a 510243i bk6: 134a 510358i bk7: 136a 510390i bk8: 132a 510662i bk9: 134a 510703i bk10: 80a 510816i bk11: 72a 510834i bk12: 2a 511013i bk13: 6a 511021i bk14: 44a 510836i bk15: 44a 510828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00141089
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508643 n_act=129 n_pre=113 n_req=1070 n_rd=1712 n_write=428 bw_util=0.008375
n_activity=10055 dram_eff=0.4257
bk0: 130a 510439i bk1: 120a 510516i bk2: 150a 510256i bk3: 148a 510254i bk4: 188a 510250i bk5: 192a 510239i bk6: 138a 510400i bk7: 134a 510367i bk8: 132a 510657i bk9: 134a 510666i bk10: 76a 510807i bk11: 72a 510847i bk12: 6a 511017i bk13: 4a 511030i bk14: 42a 510831i bk15: 46a 510820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00159288
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508661 n_act=123 n_pre=107 n_req=1067 n_rd=1712 n_write=422 bw_util=0.008352
n_activity=9995 dram_eff=0.427
bk0: 128a 510427i bk1: 122a 510526i bk2: 152a 510241i bk3: 148a 510211i bk4: 188a 510271i bk5: 192a 510273i bk6: 134a 510410i bk7: 138a 510371i bk8: 134a 510660i bk9: 132a 510669i bk10: 76a 510812i bk11: 72a 510845i bk12: 4a 511016i bk13: 6a 511022i bk14: 44a 510801i bk15: 42a 510826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103713
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508661 n_act=118 n_pre=102 n_req=1072 n_rd=1716 n_write=428 bw_util=0.008391
n_activity=10007 dram_eff=0.4285
bk0: 130a 510405i bk1: 118a 510511i bk2: 154a 510221i bk3: 150a 510204i bk4: 188a 510220i bk5: 192a 510227i bk6: 136a 510439i bk7: 136a 510406i bk8: 130a 510681i bk9: 134a 510691i bk10: 80a 510783i bk11: 72a 510840i bk12: 2a 511014i bk13: 6a 511022i bk14: 44a 510848i bk15: 44a 510853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00151265
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508639 n_act=127 n_pre=111 n_req=1074 n_rd=1720 n_write=428 bw_util=0.008407
n_activity=10130 dram_eff=0.4241
bk0: 130a 510448i bk1: 120a 510533i bk2: 152a 510257i bk3: 154a 510201i bk4: 188a 510232i bk5: 192a 510274i bk6: 138a 510395i bk7: 134a 510434i bk8: 132a 510679i bk9: 134a 510678i bk10: 76a 510821i bk11: 72a 510808i bk12: 6a 511001i bk13: 4a 511021i bk14: 42a 510835i bk15: 46a 510848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00138936
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508637 n_act=130 n_pre=114 n_req=1072 n_rd=1716 n_write=428 bw_util=0.008391
n_activity=10098 dram_eff=0.4246
bk0: 124a 510468i bk1: 122a 510522i bk2: 154a 510243i bk3: 152a 510236i bk4: 188a 510228i bk5: 192a 510257i bk6: 134a 510427i bk7: 138a 510395i bk8: 134a 510681i bk9: 132a 510691i bk10: 76a 510823i bk11: 72a 510828i bk12: 4a 511001i bk13: 6a 511006i bk14: 46a 510824i bk15: 42a 510852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00131696
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508627 n_act=135 n_pre=119 n_req=1072 n_rd=1712 n_write=432 bw_util=0.008391
n_activity=10085 dram_eff=0.4252
bk0: 128a 510465i bk1: 118a 510514i bk2: 152a 510252i bk3: 152a 510203i bk4: 184a 510193i bk5: 192a 510252i bk6: 136a 510395i bk7: 136a 510358i bk8: 130a 510667i bk9: 134a 510687i bk10: 80a 510814i bk11: 72a 510805i bk12: 2a 511017i bk13: 6a 511026i bk14: 44a 510861i bk15: 46a 510855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00144611
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508643 n_act=126 n_pre=110 n_req=1073 n_rd=1714 n_write=432 bw_util=0.008399
n_activity=10116 dram_eff=0.4243
bk0: 122a 510502i bk1: 122a 510475i bk2: 152a 510217i bk3: 152a 510256i bk4: 188a 510193i bk5: 192a 510210i bk6: 138a 510402i bk7: 132a 510391i bk8: 132a 510691i bk9: 134a 510638i bk10: 76a 510819i bk11: 74a 510826i bk12: 6a 510999i bk13: 4a 511017i bk14: 46a 510800i bk15: 44a 510827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186097
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=511025 n_nop=508641 n_act=133 n_pre=117 n_req=1067 n_rd=1706 n_write=428 bw_util=0.008352
n_activity=10081 dram_eff=0.4234
bk0: 124a 510514i bk1: 120a 510517i bk2: 148a 510311i bk3: 152a 510218i bk4: 188a 510204i bk5: 192a 510260i bk6: 132a 510372i bk7: 136a 510403i bk8: 134a 510678i bk9: 132a 510690i bk10: 78a 510818i bk11: 70a 510831i bk12: 4a 511008i bk13: 8a 511009i bk14: 46a 510794i bk15: 42a 510812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127195

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14131, Miss = 856, Miss_rate = 0.061, Pending_hits = 96, Reservation_fails = 6
L2_cache_bank[1]: Access = 15577, Miss = 855, Miss_rate = 0.055, Pending_hits = 102, Reservation_fails = 12
L2_cache_bank[2]: Access = 8710, Miss = 856, Miss_rate = 0.098, Pending_hits = 109, Reservation_fails = 33
L2_cache_bank[3]: Access = 8146, Miss = 855, Miss_rate = 0.105, Pending_hits = 116, Reservation_fails = 56
L2_cache_bank[4]: Access = 8915, Miss = 855, Miss_rate = 0.096, Pending_hits = 99, Reservation_fails = 50
L2_cache_bank[5]: Access = 9035, Miss = 854, Miss_rate = 0.095, Pending_hits = 103, Reservation_fails = 42
L2_cache_bank[6]: Access = 8181, Miss = 854, Miss_rate = 0.104, Pending_hits = 113, Reservation_fails = 58
L2_cache_bank[7]: Access = 8989, Miss = 852, Miss_rate = 0.095, Pending_hits = 108, Reservation_fails = 17
L2_cache_bank[8]: Access = 8959, Miss = 852, Miss_rate = 0.095, Pending_hits = 110, Reservation_fails = 14
L2_cache_bank[9]: Access = 8713, Miss = 853, Miss_rate = 0.098, Pending_hits = 98, Reservation_fails = 29
L2_cache_bank[10]: Access = 10531, Miss = 853, Miss_rate = 0.081, Pending_hits = 107, Reservation_fails = 27
L2_cache_bank[11]: Access = 9713, Miss = 855, Miss_rate = 0.088, Pending_hits = 96, Reservation_fails = 27
L2_cache_bank[12]: Access = 9381, Miss = 858, Miss_rate = 0.091, Pending_hits = 111, Reservation_fails = 25
L2_cache_bank[13]: Access = 41863, Miss = 859, Miss_rate = 0.021, Pending_hits = 98, Reservation_fails = 22
L2_cache_bank[14]: Access = 41783, Miss = 856, Miss_rate = 0.020, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[15]: Access = 40650, Miss = 856, Miss_rate = 0.021, Pending_hits = 107, Reservation_fails = 11
L2_cache_bank[16]: Access = 46298, Miss = 857, Miss_rate = 0.019, Pending_hits = 97, Reservation_fails = 29
L2_cache_bank[17]: Access = 46687, Miss = 860, Miss_rate = 0.018, Pending_hits = 108, Reservation_fails = 86
L2_cache_bank[18]: Access = 45777, Miss = 861, Miss_rate = 0.019, Pending_hits = 86, Reservation_fails = 43
L2_cache_bank[19]: Access = 46288, Miss = 860, Miss_rate = 0.019, Pending_hits = 107, Reservation_fails = 9
L2_cache_bank[20]: Access = 46431, Miss = 856, Miss_rate = 0.018, Pending_hits = 106, Reservation_fails = 32
L2_cache_bank[21]: Access = 45546, Miss = 857, Miss_rate = 0.019, Pending_hits = 96, Reservation_fails = 1
L2_cache_bank[22]: Access = 45132, Miss = 857, Miss_rate = 0.019, Pending_hits = 117, Reservation_fails = 17
L2_cache_bank[23]: Access = 47194, Miss = 856, Miss_rate = 0.018, Pending_hits = 133, Reservation_fails = 42
L2_cache_bank[24]: Access = 46043, Miss = 856, Miss_rate = 0.019, Pending_hits = 115, Reservation_fails = 36
L2_cache_bank[25]: Access = 29150, Miss = 856, Miss_rate = 0.029, Pending_hits = 106, Reservation_fails = 1
L2_cache_bank[26]: Access = 15082, Miss = 858, Miss_rate = 0.057, Pending_hits = 91, Reservation_fails = 3
L2_cache_bank[27]: Access = 14095, Miss = 860, Miss_rate = 0.061, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[28]: Access = 12564, Miss = 858, Miss_rate = 0.068, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[29]: Access = 14078, Miss = 856, Miss_rate = 0.061, Pending_hits = 104, Reservation_fails = 29
L2_cache_bank[30]: Access = 14992, Miss = 857, Miss_rate = 0.057, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[31]: Access = 13044, Miss = 853, Miss_rate = 0.065, Pending_hits = 112, Reservation_fails = 0
L2_total_cache_accesses = 781678
L2_total_cache_misses = 27397
L2_total_cache_miss_rate = 0.0350
L2_total_cache_pending_hits = 3356
L2_total_cache_reservation_fails = 757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1045740
icnt_total_pkts_simt_to_mem=1771374
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.09459
	minimum = 6
	maximum = 28
Network latency average = 9.09459
	minimum = 6
	maximum = 28
Slowest packet = 1563307
Flit latency average = 7.75225
	minimum = 6
	maximum = 24
Slowest flit = 2816933
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00237119
	minimum = 0 (at node 0)
	maximum = 0.0557229 (at node 11)
Accepted packet rate average = 0.00237119
	minimum = 0 (at node 0)
	maximum = 0.0557229 (at node 11)
Injected flit rate average = 0.00711356
	minimum = 0 (at node 0)
	maximum = 0.152108 (at node 11)
Accepted flit rate average= 0.00711356
	minimum = 0 (at node 0)
	maximum = 0.182229 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2657 (20 samples)
	minimum = 6 (20 samples)
	maximum = 71.95 (20 samples)
Network latency average = 11.8883 (20 samples)
	minimum = 6 (20 samples)
	maximum = 63.55 (20 samples)
Flit latency average = 11.4299 (20 samples)
	minimum = 6 (20 samples)
	maximum = 60 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.0232045 (20 samples)
	minimum = 0.00854815 (20 samples)
	maximum = 0.0613553 (20 samples)
Accepted packet rate average = 0.0232045 (20 samples)
	minimum = 0.00854815 (20 samples)
	maximum = 0.0613553 (20 samples)
Injected flit rate average = 0.0515614 (20 samples)
	minimum = 0.0194847 (20 samples)
	maximum = 0.161531 (20 samples)
Accepted flit rate average = 0.0515614 (20 samples)
	minimum = 0.0215839 (20 samples)
	maximum = 0.147537 (20 samples)
Injected packet size average = 2.22204 (20 samples)
Accepted packet size average = 2.22204 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 50 sec (350 sec)
gpgpu_simulation_rate = 119184 (inst/sec)
gpgpu_simulation_rate = 1917 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,671149)
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,671149)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3532,671149), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3571,671149), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 12.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 21 
gpu_sim_cycle = 3572
gpu_sim_insn = 74850
gpu_ipc =      20.9546
gpu_tot_sim_cycle = 674721
gpu_tot_sim_insn = 41789519
gpu_tot_ipc =      61.9360
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 59550
gpu_total_sim_rate=119398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2746340
	L1I_total_cache_misses = 2794
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 96567, Miss = 40724, Miss_rate = 0.422, Pending_hits = 4149, Reservation_fails = 79481
	L1D_cache_core[1]: Access = 97253, Miss = 40454, Miss_rate = 0.416, Pending_hits = 4340, Reservation_fails = 80901
	L1D_cache_core[2]: Access = 145632, Miss = 57019, Miss_rate = 0.392, Pending_hits = 3987, Reservation_fails = 107435
	L1D_cache_core[3]: Access = 145452, Miss = 57200, Miss_rate = 0.393, Pending_hits = 4275, Reservation_fails = 103683
	L1D_cache_core[4]: Access = 145398, Miss = 56850, Miss_rate = 0.391, Pending_hits = 4347, Reservation_fails = 105911
	L1D_cache_core[5]: Access = 148951, Miss = 59100, Miss_rate = 0.397, Pending_hits = 4230, Reservation_fails = 105512
	L1D_cache_core[6]: Access = 144066, Miss = 56243, Miss_rate = 0.390, Pending_hits = 4563, Reservation_fails = 103677
	L1D_cache_core[7]: Access = 85838, Miss = 34593, Miss_rate = 0.403, Pending_hits = 3462, Reservation_fails = 61229
	L1D_cache_core[8]: Access = 87832, Miss = 35634, Miss_rate = 0.406, Pending_hits = 3391, Reservation_fails = 60625
	L1D_cache_core[9]: Access = 136962, Miss = 36921, Miss_rate = 0.270, Pending_hits = 19320, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 137279, Miss = 52933, Miss_rate = 0.386, Pending_hits = 3655, Reservation_fails = 65184
	L1D_cache_core[11]: Access = 145177, Miss = 57311, Miss_rate = 0.395, Pending_hits = 4147, Reservation_fails = 48059
	L1D_cache_core[12]: Access = 99685, Miss = 41545, Miss_rate = 0.417, Pending_hits = 3877, Reservation_fails = 75978
	L1D_cache_core[13]: Access = 146223, Miss = 57132, Miss_rate = 0.391, Pending_hits = 4155, Reservation_fails = 104940
	L1D_cache_core[14]: Access = 145500, Miss = 56727, Miss_rate = 0.390, Pending_hits = 4566, Reservation_fails = 103309
	L1D_total_cache_accesses = 1907815
	L1D_total_cache_misses = 740386
	L1D_total_cache_miss_rate = 0.3881
	L1D_total_cache_pending_hits = 76464
	L1D_total_cache_reservation_fails = 1290304
	L1D_cache_data_port_util = 0.187
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 75913
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1072813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 288054
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75440
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 674543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1002250
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2743546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11140, 11140, 11119, 11119, 11119, 11119, 11119, 11119, 6495, 6495, 6188, 6188, 6223, 6223, 6188, 6188, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 
gpgpu_n_tot_thrd_icount = 159810272
gpgpu_n_tot_w_icount = 4994071
gpgpu_n_stall_shd_mem = 1738655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65840
gpgpu_n_mem_write_global = 715680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5485721
gpgpu_n_store_insn = 2630526
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2223846
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1738655
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2314385	W0_Idle:866237	W0_Scoreboard:3482743	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1172619
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 526720 {8:65840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37398912 {40:572222,72:78129,136:65329,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8954240 {136:65840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725440 {8:715680,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 193 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 674720 
mrq_lat_table:19737 	10735 	2758 	678 	388 	59 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	778064 	3455 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	135706 	68502 	203261 	374223 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36707 	20252 	7765 	1107 	26 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	202817 	218460 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1337 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        32        32        32        32        32        32        14        12         0         0         6         6 
dram[1]:        34        34        38        36        32        32        32        32        32        32        14        12         0         0         6         6 
dram[2]:        34        34        38        36        32        32        32        32        32        32        14        12         0         0         6         6 
dram[3]:        34        34        38        36        32        32        32        32        32        32        12        12         0         0         7         6 
dram[4]:        34        34        38        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[5]:        34        34        38        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[6]:        18        34        38        36        32        32        32        32        32        32        12        12         0         0         6         4 
dram[7]:        20        34        38        36        32        32        32        32        32        32        12        12         0         0         6         4 
dram[8]:        20        34        38        36        32        32        32        32        32        32        12        12         0         0         6         4 
dram[9]:        36        34        38        38        32        32        32        32        32        32        12        12         0         0         6         5 
dram[10]:        36        36        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[11]:        28        36        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[12]:        28        36        36        38        32        32        32        32        32        32        12        12         0         1         6         4 
dram[13]:        36        35        36        38        32        32        32        32        32        32        12        12         0         1         6         4 
dram[14]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[15]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[16]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         4 
dram[17]:        36        34        36        38        32        32        32        32        32        32        12        12         0         2         7         5 
dram[18]:        36        34        36        38        32        32        32        32        32        32        12        12         0         1         6         6 
dram[19]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         6 
dram[20]:        36        34        36        38        32        32        32        32        32        32        12        12         0         0         6         6 
dram[21]:        36        32        36        38        32        32        32        32        32        32        12        12         0         0         6         8 
dram[22]:        36        32        36        38        32        32        32        32        32        32        12        12         0         0         6         8 
dram[23]:        28        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[24]:        28        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[25]:        28        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[26]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[27]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
dram[28]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         9 
dram[29]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         7 
dram[30]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6        11 
dram[31]:        36        32        36        36        32        32        32        32        32        32        12        12         0         0         6         6 
maximum service time to same row:
dram[0]:    160500    144056    109156    109389     95468     82404    141562    110723     91947     91954     98708     85156     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489     98230     77197    109925    123151     91913     92351     85121     84859     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874    101227    109348    115709    105601     92052     91776     84983     85237     87546     86678    132095    113661 
dram[3]:    158966    140515    165828    108995     52298    111763    121284    114817     92048     92447     85476     85292     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164     64625    110639    106998    105591     93302     92023     85235     85454     94624     84937    111107    120848 
dram[5]:    137921    147700    164240    108605     70299    110472    111489     98836     92077     93107     86348     85215     84067     83199    128684    110214 
dram[6]:    155572    145968    108997    109524     75282    109738    109662    122693     92092     92087     85193     85642     82325     92083    109333    127858 
dram[7]:    145146    163343    109517    108899     86536    109683    120872    128847     92175     91855     85649     84924     91241     90375    116549    117446 
dram[8]:    143405    144246    109438    109362     90376    109368    125553    129317     91922     91911     85194     85039     89502     99066    125275    115669 
dram[9]:    152196    142484    167858    109662     93328    109617    110930    139952     92012     92339     85467     85013     87764     88634    114783    124452 
dram[10]:    141662    159980    109741    166364     96430    108994    123305    101469     92937     91762     84991     85192     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     87541     49668    112907    111212    116557     91846     95725     85706     85287     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532     52255    110503     92549    103913     92105     92129     85245     87317     84285     84243    111315    121034 
dram[13]:    138142    156596    109465    105855     62911    109297    112069     91263     92279     91996     86424     85065     84283     82508    109571    110363 
dram[14]:    155802    146173    109595    109521     69170    109695    116672    122166     92100     92182     85281     84990     82541     92299    118541    117594 
dram[15]:    145378    144429    109359    109584     97314    110017    119278    127862     92281     91957     85829     86404    100123     90592    116783    117578 
dram[16]:    143630    153184    109453    109203    100424     90946    124977    129567     91929     91922     85113     85176     89727    107910    125528    115876 
dram[17]:    152399    142437    167929    109833    102598     93968    111800    138362     92011     93177     85493     84801     87985     88496    115013    114133 
dram[18]:    141841    140787    108707    166494    106198     87899    109993    112528     91807     91932     84949     85946     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759     95900     65980    102180    113967     91977     91951     87263     85212     86245    104545    122112    112426 
dram[20]:    148995    135986    164743    110236     71458     46234     91722    102041     92071     92225     85343     85056     84505     85372    111480    110688 
dram[21]:    138363    154444    109083    109929     68892     63596    113941    110151     92784     92134     85164     85174     93358     83634    109736    110690 
dram[22]:    145591    143445    109598    109260     64734     68819    119122    128692     92060     92159     86142     84957     82766    101173    118686    117906 
dram[23]:    145590    141664    109179    109408     92632     81026    120490    137451     92303     91897     85580     85111    108965     90809    117018    126604 
dram[24]:    143825    150355    109340    109330     95568     84958    129108    131385     91883     91960     85095     85745     89942     89070    134400    116138 
dram[25]:    142079    139845    168455    101126     97874     88051    119440    110445     91919     91756     86437     85044     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683     91915     90180    109037    115151     91771     91816     84965     87345    105601     87330    113530    123190 
dram[27]:    140332    146800     87861    164918     84716     78088    112850    117942     92463     92059     85215     85189     86462     85587    131045    112610 
dram[28]:    138587    136126    164739    109063     79849     87362     88036    100688     92006     92188     85487     84985     84722     94409    111746    110853 
dram[29]:    138586    162333     93305    109468     73655     75551     82583    121474     92723     92055     85130     85750    102231     83851    110000    119772 
dram[30]:    145799    144158     97789    109131     41090     42931    118128    125463     92018     92465     85896     84907     82983    101389    127602    118106 
dram[31]:    154518    141745    109028    109258     79309     66819    117558    135552     92206     91719     85986     85284     90159     91025    117190    135448 
average row accesses per activate:
dram[0]:  6.818182  6.076923 27.500000 26.500000 25.600000 21.666666  4.350000  3.708333 17.250000 21.666666 14.666667 13.000000  2.000000  2.000000  2.454545  2.545455 
dram[1]:  5.133333  4.687500 18.500000 26.750000 25.600000 21.666666  4.944445  4.777778 21.666666 22.333334 15.000000 12.000000  2.000000  2.000000  2.363636  3.222222 
dram[2]:  4.875000  5.428571 27.750000 26.750000 25.600000 32.000000  4.888889  5.312500 22.000000 22.000000 13.666667 12.333333  4.000000  2.000000  2.272727  2.230769 
dram[3]:  3.850000  5.500000 28.000000 27.000000 16.000000 32.000000  4.200000  5.437500 22.333334 21.666666 12.666667 12.333333  2.000000  2.000000  3.000000  2.545455 
dram[4]:  3.950000  5.357143 27.750000 27.250000 16.000000 32.000000  6.071429  4.300000 21.666666 22.333334 13.000000 12.000000  2.000000  2.000000  2.600000  3.222222 
dram[5]:  4.333333  7.700000 27.750000 27.000000 21.333334 32.000000  6.071429  5.312500 22.000000 22.000000 12.333333 12.333333  4.000000  2.000000  2.500000  3.222222 
dram[6]:  4.000000  6.333333 27.500000 27.000000 21.333334 32.000000  4.666667  4.350000 22.333334 21.666666 12.666667 12.333333  2.000000  3.000000  2.700000  3.428571 
dram[7]:  4.937500  5.769231 27.500000 27.000000 21.333334 32.000000  3.541667  4.722222 21.666666 22.666666 13.000000 12.000000  3.000000  1.000000  2.000000  3.714286 
dram[8]:  5.062500  5.133333 27.500000 27.000000 21.333334 32.000000  4.666667  4.777778 22.333334 22.000000 12.333333 12.333333  3.000000  2.000000  2.363636  3.428571 
dram[9]:  4.764706  5.428571 27.500000 28.750000 21.333334 32.000000  4.200000  4.777778 22.000000 22.333334 13.000000 12.333333  2.000000  3.000000  2.363636  3.428571 
dram[10]:  4.764706  4.388889 26.500000 28.750000 25.600000 31.500000  4.777778  3.818182 21.666666 22.333334 12.666667 12.666667  3.000000  1.000000  2.363636  2.888889 
dram[11]:  3.681818  4.050000 27.750000 19.000000 16.000000 31.500000  4.200000  4.100000 22.333334 22.000000 12.333333 13.000000  3.000000  2.000000  2.888889  3.428571 
dram[12]:  4.150000  5.333333 27.750000 19.166666 16.000000 31.500000  4.200000  3.681818 22.000000 22.333334 13.000000 12.000000  2.000000  2.000000  3.714286  2.666667 
dram[13]:  4.882353  4.937500 27.500000 28.500000 21.333334 31.500000  3.384615  4.000000 21.666666 22.333334 12.666667 12.000000  3.000000  1.000000  2.153846  5.200000 
dram[14]:  5.125000  4.875000 27.500000 28.500000 21.333334 31.500000  4.526316  3.681818 22.333334 22.000000 12.333333 12.333333  3.000000  3.000000  3.222222  3.428571 
dram[15]:  5.600000  5.200000 27.500000 28.500000 21.333334 31.500000  3.440000  3.000000 22.000000 22.666666 13.333333 11.666667  2.000000  2.000000  2.454545  3.571429 
dram[16]:  5.466667  4.588235 27.500000 28.500000 25.600000 16.250000  3.000000  3.565217 22.000000 22.000000 12.666667 12.333333  3.000000  1.000000  3.111111  2.272727 
dram[17]:  5.714286  6.500000 27.750000 29.000000 25.600000 21.666666  3.307692  3.608696 22.000000 22.000000 13.000000 12.000000  1.000000  2.500000  2.636364  2.363636 
dram[18]:  4.823529  4.588235 27.500000 29.000000 25.600000 16.250000  4.350000  4.050000 22.000000 22.666666 13.000000 11.666667  2.000000  1.500000  2.454545  3.000000 
dram[19]:  4.500000  4.105263 27.250000 29.000000 16.000000 16.250000  4.350000  5.125000 16.750000 22.000000 12.666667 12.333333  3.000000  1.000000  2.545455  2.454545 
dram[20]:  4.100000  4.933333 27.250000 23.200001 16.000000 16.250000  7.166667  3.772727 17.000000 17.000000 13.000000 12.000000  1.000000  3.000000  2.636364  2.600000 
dram[21]:  5.250000  4.800000 27.000000 23.200001 16.000000 21.666666  4.833333  4.764706 17.000000 17.500000 13.000000 11.666667  2.000000  2.000000  2.454545  3.500000 
dram[22]:  5.466667  5.214286 27.000000 23.200001 16.000000 21.666666  4.350000  4.666667 17.000000 17.000000 12.666667 13.666667  3.000000  3.000000  4.142857  2.777778 
dram[23]:  4.421052  6.454545 27.000000 22.600000 21.333334 21.666666  3.541667  4.777778 16.750000 17.000000 13.333333 13.333333  1.000000  3.000000  2.800000  3.111111 
dram[24]:  5.187500  7.200000 26.750000 28.000000 21.333334 21.666666  3.625000  3.541667 22.000000 22.333334 12.666667 13.333333  3.000000  2.000000  2.076923  3.222222 
dram[25]:  4.823529  6.083333 27.000000 27.500000 25.600000 21.666666  4.200000  4.350000 22.333334 22.000000 12.666667 13.333333  2.000000  3.000000  2.545455  2.454545 
dram[26]:  5.187500  5.916667 18.500000 27.750000 18.285715 21.666666  5.375000  3.909091 21.666666 22.333334 13.333333 13.333333  1.000000  3.000000  3.111111  4.000000 
dram[27]:  5.187500  5.538462 18.333334 28.250000 16.000000 18.571428  3.954545  4.250000 22.000000 22.333334 12.666667 13.333333  3.000000  2.000000  3.000000  3.625000 
dram[28]:  5.000000  4.866667 18.500000 28.000000 21.333334 16.250000  4.250000  3.346154 22.333334 22.000000 12.666667 13.333333  2.000000  3.000000  4.142857  3.375000 
dram[29]:  5.125000  4.733333 18.333334 28.000000 15.750000 16.250000  4.400000  3.307692 21.666666 22.333334 13.333333 13.333333  1.000000  3.000000  2.800000  3.625000 
dram[30]:  5.500000  6.083333 27.500000 28.000000 16.250000 16.250000  4.045455  3.818182 22.000000 22.333334 12.666667 13.666667  3.000000  2.000000  2.636364  3.500000 
dram[31]:  6.000000  5.142857 26.500000 28.000000 21.666666 16.250000  3.583333  3.583333 22.333334 22.000000 13.000000 13.000000  2.000000  4.000000  2.900000  2.076923 
average row locality = 34361/4035 = 8.515738
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        63        76        74        94        94        67        69        68        65        42        39         2         2        21        22 
dram[1]:        62        61        76        75        94        94        69        68        65        67        43        36         2         2        20        23 
dram[2]:        62        62        77        75        94        94        69        67        66        66        40        37         4         2        19        23 
dram[3]:        61        63        78        74        94        94        68        69        67        65        38        37         2         2        21        22 
dram[4]:        63        61        77        75        94        94        69        68        65        67        39        36         2         2        20        23 
dram[5]:        62        63        77        74        94        94        69        67        66        66        37        37         4         2        19        23 
dram[6]:        64        62        76        74        94        94        68        69        67        65        38        37         2         3        21        20 
dram[7]:        63        61        76        74        94        94        69        67        65        68        39        36         3         1        20        22 
dram[8]:        63        63        76        74        94        94        68        68        67        66        37        37         3         2        20        20 
dram[9]:        63        62        76        77        94        94        68        67        66        67        39        37         2         3        20        20 
dram[10]:        63        63        74        77        94        93        70        67        65        67        38        38         3         1        20        22 
dram[11]:        63        65        77        76        94        94        68        66        67        66        37        39         3         2        20        20 
dram[12]:        65        64        77        77        94        94        68        66        66        67        39        36         2         4        20        20 
dram[13]:        65        63        76        76        94        94        70        66        65        67        38        36         3         2        22        22 
dram[14]:        64        62        76        76        94        94        68        66        67        66        37        37         3         3        23        20 
dram[15]:        66        62        76        76        94        94        68        65        66        68        40        35         2         2        21        21 
dram[16]:        64        62        76        76        94        96        69        66        66        66        38        37         3         1        22        21 
dram[17]:        62        62        77        77        94        96        68        67        66        66        39        36         1         5        23        21 
dram[18]:        64        62        76        78        94        96        69        67        66        68        39        35         2         3        21        21 
dram[19]:        63        62        77        78        94        96        69        68        66        66        38        37         3         1        22        21 
dram[20]:        64        60        77        78        94        96        68        69        66        66        39        36         1         3        23        20 
dram[21]:        66        60        76        78        94        96        69        67        66        68        39        35         2         2        21        22 
dram[22]:        64        61        76        78        94        96        69        68        66        66        38        39         3         3        23        19 
dram[23]:        66        59        76        75        94        96        67        68        66        67        40        38         1         3        22        22 
dram[24]:        65        60        75        74        94        96        69        67        66        67        38        38         3         2        21        23 
dram[25]:        64        61        76        74        94        96        67        69        67        66        38        38         2         3        22        21 
dram[26]:        65        59        77        75        94        96        68        68        65        67        40        38         1         3        22        22 
dram[27]:        65        60        76        77        94        96        69        67        66        67        38        38         3         2        21        23 
dram[28]:        62        61        77        76        94        96        67        69        67        66        38        38         2         3        23        21 
dram[29]:        64        59        76        76        92        96        68        68        65        67        40        38         1         3        22        23 
dram[30]:        61        61        76        76        94        96        69        66        66        67        38        39         3         2        23        22 
dram[31]:        62        60        74        76        94        96        66        68        67        66        39        37         2         4        23        21 
total reads: 27445
bank skew: 96/1 = 96.00
chip skew: 863/852 = 1.01
number of total write accesses:
dram[0]:        14        16        34        32        34        36        20        20         1         0         2         0         0         0         6         6 
dram[1]:        15        14        35        32        34        36        20        18         0         0         2         0         0         0         6         6 
dram[2]:        16        14        34        32        34        34        19        18         0         0         1         0         0         0         6         6 
dram[3]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         6 
dram[4]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         6 
dram[5]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         6 
dram[6]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         4 
dram[7]:        16        14        34        34        34        34        16        18         0         0         0         0         0         0         6         4 
dram[8]:        18        14        34        34        34        34        16        18         0         0         0         0         0         0         6         4 
dram[9]:        18        14        34        38        34        34        16        19         0         0         0         0         0         0         6         4 
dram[10]:        18        16        32        38        34        33        16        17         0         0         0         0         0         0         6         4 
dram[11]:        18        16        34        38        34        32        16        16         0         0         0         0         0         0         6         4 
dram[12]:        18        16        34        38        34        32        16        15         0         0         0         0         0         0         6         4 
dram[13]:        18        16        34        38        34        32        18        14         0         0         0         0         0         0         6         4 
dram[14]:        18        16        34        38        34        32        18        15         0         0         0         0         0         0         6         4 
dram[15]:        18        16        34        38        34        32        18        16         0         0         0         0         0         0         6         4 
dram[16]:        18        16        34        38        34        34        18        16         0         0         0         0         0         0         6         4 
dram[17]:        18        16        34        39        34        34        18        16         0         0         0         0         0         0         6         5 
dram[18]:        18        16        34        38        34        34        18        14         0         0         0         0         0         0         6         6 
dram[19]:        18        16        32        38        34        34        18        14         1         0         0         0         0         0         6         6 
dram[20]:        18        14        32        38        34        34        18        14         2         2         0         0         0         0         6         6 
dram[21]:        18        12        32        38        34        34        18        14         2         2         0         0         0         0         6         6 
dram[22]:        18        12        32        38        34        34        18        16         2         2         0         2         0         0         6         6 
dram[23]:        18        12        32        38        34        34        18        18         1         1         0         2         0         0         6         6 
dram[24]:        18        12        32        38        34        34        18        18         0         0         0         2         0         0         6         6 
dram[25]:        18        12        32        36        34        34        17        18         0         0         0         2         0         0         6         6 
dram[26]:        18        12        34        36        34        34        18        18         0         0         0         2         0         0         6         6 
dram[27]:        18        12        34        36        34        34        18        18         0         0         0         2         0         0         6         6 
dram[28]:        18        12        34        36        34        34        18        18         0         0         0         2         0         0         6         6 
dram[29]:        18        12        34        36        34        34        20        18         0         0         0         2         0         0         6         6 
dram[30]:        16        12        34        36        36        34        20        18         0         0         0         2         0         0         6         6 
dram[31]:        16        12        32        36        36        34        20        18         0         0         0         2         0         0         6         6 
total reads: 6916
min_bank_accesses = 0!
chip skew: 221/210 = 1.05
average mf latency per bank:
dram[0]:       2384      1528       214       194      8115      8483       307       333       438       406       345       362       173       173       478       455
dram[1]:       2260      1544       845       197      9559      8312       321       342       449       387       356       375       173       173       406       450
dram[2]:       2251      1663       217       196      7819       763       333       362       452       402       363       354       173       174       482       762
dram[3]:       2012      1889       215       194      6787       717       334       347       460       416       363       368       173       173       444       741
dram[4]:       1911      1281       216       199      8021       686       346       341       455       404       363       369       173       173       453       826
dram[5]:       2003      1549       221       206      7866       691       356       347       444       404       359       364       173       176       512       717
dram[6]:       2183      1438       219       208      7315       755       349       348       452       419       326       364       173       171       420      1034
dram[7]:       1867      1510       215       215      8662       738       350       329       450       422       322       353       172       178       469       830
dram[8]:       1747      1208       220       216      8674       761       348       319       456       420       307       359       177       173       440      1002
dram[9]:       1733      1534       219      1232      6958       711       341       319       460       437       295       370       176       172       484      1001
dram[10]:       1696      1832       237      1246      8286       759       354      1652       462       445       285       346       172       178       480       573
dram[11]:       1640      1734       217      1232      8146       785       350       314       458       443       275       352       177       173       441       591
dram[12]:       1756      1755       215      1214      7970       745       352       315       455       448       277       386       175      1270       512       679
dram[13]:       1815      1958       220      1256      8691       753       337       320       452       449       288       362       172      2114    244597       548
dram[14]:       1495      1953       221      1266      8651       806       335       317       449       441       297       370       177       172    235985       631
dram[15]:       1483      1787       224      1265      7079       786       336       314       435       445       314       365       173       173    253349       553
dram[16]:       2131      1962       223       871      8387      6712       336       310       434       462       314       359       171       177    243237       572
dram[17]:       1929      1995       220       221      8300      7928       339       313       426       445       339       387       178      1782    235477       559
dram[18]:       1939      2091       215       237      7105      7679       352       326       412       441       346       371       173      1003    252626       427
dram[19]:       1839      2244       223       216      8718      7765       348       327       402       443       360       387       172       177    244695       449
dram[20]:       1687      1724       222       221      8700      8592       339       315       398       433       360       381       177       172    157204       421
dram[21]:       1850      1795       227       218      7045      8419       344       315       390       435       364       380       173       174    252655       428
dram[22]:       1762      1967       228       218      7635      6890       349       318       401       452       358       353       172       174    235283       516
dram[23]:       1749      2017       217       222      8938      7849       368       311       400       436       367       348       178       173    243841       408
dram[24]:       1706      1769       225       215      7567      7690       344       306       404       455       370       354       172       173    252581       463
dram[25]:       1843      1989       213       218      7985      6743       342       295       409       450       352       359       174       174     81411       433
dram[26]:       1771      2110       211       221      9284      8448       346       297       410       453       358       337       177       174       402       445
dram[27]:       1594      1870       207       227      7839      8463       342       307       400       446       363       345       171       173       426       430
dram[28]:       1642      1972       213       220      7096      6873       342       300       400       459       362       346       173       174       403       435
dram[29]:       1762      1847       200       221      8496      7551       330       302       416       453       383       343       177       172       428       474
dram[30]:       1572      2046       205       215      8102      8723       331       317       398       454       366       341       172       173       433       440
dram[31]:       1423      2180       202       223      7234      7577       337       315       399       446       370       350       176       173       435       470
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       286       276       250       277       271       255       177       177       381       379
dram[1]:        350       408       475       343       385       273       272       271       271       252       254       253       178       177       306       314
dram[2]:        378       448       483       524       264       359       309       273       252       251       252       250       178       178       360       413
dram[3]:        343       400       275       252       273       302       268       269       253       270       250       250       177       177       268       301
dram[4]:        299       346       252       260       307       256       271       276       273       266       272       252       177       177       326       307
dram[5]:        307       363       286       267       254       301       268       279       270       254       270       257       178       178       369       302
dram[6]:        386       381       454       325       414       360       271       273       252       252       252       269       177       177       303       255
dram[7]:        369       408       275       269       263       259       282       278       257       271       255       252       177       178       328       278
dram[8]:        295       358       253       263       311       324       274       273       254       271       271       271       184       177       260       261
dram[9]:        293       341       330       253       325       287       271       279       271       253       250       253       182       177       292       259
dram[10]:        381       413       297       310       303       258       271       291       252       266       250       252       177       178       325       313
dram[11]:        322       315       263       253       277       285       331       272       254       259       252       253       185       178       275       294
dram[12]:        364       356       285       277       281       254       339       273       265       268       268       292       182       436       430       422
dram[13]:        396       407       318       293       338       320       274       271       255       253       266       254       177       407       324       400
dram[14]:        313       380       280       259       264       373       270       271       264       252       270       251       185       178       320       384
dram[15]:        340       420       269       258       278       262       272       271       269       252       271       271       177       178       352       364
dram[16]:        323       373       265       264       533       503       271       274       254       276       253       252       177       177       262       272
dram[17]:        403       343       268       263       409       427       289       273       256       274       260       274       178       450       283       316
dram[18]:        366       329       258       255       321       281       271       273       254       257       275       254       177       391       309       331
dram[19]:        422       349       275       262       328       320       304       271       253       252       252       269       178       177       382       383
dram[20]:        376       305       272       253       508       438       269       273       255       260       254       253       177       177       261       261
dram[21]:        293       287       289       252       392       328       274       277       278       256       257       255       177       178       338       291
dram[22]:        332       267       285       269       659       664       277       280       279       273       255       270       178       178       394       345
dram[23]:        445       537       558       263       454       359       276       274       262       261       257       261       178       177       295       279
dram[24]:        417       503       530       256       341       320       278       274       274       275       254       257       177       178       329       403
dram[25]:        426       445       465       254       255       313       273       273       276       272       267       251       178       178       304       266
dram[26]:        473       423       389       257       277       281       272       271       252       268       273       254       177       177       263       309
dram[27]:        345       432       262       251       266       317       273       271       252       268       254       272       177       177       260       267
dram[28]:        352       440       271       256       397       355       281       270       255       263       252       267       177       177       264       319
dram[29]:        360       439       489       255       405       399       271       286       256       264       254       260       177       177       272       355
dram[30]:        376       447       497       251       371       443       271       301       254       267       255       254       177       177       288       278
dram[31]:        455       532       305       258       375       385       271       269       252       254       257       252       177       178       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511351 n_act=125 n_pre=109 n_req=1080 n_rd=1718 n_write=442 bw_util=0.008409
n_activity=10143 dram_eff=0.4259
bk0: 122a 513260i bk1: 126a 513196i bk2: 152a 512944i bk3: 148a 512998i bk4: 188a 512978i bk5: 188a 512947i bk6: 134a 513144i bk7: 138a 513112i bk8: 136a 513361i bk9: 130a 513358i bk10: 84a 513449i bk11: 78a 513543i bk12: 4a 513724i bk13: 4a 513743i bk14: 42a 513551i bk15: 44a 513533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00133335
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511367 n_act=122 n_pre=106 n_req=1075 n_rd=1714 n_write=436 bw_util=0.00837
n_activity=10156 dram_eff=0.4234
bk0: 124a 513226i bk1: 122a 513205i bk2: 152a 512941i bk3: 150a 513016i bk4: 188a 512971i bk5: 188a 512934i bk6: 138a 513116i bk7: 136a 513116i bk8: 130a 513402i bk9: 134a 513419i bk10: 86a 513489i bk11: 72a 513567i bk12: 4a 513726i bk13: 4a 513743i bk14: 40a 513546i bk15: 46a 513545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126717
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511381 n_act=119 n_pre=103 n_req=1071 n_rd=1714 n_write=428 bw_util=0.008339
n_activity=10073 dram_eff=0.4253
bk0: 124a 513205i bk1: 124a 513219i bk2: 154a 512858i bk3: 150a 512927i bk4: 188a 512975i bk5: 188a 512938i bk6: 138a 513122i bk7: 134a 513157i bk8: 132a 513418i bk9: 132a 513413i bk10: 80a 513529i bk11: 74a 513563i bk12: 8a 513717i bk13: 4a 513747i bk14: 38a 513569i bk15: 46a 513542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00140147
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511379 n_act=124 n_pre=108 n_req=1067 n_rd=1710 n_write=424 bw_util=0.008308
n_activity=10077 dram_eff=0.4235
bk0: 122a 513194i bk1: 126a 513200i bk2: 156a 512945i bk3: 148a 512990i bk4: 188a 512966i bk5: 188a 512971i bk6: 136a 513171i bk7: 138a 513130i bk8: 134a 513422i bk9: 130a 513415i bk10: 76a 513541i bk11: 74a 513565i bk12: 4a 513725i bk13: 4a 513743i bk14: 42a 513571i bk15: 44a 513551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0013022
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511385 n_act=121 n_pre=105 n_req=1067 n_rd=1710 n_write=424 bw_util=0.008308
n_activity=10000 dram_eff=0.4268
bk0: 126a 513188i bk1: 122a 513214i bk2: 154a 512965i bk3: 150a 512960i bk4: 188a 512949i bk5: 188a 512962i bk6: 138a 513189i bk7: 136a 513103i bk8: 130a 513367i bk9: 134a 513401i bk10: 78a 513527i bk11: 72a 513557i bk12: 4a 513725i bk13: 4a 513740i bk14: 40a 513572i bk15: 46a 513550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00124381
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511411 n_act=109 n_pre=93 n_req=1066 n_rd=1708 n_write=424 bw_util=0.0083
n_activity=10046 dram_eff=0.4244
bk0: 124a 513221i bk1: 126a 513209i bk2: 154a 512893i bk3: 148a 512980i bk4: 188a 512986i bk5: 188a 512951i bk6: 138a 513207i bk7: 134a 513125i bk8: 132a 513388i bk9: 132a 513418i bk10: 74a 513522i bk11: 74a 513567i bk12: 8a 513722i bk13: 4a 513744i bk14: 38a 513567i bk15: 46a 513535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123991
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511395 n_act=119 n_pre=103 n_req=1064 n_rd=1708 n_write=420 bw_util=0.008284
n_activity=9916 dram_eff=0.4292
bk0: 128a 513186i bk1: 124a 513184i bk2: 152a 512917i bk3: 148a 512921i bk4: 188a 512966i bk5: 188a 512975i bk6: 136a 513130i bk7: 138a 513074i bk8: 134a 513395i bk9: 130a 513434i bk10: 76a 513558i bk11: 74a 513554i bk12: 4a 513731i bk13: 6a 513745i bk14: 42a 513570i bk15: 40a 513578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00128663
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511391 n_act=123 n_pre=107 n_req=1062 n_rd=1704 n_write=420 bw_util=0.008269
n_activity=9934 dram_eff=0.4276
bk0: 126a 513224i bk1: 122a 513231i bk2: 152a 512919i bk3: 148a 512969i bk4: 188a 512977i bk5: 188a 513005i bk6: 138a 513113i bk7: 134a 513084i bk8: 130a 513401i bk9: 136a 513373i bk10: 78a 513551i bk11: 72a 513556i bk12: 6a 513727i bk13: 2a 513747i bk14: 40a 513555i bk15: 44a 513582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00102969
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511399 n_act=117 n_pre=101 n_req=1064 n_rd=1704 n_write=424 bw_util=0.008284
n_activity=9990 dram_eff=0.426
bk0: 126a 513175i bk1: 126a 513199i bk2: 152a 512953i bk3: 148a 512986i bk4: 188a 512969i bk5: 188a 512961i bk6: 136a 513153i bk7: 136a 513104i bk8: 134a 513409i bk9: 132a 513395i bk10: 74a 513520i bk11: 74a 513543i bk12: 6a 513729i bk13: 4a 513744i bk14: 40a 513555i bk15: 40a 513589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00111534
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511379 n_act=119 n_pre=103 n_req=1072 n_rd=1710 n_write=434 bw_util=0.008347
n_activity=10020 dram_eff=0.4279
bk0: 126a 513183i bk1: 124a 513169i bk2: 152a 512878i bk3: 154a 512902i bk4: 188a 512994i bk5: 188a 512955i bk6: 136a 513153i bk7: 134a 513083i bk8: 132a 513365i bk9: 134a 513405i bk10: 78a 513555i bk11: 74a 513568i bk12: 4a 513736i bk13: 6a 513743i bk14: 40a 513563i bk15: 40a 513593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00138201
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511371 n_act=126 n_pre=110 n_req=1069 n_rd=1710 n_write=428 bw_util=0.008323
n_activity=10057 dram_eff=0.4252
bk0: 126a 513155i bk1: 126a 513156i bk2: 148a 512957i bk3: 154a 512915i bk4: 188a 512991i bk5: 186a 512978i bk6: 140a 513160i bk7: 134a 513103i bk8: 130a 513403i bk9: 134a 513391i bk10: 76a 513525i bk11: 76a 513548i bk12: 6a 513726i bk13: 2a 513753i bk14: 40a 513568i bk15: 44a 513576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012185
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511351 n_act=134 n_pre=118 n_req=1071 n_rd=1714 n_write=428 bw_util=0.008339
n_activity=10121 dram_eff=0.4233
bk0: 126a 513138i bk1: 130a 513137i bk2: 154a 512900i bk3: 152a 512916i bk4: 188a 512960i bk5: 188a 512991i bk6: 136a 513166i bk7: 132a 513144i bk8: 134a 513409i bk9: 132a 513416i bk10: 74a 513557i bk11: 78a 513553i bk12: 6a 513728i bk13: 4a 513746i bk14: 40a 513576i bk15: 40a 513609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013061
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511357 n_act=130 n_pre=114 n_req=1072 n_rd=1718 n_write=426 bw_util=0.008347
n_activity=10017 dram_eff=0.4281
bk0: 130a 513141i bk1: 128a 513192i bk2: 154a 512941i bk3: 154a 512890i bk4: 188a 512962i bk5: 188a 512991i bk6: 136a 513159i bk7: 132a 513152i bk8: 132a 513369i bk9: 134a 513394i bk10: 78a 513529i bk11: 72a 513516i bk12: 4a 513731i bk13: 8a 513733i bk14: 40a 513568i bk15: 40a 513575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00121461
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511355 n_act=130 n_pre=114 n_req=1073 n_rd=1718 n_write=428 bw_util=0.008354
n_activity=10088 dram_eff=0.4255
bk0: 130a 513161i bk1: 126a 513197i bk2: 152a 512882i bk3: 152a 512859i bk4: 188a 512970i bk5: 188a 512998i bk6: 140a 513142i bk7: 132a 513168i bk8: 130a 513407i bk9: 134a 513382i bk10: 76a 513520i bk11: 72a 513528i bk12: 6a 513722i bk13: 4a 513734i bk14: 44a 513527i bk15: 44a 513578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00132751
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511377 n_act=121 n_pre=105 n_req=1071 n_rd=1712 n_write=430 bw_util=0.008339
n_activity=9987 dram_eff=0.429
bk0: 128a 513191i bk1: 124a 513183i bk2: 152a 512898i bk3: 152a 512893i bk4: 188a 512935i bk5: 188a 512996i bk6: 136a 513170i bk7: 132a 513126i bk8: 134a 513370i bk9: 132a 513413i bk10: 74a 513537i bk11: 74a 513568i bk12: 6a 513726i bk13: 6a 513742i bk14: 46a 513529i bk15: 40a 513592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143067
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511353 n_act=132 n_pre=116 n_req=1072 n_rd=1712 n_write=432 bw_util=0.008347
n_activity=10111 dram_eff=0.4241
bk0: 132a 513191i bk1: 124a 513201i bk2: 152a 512942i bk3: 152a 512923i bk4: 188a 512978i bk5: 188a 513011i bk6: 136a 513140i bk7: 130a 513089i bk8: 132a 513378i bk9: 136a 513407i bk10: 80a 513518i bk11: 70a 513556i bk12: 4a 513725i bk13: 4a 513743i bk14: 42a 513538i bk15: 42a 513585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00120877
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511333 n_act=139 n_pre=123 n_req=1075 n_rd=1714 n_write=436 bw_util=0.00837
n_activity=10147 dram_eff=0.4238
bk0: 128a 513187i bk1: 124a 513170i bk2: 152a 512929i bk3: 152a 512934i bk4: 188a 512962i bk5: 192a 512944i bk6: 138a 513124i bk7: 132a 513092i bk8: 132a 513398i bk9: 132a 513366i bk10: 76a 513546i bk11: 74a 513558i bk12: 6a 513726i bk13: 2a 513744i bk14: 44a 513530i bk15: 42a 513574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120488
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511339 n_act=131 n_pre=115 n_req=1080 n_rd=1720 n_write=440 bw_util=0.008409
n_activity=10107 dram_eff=0.4274
bk0: 124a 513182i bk1: 124a 513223i bk2: 154a 512958i bk3: 154a 512912i bk4: 188a 512983i bk5: 192a 512968i bk6: 136a 513093i bk7: 134a 513058i bk8: 132a 513401i bk9: 132a 513370i bk10: 78a 513537i bk11: 72a 513538i bk12: 2a 513728i bk13: 10a 513719i bk14: 46a 513524i bk15: 42a 513548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013567
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511343 n_act=130 n_pre=114 n_req=1079 n_rd=1722 n_write=436 bw_util=0.008401
n_activity=10129 dram_eff=0.4261
bk0: 128a 513144i bk1: 124a 513176i bk2: 152a 512955i bk3: 156a 512904i bk4: 188a 512948i bk5: 192a 512915i bk6: 138a 513127i bk7: 134a 513123i bk8: 132a 513404i bk9: 136a 513415i bk10: 78a 513527i bk11: 70a 513549i bk12: 4a 513732i bk13: 6a 513730i bk14: 42a 513531i bk15: 42a 513570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00141121
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511337 n_act=134 n_pre=118 n_req=1078 n_rd=1722 n_write=434 bw_util=0.008393
n_activity=10183 dram_eff=0.4235
bk0: 126a 513138i bk1: 124a 513179i bk2: 154a 512963i bk3: 156a 512924i bk4: 188a 512968i bk5: 192a 512948i bk6: 138a 513131i bk7: 136a 513151i bk8: 132a 513399i bk9: 132a 513406i bk10: 76a 513541i bk11: 74a 513542i bk12: 6a 513733i bk13: 2a 513752i bk14: 44a 513550i bk15: 42a 513549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00117763
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511343 n_act=131 n_pre=115 n_req=1078 n_rd=1720 n_write=436 bw_util=0.008393
n_activity=10128 dram_eff=0.4258
bk0: 128a 513146i bk1: 120a 513236i bk2: 154a 512884i bk3: 156a 512887i bk4: 188a 512943i bk5: 192a 512945i bk6: 136a 513165i bk7: 138a 513140i bk8: 132a 513374i bk9: 132a 513376i bk10: 78a 513518i bk11: 72a 513560i bk12: 2a 513733i bk13: 6a 513743i bk14: 46a 513569i bk15: 40a 513577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00119709
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511359 n_act=124 n_pre=108 n_req=1077 n_rd=1722 n_write=432 bw_util=0.008385
n_activity=10163 dram_eff=0.4239
bk0: 132a 513175i bk1: 120a 513223i bk2: 152a 512958i bk3: 156a 512927i bk4: 188a 512972i bk5: 192a 512962i bk6: 138a 513157i bk7: 134a 513150i bk8: 132a 513334i bk9: 136a 513382i bk10: 78a 513549i bk11: 70a 513574i bk12: 4a 513737i bk13: 4a 513746i bk14: 42a 513562i bk15: 44a 513567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00131777
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511351 n_act=122 n_pre=106 n_req=1083 n_rd=1726 n_write=440 bw_util=0.008432
n_activity=10079 dram_eff=0.4298
bk0: 128a 513191i bk1: 122a 513194i bk2: 152a 512939i bk3: 156a 512897i bk4: 188a 512966i bk5: 192a 512963i bk6: 138a 513092i bk7: 136a 513118i bk8: 132a 513376i bk9: 132a 513346i bk10: 76a 513534i bk11: 78a 513476i bk12: 6a 513723i bk13: 6a 513735i bk14: 46a 513567i bk15: 38a 513574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00132556
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511345 n_act=128 n_pre=112 n_req=1080 n_rd=1720 n_write=440 bw_util=0.008409
n_activity=10146 dram_eff=0.4258
bk0: 132a 513153i bk1: 118a 513251i bk2: 152a 512967i bk3: 150a 512912i bk4: 188a 512974i bk5: 192a 512964i bk6: 134a 513079i bk7: 136a 513099i bk8: 132a 513360i bk9: 134a 513400i bk10: 80a 513532i bk11: 76a 513508i bk12: 2a 513731i bk13: 6a 513739i bk14: 44a 513556i bk15: 44a 513549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00141705
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511349 n_act=130 n_pre=114 n_req=1076 n_rd=1716 n_write=436 bw_util=0.008378
n_activity=10109 dram_eff=0.4258
bk0: 130a 513159i bk1: 120a 513236i bk2: 150a 512976i bk3: 148a 512974i bk4: 188a 512971i bk5: 192a 512960i bk6: 138a 513121i bk7: 134a 513074i bk8: 132a 513375i bk9: 134a 513385i bk10: 76a 513526i bk11: 76a 513521i bk12: 6a 513737i bk13: 4a 513750i bk14: 42a 513551i bk15: 46a 513540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00159418
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511367 n_act=124 n_pre=108 n_req=1073 n_rd=1716 n_write=430 bw_util=0.008354
n_activity=10047 dram_eff=0.4272
bk0: 128a 513147i bk1: 122a 513246i bk2: 152a 512962i bk3: 148a 512932i bk4: 188a 512992i bk5: 192a 512994i bk6: 134a 513131i bk7: 138a 513079i bk8: 134a 513378i bk9: 132a 513388i bk10: 76a 513531i bk11: 76a 513521i bk12: 4a 513735i bk13: 6a 513741i bk14: 44a 513521i bk15: 42a 513546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00104527
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511367 n_act=119 n_pre=103 n_req=1078 n_rd=1720 n_write=436 bw_util=0.008393
n_activity=10059 dram_eff=0.4287
bk0: 130a 513126i bk1: 118a 513232i bk2: 154a 512942i bk3: 150a 512925i bk4: 188a 512941i bk5: 192a 512948i bk6: 136a 513160i bk7: 136a 513114i bk8: 130a 513399i bk9: 134a 513410i bk10: 80a 513502i bk11: 76a 513516i bk12: 2a 513733i bk13: 6a 513741i bk14: 44a 513567i bk15: 44a 513572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00151826
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511347 n_act=127 n_pre=111 n_req=1080 n_rd=1724 n_write=436 bw_util=0.008409
n_activity=10181 dram_eff=0.4243
bk0: 130a 513168i bk1: 120a 513253i bk2: 152a 512977i bk3: 154a 512921i bk4: 188a 512952i bk5: 192a 512994i bk6: 138a 513115i bk7: 134a 513144i bk8: 132a 513399i bk9: 134a 513398i bk10: 76a 513541i bk11: 76a 513485i bk12: 6a 513721i bk13: 4a 513741i bk14: 42a 513555i bk15: 46a 513568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00139758
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511345 n_act=130 n_pre=114 n_req=1078 n_rd=1720 n_write=436 bw_util=0.008393
n_activity=10148 dram_eff=0.4249
bk0: 124a 513188i bk1: 122a 513242i bk2: 154a 512963i bk3: 152a 512956i bk4: 188a 512948i bk5: 192a 512977i bk6: 134a 513147i bk7: 138a 513105i bk8: 134a 513401i bk9: 132a 513411i bk10: 76a 513543i bk11: 76a 513506i bk12: 4a 513721i bk13: 6a 513726i bk14: 46a 513544i bk15: 42a 513572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00132556
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents
MSHR: tag=0x8056fd00, atomic=0 1 entries : 0x7fbd67deb0e0 :  mf: uid=6027287, sid12:w14, part=29, addr=0x8056fd00, load , size=128, unknown  status = IN_PARTITION_DRAM (674720), 

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511337 n_act=135 n_pre=119 n_req=1078 n_rd=1714 n_write=440 bw_util=0.008385
n_activity=10127 dram_eff=0.4254
bk0: 128a 513185i bk1: 118a 513234i bk2: 152a 512972i bk3: 152a 512923i bk4: 184a 512913i bk5: 192a 512972i bk6: 136a 513115i bk7: 136a 513068i bk8: 130a 513387i bk9: 134a 513407i bk10: 80a 513534i bk11: 74a 513487i bk12: 2a 513737i bk13: 6a 513746i bk14: 44a 513581i bk15: 46a 513575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00145403
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511349 n_act=127 n_pre=111 n_req=1079 n_rd=1718 n_write=440 bw_util=0.008401
n_activity=10168 dram_eff=0.4245
bk0: 122a 513222i bk1: 122a 513195i bk2: 152a 512937i bk3: 152a 512976i bk4: 188a 512913i bk5: 192a 512930i bk6: 138a 513122i bk7: 132a 513099i bk8: 132a 513410i bk9: 134a 513358i bk10: 76a 513539i bk11: 78a 513502i bk12: 6a 513719i bk13: 4a 513737i bk14: 46a 513520i bk15: 44a 513547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186474
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=513745 n_nop=511347 n_act=134 n_pre=118 n_req=1073 n_rd=1710 n_write=436 bw_util=0.008354
n_activity=10133 dram_eff=0.4236
bk0: 124a 513234i bk1: 120a 513237i bk2: 148a 513032i bk3: 152a 512939i bk4: 188a 512925i bk5: 192a 512981i bk6: 132a 513093i bk7: 136a 513111i bk8: 134a 513396i bk9: 132a 513409i bk10: 78a 513537i bk11: 74a 513507i bk12: 4a 513727i bk13: 8a 513728i bk14: 46a 513514i bk15: 42a 513532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127884

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14135, Miss = 859, Miss_rate = 0.061, Pending_hits = 97, Reservation_fails = 6
L2_cache_bank[1]: Access = 15579, Miss = 857, Miss_rate = 0.055, Pending_hits = 102, Reservation_fails = 12
L2_cache_bank[2]: Access = 8711, Miss = 857, Miss_rate = 0.098, Pending_hits = 109, Reservation_fails = 33
L2_cache_bank[3]: Access = 8146, Miss = 855, Miss_rate = 0.105, Pending_hits = 116, Reservation_fails = 56
L2_cache_bank[4]: Access = 8915, Miss = 855, Miss_rate = 0.096, Pending_hits = 99, Reservation_fails = 50
L2_cache_bank[5]: Access = 9035, Miss = 854, Miss_rate = 0.095, Pending_hits = 103, Reservation_fails = 42
L2_cache_bank[6]: Access = 8181, Miss = 854, Miss_rate = 0.104, Pending_hits = 113, Reservation_fails = 58
L2_cache_bank[7]: Access = 8989, Miss = 852, Miss_rate = 0.095, Pending_hits = 108, Reservation_fails = 17
L2_cache_bank[8]: Access = 8959, Miss = 852, Miss_rate = 0.095, Pending_hits = 110, Reservation_fails = 14
L2_cache_bank[9]: Access = 8715, Miss = 855, Miss_rate = 0.098, Pending_hits = 98, Reservation_fails = 29
L2_cache_bank[10]: Access = 10533, Miss = 855, Miss_rate = 0.081, Pending_hits = 107, Reservation_fails = 27
L2_cache_bank[11]: Access = 9715, Miss = 857, Miss_rate = 0.088, Pending_hits = 96, Reservation_fails = 27
L2_cache_bank[12]: Access = 9382, Miss = 859, Miss_rate = 0.092, Pending_hits = 111, Reservation_fails = 25
L2_cache_bank[13]: Access = 41863, Miss = 859, Miss_rate = 0.021, Pending_hits = 98, Reservation_fails = 22
L2_cache_bank[14]: Access = 41783, Miss = 856, Miss_rate = 0.020, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[15]: Access = 40650, Miss = 856, Miss_rate = 0.021, Pending_hits = 107, Reservation_fails = 11
L2_cache_bank[16]: Access = 46298, Miss = 857, Miss_rate = 0.019, Pending_hits = 97, Reservation_fails = 29
L2_cache_bank[17]: Access = 46687, Miss = 860, Miss_rate = 0.018, Pending_hits = 108, Reservation_fails = 86
L2_cache_bank[18]: Access = 45777, Miss = 861, Miss_rate = 0.019, Pending_hits = 86, Reservation_fails = 43
L2_cache_bank[19]: Access = 46290, Miss = 861, Miss_rate = 0.019, Pending_hits = 108, Reservation_fails = 9
L2_cache_bank[20]: Access = 46437, Miss = 860, Miss_rate = 0.019, Pending_hits = 108, Reservation_fails = 32
L2_cache_bank[21]: Access = 45552, Miss = 861, Miss_rate = 0.019, Pending_hits = 98, Reservation_fails = 1
L2_cache_bank[22]: Access = 45141, Miss = 863, Miss_rate = 0.019, Pending_hits = 119, Reservation_fails = 17
L2_cache_bank[23]: Access = 47199, Miss = 860, Miss_rate = 0.018, Pending_hits = 133, Reservation_fails = 42
L2_cache_bank[24]: Access = 46045, Miss = 858, Miss_rate = 0.019, Pending_hits = 115, Reservation_fails = 36
L2_cache_bank[25]: Access = 29152, Miss = 858, Miss_rate = 0.029, Pending_hits = 106, Reservation_fails = 1
L2_cache_bank[26]: Access = 15084, Miss = 860, Miss_rate = 0.057, Pending_hits = 91, Reservation_fails = 3
L2_cache_bank[27]: Access = 14097, Miss = 862, Miss_rate = 0.061, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[28]: Access = 12566, Miss = 860, Miss_rate = 0.068, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[29]: Access = 14080, Miss = 858, Miss_rate = 0.061, Pending_hits = 104, Reservation_fails = 29
L2_cache_bank[30]: Access = 14994, Miss = 859, Miss_rate = 0.057, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[31]: Access = 13046, Miss = 855, Miss_rate = 0.066, Pending_hits = 112, Reservation_fails = 0
L2_total_cache_accesses = 781736
L2_total_cache_misses = 27445
L2_total_cache_miss_rate = 0.0351
L2_total_cache_pending_hits = 3364
L2_total_cache_reservation_fails = 757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1045926
icnt_total_pkts_simt_to_mem=1771532
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.78448
	minimum = 6
	maximum = 15
Network latency average = 8.30172
	minimum = 6
	maximum = 15
Slowest packet = 1563359
Flit latency average = 6.49128
	minimum = 6
	maximum = 11
Slowest flit = 2817343
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000690953
	minimum = 0 (at node 0)
	maximum = 0.00951848 (at node 12)
Accepted packet rate average = 0.000690953
	minimum = 0 (at node 0)
	maximum = 0.00951848 (at node 12)
Injected flit rate average = 0.00204903
	minimum = 0 (at node 0)
	maximum = 0.0274356 (at node 12)
Accepted flit rate average= 0.00204903
	minimum = 0 (at node 0)
	maximum = 0.0291153 (at node 12)
Injected packet length average = 2.96552
Accepted packet length average = 2.96552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0047 (21 samples)
	minimum = 6 (21 samples)
	maximum = 69.2381 (21 samples)
Network latency average = 11.7175 (21 samples)
	minimum = 6 (21 samples)
	maximum = 61.2381 (21 samples)
Flit latency average = 11.1947 (21 samples)
	minimum = 6 (21 samples)
	maximum = 57.6667 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.0221324 (21 samples)
	minimum = 0.0081411 (21 samples)
	maximum = 0.0588869 (21 samples)
Accepted packet rate average = 0.0221324 (21 samples)
	minimum = 0.0081411 (21 samples)
	maximum = 0.0588869 (21 samples)
Injected flit rate average = 0.0492037 (21 samples)
	minimum = 0.0185568 (21 samples)
	maximum = 0.155145 (21 samples)
Accepted flit rate average = 0.0492037 (21 samples)
	minimum = 0.0205561 (21 samples)
	maximum = 0.141898 (21 samples)
Injected packet size average = 2.22315 (21 samples)
Accepted packet size average = 2.22315 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 50 sec (350 sec)
gpgpu_simulation_rate = 119398 (inst/sec)
gpgpu_simulation_rate = 1927 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,674721)
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,674721)
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,674721)
GPGPU-Sim uArch: cycles simulated: 675221  inst.: 41812143 (ipc=45.2) sim_rate=119122 (inst/sec) elapsed = 0:0:05:51 / Fri Jul 27 19:01:25 2018
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(2,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(1,0,0) tid=(378,0,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(2,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(2,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(2,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 678721  inst.: 42171727 (ipc=95.6) sim_rate=119806 (inst/sec) elapsed = 0:0:05:52 / Fri Jul 27 19:01:26 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(0,0,0) tid=(378,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4777,674721), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(0,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(1,0,0) tid=(282,0,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(0,0,0) tid=(474,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7796,674721), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7822,674721), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 0.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 22 
gpu_sim_cycle = 7823
gpu_sim_insn = 692480
gpu_ipc =      88.5185
gpu_tot_sim_cycle = 682544
gpu_tot_sim_insn = 42481999
gpu_tot_ipc =      62.2407
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1678
gpu_stall_icnt2sh    = 59550
gpu_total_sim_rate=120345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2760972
	L1I_total_cache_misses = 3018
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 97871, Miss = 41160, Miss_rate = 0.421, Pending_hits = 4153, Reservation_fails = 79481
	L1D_cache_core[1]: Access = 97905, Miss = 40672, Miss_rate = 0.415, Pending_hits = 4342, Reservation_fails = 80901
	L1D_cache_core[2]: Access = 145632, Miss = 57019, Miss_rate = 0.392, Pending_hits = 3987, Reservation_fails = 107435
	L1D_cache_core[3]: Access = 145452, Miss = 57200, Miss_rate = 0.393, Pending_hits = 4275, Reservation_fails = 103683
	L1D_cache_core[4]: Access = 145398, Miss = 56850, Miss_rate = 0.391, Pending_hits = 4347, Reservation_fails = 105911
	L1D_cache_core[5]: Access = 148951, Miss = 59100, Miss_rate = 0.397, Pending_hits = 4230, Reservation_fails = 105512
	L1D_cache_core[6]: Access = 144066, Miss = 56243, Miss_rate = 0.390, Pending_hits = 4563, Reservation_fails = 103677
	L1D_cache_core[7]: Access = 85838, Miss = 34593, Miss_rate = 0.403, Pending_hits = 3462, Reservation_fails = 61229
	L1D_cache_core[8]: Access = 87832, Miss = 35634, Miss_rate = 0.406, Pending_hits = 3391, Reservation_fails = 60625
	L1D_cache_core[9]: Access = 136962, Miss = 36921, Miss_rate = 0.270, Pending_hits = 19320, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 137279, Miss = 52933, Miss_rate = 0.386, Pending_hits = 3655, Reservation_fails = 65184
	L1D_cache_core[11]: Access = 145177, Miss = 57311, Miss_rate = 0.395, Pending_hits = 4147, Reservation_fails = 48059
	L1D_cache_core[12]: Access = 99685, Miss = 41545, Miss_rate = 0.417, Pending_hits = 3877, Reservation_fails = 75978
	L1D_cache_core[13]: Access = 146223, Miss = 57132, Miss_rate = 0.391, Pending_hits = 4155, Reservation_fails = 104940
	L1D_cache_core[14]: Access = 146804, Miss = 57163, Miss_rate = 0.389, Pending_hits = 4570, Reservation_fails = 103309
	L1D_total_cache_accesses = 1911075
	L1D_total_cache_misses = 741476
	L1D_total_cache_miss_rate = 0.3880
	L1D_total_cache_pending_hits = 76474
	L1D_total_cache_reservation_fails = 1290304
	L1D_cache_data_port_util = 0.187
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 76321
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1074973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 288054
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75848
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 675543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1002250
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2757954
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3018
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11788, 11788, 11767, 11767, 11767, 11767, 11767, 11767, 7143, 7143, 6836, 6836, 6871, 6871, 6836, 6836, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 5881, 
gpgpu_n_tot_thrd_icount = 160642272
gpgpu_n_tot_w_icount = 5020071
gpgpu_n_stall_shd_mem = 1739915
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65930
gpgpu_n_mem_write_global = 716680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5517721
gpgpu_n_store_insn = 2662526
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1739915
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2314913	W0_Idle:870494	W0_Scoreboard:3492778	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1198619
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 527440 {8:65930,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37534912 {40:572222,72:78129,136:66329,}
traffic_breakdown_coretomem[INST_ACC_R] = 1704 {8:213,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8966480 {136:65930,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5733440 {8:716680,}
traffic_breakdown_memtocore[INST_ACC_R] = 28968 {136:213,}
maxmrqlatency = 72 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 193 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 682543 
mrq_lat_table:21185 	11328 	3232 	1066 	549 	184 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	779133 	3476 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	136549 	68755 	203269 	374223 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36737 	20272 	7786 	1125 	27 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	202817 	219460 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1352 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        32        32        32        32        32        32        32        12         2         2         6         6 
dram[1]:        34        34        38        36        32        32        32        32        32        32        14        12         2         2         6         6 
dram[2]:        34        34        38        36        32        32        32        32        32        32        14        12         4         2         6         6 
dram[3]:        34        34        38        36        32        32        32        32        32        32        12        12         2         2         7         6 
dram[4]:        34        34        38        36        32        32        32        32        32        32        12        12         2         2         6         6 
dram[5]:        34        34        38        36        32        32        32        32        32        32        12        12         4         2         6         6 
dram[6]:        18        34        38        36        32        32        32        32        32        32        12        12         2         3         6         4 
dram[7]:        20        34        38        36        32        32        32        32        32        32        12        12         3         1         6         4 
dram[8]:        20        34        38        36        32        32        32        32        32        32        12        12         3         2         6         4 
dram[9]:        36        34        38        38        32        32        32        32        32        32        12        12         2         3         6         5 
dram[10]:        36        36        36        38        32        32        32        32        32        32        12        12         3         1         6         4 
dram[11]:        28        36        36        38        32        32        32        32        32        32        12        12         3         2         6         4 
dram[12]:        28        36        36        38        32        32        32        32        32        32        12        12         2         3         6         4 
dram[13]:        36        35        36        38        32        32        32        32        32        32        32        12         3         1         6         4 
dram[14]:        36        34        36        38        32        32        32        32        32        32        36        12         3         3         6         4 
dram[15]:        36        34        36        38        32        32        32        32        32        32        36        12         2         2         6         4 
dram[16]:        36        34        36        38        32        32        32        32        32        32        36        12         3         1         6         4 
dram[17]:        36        34        36        38        32        32        32        32        32        32        12        12         1         3         7         5 
dram[18]:        36        34        36        38        32        32        32        32        32        32        12        12         2         2         6         6 
dram[19]:        36        34        36        38        32        32        32        32        32        32        36        12         3         1         6         6 
dram[20]:        36        34        36        38        32        32        32        32        32        32        36        12         1         3         6         6 
dram[21]:        36        32        36        38        32        32        32        32        32        32        36        12         2         2         6         8 
dram[22]:        36        32        36        38        32        32        32        32        32        32        24        12         3         3         6         8 
dram[23]:        28        32        36        36        32        32        32        32        32        32        24        12         1         3         6         6 
dram[24]:        28        32        36        36        32        32        32        32        32        32        12        12         3         2         6         6 
dram[25]:        28        32        36        36        32        32        32        32        32        32        12        12         2         3         6         6 
dram[26]:        36        32        36        36        32        32        32        32        32        32        12        12         1         3         6         6 
dram[27]:        36        32        36        36        32        32        32        32        32        32        12        12         3         2         6         6 
dram[28]:        36        32        36        36        32        32        32        32        32        32        12        12         2         3         6         9 
dram[29]:        36        32        36        36        32        32        32        32        32        32        12        12         1         3         6         7 
dram[30]:        36        32        36        36        32        32        32        32        32        32        12        12         3         2         6        11 
dram[31]:        36        32        36        36        32        32        32        32        32        32        12        12         2         4         6         6 
maximum service time to same row:
dram[0]:    160500    144056    109156    109389     95468     82404    141562    110723     91947     91954     98708     85156     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489     98230     77197    109925    123151     91913     92351     85121     84859     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874    101227    109348    115709    105601     92052     91776     84983     85237     87546     86678    132095    113661 
dram[3]:    158966    140515    165828    108995     52298    111763    121284    114817     92048     92447     85476     85292     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164     64625    110639    106998    105591     93302     92023     85235     85454     94624     84937    111107    120848 
dram[5]:    137921    147700    164240    108605     70299    110472    111489     98836     92077     93107     86348     85215     84067     83199    128684    110214 
dram[6]:    155572    145968    108997    109524     75282    109738    109662    122693     92092     92087     85193     85642     82325     92083    109333    127858 
dram[7]:    145146    163343    109517    108899     86536    109683    120872    128847     92175     91855     85649     84924     91241     90375    116549    117446 
dram[8]:    143405    144246    109438    109362     90376    109368    125553    129317     91922     91911     85194     85039     89502     99066    125275    115669 
dram[9]:    152196    142484    167858    109662     93328    109617    110930    139952     92012     92339     85467     85013     87764     88634    114783    124452 
dram[10]:    141662    159980    109741    166364     96430    108994    123305    101469     92937     91762     84991     85192     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     87541     49668    112907    111212    116557     91846     95725     85706     85287     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532     52255    110503     92549    103913     92105     92129     85245     87317     84285     84243    111315    121034 
dram[13]:    138142    156596    109465    105855     62911    109297    112069     91263     92279     91996     86424     85065     84283     82508    109571    110363 
dram[14]:    155802    146173    109595    109521     69170    109695    116672    122166     92100     92182     85281     84990     82541     92299    118541    117594 
dram[15]:    145378    144429    109359    109584     97314    110017    119278    127862     92281     91957     85829     86404    100123     90592    116783    117578 
dram[16]:    143630    153184    109453    109203    100424     90946    124977    129567     91929     91922     85113     85176     89727    107910    125528    115876 
dram[17]:    152399    142437    167929    109833    102598     93968    111800    138362     92011     93177     85493     84801     87985     88496    115013    114133 
dram[18]:    141841    140787    108707    166494    106198     87899    109993    112528     91807     91932     84949     85946     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759     95900     65980    102180    113967     91977     91951     87263     85212     86245    104545    122112    112426 
dram[20]:    148995    135986    164743    110236     71458     46234     91722    102041     92071     92225     85343     85056     84505     85372    111480    110688 
dram[21]:    138363    154444    109083    109929     68892     63596    113941    110151     92784     92134     85164     85174     93358     83634    109736    110690 
dram[22]:    145591    143445    109598    109260     64734     68819    119122    128692     92060     92159     86142     84957     82766    101173    118686    117906 
dram[23]:    145590    141664    109179    109408     92632     81026    120490    137451     92303     91897     85580     85111    108965     90809    117018    126604 
dram[24]:    143825    150355    109340    109330     95568     84958    129108    131385     91883     91960     85095     85745     89942     89070    134400    116138 
dram[25]:    142079    139845    168455    101126     97874     88051    119440    110445     91919     91756     86437     85044     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683     91915     90180    109037    115151     91771     91816     84965     87345    105601     87330    113530    123190 
dram[27]:    140332    146800     87861    164918     84716     78088    112850    117942     92463     92059     85215     85189     86462     85587    131045    112610 
dram[28]:    138587    136126    164739    109063     79849     87362     88036    100688     92006     92188     85487     84985     84722     94409    111746    110853 
dram[29]:    138586    162333     93305    109468     73655     75551     82583    121474     92723     92055     85130     85750    102231     83851    110000    119772 
dram[30]:    145799    144158     97789    109131     41090     42931    118128    125463     92018     92465     85896     84907     82983    101389    127602    118106 
dram[31]:    154518    141745    109028    109258     79309     66819    117558    135552     92206     91719     85986     85284     90159     91025    117190    135448 
average row accesses per activate:
dram[0]:  6.818182  6.076923 27.500000 26.500000 25.600000 21.666666  4.650000  3.958333 20.000000 18.750000 11.400000 17.000000 12.000000 11.000000  2.454545  2.545455 
dram[1]:  5.133333  4.687500 18.500000 26.750000 25.600000 21.666666  5.277778  5.111111 19.250000 19.250000 19.000000 16.000000 12.000000 11.000000  2.363636  3.222222 
dram[2]:  4.875000  5.428571 27.750000 26.750000 25.600000 32.000000  5.222222  5.687500 19.500000 19.000000 17.666666 16.333334 13.000000 11.000000  2.272727  2.230769 
dram[3]:  3.850000  5.500000 28.000000 27.000000 16.000000 32.000000  4.500000  5.812500 19.750000 18.750000 16.666666 16.333334 12.000000 11.000000  3.000000  2.545455 
dram[4]:  3.950000  5.357143 27.750000 27.250000 16.000000 32.000000  6.500000  4.600000 19.250000 19.250000 17.000000 16.000000 12.000000 11.000000  2.600000  3.222222 
dram[5]:  4.333333  7.700000 27.750000 27.000000 21.333334 32.000000  6.500000  5.687500 19.500000 19.000000 16.333334 16.333334 13.000000 11.000000  2.500000  3.222222 
dram[6]:  4.000000  6.333333 27.500000 27.000000 21.333334 32.000000  5.000000  4.650000 19.750000 18.750000 16.666666 16.333334 12.000000 11.500000  2.700000  3.428571 
dram[7]:  4.937500  5.769231 27.500000 27.000000 21.333334 32.000000  3.791667  5.055555 19.250000 19.500000 17.000000 16.000000 12.500000 10.500000  2.000000  3.714286 
dram[8]:  5.062500  5.133333 27.500000 27.000000 21.333334 32.000000  5.000000  5.111111 19.750000 19.000000 16.333334 16.333334 12.500000 11.000000  2.363636  3.428571 
dram[9]:  4.764706  5.428571 27.500000 28.750000 21.333334 32.000000  4.500000  5.111111 19.500000 19.250000 17.000000 16.333334 12.000000 10.500000  2.363636  3.428571 
dram[10]:  4.764706  4.388889 26.500000 28.750000 25.600000 31.500000  5.111111  4.090909 19.250000 19.250000 16.666666 16.666666 12.500000  9.500000  2.363636  2.888889 
dram[11]:  3.681818  4.050000 27.750000 19.000000 16.000000 31.500000  4.500000  4.400000 19.750000 19.000000 16.333334 17.000000 12.500000 10.000000  2.888889  3.428571 
dram[12]:  4.150000  5.333333 27.750000 19.166666 16.000000 31.500000  4.500000  3.954545 19.500000 19.250000 17.000000 16.000000 12.000000  7.333333  3.714286  2.666667 
dram[13]:  4.666667  4.937500 27.500000 28.500000 21.333334 31.500000  3.615385  4.300000 19.250000 19.250000 10.200000 16.000000 12.500000  6.666667  2.153846  5.200000 
dram[14]:  4.941176  4.875000 27.500000 28.500000 21.333334 31.500000  4.600000  3.954545 19.750000 19.000000 12.750000 16.333334 12.500000 10.500000  3.222222  3.428571 
dram[15]:  5.375000  5.200000 27.500000 28.500000 21.333334 31.500000  3.538461  3.107143 19.500000 19.500000 13.500000 15.666667 12.000000 10.000000  2.454545  3.571429 
dram[16]:  5.250000  4.588235 27.500000 28.500000 25.600000 16.250000  3.100000  3.666667 19.500000 19.000000 13.000000 16.333334 12.500000  9.500000  3.111111  2.272727 
dram[17]:  5.714286  6.500000 27.750000 29.000000 25.600000 21.666666  3.538461  3.708333 19.500000 19.000000 17.000000 16.000000 11.500000  7.666667  2.636364  2.363636 
dram[18]:  4.823529  4.588235 27.500000 29.000000 25.600000 16.250000  4.650000  4.350000 19.500000 19.500000 17.000000 15.666667 12.000000  7.000000  2.454545  3.000000 
dram[19]:  4.500000  4.105263 27.250000 29.000000 16.000000 16.250000  4.650000  5.500000 19.500000 19.000000 12.750000 16.333334 12.500000  9.500000  2.545455  2.454545 
dram[20]:  4.100000  4.933333 27.250000 23.200001 16.000000 16.250000  7.666667  4.045455 19.500000 19.500000 13.250000 16.000000 11.500000 10.500000  2.636364  2.600000 
dram[21]:  5.250000  4.800000 27.000000 23.200001 16.000000 21.666666  5.166667  4.944445 19.500000 20.000000 13.250000 17.000000 12.000000 10.000000  2.454545  3.500000 
dram[22]:  5.466667  5.214286 27.000000 23.200001 16.000000 21.666666  4.650000  5.111111 19.000000 19.500000 10.400000 19.000000 11.500000 10.500000  4.142857  2.777778 
dram[23]:  4.421052  6.454545 27.000000 22.600000 21.333334 21.666666  3.791667  5.222222 19.000000 19.500000 10.600000 18.666666 10.500000 10.500000  2.800000  3.111111 
dram[24]:  5.187500  7.200000 26.750000 28.000000 21.333334 21.666666  3.875000  3.875000 19.000000 19.250000 16.666666 18.666666 11.500000 10.000000  2.076923  3.222222 
dram[25]:  4.823529  6.083333 27.000000 27.500000 25.600000 21.666666  4.500000  4.750000 19.250000 19.000000 16.666666 18.666666 11.000000 10.500000  2.545455  2.454545 
dram[26]:  5.187500  5.916667 18.500000 27.750000 18.285715 21.666666  5.750000  4.272727 18.750000 19.250000 17.333334 18.666666 10.500000 10.500000  3.111111  4.000000 
dram[27]:  5.187500  5.538462 18.333334 28.250000 16.000000 18.571428  4.227273  4.650000 19.000000 19.250000 16.666666 18.666666 11.500000 10.000000  3.000000  3.625000 
dram[28]:  5.000000  4.866667 18.500000 28.000000 21.333334 16.250000  4.550000  3.653846 19.250000 19.000000 16.666666 18.666666 11.000000 10.500000  4.142857  3.375000 
dram[29]:  5.125000  4.733333 18.333334 28.000000 15.750000 16.250000  4.700000  3.615385 18.750000 19.250000 17.333334 18.666666 10.500000 10.500000  2.800000  3.625000 
dram[30]:  5.500000  6.083333 27.500000 28.000000 16.250000 16.250000  4.318182  4.181818 19.000000 19.250000 16.666666 19.000000 11.500000 10.000000  2.636364  3.500000 
dram[31]:  6.000000  5.142857 26.500000 28.000000 21.666666 16.250000  3.833333  3.916667 19.250000 19.000000 17.000000 18.333334 11.000000 11.000000  2.900000  2.076923 
average row locality = 37555/4178 = 8.988750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        63        76        74        94        94        67        69        68        65        48        45        14        12        21        22 
dram[1]:        62        61        76        75        94        94        69        68        65        67        49        42        14        12        20        23 
dram[2]:        62        62        77        75        94        94        69        67        66        66        46        43        16        12        19        23 
dram[3]:        61        63        78        74        94        94        68        69        67        65        44        43        14        12        21        22 
dram[4]:        63        61        77        75        94        94        69        68        65        67        45        42        14        12        20        23 
dram[5]:        62        63        77        74        94        94        69        67        66        66        43        43        16        12        19        23 
dram[6]:        64        62        76        74        94        94        68        69        67        65        44        43        14        13        21        20 
dram[7]:        63        61        76        74        94        94        69        67        65        68        45        42        15        11        20        22 
dram[8]:        63        63        76        74        94        94        68        68        67        66        43        43        15        12        20        20 
dram[9]:        63        62        76        77        94        94        68        67        66        67        45        43        14        13        20        20 
dram[10]:        63        63        74        77        94        93        70        67        65        67        44        44        15        11        20        22 
dram[11]:        63        65        77        76        94        94        68        66        67        66        43        45        15        12        20        20 
dram[12]:        65        64        77        77        94        94        68        66        66        67        45        42        14        14        20        20 
dram[13]:        66        63        76        76        94        94        70        66        65        67        44        42        15        12        22        22 
dram[14]:        66        62        76        76        94        94        68        66        67        66        43        43        15        13        23        20 
dram[15]:        68        62        76        76        94        94        68        65        66        68        46        41        14        12        21        21 
dram[16]:        66        62        76        76        94        96        69        66        66        66        44        43        15        11        22        21 
dram[17]:        62        62        77        77        94        96        68        67        66        66        45        42        13        15        23        21 
dram[18]:        64        62        76        78        94        96        69        67        66        68        45        41        14        13        21        21 
dram[19]:        63        62        77        78        94        96        69        68        66        66        44        43        15        11        22        21 
dram[20]:        64        60        77        78        94        96        68        69        66        66        45        42        13        13        23        20 
dram[21]:        66        60        76        78        94        96        69        67        66        68        45        43        14        12        21        22 
dram[22]:        64        61        76        78        94        96        69        68        66        66        44        47        13        13        23        19 
dram[23]:        66        59        76        75        94        96        67        68        66        67        46        46        11        13        22        22 
dram[24]:        65        60        75        74        94        96        69        67        66        67        44        46        13        12        21        23 
dram[25]:        64        61        76        74        94        96        67        69        67        66        44        46        12        13        22        21 
dram[26]:        65        59        77        75        94        96        68        68        65        67        46        46        11        13        22        22 
dram[27]:        65        60        76        77        94        96        69        67        66        67        44        46        13        12        21        23 
dram[28]:        62        61        77        76        94        96        67        69        67        66        44        46        12        13        23        21 
dram[29]:        64        59        76        76        92        96        68        68        65        67        46        46        11        13        22        23 
dram[30]:        61        61        76        76        94        96        69        66        66        67        44        47        13        12        23        22 
dram[31]:        62        60        74        76        94        96        66        68        67        66        45        45        12        14        23        21 
total reads: 28542
bank skew: 96/11 = 8.73
chip skew: 897/886 = 1.01
number of total write accesses:
dram[0]:        14        16        34        32        34        36        26        26        12        10         9         6        10        10         6         6 
dram[1]:        15        14        35        32        34        36        26        24        12        10         8         6        10        10         6         6 
dram[2]:        16        14        34        32        34        34        25        24        12        10         7         6        10        10         6         6 
dram[3]:        16        14        34        34        34        34        22        24        12        10         6         6        10        10         6         6 
dram[4]:        16        14        34        34        34        34        22        24        12        10         6         6        10        10         6         6 
dram[5]:        16        14        34        34        34        34        22        24        12        10         6         6        10        10         6         6 
dram[6]:        16        14        34        34        34        34        22        24        12        10         6         6        10        10         6         4 
dram[7]:        16        14        34        34        34        34        22        24        12        10         6         6        10        10         6         4 
dram[8]:        18        14        34        34        34        34        22        24        12        10         6         6        10        10         6         4 
dram[9]:        18        14        34        38        34        34        22        25        12        10         6         6        10         8         6         4 
dram[10]:        18        16        32        38        34        33        22        23        12        10         6         6        10         8         6         4 
dram[11]:        18        16        34        38        34        32        22        22        12        10         6         6        10         8         6         4 
dram[12]:        18        16        34        38        34        32        22        21        12        10         6         6        10         8         6         4 
dram[13]:        18        16        34        38        34        32        24        20        12        10         7         6        10         8         6         4 
dram[14]:        18        16        34        38        34        32        24        21        12        10         8         6        10         8         6         4 
dram[15]:        18        16        34        38        34        32        24        22        12        10         8         6        10         8         6         4 
dram[16]:        18        16        34        38        34        34        24        22        12        10         8         6        10         8         6         4 
dram[17]:        18        16        34        39        34        34        24        22        12        10         6         6        10         8         6         5 
dram[18]:        18        16        34        38        34        34        24        20        12        10         6         6        10         8         6         6 
dram[19]:        18        16        32        38        34        34        24        20        12        10         7         6        10         8         6         6 
dram[20]:        18        14        32        38        34        34        24        20        12        12         8         6        10         8         6         6 
dram[21]:        18        12        32        38        34        34        24        22        12        12         8         8        10         8         6         6 
dram[22]:        18        12        32        38        34        34        24        24        10        12         8        10        10         8         6         6 
dram[23]:        18        12        32        38        34        34        24        26        10        11         7        10        10         8         6         6 
dram[24]:        18        12        32        38        34        34        24        26        10        10         6        10        10         8         6         6 
dram[25]:        18        12        32        36        34        34        23        26        10        10         6        10        10         8         6         6 
dram[26]:        18        12        34        36        34        34        24        26        10        10         6        10        10         8         6         6 
dram[27]:        18        12        34        36        34        34        24        26        10        10         6        10        10         8         6         6 
dram[28]:        18        12        34        36        34        34        24        26        10        10         6        10        10         8         6         6 
dram[29]:        18        12        34        36        34        34        26        26        10        10         6        10        10         8         6         6 
dram[30]:        16        12        34        36        36        34        26        26        10        10         6        10        10         8         6         6 
dram[31]:        16        12        32        36        36        34        26        26        10        10         6        10        10         8         6         6 
total reads: 9013
bank skew: 39/4 = 9.75
chip skew: 287/276 = 1.04
average mf latency per bank:
dram[0]:       2384      1528       214       194      8115      8483       287       312       378       351       284       296       108        96       478       455
dram[1]:       2260      1544       845       197      9559      8312       301       319       379       337       299       302       104        97       406       450
dram[2]:       2251      1663       217       196      7819       763       312       338       383       349       300       288       111        97       482       762
dram[3]:       2012      1889       215       194      6787       717       311       325       390       360       296       298       104        95       444       741
dram[4]:       1911      1281       216       199      8021       686       323       319       384       352       297       298       106       104       453       826
dram[5]:       2003      1549       221       206      7866       691       332       324       376       351       292       295       110       100       512       717
dram[6]:       2183      1438       219       208      7315       755       325       325       384       363       269       296       108       100       420      1034
dram[7]:       1867      1510       215       215      8662       738       327       307       380       368       266       288       110        93       469       830
dram[8]:       1747      1208       220       216      8674       761       325       298       387       365       252       293       106        95       440      1002
dram[9]:       1733      1534       219      1232      6958       711       318       298       389       381       246       301       109       109       484      1001
dram[10]:       1696      1832       237      1246      8286       759       331      1542       390       387       237       284       107       103       480       573
dram[11]:       1640      1734       217      1232      8146       785       327       293       389       384       229       289       116       107       441       591
dram[12]:       1756      1755       215      1214      7970       745       328       294       385       389       232       311       109       321       512       679
dram[13]:       1793      1958       220      1256      8691       753       316       298       381       391       235       293       108       303    244597       548
dram[14]:       1459      1953       221      1266      8651       806       313       295       381       383       236       300       106       111    235985       631
dram[15]:       1448      1787       224      1265      7079       786       314       292       368       387       252       294       105       110    253349       553
dram[16]:       2080      1962       223       871      8387      6712       314       289       367       401       250       292       107       110    243237       572
dram[17]:       1929      1995       220       221      8300      7928       317       292       360       386       281       311       101       469    235477       559
dram[18]:       1939      2091       215       237      7105      7679       329       304       349       384       286       299       104       240    252626       427
dram[19]:       1839      2244       223       216      8718      7765       325       305       345       385       289       314       106       109    244695       449
dram[20]:       1687      1724       222       221      8700      8592       316       294       347       378       284       307       105       117    157204       421
dram[21]:       1850      1795       227       218      7045      8419       321       287       340       380       288       288       107       114    252655       428
dram[22]:       1762      1967       228       218      7635      6890       327       290       359       394       282       279        99       112    235283       516
dram[23]:       1749      2017       217       222      8938      7849       344       284       353       380       297       273        94       119    243841       408
dram[24]:       1706      1769       225       215      7567      7690       322       280       351       395       302       278       102       110    252581       463
dram[25]:       1843      1989       213       218      7985      6743       319       270       356       390       288       282        98       118     81411       433
dram[26]:       1771      2110       211       221      9284      8448       323       272       356       394       296       266        92       116       402       445
dram[27]:       1594      1870       207       227      7839      8463       320       280       347       388       297       272        98       111       426       430
dram[28]:       1642      1972       213       220      7096      6873       319       274       348       399       296       271        99       110       403       435
dram[29]:       1762      1847       200       221      8496      7551       309       277       360       394       315       270        91       112       428       474
dram[30]:       1572      2046       205       215      8102      8723       310       289       345       395       298       270        99       109       433       440
dram[31]:       1423      2180       202       223      7234      7577       315       288       347       387       303       274        97       110       435       470
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       286       276       250       277       271       255       280       208       381       379
dram[1]:        350       408       475       343       385       273       272       271       271       252       254       253       210       205       306       314
dram[2]:        378       448       483       524       264       359       309       273       252       251       252       250       269       204       360       413
dram[3]:        343       400       275       252       273       302       268       269       253       270       250       250       204       191       268       301
dram[4]:        299       346       252       260       307       256       271       276       273       266       272       252       272       264       326       307
dram[5]:        307       363       286       267       254       301       268       279       270       254       270       257       213       219       369       302
dram[6]:        386       381       454       325       414       360       271       273       252       252       252       269       275       200       303       255
dram[7]:        369       408       275       269       263       259       282       278       257       271       255       252       277       202       328       278
dram[8]:        295       358       253       263       311       324       274       273       254       271       271       271       221       186       260       261
dram[9]:        293       341       330       253       325       287       271       279       271       253       250       253       275       210       292       259
dram[10]:        381       413       297       310       303       258       271       291       252       266       250       252       231       197       325       313
dram[11]:        322       315       263       253       277       285       331       272       254       259       252       253       287       218       275       294
dram[12]:        364       356       285       277       281       254       339       273       265       268       268       292       282       436       430       422
dram[13]:        396       407       318       293       338       320       274       271       255       253       266       254       208       407       324       400
dram[14]:        313       380       280       259       264       373       270       271       264       252       270       251       200       232       320       384
dram[15]:        340       420       269       258       278       262       272       271       269       252       271       271       231       218       352       364
dram[16]:        323       373       265       264       533       503       271       274       254       276       253       252       199       225       262       272
dram[17]:        403       343       268       263       409       427       289       273       256       274       260       274       199       450       283       316
dram[18]:        366       329       258       255       321       281       271       273       254       257       275       254       199       391       309       331
dram[19]:        422       349       275       262       328       320       304       271       253       252       252       269       200       233       382       383
dram[20]:        376       305       272       253       508       438       269       273       255       260       254       253       217       290       261       261
dram[21]:        293       287       289       252       392       328       274       277       278       256       257       255       288       294       338       291
dram[22]:        332       267       285       269       659       664       277       280       279       273       255       270       206       244       394       345
dram[23]:        445       537       558       263       454       359       276       274       262       261       257       261       214       286       295       279
dram[24]:        417       503       530       256       341       320       278       274       274       275       254       257       212       254       329       403
dram[25]:        426       445       465       254       255       313       273       273       276       272       267       251       201       294       304       266
dram[26]:        473       423       389       257       277       281       272       271       252       268       273       254       190       259       263       309
dram[27]:        345       432       262       251       266       317       273       271       252       268       254       272       190       221       260       267
dram[28]:        352       440       271       256       397       355       281       270       255       263       252       267       226       199       264       319
dram[29]:        360       439       489       255       405       399       271       286       256       264       254       260       185       270       272       355
dram[30]:        376       447       497       251       371       443       271       301       254       267       255       254       199       269       288       278
dram[31]:        455       532       305       258       375       385       271       269       252       254       257       252       206       186       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517097 n_act=130 n_pre=114 n_req=1180 n_rd=1786 n_write=574 bw_util=0.009082
n_activity=11005 dram_eff=0.4289
bk0: 122a 519214i bk1: 126a 519151i bk2: 152a 518900i bk3: 148a 518954i bk4: 188a 518935i bk5: 188a 518905i bk6: 134a 519072i bk7: 138a 519040i bk8: 136a 519259i bk9: 130a 519253i bk10: 96a 519236i bk11: 90a 519370i bk12: 28a 519392i bk13: 24a 519407i bk14: 42a 519504i bk15: 44a 519487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00195689
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517115 n_act=126 n_pre=110 n_req=1175 n_rd=1782 n_write=568 bw_util=0.009044
n_activity=11061 dram_eff=0.4249
bk0: 124a 519181i bk1: 122a 519161i bk2: 152a 518897i bk3: 150a 518972i bk4: 188a 518928i bk5: 188a 518892i bk6: 138a 519044i bk7: 136a 519044i bk8: 130a 519278i bk9: 134a 519312i bk10: 98a 519316i bk11: 84a 519395i bk12: 28a 519418i bk13: 24a 519432i bk14: 40a 519500i bk15: 46a 519500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00186069
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517129 n_act=123 n_pre=107 n_req=1171 n_rd=1782 n_write=560 bw_util=0.009013
n_activity=10961 dram_eff=0.4273
bk0: 124a 519160i bk1: 124a 519175i bk2: 154a 518814i bk3: 150a 518883i bk4: 188a 518932i bk5: 188a 518897i bk6: 138a 519051i bk7: 134a 519085i bk8: 132a 519282i bk9: 132a 519305i bk10: 92a 519355i bk11: 86a 519385i bk12: 32a 519396i bk13: 24a 519435i bk14: 38a 519523i bk15: 46a 519497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00191841
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517127 n_act=128 n_pre=112 n_req=1167 n_rd=1778 n_write=556 bw_util=0.008982
n_activity=10968 dram_eff=0.4256
bk0: 122a 519148i bk1: 126a 519155i bk2: 156a 518900i bk3: 148a 518945i bk4: 188a 518922i bk5: 188a 518930i bk6: 136a 519099i bk7: 138a 519060i bk8: 134a 519285i bk9: 130a 519285i bk10: 88a 519365i bk11: 86a 519394i bk12: 28a 519385i bk13: 24a 519422i bk14: 42a 519524i bk15: 44a 519505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00169521
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x8058c480, atomic=0 1 entries : 0x7fbd5159abd0 :  mf: uid=6047684, sid00:w15, part=4, addr=0x8058c480, load , size=128, unknown  status = IN_PARTITION_DRAM (682542), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517134 n_act=125 n_pre=109 n_req=1167 n_rd=1777 n_write=556 bw_util=0.008978
n_activity=10871 dram_eff=0.4292
bk0: 126a 519140i bk1: 122a 519168i bk2: 154a 518920i bk3: 150a 518916i bk4: 188a 518906i bk5: 188a 518921i bk6: 138a 519118i bk7: 136a 519034i bk8: 130a 519226i bk9: 134a 519266i bk10: 90a 519352i bk11: 84a 519386i bk12: 27a 519410i bk13: 24a 519399i bk14: 40a 519523i bk15: 46a 519502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00194343
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517159 n_act=113 n_pre=97 n_req=1166 n_rd=1776 n_write=556 bw_util=0.008974
n_activity=10925 dram_eff=0.4269
bk0: 124a 519177i bk1: 126a 519165i bk2: 154a 518849i bk3: 148a 518936i bk4: 188a 518943i bk5: 188a 518909i bk6: 138a 519123i bk7: 134a 519053i bk8: 132a 519255i bk9: 132a 519317i bk10: 86a 519315i bk11: 86a 519392i bk12: 32a 519384i bk13: 24a 519405i bk14: 38a 519521i bk15: 46a 519491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00190302
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517143 n_act=123 n_pre=107 n_req=1164 n_rd=1776 n_write=552 bw_util=0.008959
n_activity=10777 dram_eff=0.432
bk0: 128a 519141i bk1: 124a 519140i bk2: 152a 518873i bk3: 148a 518877i bk4: 188a 518923i bk5: 188a 518933i bk6: 136a 519052i bk7: 138a 518990i bk8: 134a 519266i bk9: 130a 519318i bk10: 88a 519362i bk11: 86a 519373i bk12: 28a 519386i bk13: 26a 519416i bk14: 42a 519523i bk15: 40a 519533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189147
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517139 n_act=127 n_pre=111 n_req=1162 n_rd=1772 n_write=552 bw_util=0.008944
n_activity=10822 dram_eff=0.4295
bk0: 126a 519178i bk1: 122a 519185i bk2: 152a 518873i bk3: 148a 518923i bk4: 188a 518932i bk5: 188a 518964i bk6: 138a 519040i bk7: 134a 519014i bk8: 130a 519269i bk9: 136a 519267i bk10: 90a 519343i bk11: 84a 519359i bk12: 30a 519392i bk13: 22a 519433i bk14: 40a 519508i bk15: 44a 519536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0017029
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517147 n_act=121 n_pre=105 n_req=1164 n_rd=1772 n_write=556 bw_util=0.008959
n_activity=10883 dram_eff=0.4278
bk0: 126a 519129i bk1: 126a 519154i bk2: 152a 518908i bk3: 148a 518942i bk4: 188a 518926i bk5: 188a 518919i bk6: 136a 519081i bk7: 136a 519031i bk8: 134a 519269i bk9: 132a 519290i bk10: 86a 519348i bk11: 86a 519326i bk12: 30a 519426i bk13: 24a 519424i bk14: 40a 519508i bk15: 40a 519543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00168366
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517131 n_act=123 n_pre=107 n_req=1170 n_rd=1778 n_write=562 bw_util=0.009005
n_activity=10860 dram_eff=0.4309
bk0: 126a 519137i bk1: 124a 519123i bk2: 152a 518833i bk3: 154a 518858i bk4: 188a 518951i bk5: 188a 518913i bk6: 136a 519082i bk7: 134a 519007i bk8: 132a 519252i bk9: 134a 519264i bk10: 90a 519383i bk11: 86a 519359i bk12: 28a 519397i bk13: 26a 519450i bk14: 40a 519515i bk15: 40a 519547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00196074
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517123 n_act=130 n_pre=114 n_req=1167 n_rd=1778 n_write=556 bw_util=0.008982
n_activity=10925 dram_eff=0.4273
bk0: 126a 519108i bk1: 126a 519109i bk2: 148a 518912i bk3: 154a 518871i bk4: 188a 518948i bk5: 186a 518936i bk6: 140a 519086i bk7: 134a 519033i bk8: 130a 519288i bk9: 134a 519268i bk10: 88a 519341i bk11: 88a 519367i bk12: 30a 519413i bk13: 22a 519464i bk14: 40a 519520i bk15: 44a 519529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00162209
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517103 n_act=138 n_pre=122 n_req=1169 n_rd=1782 n_write=556 bw_util=0.008997
n_activity=10965 dram_eff=0.4264
bk0: 126a 519092i bk1: 130a 519092i bk2: 154a 518856i bk3: 152a 518873i bk4: 188a 518917i bk5: 188a 518950i bk6: 136a 519091i bk7: 132a 519074i bk8: 134a 519270i bk9: 132a 519271i bk10: 86a 519378i bk11: 90a 519381i bk12: 30a 519377i bk13: 24a 519459i bk14: 40a 519526i bk15: 40a 519563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00202039
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517109 n_act=134 n_pre=118 n_req=1170 n_rd=1786 n_write=554 bw_util=0.009005
n_activity=10859 dram_eff=0.431
bk0: 130a 519094i bk1: 128a 519146i bk2: 154a 518897i bk3: 154a 518846i bk4: 188a 518918i bk5: 188a 518950i bk6: 136a 519089i bk7: 132a 519082i bk8: 132a 519239i bk9: 134a 519266i bk10: 90a 519335i bk11: 84a 519345i bk12: 28a 519391i bk13: 28a 519390i bk14: 40a 519519i bk15: 40a 519527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00195882
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517097 n_act=137 n_pre=121 n_req=1173 n_rd=1788 n_write=558 bw_util=0.009028
n_activity=10976 dram_eff=0.4275
bk0: 132a 519102i bk1: 126a 519151i bk2: 152a 518838i bk3: 152a 518815i bk4: 188a 518926i bk5: 188a 518956i bk6: 140a 519069i bk7: 132a 519088i bk8: 130a 519288i bk9: 134a 519260i bk10: 88a 519300i bk11: 84a 519342i bk12: 30a 519371i bk13: 24a 519443i bk14: 44a 519478i bk15: 44a 519530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00204733
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517115 n_act=128 n_pre=112 n_req=1173 n_rd=1784 n_write=562 bw_util=0.009028
n_activity=10927 dram_eff=0.4294
bk0: 132a 519130i bk1: 124a 519138i bk2: 152a 518855i bk3: 152a 518850i bk4: 188a 518893i bk5: 188a 518955i bk6: 136a 519087i bk7: 132a 519053i bk8: 134a 519240i bk9: 132a 519297i bk10: 86a 519304i bk11: 86a 519386i bk12: 30a 519413i bk13: 26a 519470i bk14: 46a 519482i bk15: 40a 519546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00206657
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517089 n_act=140 n_pre=124 n_req=1174 n_rd=1784 n_write=564 bw_util=0.009036
n_activity=11032 dram_eff=0.4257
bk0: 136a 519120i bk1: 124a 519153i bk2: 152a 518897i bk3: 152a 518878i bk4: 188a 518936i bk5: 188a 518972i bk6: 136a 519057i bk7: 130a 519015i bk8: 132a 519245i bk9: 136a 519286i bk10: 92a 519318i bk11: 82a 519375i bk12: 28a 519380i bk13: 24a 519459i bk14: 42a 519489i bk15: 42a 519537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00195689
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517069 n_act=147 n_pre=131 n_req=1177 n_rd=1786 n_write=568 bw_util=0.009059
n_activity=11075 dram_eff=0.4251
bk0: 132a 519117i bk1: 124a 519122i bk2: 152a 518885i bk3: 152a 518890i bk4: 188a 518919i bk5: 192a 518904i bk6: 138a 519041i bk7: 132a 519020i bk8: 132a 519264i bk9: 132a 519247i bk10: 88a 519343i bk11: 86a 519384i bk12: 30a 519410i bk13: 22a 519463i bk14: 44a 519480i bk15: 42a 519526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00201654
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517089 n_act=136 n_pre=120 n_req=1178 n_rd=1788 n_write=568 bw_util=0.009067
n_activity=11003 dram_eff=0.4282
bk0: 124a 519136i bk1: 124a 519178i bk2: 154a 518914i bk3: 154a 518868i bk4: 188a 518940i bk5: 192a 518927i bk6: 136a 519020i bk7: 134a 518986i bk8: 132a 519264i bk9: 132a 519241i bk10: 90a 519311i bk11: 84a 519363i bk12: 26a 519409i bk13: 30a 519428i bk14: 46a 519476i bk15: 42a 519501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00225129
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517095 n_act=134 n_pre=118 n_req=1177 n_rd=1790 n_write=564 bw_util=0.009059
n_activity=10986 dram_eff=0.4285
bk0: 128a 519097i bk1: 124a 519129i bk2: 152a 518910i bk3: 156a 518860i bk4: 188a 518905i bk5: 192a 518873i bk6: 138a 519055i bk7: 134a 519051i bk8: 132a 519280i bk9: 136a 519279i bk10: 90a 519295i bk11: 82a 519363i bk12: 28a 519399i bk13: 26a 519407i bk14: 42a 519483i bk15: 42a 519523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00250529
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517089 n_act=138 n_pre=122 n_req=1176 n_rd=1790 n_write=562 bw_util=0.009051
n_activity=11069 dram_eff=0.425
bk0: 126a 519092i bk1: 124a 519133i bk2: 154a 518918i bk3: 156a 518879i bk4: 188a 518923i bk5: 192a 518904i bk6: 138a 519060i bk7: 136a 519082i bk8: 132a 519298i bk9: 132a 519281i bk10: 88a 519333i bk11: 86a 519347i bk12: 30a 519412i bk13: 22a 519426i bk14: 44a 519501i bk15: 42a 519502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019415
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517097 n_act=134 n_pre=118 n_req=1176 n_rd=1788 n_write=564 bw_util=0.009051
n_activity=10991 dram_eff=0.428
bk0: 128a 519101i bk1: 120a 519191i bk2: 154a 518839i bk3: 156a 518842i bk4: 188a 518898i bk5: 192a 518901i bk6: 136a 519090i bk7: 138a 519063i bk8: 132a 519284i bk9: 132a 519277i bk10: 90a 519308i bk11: 84a 519385i bk12: 26a 519377i bk13: 26a 519456i bk14: 46a 519523i bk15: 40a 519532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00190494
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517099 n_act=128 n_pre=112 n_req=1181 n_rd=1794 n_write=568 bw_util=0.00909
n_activity=11050 dram_eff=0.4275
bk0: 132a 519130i bk1: 120a 519179i bk2: 152a 518914i bk3: 156a 518883i bk4: 188a 518928i bk5: 192a 518919i bk6: 138a 519085i bk7: 134a 519064i bk8: 132a 519230i bk9: 136a 519271i bk10: 90a 519325i bk11: 86a 519340i bk12: 28a 519390i bk13: 24a 519415i bk14: 42a 519515i bk15: 44a 519522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0020531
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517099 n_act=126 n_pre=110 n_req=1183 n_rd=1794 n_write=572 bw_util=0.009105
n_activity=10979 dram_eff=0.431
bk0: 128a 519146i bk1: 122a 519149i bk2: 152a 518895i bk3: 156a 518853i bk4: 188a 518923i bk5: 192a 518920i bk6: 138a 519018i bk7: 136a 519026i bk8: 132a 519289i bk9: 132a 519250i bk10: 88a 519308i bk11: 94a 519243i bk12: 26a 519423i bk13: 26a 519432i bk14: 46a 519519i bk15: 38a 519528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00210698
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517093 n_act=132 n_pre=116 n_req=1180 n_rd=1788 n_write=572 bw_util=0.009082
n_activity=11024 dram_eff=0.4282
bk0: 132a 519107i bk1: 118a 519205i bk2: 152a 518923i bk3: 150a 518868i bk4: 188a 518931i bk5: 192a 518921i bk6: 134a 519003i bk7: 136a 519014i bk8: 132a 519272i bk9: 134a 519295i bk10: 92a 519333i bk11: 92a 519268i bk12: 22a 519432i bk13: 26a 519424i bk14: 44a 519509i bk15: 44a 519502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00225129
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517097 n_act=134 n_pre=118 n_req=1176 n_rd=1784 n_write=568 bw_util=0.009051
n_activity=11020 dram_eff=0.4269
bk0: 130a 519115i bk1: 120a 519192i bk2: 150a 518932i bk3: 148a 518930i bk4: 188a 518928i bk5: 192a 518918i bk6: 138a 519049i bk7: 134a 518993i bk8: 132a 519267i bk9: 134a 519268i bk10: 88a 519346i bk11: 92a 519290i bk12: 26a 519404i bk13: 24a 519448i bk14: 42a 519504i bk15: 46a 519494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00254185
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517115 n_act=128 n_pre=112 n_req=1173 n_rd=1784 n_write=562 bw_util=0.009028
n_activity=10948 dram_eff=0.4286
bk0: 128a 519102i bk1: 122a 519201i bk2: 152a 518918i bk3: 148a 518888i bk4: 188a 518949i bk5: 192a 518952i bk6: 134a 519059i bk7: 138a 518994i bk8: 134a 519268i bk9: 132a 519268i bk10: 88a 519359i bk11: 92a 519277i bk12: 24a 519421i bk13: 26a 519477i bk14: 44a 519474i bk15: 42a 519500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00178564
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517115 n_act=123 n_pre=107 n_req=1178 n_rd=1788 n_write=568 bw_util=0.009067
n_activity=10967 dram_eff=0.4297
bk0: 130a 519082i bk1: 118a 519188i bk2: 154a 518898i bk3: 150a 518881i bk4: 188a 518898i bk5: 192a 518906i bk6: 136a 519088i bk7: 136a 519033i bk8: 130a 519292i bk9: 134a 519288i bk10: 92a 519313i bk11: 92a 519278i bk12: 22a 519433i bk13: 26a 519481i bk14: 44a 519521i bk15: 44a 519527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00226092
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517095 n_act=131 n_pre=115 n_req=1180 n_rd=1792 n_write=568 bw_util=0.009082
n_activity=11086 dram_eff=0.4258
bk0: 130a 519123i bk1: 120a 519208i bk2: 152a 518932i bk3: 154a 518876i bk4: 188a 518908i bk5: 192a 518951i bk6: 138a 519045i bk7: 134a 519064i bk8: 132a 519285i bk9: 134a 519277i bk10: 88a 519356i bk11: 92a 519222i bk12: 26a 519392i bk13: 24a 519472i bk14: 42a 519509i bk15: 46a 519523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00225707
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517093 n_act=134 n_pre=118 n_req=1178 n_rd=1788 n_write=568 bw_util=0.009067
n_activity=11039 dram_eff=0.4269
bk0: 124a 519144i bk1: 122a 519198i bk2: 154a 518919i bk3: 152a 518912i bk4: 188a 518905i bk5: 192a 518935i bk6: 134a 519066i bk7: 138a 519023i bk8: 134a 519298i bk9: 132a 519299i bk10: 88a 519358i bk11: 92a 519292i bk12: 24a 519389i bk13: 26a 519468i bk14: 46a 519498i bk15: 42a 519528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00211468
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517083 n_act=139 n_pre=123 n_req=1178 n_rd=1784 n_write=572 bw_util=0.009067
n_activity=11021 dram_eff=0.4275
bk0: 128a 519138i bk1: 118a 519188i bk2: 152a 518927i bk3: 152a 518878i bk4: 184a 518871i bk5: 192a 518931i bk6: 136a 519047i bk7: 136a 518989i bk8: 130a 519279i bk9: 134a 519271i bk10: 92a 519336i bk11: 92a 519251i bk12: 22a 519410i bk13: 26a 519461i bk14: 44a 519532i bk15: 46a 519527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0020127
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517097 n_act=131 n_pre=115 n_req=1179 n_rd=1786 n_write=572 bw_util=0.009074
n_activity=11054 dram_eff=0.4266
bk0: 122a 519178i bk1: 122a 519151i bk2: 152a 518893i bk3: 152a 518932i bk4: 188a 518870i bk5: 192a 518888i bk6: 138a 519050i bk7: 132a 519018i bk8: 132a 519304i bk9: 134a 519230i bk10: 88a 519366i bk11: 94a 519258i bk12: 26a 519412i bk13: 24a 519478i bk14: 46a 519474i bk15: 44a 519503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00242062
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=519701 n_nop=517095 n_act=138 n_pre=122 n_req=1173 n_rd=1778 n_write=568 bw_util=0.009028
n_activity=11017 dram_eff=0.4259
bk0: 124a 519190i bk1: 120a 519193i bk2: 148a 518988i bk3: 152a 518895i bk4: 188a 518882i bk5: 192a 518939i bk6: 132a 519020i bk7: 136a 519027i bk8: 134a 519285i bk9: 132a 519287i bk10: 90a 519354i bk11: 90a 519248i bk12: 24a 519413i bk13: 28a 519475i bk14: 46a 519468i bk15: 42a 519488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184144

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14169, Miss = 893, Miss_rate = 0.063, Pending_hits = 97, Reservation_fails = 6
L2_cache_bank[1]: Access = 15613, Miss = 891, Miss_rate = 0.057, Pending_hits = 102, Reservation_fails = 12
L2_cache_bank[2]: Access = 8745, Miss = 891, Miss_rate = 0.102, Pending_hits = 109, Reservation_fails = 33
L2_cache_bank[3]: Access = 8180, Miss = 889, Miss_rate = 0.109, Pending_hits = 116, Reservation_fails = 56
L2_cache_bank[4]: Access = 8949, Miss = 889, Miss_rate = 0.099, Pending_hits = 99, Reservation_fails = 50
L2_cache_bank[5]: Access = 9069, Miss = 888, Miss_rate = 0.098, Pending_hits = 103, Reservation_fails = 42
L2_cache_bank[6]: Access = 8215, Miss = 888, Miss_rate = 0.108, Pending_hits = 113, Reservation_fails = 58
L2_cache_bank[7]: Access = 9023, Miss = 886, Miss_rate = 0.098, Pending_hits = 108, Reservation_fails = 17
L2_cache_bank[8]: Access = 8993, Miss = 886, Miss_rate = 0.099, Pending_hits = 110, Reservation_fails = 14
L2_cache_bank[9]: Access = 8749, Miss = 889, Miss_rate = 0.102, Pending_hits = 98, Reservation_fails = 29
L2_cache_bank[10]: Access = 10567, Miss = 889, Miss_rate = 0.084, Pending_hits = 107, Reservation_fails = 27
L2_cache_bank[11]: Access = 9749, Miss = 891, Miss_rate = 0.091, Pending_hits = 96, Reservation_fails = 27
L2_cache_bank[12]: Access = 9416, Miss = 893, Miss_rate = 0.095, Pending_hits = 111, Reservation_fails = 25
L2_cache_bank[13]: Access = 41899, Miss = 894, Miss_rate = 0.021, Pending_hits = 99, Reservation_fails = 22
L2_cache_bank[14]: Access = 41821, Miss = 892, Miss_rate = 0.021, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[15]: Access = 40688, Miss = 892, Miss_rate = 0.022, Pending_hits = 109, Reservation_fails = 11
L2_cache_bank[16]: Access = 46336, Miss = 893, Miss_rate = 0.019, Pending_hits = 98, Reservation_fails = 29
L2_cache_bank[17]: Access = 46721, Miss = 894, Miss_rate = 0.019, Pending_hits = 108, Reservation_fails = 86
L2_cache_bank[18]: Access = 45811, Miss = 895, Miss_rate = 0.020, Pending_hits = 86, Reservation_fails = 43
L2_cache_bank[19]: Access = 46324, Miss = 895, Miss_rate = 0.019, Pending_hits = 108, Reservation_fails = 9
L2_cache_bank[20]: Access = 46471, Miss = 894, Miss_rate = 0.019, Pending_hits = 108, Reservation_fails = 32
L2_cache_bank[21]: Access = 45588, Miss = 897, Miss_rate = 0.020, Pending_hits = 98, Reservation_fails = 1
L2_cache_bank[22]: Access = 45175, Miss = 897, Miss_rate = 0.020, Pending_hits = 119, Reservation_fails = 17
L2_cache_bank[23]: Access = 47233, Miss = 894, Miss_rate = 0.019, Pending_hits = 133, Reservation_fails = 42
L2_cache_bank[24]: Access = 46079, Miss = 892, Miss_rate = 0.019, Pending_hits = 115, Reservation_fails = 36
L2_cache_bank[25]: Access = 29186, Miss = 892, Miss_rate = 0.031, Pending_hits = 106, Reservation_fails = 1
L2_cache_bank[26]: Access = 15118, Miss = 894, Miss_rate = 0.059, Pending_hits = 91, Reservation_fails = 3
L2_cache_bank[27]: Access = 14131, Miss = 896, Miss_rate = 0.063, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[28]: Access = 12600, Miss = 894, Miss_rate = 0.071, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[29]: Access = 14114, Miss = 892, Miss_rate = 0.063, Pending_hits = 104, Reservation_fails = 29
L2_cache_bank[30]: Access = 15028, Miss = 893, Miss_rate = 0.059, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[31]: Access = 13080, Miss = 889, Miss_rate = 0.068, Pending_hits = 112, Reservation_fails = 0
L2_total_cache_accesses = 782840
L2_total_cache_misses = 28542
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 3370
L2_total_cache_reservation_fails = 757
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 40
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 114
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1047446
icnt_total_pkts_simt_to_mem=1776636
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1137
	minimum = 6
	maximum = 126
Network latency average = 9.72011
	minimum = 6
	maximum = 126
Slowest packet = 1563736
Flit latency average = 8.4064
	minimum = 6
	maximum = 122
Slowest flit = 2818250
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00600521
	minimum = 0 (at node 2)
	maximum = 0.0566279 (at node 0)
Accepted packet rate average = 0.00600521
	minimum = 0 (at node 2)
	maximum = 0.0566279 (at node 0)
Injected flit rate average = 0.0180156
	minimum = 0 (at node 2)
	maximum = 0.261153 (at node 0)
Accepted flit rate average= 0.0180156
	minimum = 0 (at node 2)
	maximum = 0.0786143 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8278 (22 samples)
	minimum = 6 (22 samples)
	maximum = 71.8182 (22 samples)
Network latency average = 11.6268 (22 samples)
	minimum = 6 (22 samples)
	maximum = 64.1818 (22 samples)
Flit latency average = 11.068 (22 samples)
	minimum = 6 (22 samples)
	maximum = 60.5909 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.0213994 (22 samples)
	minimum = 0.00777105 (22 samples)
	maximum = 0.0587842 (22 samples)
Accepted packet rate average = 0.0213994 (22 samples)
	minimum = 0.00777105 (22 samples)
	maximum = 0.0587842 (22 samples)
Injected flit rate average = 0.047786 (22 samples)
	minimum = 0.0177133 (22 samples)
	maximum = 0.159964 (22 samples)
Accepted flit rate average = 0.047786 (22 samples)
	minimum = 0.0196217 (22 samples)
	maximum = 0.139021 (22 samples)
Injected packet size average = 2.23306 (22 samples)
Accepted packet size average = 2.23306 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 53 sec (353 sec)
gpgpu_simulation_rate = 120345 (inst/sec)
gpgpu_simulation_rate = 1933 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,2,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,682544)
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,682544)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(1,0,0) tid=(26,13,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(11,0,0) tid=(26,11,0)
GPGPU-Sim uArch: cycles simulated: 683044  inst.: 42746165 (ipc=528.3) sim_rate=120751 (inst/sec) elapsed = 0:0:05:54 / Fri Jul 27 19:01:28 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(11,0,0) tid=(18,20,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (672,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(673,682544)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (678,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(679,682544)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (684,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(685,682544)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (690,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(691,682544)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (696,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(697,682544)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (702,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(703,682544)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (708,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(709,682544)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (714,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(715,682544)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (720,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(721,682544)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (726,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(727,682544)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (732,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(733,682544)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (738,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(739,682544)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (744,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(745,682544)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(7,1,0) tid=(12,16,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(8,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 683544  inst.: 43038191 (ipc=556.2) sim_rate=121234 (inst/sec) elapsed = 0:0:05:55 / Fri Jul 27 19:01:29 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(7,1,0) tid=(18,21,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1083,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1084,682544)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1113,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1114,682544)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1116,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1116,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1117,682544)
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1117,682544)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1118,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1123,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1130,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1140,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1147,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1150,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1159,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(15,1,0) tid=(18,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1493,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1524,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1524,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1527,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(0,1,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 685544  inst.: 43315803 (ipc=277.9) sim_rate=121673 (inst/sec) elapsed = 0:0:05:56 / Fri Jul 27 19:01:30 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(0,1,0) tid=(0,10,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(1,0,0) tid=(14,18,0)
GPGPU-Sim uArch: cycles simulated: 689044  inst.: 43476475 (ipc=153.0) sim_rate=121782 (inst/sec) elapsed = 0:0:05:57 / Fri Jul 27 19:01:31 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(0,0,0) tid=(28,12,0)
GPGPU-Sim uArch: cycles simulated: 693044  inst.: 43665683 (ipc=112.7) sim_rate=121971 (inst/sec) elapsed = 0:0:05:58 / Fri Jul 27 19:01:32 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(1,0,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 696544  inst.: 43838189 (ipc=96.9) sim_rate=122111 (inst/sec) elapsed = 0:0:05:59 / Fri Jul 27 19:01:33 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(1,0,0) tid=(10,4,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(0,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 700544  inst.: 44036811 (ipc=86.4) sim_rate=122324 (inst/sec) elapsed = 0:0:06:00 / Fri Jul 27 19:01:34 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(1,0,0) tid=(16,12,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(1,0,0) tid=(16,22,0)
GPGPU-Sim uArch: cycles simulated: 703544  inst.: 44230793 (ipc=83.3) sim_rate=122522 (inst/sec) elapsed = 0:0:06:01 / Fri Jul 27 19:01:35 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(0,0,0) tid=(4,28,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(0,1,0) tid=(16,26,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(1,0,0) tid=(16,25,0)
GPGPU-Sim uArch: cycles simulated: 706544  inst.: 44481285 (ipc=83.3) sim_rate=122876 (inst/sec) elapsed = 0:0:06:02 / Fri Jul 27 19:01:36 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(1,0,0) tid=(0,23,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(0,0,0) tid=(16,15,0)
GPGPU-Sim uArch: cycles simulated: 710544  inst.: 44704655 (ipc=79.4) sim_rate=123153 (inst/sec) elapsed = 0:0:06:03 / Fri Jul 27 19:01:37 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(0,1,0) tid=(8,30,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(0,1,0) tid=(24,23,0)
GPGPU-Sim uArch: cycles simulated: 714044  inst.: 44934429 (ipc=77.9) sim_rate=123446 (inst/sec) elapsed = 0:0:06:04 / Fri Jul 27 19:01:38 2018
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(0,1,0) tid=(10,29,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35004,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35573,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(0,0,0) tid=(26,29,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37035,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37114,682544), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 6.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 37115
gpu_sim_insn = 2604928
gpu_ipc =      70.1853
gpu_tot_sim_cycle = 719659
gpu_tot_sim_insn = 45086927
gpu_tot_ipc =      62.6504
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1707
gpu_stall_icnt2sh    = 60142
gpu_total_sim_rate=123865

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2816666
	L1I_total_cache_misses = 4056
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 97871, Miss = 41160, Miss_rate = 0.421, Pending_hits = 4153, Reservation_fails = 79481
	L1D_cache_core[1]: Access = 97905, Miss = 40672, Miss_rate = 0.415, Pending_hits = 4342, Reservation_fails = 80901
	L1D_cache_core[2]: Access = 155678, Miss = 61379, Miss_rate = 0.394, Pending_hits = 5467, Reservation_fails = 128246
	L1D_cache_core[3]: Access = 153692, Miss = 60583, Miss_rate = 0.394, Pending_hits = 5815, Reservation_fails = 124864
	L1D_cache_core[4]: Access = 153638, Miss = 60265, Miss_rate = 0.392, Pending_hits = 5744, Reservation_fails = 124186
	L1D_cache_core[5]: Access = 148951, Miss = 59100, Miss_rate = 0.397, Pending_hits = 4230, Reservation_fails = 105512
	L1D_cache_core[6]: Access = 154112, Miss = 60597, Miss_rate = 0.393, Pending_hits = 5985, Reservation_fails = 123285
	L1D_cache_core[7]: Access = 85838, Miss = 34593, Miss_rate = 0.403, Pending_hits = 3462, Reservation_fails = 61229
	L1D_cache_core[8]: Access = 87832, Miss = 35634, Miss_rate = 0.406, Pending_hits = 3391, Reservation_fails = 60625
	L1D_cache_core[9]: Access = 136962, Miss = 36921, Miss_rate = 0.270, Pending_hits = 19320, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 137279, Miss = 52933, Miss_rate = 0.386, Pending_hits = 3655, Reservation_fails = 65184
	L1D_cache_core[11]: Access = 145177, Miss = 57311, Miss_rate = 0.395, Pending_hits = 4147, Reservation_fails = 48059
	L1D_cache_core[12]: Access = 99685, Miss = 41545, Miss_rate = 0.417, Pending_hits = 3877, Reservation_fails = 75978
	L1D_cache_core[13]: Access = 146223, Miss = 57132, Miss_rate = 0.391, Pending_hits = 4155, Reservation_fails = 104940
	L1D_cache_core[14]: Access = 146804, Miss = 57163, Miss_rate = 0.389, Pending_hits = 4570, Reservation_fails = 103309
	L1D_total_cache_accesses = 1947647
	L1D_total_cache_misses = 756988
	L1D_total_cache_miss_rate = 0.3887
	L1D_total_cache_pending_hits = 82313
	L1D_total_cache_reservation_fails = 1370179
	L1D_cache_data_port_util = 0.184
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 78881
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1090009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 355390
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 78408
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 689430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1014789
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2812610
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4056
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11830, 11830, 11809, 11809, 11809, 11809, 11809, 11809, 7185, 7185, 6878, 6878, 6913, 6913, 6878, 6878, 5923, 5923, 5923, 5923, 5923, 5923, 5923, 5923, 5923, 5923, 5923, 5923, 5923, 5923, 5923, 5923, 
gpgpu_n_tot_thrd_icount = 163796192

GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (2,16,1) blockDim = (32,32,1) 
gpgpu_n_tot_w_icount = 5118631
gpgpu_n_stall_shd_mem = 1831658
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67555
gpgpu_n_mem_write_global = 730760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5930521
gpgpu_n_store_insn = 2867326
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2315238
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1831658
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2465429	W0_Idle:903839	W0_Scoreboard:3527909	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38528	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1258651
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 540440 {8:67555,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38794432 {40:576318,72:82225,136:72217,}
traffic_breakdown_coretomem[INST_ACC_R] = 1976 {8:247,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9187480 {136:67555,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5846080 {8:730760,}
traffic_breakdown_memtocore[INST_ACC_R] = 33592 {136:247,}
maxmrqlatency = 72 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 193 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 719658 
mrq_lat_table:21498 	11532 	3241 	1069 	602 	184 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	794819 	3495 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	138283 	71510 	212861 	375881 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37607 	20923 	7856 	1159 	27 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	202817 	233540 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1425 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        32        32        32        32        32        32        32        12         2         2         6         6 
dram[1]:        34        34        38        36        32        32        32        32        32        32        14        12         2         2         6         6 
dram[2]:        34        34        38        36        32        32        32        32        32        32        14        12         4         2         6         6 
dram[3]:        34        34        38        36        32        32        32        32        32        32        12        12         2         2         7         6 
dram[4]:        34        34        38        36        32        32        32        32        32        32        12        12         2         2         6         6 
dram[5]:        34        34        38        36        32        32        32        32        32        32        12        12         4         2         6         6 
dram[6]:        18        34        38        36        32        32        32        32        32        32        12        12         2         3         6         9 
dram[7]:        20        34        38        36        32        32        32        32        32        32        12        12         3         1         6         9 
dram[8]:        20        34        38        36        32        32        32        32        32        32        36        12         3         2         6         8 
dram[9]:        36        34        38        38        32        32        32        32        32        32        36        12         2         3         6         7 
dram[10]:        36        36        36        38        32        32        32        32        32        32        12        12         3         1         6         7 
dram[11]:        28        36        36        38        32        32        32        32        32        32        12        12         3         2         6         8 
dram[12]:        28        36        36        38        32        32        32        32        32        32        12        12         2         3         7         6 
dram[13]:        36        35        36        38        32        32        32        32        32        32        32        12         3         1         6        11 
dram[14]:        36        34        36        38        32        32        32        32        32        32        36        12         3         3         6         9 
dram[15]:        36        34        36        38        32        32        32        32        32        32        36        12         2         2         6         9 
dram[16]:        36        34        36        38        32        32        32        32        32        32        36        12         3         1         6         6 
dram[17]:        36        34        36        38        32        32        32        32        32        32        12        12         1         3         7         5 
dram[18]:        36        34        36        38        32        32        32        32        32        32        12        12         2         2         6         6 
dram[19]:        36        34        36        38        32        32        32        32        32        32        36        12         3         1         6         6 
dram[20]:        36        34        36        38        32        32        32        32        32        32        36        12         1         3         6         6 
dram[21]:        36        32        36        38        32        32        32        32        32        32        36        12         2         2         8         8 
dram[22]:        36        32        36        38        32        32        32        32        32        32        24        12         3         3         7         8 
dram[23]:        28        32        36        36        32        32        32        32        32        32        24        12         1         3         6         6 
dram[24]:        28        32        36        36        32        32        32        32        32        32        12        12         3         2         6         6 
dram[25]:        28        32        36        36        32        32        32        32        32        32        12        12         2         3         6         6 
dram[26]:        36        32        36        36        32        32        32        32        32        32        12        12         1         3         6         6 
dram[27]:        36        32        36        36        32        32        32        32        32        32        12        12         3         2         7         6 
dram[28]:        36        32        36        36        32        32        32        32        32        32        12        12         2         3         9         9 
dram[29]:        36        32        36        36        32        32        32        32        32        32        12        12         1         3         8         7 
dram[30]:        36        32        36        36        32        32        32        32        32        32        12        12         3         2         6        11 
dram[31]:        36        32        36        36        32        32        32        32        32        32        12        12         2         4         6         6 
maximum service time to same row:
dram[0]:    160500    144056    109156    109389     95468     82404    141562    110723     91947     91954     98708     85156     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489     98230     77197    109925    123151     91913     92351     85121     84859     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874    101227    109348    115709    105601     92052     91776     84983     85237     87546     86678    132095    113661 
dram[3]:    158966    140515    165828    108995     52298    111763    121284    114817     92048     92447     85476     85292     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164     64625    110639    106998    105591     93302     92023     85235     85454     94624     84937    111107    120848 
dram[5]:    137921    147700    164240    108605     70299    110472    111489     98836     92077     93107     86348     85215     84067     83199    128684    110214 
dram[6]:    155572    145968    108997    109524     75282    109738    109662    122693     92092     92087     85193     85642     82325     92083    109333    127858 
dram[7]:    145146    163343    109517    108899     86536    109683    120872    128847     92175     91855     85649     84924     91241     90375    116549    117446 
dram[8]:    143405    144246    109438    109362     90376    109368    125553    129317     91922     91911     85194     85039     89502     99066    125275    115669 
dram[9]:    152196    142484    167858    109662     93328    109617    110930    139952     92012     92339     85467     85013     87764     88634    114783    124452 
dram[10]:    141662    159980    109741    166364     96430    108994    123305    101469     92937     91762     84991     85192     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     87541     49668    112907    111212    116557     91846     95725     85706     85287     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532     52255    110503     92549    103913     92105     92129     85245     87317     84285     84243    111315    121034 
dram[13]:    138142    156596    109465    105855     62911    109297    112069     91263     92279     91996     86424     85065     84283     82508    109571    110363 
dram[14]:    155802    146173    109595    109521     69170    109695    116672    122166     92100     92182     85281     84990     82541     92299    118541    117594 
dram[15]:    145378    144429    109359    109584     97314    110017    119278    127862     92281     91957     85829     86404    100123     90592    116783    117578 
dram[16]:    143630    153184    109453    109203    100424     90946    124977    129567     91929     91922     85113     85176     89727    107910    125528    115876 
dram[17]:    152399    142437    167929    109833    102598     93968    111800    138362     92011     93177     85493     84801     87985     88496    115013    114133 
dram[18]:    141841    140787    108707    166494    106198     87899    109993    112528     91807     91932     84949     85946     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759     95900     65980    102180    113967     91977     91951     87263     85212     86245    104545    122112    112426 
dram[20]:    148995    135986    164743    110236     71458     46234     91722    102041     92071     92225     85343     85056     84505     85372    111480    110688 
dram[21]:    138363    154444    109083    109929     68892     63596    113941    110151     92784     92134     85164     85174     93358     83634    109736    110690 
dram[22]:    145591    143445    109598    109260     64734     68819    119122    128692     92060     92159     86142     84957     82766    101173    118686    117906 
dram[23]:    145590    141664    109179    109408     92632     81026    120490    137451     92303     91897     85580     85111    108965     90809    117018    126604 
dram[24]:    143825    150355    109340    109330     95568     84958    129108    131385     91883     91960     85095     85745     89942     89070    134400    116138 
dram[25]:    142079    139845    168455    101126     97874     88051    119440    110445     91919     91756     86437     85044     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683     91915     90180    109037    115151     91771     91816     84965     87345    105601     87330    113530    123190 
dram[27]:    140332    146800     87861    164918     84716     78088    112850    117942     92463     92059     85215     85189     86462     85587    131045    112610 
dram[28]:    138587    136126    164739    109063     79849     87362     88036    100688     92006     92188     85487     84985     84722     94409    111746    110853 
dram[29]:    138586    162333     93305    109468     73655     75551     82583    121474     92723     92055     85130     85750    102231     83851    110000    119772 
dram[30]:    145799    144158     97789    109131     41090     42931    118128    125463     92018     92465     85896     84907     82983    101389    127602    118106 
dram[31]:    154518    141745    109028    109258     79309     66819    117558    135552     92206     91719     85986     85284     90159     91025    117190    135448 
average row accesses per activate:
dram[0]:  6.818182  6.076923 27.500000 26.500000 25.600000 21.666666  4.650000  4.041667 21.000000 19.250000 11.400000 17.000000 13.000000 12.000000  2.583333  2.500000 
dram[1]:  5.133333  4.687500 18.500000 26.750000 25.600000 21.666666  5.277778  5.222222 20.250000 19.750000 19.000000 16.000000 12.000000 12.000000  2.500000  3.100000 
dram[2]:  4.875000  5.428571 27.750000 26.750000 25.600000 32.000000  5.277778  5.812500 20.250000 19.500000 17.666666 16.333334 13.000000 12.000000  2.416667  2.214286 
dram[3]:  3.850000  5.500000 28.000000 27.000000 16.000000 32.000000  4.600000  5.937500 20.250000 19.250000 16.666666 16.333334 12.000000 12.000000  3.100000  2.500000 
dram[4]:  3.950000  5.357143 27.750000 27.250000 16.000000 32.000000  6.642857  4.700000 19.750000 19.750000 17.000000 16.000000 12.000000 12.000000  2.727273  3.100000 
dram[5]:  4.333333  7.700000 27.750000 27.000000 21.333334 32.000000  6.642857  5.812500 20.000000 19.500000 16.333334 16.333334 13.000000 12.000000  2.636364  3.100000 
dram[6]:  4.000000  6.333333 27.500000 27.000000 21.333334 32.000000  5.111111  4.750000 20.250000 19.250000 16.666666 16.333334 12.000000 12.500000  2.818182  3.250000 
dram[7]:  4.937500  5.769231 27.500000 27.000000 21.333334 32.000000  3.875000  5.166667 19.750000 20.000000 17.000000 16.000000 12.500000 11.500000  2.142857  3.500000 
dram[8]:  4.823529  5.133333 27.500000 27.000000 21.333334 32.000000  5.111111  5.222222 20.250000 19.500000 12.500000 16.333334 12.500000 12.000000  2.500000  3.250000 
dram[9]:  4.611111  5.428571 27.500000 28.750000 21.333334 32.000000  4.600000  5.222222 20.000000 19.750000 13.250000 16.333334 12.000000 11.500000  2.500000  3.250000 
dram[10]:  4.764706  4.388889 26.500000 28.750000 25.600000 31.500000  5.222222  4.181818 19.750000 19.750000 16.666666 16.666666 12.500000 10.500000  2.500000  2.800000 
dram[11]:  3.681818  4.050000 27.750000 19.000000 16.000000 31.500000  4.600000  4.500000 20.250000 19.500000 16.333334 17.000000 12.500000 11.000000  3.000000  3.250000 
dram[12]:  4.150000  5.333333 27.750000 19.166666 16.000000 31.500000  4.600000  4.045455 20.000000 19.750000 17.000000 16.000000 12.000000  8.000000  3.750000  2.600000 
dram[13]:  4.666667  4.937500 27.500000 28.500000 21.333334 31.500000  3.692308  4.400000 19.750000 19.750000 10.200000 16.000000 12.500000  7.333333  2.285714  4.666667 
dram[14]:  4.941176  4.875000 27.500000 28.500000 21.333334 31.500000  4.700000  4.045455 20.250000 19.500000 12.750000 16.333334 12.500000 11.500000  3.300000  3.250000 
dram[15]:  5.375000  5.200000 27.500000 28.500000 21.333334 31.500000  3.615385  3.178571 20.500000 20.000000 13.500000 15.666667 13.000000 11.000000  2.583333  3.375000 
dram[16]:  5.250000  4.588235 27.500000 28.500000 25.600000 16.250000  3.166667  3.750000 20.500000 19.500000 13.000000 16.333334 13.500000 10.500000  3.200000  2.250000 
dram[17]:  5.714286  6.500000 27.750000 29.000000 25.600000 21.666666  3.615385  3.791667 20.500000 19.500000 17.000000 16.000000 12.500000  8.333333  2.750000  2.333333 
dram[18]:  4.823529  4.588235 27.500000 29.000000 25.600000 16.250000  4.750000  4.450000 20.500000 20.000000 17.000000 15.666667 13.000000  7.666667  2.583333  2.900000 
dram[19]:  4.500000  4.105263 27.250000 29.000000 16.000000 16.250000  4.750000  5.625000 20.500000 19.500000 12.750000 16.333334 13.500000 10.500000  2.666667  2.416667 
dram[20]:  4.100000  4.933333 27.250000 23.200001 16.000000 16.250000  7.833333  4.136364 20.500000 20.000000 13.250000 16.000000 12.500000 11.500000  2.750000  2.545455 
dram[21]:  5.250000  4.800000 27.000000 23.200001 16.000000 21.666666  5.277778  4.944445 20.500000 20.500000 13.250000 17.000000 13.000000 11.000000  2.583333  3.333333 
dram[22]:  5.466667  5.214286 27.000000 23.200001 16.000000 21.666666  4.750000  5.111111 20.000000 20.000000 10.400000 19.000000 12.500000 11.500000  4.125000  2.700000 
dram[23]:  4.421052  6.454545 27.000000 22.600000 21.333334 21.666666  3.875000  5.222222 20.000000 20.000000 10.600000 18.666666 11.500000 11.500000  2.909091  3.000000 
dram[24]:  5.187500  7.200000 26.750000 28.000000 21.333334 21.666666  3.958333  3.875000 20.000000 20.250000 16.666666 18.666666 12.500000 11.000000  2.214286  3.300000 
dram[25]:  4.823529  6.083333 27.000000 27.500000 25.600000 21.666666  4.600000  4.750000 20.250000 20.000000 16.666666 18.666666 12.000000 11.500000  2.666667  2.583333 
dram[26]:  5.187500  5.916667 18.500000 27.750000 18.285715 21.666666  5.875000  4.272727 19.750000 20.250000 17.333334 18.666666 11.500000 11.500000  3.200000  4.000000 
dram[27]:  5.187500  5.538462 18.333334 28.250000 16.000000 18.571428  4.318182  4.650000 20.000000 20.250000 16.666666 18.666666 12.500000 11.000000  3.100000  3.666667 
dram[28]:  5.000000  4.866667 18.500000 28.000000 21.333334 16.250000  4.650000  3.653846 19.750000 20.000000 16.666666 18.666666 12.000000 11.500000  3.875000  3.444444 
dram[29]:  5.125000  4.733333 18.333334 28.000000 15.750000 16.250000  4.800000  3.615385 19.250000 20.250000 17.333334 18.666666 11.500000 11.500000  2.727273  3.666667 
dram[30]:  5.500000  6.083333 27.500000 28.000000 16.250000 16.250000  4.409091  4.181818 19.500000 20.250000 16.666666 19.000000 12.500000 11.000000  2.583333  3.555556 
dram[31]:  6.000000  5.142857 26.500000 28.000000 21.666666 16.250000  3.916667  3.916667 19.750000 20.000000 17.000000 18.333334 12.000000 12.000000  2.818182  2.214286 
average row locality = 38137/4246 = 8.981865
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        61        63        76        74        94        94        67        69        68        65        48        45        16        14        25        24 
dram[1]:        62        61        76        75        94        94        69        68        65        67        49        42        14        14        24        25 
dram[2]:        62        62        77        75        94        94        69        67        66        66        46        43        16        14        23        25 
dram[3]:        61        63        78        74        94        94        68        69        67        65        44        43        14        14        25        24 
dram[4]:        63        61        77        75        94        94        69        68        65        67        45        42        14        14        24        25 
dram[5]:        62        63        77        74        94        94        69        67        66        66        43        43        16        14        23        25 
dram[6]:        64        62        76        74        94        94        68        69        67        65        44        43        14        15        25        22 
dram[7]:        63        61        76        74        94        94        69        67        65        68        45        42        15        13        24        24 
dram[8]:        64        63        76        74        94        94        68        68        67        66        43        43        15        14        24        22 
dram[9]:        65        62        76        77        94        94        68        67        66        67        45        43        14        15        24        22 
dram[10]:        63        63        74        77        94        93        70        67        65        67        44        44        15        13        24        24 
dram[11]:        63        65        77        76        94        94        68        66        67        66        43        45        15        14        24        22 
dram[12]:        65        64        77        77        94        94        68        66        66        67        45        42        14        16        24        22 
dram[13]:        66        63        76        76        94        94        70        66        65        67        44        42        15        14        26        24 
dram[14]:        66        62        76        76        94        94        68        66        67        66        43        43        15        15        27        22 
dram[15]:        68        62        76        76        94        94        68        65        66        68        46        41        16        14        25        23 
dram[16]:        66        62        76        76        94        96        69        66        66        66        44        43        17        13        26        23 
dram[17]:        62        62        77        77        94        96        68        67        66        66        45        42        15        17        27        23 
dram[18]:        64        62        76        78        94        96        69        67        66        68        45        41        16        15        25        23 
dram[19]:        63        62        77        78        94        96        69        68        66        66        44        43        17        13        26        23 
dram[20]:        64        60        77        78        94        96        68        69        66        66        45        42        15        15        27        22 
dram[21]:        66        60        76        78        94        96        69        67        66        68        45        43        16        14        25        24 
dram[22]:        64        61        76        78        94        96        69        68        66        66        44        47        15        15        27        21 
dram[23]:        66        59        76        75        94        96        67        68        66        67        46        46        13        15        26        24 
dram[24]:        65        60        75        74        94        96        69        67        66        67        44        46        15        14        25        27 
dram[25]:        64        61        76        74        94        96        67        69        67        66        44        46        14        15        26        25 
dram[26]:        65        59        77        75        94        96        68        68        65        67        46        46        13        15        26        26 
dram[27]:        65        60        76        77        94        96        69        67        66        67        44        46        15        14        25        27 
dram[28]:        62        61        77        76        94        96        67        69        67        66        44        46        14        15        25        25 
dram[29]:        64        59        76        76        92        96        68        68        65        67        46        46        13        15        24        27 
dram[30]:        61        61        76        76        94        96        69        66        66        67        44        47        15        14        25        26 
dram[31]:        62        60        74        76        94        96        66        68        67        66        45        45        14        16        25        25 
total reads: 28845
bank skew: 96/13 = 7.38
chip skew: 908/894 = 1.02
number of total write accesses:
dram[0]:        14        16        34        32        34        36        26        28        16        12         9         6        10        10         6         6 
dram[1]:        15        14        35        32        34        36        26        26        16        12         8         6        10        10         6         6 
dram[2]:        16        14        34        32        34        34        26        26        15        12         7         6        10        10         6         6 
dram[3]:        16        14        34        34        34        34        24        26        14        12         6         6        10        10         6         6 
dram[4]:        16        14        34        34        34        34        24        26        14        12         6         6        10        10         6         6 
dram[5]:        16        14        34        34        34        34        24        26        14        12         6         6        10        10         6         6 
dram[6]:        16        14        34        34        34        34        24        26        14        12         6         6        10        10         6         4 
dram[7]:        16        14        34        34        34        34        24        26        14        12         6         6        10        10         6         4 
dram[8]:        18        14        34        34        34        34        24        26        14        12         7         6        10        10         6         4 
dram[9]:        18        14        34        38        34        34        24        27        14        12         8         6        10         8         6         4 
dram[10]:        18        16        32        38        34        33        24        25        14        12         6         6        10         8         6         4 
dram[11]:        18        16        34        38        34        32        24        24        14        12         6         6        10         8         6         4 
dram[12]:        18        16        34        38        34        32        24        23        14        12         6         6        10         8         6         4 
dram[13]:        18        16        34        38        34        32        26        22        14        12         7         6        10         8         6         4 
dram[14]:        18        16        34        38        34        32        26        23        14        12         8         6        10         8         6         4 
dram[15]:        18        16        34        38        34        32        26        24        16        12         8         6        10         8         6         4 
dram[16]:        18        16        34        38        34        34        26        24        16        12         8         6        10         8         6         4 
dram[17]:        18        16        34        39        34        34        26        24        16        12         6         6        10         8         6         5 
dram[18]:        18        16        34        38        34        34        26        22        16        12         6         6        10         8         6         6 
dram[19]:        18        16        32        38        34        34        26        22        16        12         7         6        10         8         6         6 
dram[20]:        18        14        32        38        34        34        26        22        16        14         8         6        10         8         6         6 
dram[21]:        18        12        32        38        34        34        26        22        16        14         8         8        10         8         6         6 
dram[22]:        18        12        32        38        34        34        26        24        14        14         8        10        10         8         6         6 
dram[23]:        18        12        32        38        34        34        26        26        14        13         7        10        10         8         6         6 
dram[24]:        18        12        32        38        34        34        26        26        14        14         6        10        10         8         6         6 
dram[25]:        18        12        32        36        34        34        25        26        14        14         6        10        10         8         6         6 
dram[26]:        18        12        34        36        34        34        26        26        14        14         6        10        10         8         6         6 
dram[27]:        18        12        34        36        34        34        26        26        14        14         6        10        10         8         6         6 
dram[28]:        18        12        34        36        34        34        26        26        12        14         6        10        10         8         6         6 
dram[29]:        18        12        34        36        34        34        28        26        12        14         6        10        10         8         6         6 
dram[30]:        16        12        34        36        36        34        28        26        12        14         6        10        10         8         6         6 
dram[31]:        16        12        32        36        36        34        28        26        12        14         6        10        10         8         6         6 
total reads: 9292
bank skew: 39/4 = 9.75
chip skew: 295/284 = 1.04
average mf latency per bank:
dram[0]:       2384      1528       214       194      8115      8483       287       305       360       342       284       296      1701      2378       639       456
dram[1]:       2260      1544       845       197      9559      8312       301       312       360       329       299       302       104      1984       544       448
dram[2]:       2251      1663       217       196      7819       763       309       331       368       340       300       288       111      1943       617       755
dram[3]:       2012      1889       215       194      6787       717       305       318       380       351       296       298       104      2497       555       724
dram[4]:       1911      1281       216       199      8021       686       316       312       375       343       297       298       106      2379       599       806
dram[5]:       2003      1549       221       206      7866       691       325       317       367       342       292       295       110      2007       655       703
dram[6]:       2183      1438       219       208      7315       755       318       319       374       353       269       296       108      2315       551      1005
dram[7]:       1867      1510       215       215      8662       738       320       301       370       359       266       288       110      1895       593       803
dram[8]:       1726      1208       220       216      8674       761       318       291       377       355       247       293       106      1374       591      1017
dram[9]:       1691      1534       219      1232      6958       711       311       292       380       371       236       301       109      1952       648       990
dram[10]:       1696      1832       237      1246      8286       759       324      1508       380       378       237       284       107      2667       648       613
dram[11]:       1640      1734       217      1232      8146       785       320       286       379       375       229       289       116      2627       604       652
dram[12]:       1756      1755       215      1214      7970       745       321       287       375       379       232       311       109      2159       634       732
dram[13]:       1793      1958       220      1256      8691       753       309       291       372       381       235       293       108      2962    214176       615
dram[14]:       1459      1953       221      1266      8651       806       306       288       371       373       236       300       106      2184    207546       687
dram[15]:       1448      1787       224      1265      7079       786       307       285       350       378       252       294      1288      2704    220827       621
dram[16]:       2080      1962       223       871      8387      6712       308       282       349       391       250       292      1688      2353    213028       646
dram[17]:       1929      1995       220       221      8300      7928       311       286       342       376       281       311      2250      2724    207107       625
dram[18]:       1939      2091       215       237      7105      7679       322       297       332       375       286       299      2255      2757    220211       509
dram[19]:       1839      2244       223       216      8718      7765       319       298       328       375       289       314      1792      2240    214279       520
dram[20]:       1687      1724       222       221      8700      8592       310       288       330       368       284       307      2455      1641    138323       498
dram[21]:       1850      1795       227       218      7045      8419       315       287       323       371       288       288      1947      2233    220255       510
dram[22]:       1762      1967       228       218      7635      6890       320       290       341       384       282       279      2397      2591    206939       572
dram[23]:       1749      2017       217       222      8938      7849       337       284       335       371       297       273      2171      2159    213545       487
dram[24]:       1706      1769       225       215      7567      7690       315       280       333       376       302       278      2388      2697    220209       582
dram[25]:       1843      1989       213       218      7985      6743       312       270       338       371       288       282      2535      2580     71456       554
dram[26]:       1771      2110       211       221      9284      8448       316       272       338       374       296       266      2048      2070       557       555
dram[27]:       1594      1870       207       227      7839      8463       313       280       330       369       297       272      1480      2144       582       555
dram[28]:       1642      1972       213       220      7096      6873       312       274       340       379       296       271      2052      2579       435       503
dram[29]:       1762      1847       200       221      8496      7551       303       277       351       375       315       270      2536      2459       468       538
dram[30]:       1572      2046       205       215      8102      8723       304       289       337       376       298       270      1935      2202       470       506
dram[31]:       1423      2180       202       223      7234      7577       309       288       338       367       303       274      2460      2413       492       567
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       286       276       250       277       271       255       280       208       381       379
dram[1]:        350       408       475       343       385       273       272       271       271       252       254       253       210       212       306       314
dram[2]:        378       448       483       524       264       359       309       273       252       251       252       250       269       217       360       413
dram[3]:        343       400       275       252       273       302       268       269       253       270       250       250       204       214       268       301
dram[4]:        299       346       252       260       307       256       271       276       273       266       272       252       272       264       326       307
dram[5]:        307       363       286       267       254       301       268       279       270       254       270       257       213       242       369       302
dram[6]:        386       381       454       325       414       360       271       273       252       252       252       269       275       238       303       255
dram[7]:        369       408       275       269       263       259       282       278       257       271       255       252       277       202       328       278
dram[8]:        295       358       253       263       311       324       274       273       254       271       271       271       221       226       260       261
dram[9]:        293       341       330       253       325       287       271       279       271       253       250       253       275       229       292       259
dram[10]:        381       413       297       310       303       258       271       291       252       266       250       252       231       295       325       313
dram[11]:        322       315       263       253       277       285       331       272       254       259       252       253       287       261       275       294
dram[12]:        364       356       285       277       281       254       339       273       265       268       268       292       282       436       430       422
dram[13]:        396       407       318       293       338       320       274       271       255       253       266       254       208       407       324       400
dram[14]:        313       380       280       259       264       373       270       271       264       252       270       251       200       250       320       384
dram[15]:        340       420       269       258       278       262       272       271       269       252       271       271       231       235       352       364
dram[16]:        323       373       265       264       533       503       271       274       254       276       253       252       269       242       262       272
dram[17]:        403       343       268       263       409       427       289       273       256       274       260       274       212       450       283       316
dram[18]:        366       329       258       255       321       281       271       273       254       257       275       254       253       391       309       331
dram[19]:        422       349       275       262       328       320       304       271       253       252       252       269       265       233       382       383
dram[20]:        376       305       272       253       508       438       269       273       255       260       254       253       217       290       261       261
dram[21]:        293       287       289       252       392       328       274       277       278       256       257       255       288       294       338       291
dram[22]:        332       267       285       269       659       664       277       280       279       273       255       270       245       244       394       345
dram[23]:        445       537       558       263       454       359       276       274       262       261       257       261       275       286       295       279
dram[24]:        417       503       530       256       341       320       278       274       274       275       254       257       260       254       329       403
dram[25]:        426       445       465       254       255       313       273       273       276       272       267       251       265       294       304       266
dram[26]:        473       423       389       257       277       281       272       271       252       268       273       254       259       259       263       309
dram[27]:        345       432       262       251       266       317       273       271       252       268       254       272       230       221       260       267
dram[28]:        352       440       271       256       397       355       281       270       255       263       252       267       266       210       264       319
dram[29]:        360       439       489       255       405       399       271       286       256       264       254       260       213       270       272       355
dram[30]:        376       447       497       251       371       443       271       301       254       267       255       254       216       269       288       278
dram[31]:        455       532       305       258       375       385       271       269       252       254       257       252       215       220       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545317 n_act=132 n_pre=116 n_req=1198 n_rd=1806 n_write=590 bw_util=0.008745
n_activity=11178 dram_eff=0.4287
bk0: 122a 547472i bk1: 126a 547409i bk2: 152a 547159i bk3: 148a 547213i bk4: 188a 547194i bk5: 188a 547164i bk6: 134a 547332i bk7: 138a 547278i bk8: 136a 547488i bk9: 130a 547503i bk10: 96a 547497i bk11: 90a 547631i bk12: 32a 547646i bk13: 28a 547661i bk14: 50a 547716i bk15: 48a 547713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00196182
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545339 n_act=128 n_pre=112 n_req=1191 n_rd=1798 n_write=584 bw_util=0.008694
n_activity=11233 dram_eff=0.4241
bk0: 124a 547438i bk1: 122a 547419i bk2: 152a 547155i bk3: 150a 547230i bk4: 188a 547186i bk5: 188a 547150i bk6: 138a 547304i bk7: 136a 547289i bk8: 130a 547509i bk9: 134a 547552i bk10: 98a 547578i bk11: 84a 547657i bk12: 28a 547680i bk13: 28a 547686i bk14: 48a 547718i bk15: 50a 547735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017994
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545353 n_act=125 n_pre=109 n_req=1187 n_rd=1798 n_write=576 bw_util=0.008665
n_activity=11115 dram_eff=0.4272
bk0: 124a 547417i bk1: 124a 547433i bk2: 154a 547072i bk3: 150a 547141i bk4: 188a 547190i bk5: 188a 547155i bk6: 138a 547306i bk7: 134a 547337i bk8: 132a 547515i bk9: 132a 547543i bk10: 92a 547617i bk11: 86a 547647i bk12: 32a 547658i bk13: 28a 547687i bk14: 46a 547747i bk15: 50a 547716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00191984
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545351 n_act=130 n_pre=114 n_req=1183 n_rd=1794 n_write=572 bw_util=0.008636
n_activity=11136 dram_eff=0.4249
bk0: 122a 547405i bk1: 126a 547413i bk2: 156a 547158i bk3: 148a 547203i bk4: 188a 547180i bk5: 188a 547188i bk6: 136a 547349i bk7: 138a 547305i bk8: 134a 547525i bk9: 130a 547525i bk10: 88a 547627i bk11: 86a 547656i bk12: 28a 547647i bk13: 28a 547676i bk14: 50a 547746i bk15: 48a 547740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0016461
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545357 n_act=127 n_pre=111 n_req=1183 n_rd=1794 n_write=572 bw_util=0.008636
n_activity=11036 dram_eff=0.4288
bk0: 126a 547399i bk1: 122a 547427i bk2: 154a 547179i bk3: 150a 547175i bk4: 188a 547165i bk5: 188a 547180i bk6: 138a 547362i bk7: 136a 547270i bk8: 130a 547463i bk9: 134a 547511i bk10: 90a 547613i bk11: 84a 547647i bk12: 28a 547668i bk13: 28a 547652i bk14: 48a 547750i bk15: 50a 547736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189065
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545383 n_act=115 n_pre=99 n_req=1182 n_rd=1792 n_write=572 bw_util=0.008628
n_activity=11090 dram_eff=0.4263
bk0: 124a 547434i bk1: 126a 547423i bk2: 154a 547107i bk3: 148a 547194i bk4: 188a 547202i bk5: 188a 547168i bk6: 138a 547368i bk7: 134a 547296i bk8: 132a 547494i bk9: 132a 547555i bk10: 86a 547577i bk11: 86a 547654i bk12: 32a 547646i bk13: 28a 547657i bk14: 46a 547751i bk15: 50a 547724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018286
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545367 n_act=125 n_pre=109 n_req=1180 n_rd=1792 n_write=568 bw_util=0.008614
n_activity=10944 dram_eff=0.4313
bk0: 128a 547399i bk1: 124a 547398i bk2: 152a 547131i bk3: 148a 547135i bk4: 188a 547182i bk5: 188a 547192i bk6: 136a 547303i bk7: 138a 547236i bk8: 134a 547504i bk9: 130a 547563i bk10: 88a 547624i bk11: 86a 547635i bk12: 28a 547648i bk13: 30a 547670i bk14: 50a 547745i bk15: 44a 547751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0018651
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545363 n_act=129 n_pre=113 n_req=1178 n_rd=1788 n_write=568 bw_util=0.008599
n_activity=10975 dram_eff=0.4293
bk0: 126a 547436i bk1: 122a 547444i bk2: 152a 547132i bk3: 148a 547182i bk4: 188a 547191i bk5: 188a 547223i bk6: 138a 547292i bk7: 134a 547259i bk8: 130a 547506i bk9: 136a 547512i bk10: 90a 547604i bk11: 84a 547620i bk12: 30a 547653i bk13: 26a 547686i bk14: 48a 547728i bk15: 48a 547758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0017118
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545363 n_act=125 n_pre=109 n_req=1182 n_rd=1790 n_write=574 bw_util=0.008628
n_activity=11066 dram_eff=0.4273
bk0: 128a 547374i bk1: 126a 547410i bk2: 152a 547165i bk3: 148a 547199i bk4: 188a 547184i bk5: 188a 547178i bk6: 136a 547332i bk7: 136a 547268i bk8: 134a 547509i bk9: 132a 547544i bk10: 86a 547590i bk11: 86a 547587i bk12: 30a 547687i bk13: 28a 547677i bk14: 48a 547730i bk15: 44a 547767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00168808
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545343 n_act=127 n_pre=111 n_req=1190 n_rd=1798 n_write=582 bw_util=0.008687
n_activity=11053 dram_eff=0.4307
bk0: 130a 547359i bk1: 124a 547378i bk2: 152a 547090i bk3: 154a 547115i bk4: 188a 547209i bk5: 188a 547173i bk6: 136a 547333i bk7: 134a 547246i bk8: 132a 547492i bk9: 134a 547516i bk10: 90a 547618i bk11: 86a 547619i bk12: 28a 547658i bk13: 30a 547702i bk14: 48a 547737i bk15: 44a 547774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00197277
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545347 n_act=132 n_pre=116 n_req=1183 n_rd=1794 n_write=572 bw_util=0.008636
n_activity=11078 dram_eff=0.4272
bk0: 126a 547365i bk1: 126a 547367i bk2: 148a 547170i bk3: 154a 547129i bk4: 188a 547206i bk5: 186a 547194i bk6: 140a 547336i bk7: 134a 547283i bk8: 130a 547529i bk9: 134a 547507i bk10: 88a 547603i bk11: 88a 547629i bk12: 30a 547675i bk13: 26a 547717i bk14: 48a 547737i bk15: 48a 547756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163698
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545327 n_act=140 n_pre=124 n_req=1185 n_rd=1798 n_write=572 bw_util=0.00865
n_activity=11115 dram_eff=0.4265
bk0: 126a 547350i bk1: 130a 547350i bk2: 154a 547114i bk3: 152a 547131i bk4: 188a 547176i bk5: 188a 547210i bk6: 136a 547335i bk7: 132a 547319i bk8: 134a 547507i bk9: 132a 547521i bk10: 86a 547639i bk11: 90a 547643i bk12: 30a 547639i bk13: 28a 547698i bk14: 48a 547752i bk15: 44a 547790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00198737
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545333 n_act=136 n_pre=120 n_req=1186 n_rd=1802 n_write=570 bw_util=0.008658
n_activity=11027 dram_eff=0.4302
bk0: 130a 547351i bk1: 128a 547404i bk2: 154a 547156i bk3: 154a 547106i bk4: 188a 547178i bk5: 188a 547210i bk6: 136a 547341i bk7: 132a 547327i bk8: 132a 547478i bk9: 134a 547512i bk10: 90a 547595i bk11: 84a 547606i bk12: 28a 547652i bk13: 32a 547628i bk14: 48a 547738i bk15: 44a 547762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189247
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545321 n_act=139 n_pre=123 n_req=1189 n_rd=1804 n_write=574 bw_util=0.008679
n_activity=11152 dram_eff=0.4265
bk0: 132a 547359i bk1: 126a 547409i bk2: 152a 547097i bk3: 152a 547075i bk4: 188a 547186i bk5: 188a 547216i bk6: 140a 547308i bk7: 132a 547326i bk8: 130a 547527i bk9: 134a 547505i bk10: 88a 547560i bk11: 84a 547603i bk12: 30a 547632i bk13: 28a 547696i bk14: 52a 547706i bk15: 48a 547765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00194904
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545339 n_act=130 n_pre=114 n_req=1189 n_rd=1800 n_write=578 bw_util=0.008679
n_activity=11066 dram_eff=0.4298
bk0: 132a 547388i bk1: 124a 547396i bk2: 152a 547113i bk3: 152a 547108i bk4: 188a 547152i bk5: 188a 547215i bk6: 136a 547337i bk7: 132a 547290i bk8: 134a 547478i bk9: 132a 547547i bk10: 86a 547565i bk11: 86a 547648i bk12: 30a 547675i bk13: 30a 547722i bk14: 54a 547702i bk15: 44a 547772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00209686
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545305 n_act=142 n_pre=126 n_req=1194 n_rd=1804 n_write=584 bw_util=0.008716
n_activity=11237 dram_eff=0.425
bk0: 136a 547377i bk1: 124a 547411i bk2: 152a 547155i bk3: 152a 547138i bk4: 188a 547196i bk5: 188a 547232i bk6: 136a 547294i bk7: 130a 547260i bk8: 132a 547468i bk9: 136a 547531i bk10: 92a 547578i bk11: 82a 547636i bk12: 32a 547632i bk13: 28a 547698i bk14: 50a 547719i bk15: 46a 547772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00187787
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545285 n_act=149 n_pre=133 n_req=1197 n_rd=1806 n_write=588 bw_util=0.008738
n_activity=11279 dram_eff=0.4245
bk0: 132a 547374i bk1: 124a 547380i bk2: 152a 547143i bk3: 152a 547150i bk4: 188a 547179i bk5: 192a 547164i bk6: 138a 547279i bk7: 132a 547257i bk8: 132a 547495i bk9: 132a 547492i bk10: 88a 547603i bk11: 86a 547645i bk12: 34a 547663i bk13: 26a 547715i bk14: 52a 547700i bk15: 46a 547761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00197642
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545305 n_act=138 n_pre=122 n_req=1198 n_rd=1808 n_write=588 bw_util=0.008745
n_activity=11213 dram_eff=0.4274
bk0: 124a 547393i bk1: 124a 547436i bk2: 154a 547172i bk3: 154a 547127i bk4: 188a 547199i bk5: 192a 547186i bk6: 136a 547264i bk7: 134a 547228i bk8: 132a 547482i bk9: 132a 547487i bk10: 90a 547572i bk11: 84a 547625i bk12: 30a 547648i bk13: 34a 547664i bk14: 54a 547703i bk15: 46a 547737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00214431
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545311 n_act=136 n_pre=120 n_req=1197 n_rd=1810 n_write=584 bw_util=0.008738
n_activity=11180 dram_eff=0.4283
bk0: 128a 547354i bk1: 124a 547387i bk2: 152a 547168i bk3: 156a 547119i bk4: 188a 547164i bk5: 192a 547132i bk6: 138a 547297i bk7: 134a 547290i bk8: 132a 547502i bk9: 136a 547530i bk10: 90a 547556i bk11: 82a 547625i bk12: 32a 547633i bk13: 30a 547661i bk14: 50a 547711i bk15: 46a 547750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0024509
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545305 n_act=140 n_pre=124 n_req=1196 n_rd=1810 n_write=582 bw_util=0.008731
n_activity=11270 dram_eff=0.4245
bk0: 126a 547349i bk1: 124a 547391i bk2: 154a 547176i bk3: 156a 547138i bk4: 188a 547183i bk5: 192a 547164i bk6: 138a 547304i bk7: 136a 547319i bk8: 132a 547528i bk9: 132a 547526i bk10: 88a 547593i bk11: 86a 547608i bk12: 34a 547650i bk13: 26a 547678i bk14: 52a 547716i bk15: 46a 547737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00190342
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545313 n_act=136 n_pre=120 n_req=1196 n_rd=1808 n_write=584 bw_util=0.008731
n_activity=11211 dram_eff=0.4267
bk0: 128a 547358i bk1: 120a 547449i bk2: 154a 547097i bk3: 156a 547102i bk4: 188a 547158i bk5: 192a 547161i bk6: 136a 547328i bk7: 138a 547301i bk8: 132a 547505i bk9: 132a 547522i bk10: 90a 547568i bk11: 84a 547646i bk12: 30a 547630i bk13: 30a 547710i bk14: 54a 547752i bk15: 44a 547767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00181035
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545319 n_act=130 n_pre=114 n_req=1199 n_rd=1814 n_write=584 bw_util=0.008752
n_activity=11224 dram_eff=0.4273
bk0: 132a 547388i bk1: 120a 547437i bk2: 152a 547173i bk3: 156a 547143i bk4: 188a 547188i bk5: 192a 547179i bk6: 138a 547322i bk7: 134a 547324i bk8: 132a 547459i bk9: 136a 547509i bk10: 90a 547585i bk11: 86a 547600i bk12: 32a 547643i bk13: 28a 547669i bk14: 50a 547729i bk15: 48a 547764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00204759
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545319 n_act=128 n_pre=112 n_req=1201 n_rd=1814 n_write=588 bw_util=0.008767
n_activity=11151 dram_eff=0.4308
bk0: 128a 547404i bk1: 122a 547407i bk2: 152a 547155i bk3: 156a 547113i bk4: 188a 547183i bk5: 192a 547180i bk6: 138a 547264i bk7: 136a 547286i bk8: 132a 547516i bk9: 132a 547488i bk10: 88a 547568i bk11: 94a 547503i bk12: 30a 547661i bk13: 30a 547685i bk14: 54a 547739i bk15: 42a 547771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00206949
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545313 n_act=134 n_pre=118 n_req=1198 n_rd=1808 n_write=588 bw_util=0.008745
n_activity=11210 dram_eff=0.4275
bk0: 132a 547365i bk1: 118a 547463i bk2: 152a 547182i bk3: 150a 547127i bk4: 188a 547190i bk5: 192a 547180i bk6: 134a 547241i bk7: 136a 547274i bk8: 132a 547503i bk9: 134a 547533i bk10: 92a 547594i bk11: 92a 547529i bk12: 26a 547684i bk13: 30a 547678i bk14: 52a 547725i bk15: 48a 547745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00219359
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545309 n_act=136 n_pre=120 n_req=1198 n_rd=1808 n_write=588 bw_util=0.008745
n_activity=11237 dram_eff=0.4264
bk0: 130a 547372i bk1: 120a 547450i bk2: 150a 547190i bk3: 148a 547188i bk4: 188a 547186i bk5: 192a 547177i bk6: 138a 547291i bk7: 134a 547253i bk8: 132a 547495i bk9: 134a 547494i bk10: 88a 547608i bk11: 92a 547552i bk12: 30a 547624i bk13: 28a 547702i bk14: 50a 547726i bk15: 54a 547715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00245273
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545327 n_act=130 n_pre=114 n_req=1195 n_rd=1808 n_write=582 bw_util=0.008723
n_activity=11170 dram_eff=0.4279
bk0: 128a 547360i bk1: 122a 547460i bk2: 152a 547177i bk3: 148a 547147i bk4: 188a 547209i bk5: 192a 547212i bk6: 134a 547304i bk7: 138a 547254i bk8: 134a 547490i bk9: 132a 547491i bk10: 88a 547620i bk11: 92a 547538i bk12: 28a 547659i bk13: 30a 547730i bk14: 52a 547701i bk15: 50a 547724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017264
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545327 n_act=125 n_pre=109 n_req=1200 n_rd=1812 n_write=588 bw_util=0.00876
n_activity=11195 dram_eff=0.4288
bk0: 130a 547339i bk1: 118a 547446i bk2: 154a 547156i bk3: 150a 547139i bk4: 188a 547156i bk5: 192a 547165i bk6: 136a 547325i bk7: 136a 547293i bk8: 130a 547516i bk9: 134a 547513i bk10: 92a 547574i bk11: 92a 547540i bk12: 26a 547685i bk13: 30a 547735i bk14: 52a 547751i bk15: 52a 547754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00217169
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545307 n_act=133 n_pre=117 n_req=1202 n_rd=1816 n_write=588 bw_util=0.008774
n_activity=11322 dram_eff=0.4247
bk0: 130a 547380i bk1: 120a 547466i bk2: 152a 547190i bk3: 154a 547134i bk4: 188a 547166i bk5: 192a 547210i bk6: 138a 547283i bk7: 134a 547324i bk8: 132a 547506i bk9: 134a 547502i bk10: 88a 547618i bk11: 92a 547484i bk12: 30a 547646i bk13: 28a 547726i bk14: 50a 547737i bk15: 54a 547750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00214066
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545313 n_act=136 n_pre=120 n_req=1196 n_rd=1808 n_write=584 bw_util=0.008731
n_activity=11214 dram_eff=0.4266
bk0: 124a 547401i bk1: 122a 547456i bk2: 154a 547177i bk3: 152a 547171i bk4: 188a 547164i bk5: 192a 547194i bk6: 134a 547303i bk7: 138a 547283i bk8: 134a 547551i bk9: 132a 547518i bk10: 88a 547619i bk11: 92a 547553i bk12: 28a 547640i bk13: 30a 547722i bk14: 50a 547725i bk15: 50a 547753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00206584
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545303 n_act=141 n_pre=125 n_req=1196 n_rd=1804 n_write=588 bw_util=0.008731
n_activity=11203 dram_eff=0.427
bk0: 128a 547395i bk1: 118a 547446i bk2: 152a 547185i bk3: 152a 547137i bk4: 184a 547130i bk5: 192a 547190i bk6: 136a 547285i bk7: 136a 547250i bk8: 130a 547521i bk9: 134a 547494i bk10: 92a 547597i bk11: 92a 547512i bk12: 26a 547663i bk13: 30a 547715i bk14: 48a 547768i bk15: 54a 547752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00193992
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545317 n_act=133 n_pre=117 n_req=1197 n_rd=1806 n_write=588 bw_util=0.008738
n_activity=11234 dram_eff=0.4262
bk0: 122a 547435i bk1: 122a 547409i bk2: 152a 547151i bk3: 152a 547190i bk4: 188a 547128i bk5: 192a 547146i bk6: 138a 547280i bk7: 132a 547279i bk8: 132a 547550i bk9: 134a 547460i bk10: 88a 547628i bk11: 94a 547520i bk12: 30a 547666i bk13: 28a 547730i bk14: 50a 547710i bk15: 52a 547722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00234506
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=547961 n_nop=545315 n_act=140 n_pre=124 n_req=1191 n_rd=1798 n_write=584 bw_util=0.008694
n_activity=11190 dram_eff=0.4257
bk0: 124a 547447i bk1: 120a 547451i bk2: 148a 547246i bk3: 152a 547153i bk4: 188a 547140i bk5: 192a 547197i bk6: 132a 547263i bk7: 136a 547288i bk8: 134a 547531i bk9: 132a 547517i bk10: 90a 547616i bk11: 90a 547510i bk12: 28a 547667i bk13: 32a 547729i bk14: 50a 547699i bk15: 50a 547707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182677

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14794, Miss = 903, Miss_rate = 0.061, Pending_hits = 103, Reservation_fails = 6
L2_cache_bank[1]: Access = 15907, Miss = 899, Miss_rate = 0.057, Pending_hits = 109, Reservation_fails = 12
L2_cache_bank[2]: Access = 9042, Miss = 899, Miss_rate = 0.099, Pending_hits = 114, Reservation_fails = 33
L2_cache_bank[3]: Access = 8537, Miss = 897, Miss_rate = 0.105, Pending_hits = 120, Reservation_fails = 56
L2_cache_bank[4]: Access = 9312, Miss = 897, Miss_rate = 0.096, Pending_hits = 102, Reservation_fails = 50
L2_cache_bank[5]: Access = 9368, Miss = 896, Miss_rate = 0.096, Pending_hits = 105, Reservation_fails = 42
L2_cache_bank[6]: Access = 8576, Miss = 896, Miss_rate = 0.104, Pending_hits = 118, Reservation_fails = 58
L2_cache_bank[7]: Access = 9316, Miss = 894, Miss_rate = 0.096, Pending_hits = 113, Reservation_fails = 17
L2_cache_bank[8]: Access = 9249, Miss = 895, Miss_rate = 0.097, Pending_hits = 120, Reservation_fails = 44
L2_cache_bank[9]: Access = 9073, Miss = 899, Miss_rate = 0.099, Pending_hits = 110, Reservation_fails = 32
L2_cache_bank[10]: Access = 10940, Miss = 897, Miss_rate = 0.082, Pending_hits = 112, Reservation_fails = 27
L2_cache_bank[11]: Access = 10123, Miss = 899, Miss_rate = 0.089, Pending_hits = 102, Reservation_fails = 27
L2_cache_bank[12]: Access = 9721, Miss = 901, Miss_rate = 0.093, Pending_hits = 114, Reservation_fails = 25
L2_cache_bank[13]: Access = 42265, Miss = 902, Miss_rate = 0.021, Pending_hits = 104, Reservation_fails = 22
L2_cache_bank[14]: Access = 42123, Miss = 900, Miss_rate = 0.021, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[15]: Access = 41250, Miss = 902, Miss_rate = 0.022, Pending_hits = 116, Reservation_fails = 11
L2_cache_bank[16]: Access = 46905, Miss = 903, Miss_rate = 0.019, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[17]: Access = 47415, Miss = 904, Miss_rate = 0.019, Pending_hits = 117, Reservation_fails = 86
L2_cache_bank[18]: Access = 46505, Miss = 905, Miss_rate = 0.019, Pending_hits = 96, Reservation_fails = 43
L2_cache_bank[19]: Access = 46888, Miss = 905, Miss_rate = 0.019, Pending_hits = 118, Reservation_fails = 9
L2_cache_bank[20]: Access = 47037, Miss = 904, Miss_rate = 0.019, Pending_hits = 115, Reservation_fails = 32
L2_cache_bank[21]: Access = 46158, Miss = 907, Miss_rate = 0.020, Pending_hits = 108, Reservation_fails = 1
L2_cache_bank[22]: Access = 45868, Miss = 907, Miss_rate = 0.020, Pending_hits = 126, Reservation_fails = 17
L2_cache_bank[23]: Access = 47801, Miss = 904, Miss_rate = 0.019, Pending_hits = 141, Reservation_fails = 42
L2_cache_bank[24]: Access = 46794, Miss = 904, Miss_rate = 0.019, Pending_hits = 125, Reservation_fails = 36
L2_cache_bank[25]: Access = 29902, Miss = 904, Miss_rate = 0.030, Pending_hits = 111, Reservation_fails = 1
L2_cache_bank[26]: Access = 15702, Miss = 906, Miss_rate = 0.058, Pending_hits = 96, Reservation_fails = 3
L2_cache_bank[27]: Access = 14652, Miss = 908, Miss_rate = 0.062, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[28]: Access = 13214, Miss = 904, Miss_rate = 0.068, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[29]: Access = 14795, Miss = 902, Miss_rate = 0.061, Pending_hits = 109, Reservation_fails = 29
L2_cache_bank[30]: Access = 15579, Miss = 903, Miss_rate = 0.058, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[31]: Access = 13768, Miss = 899, Miss_rate = 0.065, Pending_hits = 116, Reservation_fails = 0
L2_total_cache_accesses = 798579
L2_total_cache_misses = 28845
L2_total_cache_miss_rate = 0.0361
L2_total_cache_pending_hits = 3573
L2_total_cache_reservation_fails = 790
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3519
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 147
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1069821
icnt_total_pkts_simt_to_mem=1828215
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.1687
	minimum = 6
	maximum = 108
Network latency average = 10.6214
	minimum = 6
	maximum = 89
Slowest packet = 1565817
Flit latency average = 10.1477
	minimum = 6
	maximum = 85
Slowest flit = 2824989
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0180451
	minimum = 5.38866e-05 (at node 0)
	maximum = 0.119062 (at node 2)
Accepted packet rate average = 0.0180451
	minimum = 5.38866e-05 (at node 0)
	maximum = 0.119062 (at node 2)
Injected flit rate average = 0.042395
	minimum = 5.38866e-05 (at node 0)
	maximum = 0.408757 (at node 2)
Accepted flit rate average= 0.042395
	minimum = 0.000269433 (at node 0)
	maximum = 0.167668 (at node 2)
Injected packet length average = 2.34939
Accepted packet length average = 2.34939
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8427 (23 samples)
	minimum = 6 (23 samples)
	maximum = 73.3913 (23 samples)
Network latency average = 11.583 (23 samples)
	minimum = 6 (23 samples)
	maximum = 65.2609 (23 samples)
Flit latency average = 11.028 (23 samples)
	minimum = 6 (23 samples)
	maximum = 61.6522 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.0212535 (23 samples)
	minimum = 0.00743552 (23 samples)
	maximum = 0.061405 (23 samples)
Accepted packet rate average = 0.0212535 (23 samples)
	minimum = 0.00743552 (23 samples)
	maximum = 0.061405 (23 samples)
Injected flit rate average = 0.0475516 (23 samples)
	minimum = 0.0169455 (23 samples)
	maximum = 0.170781 (23 samples)
Accepted flit rate average = 0.0475516 (23 samples)
	minimum = 0.0187803 (23 samples)
	maximum = 0.140267 (23 samples)
Injected packet size average = 2.23735 (23 samples)
Accepted packet size average = 2.23735 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 4 sec (364 sec)
gpgpu_simulation_rate = 123865 (inst/sec)
gpgpu_simulation_rate = 1977 (cycle/sec)
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,719659)
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,719659)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(0,7,0) tid=(26,6,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(0,2,0) tid=(26,24,0)
GPGPU-Sim uArch: cycles simulated: 720159  inst.: 45313967 (ipc=454.1) sim_rate=124147 (inst/sec) elapsed = 0:0:06:05 / Fri Jul 27 19:01:39 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(0,5,0) tid=(26,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (646,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(647,719659)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (652,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(653,719659)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (658,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(659,719659)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (664,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(665,719659)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (670,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(671,719659)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (676,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(677,719659)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (724,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(725,719659)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (730,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(731,719659)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,8,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (866,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(867,719659)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (872,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(873,719659)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (878,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(879,719659)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,12,0) tid=(26,2,0)
GPGPU-Sim uArch: cycles simulated: 720659  inst.: 45621327 (ipc=534.4) sim_rate=124648 (inst/sec) elapsed = 0:0:06:06 / Fri Jul 27 19:01:40 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(0,0,0) tid=(26,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1050,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1051,719659)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1059,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1060,719659)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1072,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1073,719659)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1081,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1082,719659)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1082,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1083,719659)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1091,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1092,719659)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1132,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1151,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(0,15,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1281,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1286,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1299,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1463,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1471,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1480,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1495,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1498,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 721159  inst.: 45852015 (ipc=510.1) sim_rate=124937 (inst/sec) elapsed = 0:0:06:07 / Fri Jul 27 19:01:41 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1506,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(1,0,0) tid=(26,6,0)
GPGPU-Sim uArch: cycles simulated: 722659  inst.: 45904495 (ipc=272.5) sim_rate=124740 (inst/sec) elapsed = 0:0:06:08 / Fri Jul 27 19:01:42 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(0,1,0) tid=(26,8,0)
GPGPU-Sim uArch: cycles simulated: 726659  inst.: 46037807 (ipc=135.8) sim_rate=124763 (inst/sec) elapsed = 0:0:06:09 / Fri Jul 27 19:01:43 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(0,1,0) tid=(26,1,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(1,0,0) tid=(26,6,0)
GPGPU-Sim uArch: cycles simulated: 730659  inst.: 46170639 (ipc=98.5) sim_rate=124785 (inst/sec) elapsed = 0:0:06:10 / Fri Jul 27 19:01:44 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(0,0,0) tid=(26,14,0)
GPGPU-Sim uArch: cycles simulated: 735159  inst.: 46321071 (ipc=79.6) sim_rate=124854 (inst/sec) elapsed = 0:0:06:11 / Fri Jul 27 19:01:45 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,0,0) tid=(26,12,0)
GPGPU-Sim uArch: cycles simulated: 739159  inst.: 46453903 (ipc=70.1) sim_rate=124876 (inst/sec) elapsed = 0:0:06:12 / Fri Jul 27 19:01:46 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,0,0) tid=(26,5,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,0,0) tid=(26,16,0)
GPGPU-Sim uArch: cycles simulated: 743659  inst.: 46604783 (ipc=63.2) sim_rate=124945 (inst/sec) elapsed = 0:0:06:13 / Fri Jul 27 19:01:47 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(0,0,0) tid=(26,26,0)
GPGPU-Sim uArch: cycles simulated: 748159  inst.: 46754927 (ipc=58.5) sim_rate=125013 (inst/sec) elapsed = 0:0:06:14 / Fri Jul 27 19:01:48 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(0,1,0) tid=(26,22,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(1,0,0) tid=(26,7,0)
GPGPU-Sim uArch: cycles simulated: 752659  inst.: 46904463 (ipc=55.1) sim_rate=125078 (inst/sec) elapsed = 0:0:06:15 / Fri Jul 27 19:01:49 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(1,1,0) tid=(26,30,0)
GPGPU-Sim uArch: cycles simulated: 757159  inst.: 47053423 (ipc=52.4) sim_rate=125142 (inst/sec) elapsed = 0:0:06:16 / Fri Jul 27 19:01:50 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(0,1,0) tid=(26,9,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(1,1,0) tid=(26,11,0)
GPGPU-Sim uArch: cycles simulated: 761659  inst.: 47203471 (ipc=50.4) sim_rate=125208 (inst/sec) elapsed = 0:0:06:17 / Fri Jul 27 19:01:51 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(1,1,0) tid=(26,13,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(1,1,0) tid=(26,19,0)
GPGPU-Sim uArch: cycles simulated: 766659  inst.: 47369679 (ipc=48.6) sim_rate=125316 (inst/sec) elapsed = 0:0:06:18 / Fri Jul 27 19:01:52 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(1,1,0) tid=(26,21,0)
GPGPU-Sim uArch: cycles simulated: 771159  inst.: 47518895 (ipc=47.2) sim_rate=125379 (inst/sec) elapsed = 0:0:06:19 / Fri Jul 27 19:01:53 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(0,1,0) tid=(26,25,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(0,0,0) tid=(26,29,0)
GPGPU-Sim uArch: cycles simulated: 776159  inst.: 47684175 (ipc=46.0) sim_rate=125484 (inst/sec) elapsed = 0:0:06:20 / Fri Jul 27 19:01:54 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (57592,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (57622,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (57671,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57728,719659), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 12.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 57729
gpu_sim_insn = 2621440
gpu_ipc =      45.4094
gpu_tot_sim_cycle = 777388
gpu_tot_sim_insn = 47708367
gpu_tot_ipc =      61.3701
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1735
gpu_stall_icnt2sh    = 61881
gpu_total_sim_rate=125548

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2863567
	L1I_total_cache_misses = 5261
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 97871, Miss = 41160, Miss_rate = 0.421, Pending_hits = 4153, Reservation_fails = 79481
	L1D_cache_core[1]: Access = 97905, Miss = 40672, Miss_rate = 0.415, Pending_hits = 4342, Reservation_fails = 80901
	L1D_cache_core[2]: Access = 155678, Miss = 61379, Miss_rate = 0.394, Pending_hits = 5467, Reservation_fails = 128246
	L1D_cache_core[3]: Access = 153692, Miss = 60583, Miss_rate = 0.394, Pending_hits = 5815, Reservation_fails = 124864
	L1D_cache_core[4]: Access = 153638, Miss = 60265, Miss_rate = 0.392, Pending_hits = 5744, Reservation_fails = 124186
	L1D_cache_core[5]: Access = 148951, Miss = 59100, Miss_rate = 0.397, Pending_hits = 4230, Reservation_fails = 105512
	L1D_cache_core[6]: Access = 154112, Miss = 60597, Miss_rate = 0.393, Pending_hits = 5985, Reservation_fails = 123285
	L1D_cache_core[7]: Access = 85838, Miss = 34593, Miss_rate = 0.403, Pending_hits = 3462, Reservation_fails = 61229
	L1D_cache_core[8]: Access = 87832, Miss = 35634, Miss_rate = 0.406, Pending_hits = 3391, Reservation_fails = 60625
	L1D_cache_core[9]: Access = 136962, Miss = 36921, Miss_rate = 0.270, Pending_hits = 19320, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 193139, Miss = 56039, Miss_rate = 0.290, Pending_hits = 3776, Reservation_fails = 65378
	L1D_cache_core[11]: Access = 201037, Miss = 60416, Miss_rate = 0.301, Pending_hits = 4257, Reservation_fails = 48277
	L1D_cache_core[12]: Access = 155545, Miss = 44655, Miss_rate = 0.287, Pending_hits = 4001, Reservation_fails = 76243
	L1D_cache_core[13]: Access = 202083, Miss = 60245, Miss_rate = 0.298, Pending_hits = 4274, Reservation_fails = 105212
	L1D_cache_core[14]: Access = 146804, Miss = 57163, Miss_rate = 0.389, Pending_hits = 4570, Reservation_fails = 103309
	L1D_total_cache_accesses = 2171087
	L1D_total_cache_misses = 769422
	L1D_total_cache_miss_rate = 0.3544
	L1D_total_cache_pending_hits = 82787
	L1D_total_cache_reservation_fails = 1371128
	L1D_cache_data_port_util = 0.211
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 81441
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1300319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 356301
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 80968
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 701208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1014827
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2858306
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5261
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11872, 11872, 11851, 11851, 11851, 11851, 11851, 11851, 7227, 7227, 6920, 6920, 6955, 6955, 6920, 6920, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 
gpgpu_n_tot_thrd_icount = 166429920
gpgpu_n_tot_w_icount = 5200935
gpgpu_n_stall_shd_mem = 2036719
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 68211
gpgpu_n_mem_write_global = 742760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 6344217
gpgpu_n_store_insn = 3072126
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2397158
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2036719
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2761711	W0_Idle:996016	W0_Scoreboard:3548526	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38528	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1340955
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 545688 {8:68211,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39914432 {40:579518,72:85425,136:77817,}
traffic_breakdown_coretomem[INST_ACC_R] = 2296 {8:287,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9276696 {136:68211,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5942080 {8:742760,}
traffic_breakdown_memtocore[INST_ACC_R] = 39032 {136:287,}
maxmrqlatency = 72 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 192 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 777387 
mrq_lat_table:21823 	11729 	3246 	1072 	631 	184 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	807417 	3553 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	145306 	76800 	213244 	375881 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38024 	21017 	7915 	1230 	42 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	202817 	245540 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1539 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        32        32        32        32        32        32        32        36         2         2         6         6 
dram[1]:        34        34        38        36        32        32        32        32        32        32        40        34         2         2         6         6 
dram[2]:        34        34        38        36        32        32        32        32        32        32        38        34         4         2         6         6 
dram[3]:        34        34        38        36        32        32        32        32        32        32        36        34         2         2         7         6 
dram[4]:        34        34        38        36        32        32        32        32        32        32        36        34         2         2         6         6 
dram[5]:        34        34        38        36        32        32        32        32        32        32        36        34         4         2         6         6 
dram[6]:        18        34        38        36        32        32        32        32        32        32        36        34         2         3         6         9 
dram[7]:        20        34        38        36        32        32        32        32        32        32        36        34         3         1         6         9 
dram[8]:        20        34        38        36        32        32        32        32        32        32        36        34         3         2         6         8 
dram[9]:        36        34        38        38        32        32        32        32        32        32        36        36         2         3         6         7 
dram[10]:        36        36        36        38        32        32        32        32        32        32        36        36         3         1         6         7 
dram[11]:        28        36        36        38        32        32        32        32        32        32        36        36         3         2         6         8 
dram[12]:        28        36        36        38        32        32        32        32        32        32        36        35         2         3         7         6 
dram[13]:        36        35        36        38        32        32        32        32        32        32        32        34         3         1         6        11 
dram[14]:        36        34        36        38        32        32        32        32        32        32        36        34         3         3         6         9 
dram[15]:        36        34        36        38        32        32        32        32        32        32        36        34         2         2         6         9 
dram[16]:        36        34        36        38        32        32        32        32        32        32        36        34         3         1         6         6 
dram[17]:        36        34        36        38        32        32        32        32        32        32        36        34         1         3         7         5 
dram[18]:        36        34        36        38        32        32        32        32        32        32        36        34         2         2         6         6 
dram[19]:        36        34        36        38        32        32        32        32        32        32        36        34         3         1         6         6 
dram[20]:        36        34        36        38        32        32        32        32        32        32        36        34         1         3         6         6 
dram[21]:        36        32        36        38        32        32        32        32        32        32        36        38         2         2         8         8 
dram[22]:        36        32        36        38        32        32        32        32        32        32        24        42         3         3         7         8 
dram[23]:        28        32        36        36        32        32        32        32        32        32        24        42         1         3         6         6 
dram[24]:        28        32        36        36        32        32        32        32        32        32        12        42         3         2         6         6 
dram[25]:        28        32        36        36        32        32        32        32        32        32        12        42         2         3         6         6 
dram[26]:        36        32        36        36        32        32        32        32        32        32        36        42         1         3         6         6 
dram[27]:        36        32        36        36        32        32        32        32        32        32        36        42         3         2         7         6 
dram[28]:        36        32        36        36        32        32        32        32        32        32        12        42         2         3         9         9 
dram[29]:        36        32        36        36        32        32        32        32        32        32        12        42         1         3         8         7 
dram[30]:        36        32        36        36        32        32        32        32        32        32        36        42         3         2         6        11 
dram[31]:        36        32        36        36        32        32        32        32        32        32        36        42         2         4         6         6 
maximum service time to same row:
dram[0]:    160500    144056    109156    109389     95468     82404    141562    110723     91947     91954     98708     85156     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489     98230     77197    109925    123151     91913     92351     85121     84859     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874    101227    109348    115709    105601     92052     91776     84983     85237     87546     86678    132095    113661 
dram[3]:    158966    140515    165828    108995     52298    111763    121284    114817     92048     92447     85476     85292     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164     64625    110639    106998    105591     93302     92023     85235     85454     94624     84937    111107    120848 
dram[5]:    137921    147700    164240    108605     70299    110472    111489     98836     92077     93107     86348     85215     84067     83199    128684    110214 
dram[6]:    155572    145968    108997    109524     75282    109738    109662    122693     92092     92087     85193     85642     82325     92083    109333    127858 
dram[7]:    145146    163343    109517    108899     86536    109683    120872    128847     92175     91855     85649     84924     91241     90375    116549    117446 
dram[8]:    143405    144246    109438    109362     90376    109368    125553    129317     91922     91911     85194     85039     89502     99066    125275    115669 
dram[9]:    152196    142484    167858    109662     93328    109617    110930    139952     92012     92339     85467     85013     87764     88634    114783    124452 
dram[10]:    141662    159980    109741    166364     96430    108994    123305    101469     92937     91762     84991     85192     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     87541     49668    112907    111212    116557     91846     95725     85706     85287     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532     52255    110503     92549    103913     92105     92129     85245     87317     84285     84243    111315    121034 
dram[13]:    138142    156596    109465    105855     62911    109297    112069     91263     92279     91996     86424     85065     84283     82508    109571    110363 
dram[14]:    155802    146173    109595    109521     69170    109695    116672    122166     92100     92182     85281     84990     82541     92299    118541    117594 
dram[15]:    145378    144429    109359    109584     97314    110017    119278    127862     92281     91957     85829     86404    100123     90592    116783    117578 
dram[16]:    143630    153184    109453    109203    100424     90946    124977    129567     91929     91922     85113     85176     89727    107910    125528    115876 
dram[17]:    152399    142437    167929    109833    102598     93968    111800    138362     92011     93177     85493     84801     87985     88496    115013    114133 
dram[18]:    141841    140787    108707    166494    106198     87899    109993    112528     91807     91932     84949     85946     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759     95900     65980    102180    113967     91977     91951     87263     85212     86245    104545    122112    112426 
dram[20]:    148995    135986    164743    110236     71458     46234     91722    102041     92071     92225     85343     85056     84505     85372    111480    110688 
dram[21]:    138363    154444    109083    109929     68892     63596    113941    110151     92784     92134     85164     85174     93358     83634    109736    110690 
dram[22]:    145591    143445    109598    109260     64734     68819    119122    128692     92060     92159     86142     84957     82766    101173    118686    117906 
dram[23]:    145590    141664    109179    109408     92632     81026    120490    137451     92303     91897     85580     85111    108965     90809    117018    126604 
dram[24]:    143825    150355    109340    109330     95568     84958    129108    131385     91883     91960     85095     85745     89942     89070    134400    116138 
dram[25]:    142079    139845    168455    101126     97874     88051    119440    110445     91919     91756     86437     85044     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683     91915     90180    109037    115151     91771     91816     84965     87345    105601     87330    113530    123190 
dram[27]:    140332    146800     87861    164918     84716     78088    112850    117942     92463     92059     85215     85189     86462     85587    131045    112610 
dram[28]:    138587    136126    164739    109063     79849     87362     88036    100688     92006     92188     85487     84985     84722     94409    111746    110853 
dram[29]:    138586    162333     93305    109468     73655     75551     82583    121474     92723     92055     85130     85750    102231     83851    110000    119772 
dram[30]:    145799    144158     97789    109131     41090     42931    118128    125463     92018     92465     85896     84907     82983    101389    127602    118106 
dram[31]:    154518    141745    109028    109258     79309     66819    117558    135552     92206     91719     85986     85284     90159     91025    117190    135448 
average row accesses per activate:
dram[0]:  6.416667  5.785714 27.500000 26.500000 25.600000 21.666666  4.650000  4.083333 22.000000 20.000000  9.833333 13.250000 13.000000 12.000000  2.916667  2.833333 
dram[1]:  4.937500  4.529412 18.500000 26.750000 25.600000 21.666666  5.277778  5.222222 20.750000 20.750000 14.750000 12.500000 12.000000 12.000000  2.750000  3.500000 
dram[2]:  4.705883  5.200000 27.750000 26.750000 25.600000 32.000000  5.277778  5.812500 20.750000 20.000000 13.750000 12.750000 13.000000 12.000000  2.666667  2.500000 
dram[3]:  3.761905  5.266667 28.000000 27.000000 16.000000 32.000000  4.700000  5.937500 20.250000 19.750000 13.500000 12.750000 12.000000 12.000000  3.500000  2.750000 
dram[4]:  3.857143  5.133333 27.750000 27.250000 16.000000 32.000000  6.785714  4.800000 19.750000 19.750000 13.250000 12.500000 12.000000 12.000000  2.909091  3.300000 
dram[5]:  4.210526  7.181818 27.750000 27.000000 21.333334 32.000000  6.785714  5.937500 20.000000 19.500000 12.750000 12.750000 13.000000 12.000000  2.818182  3.300000 
dram[6]:  3.904762  6.000000 27.500000 27.000000 21.333334 32.000000  5.222222  4.850000 20.250000 19.250000 13.000000 12.750000 12.000000 12.500000  3.000000  3.500000 
dram[7]:  4.764706  5.500000 27.500000 27.000000 21.333334 32.000000  3.958333  5.388889 19.750000 20.000000 13.250000 12.500000 12.500000 11.500000  2.285714  4.000000 
dram[8]:  4.666667  4.937500 27.500000 27.000000 21.333334 32.000000  5.222222  5.333333 20.750000 20.000000 13.000000 12.750000 12.500000 12.000000  2.833333  3.750000 
dram[9]:  4.473684  5.200000 27.500000 28.750000 21.333334 32.000000  4.600000  5.222222 20.500000 20.750000 13.750000 12.750000 12.000000 11.500000  2.833333  3.750000 
dram[10]:  4.473684  4.263158 26.500000 28.750000 25.600000 31.500000  5.222222  4.272727 20.250000 19.750000 13.750000 13.000000 12.500000 10.500000  2.833333  3.200000 
dram[11]:  3.541667  3.952381 27.750000 19.000000 16.000000 31.500000  4.700000  4.600000 20.250000 19.500000 13.750000 13.250000 12.500000 11.000000  3.400000  3.625000 
dram[12]:  4.047619  5.125000 27.750000 19.166666 16.000000 31.500000  4.700000  4.136364 20.000000 19.750000 13.250000 12.500000 12.000000  8.000000  4.000000  2.800000 
dram[13]:  4.526316  4.764706 27.500000 28.500000 21.333334 31.500000  3.769231  4.500000 19.750000 19.750000  8.833333 12.500000 12.500000  7.333333  2.428571  5.000000 
dram[14]:  4.777778  4.705883 27.500000 28.500000 21.333334 31.500000  4.800000  4.136364 20.250000 19.500000 13.250000 12.750000 12.500000 11.500000  3.500000  3.500000 
dram[15]:  5.176471  5.000000 27.500000 28.500000 21.333334 31.500000  3.692308  3.321429 20.750000 20.000000 14.000000 12.250000 13.000000 11.000000  2.833333  3.875000 
dram[16]:  5.250000  4.444445 27.500000 28.500000 25.600000 16.250000  3.233333  3.791667 21.000000 20.250000 13.000000 12.750000 13.500000 10.500000  3.600000  2.583333 
dram[17]:  5.714286  6.153846 27.750000 29.000000 25.600000 21.666666  3.615385  3.791667 21.000000 20.250000 13.250000 12.500000 12.500000  8.333333  3.083333  2.666667 
dram[18]:  4.823529  4.444445 27.500000 29.000000 25.600000 16.250000  4.750000  4.550000 21.000000 20.000000 13.250000 12.250000 13.000000  7.666667  2.916667  3.300000 
dram[19]:  4.500000  4.000000 27.250000 29.000000 16.000000 16.250000  4.750000  5.750000 21.000000 19.500000 13.250000 12.750000 13.500000 10.500000  3.000000  2.583333 
dram[20]:  4.100000  4.750000 27.250000 23.200001 16.000000 16.250000  8.000000  4.227273 20.500000 20.000000 13.250000 12.500000 12.500000 11.500000  2.916667  2.727273 
dram[21]:  5.250000  4.625000 27.000000 23.200001 16.000000 21.666666  5.388889  5.055555 20.500000 20.500000 13.250000 13.250000 13.000000 11.000000  2.750000  3.555556 
dram[22]:  5.466667  5.000000 27.000000 23.200001 16.000000 21.666666  4.850000  5.222222 20.000000 20.000000 10.400000 14.750000 12.500000 11.500000  4.375000  2.900000 
dram[23]:  4.421052  6.083333 27.000000 22.600000 21.333334 21.666666  3.958333  5.333333 20.250000 20.000000 10.600000 14.500000 11.500000 11.500000  3.181818  3.200000 
dram[24]:  5.187500  6.727273 26.750000 28.000000 21.333334 21.666666  4.000000  3.875000 20.750000 21.000000 16.666666 14.500000 12.500000 11.000000  2.500000  3.600000 
dram[25]:  4.823529  5.769231 27.000000 27.500000 25.600000 21.666666  4.600000  4.750000 21.250000 20.500000 16.666666 14.500000 12.000000 11.500000  3.000000  2.833333 
dram[26]:  5.187500  5.615385 18.500000 27.750000 18.285715 21.666666  5.875000  4.272727 20.250000 20.750000 13.500000 14.500000 11.500000 11.500000  3.600000  4.500000 
dram[27]:  5.187500  5.285714 18.333334 28.250000 16.000000 18.571428  4.318182  4.700000 20.500000 20.250000 12.750000 14.500000 12.500000 11.000000  3.400000  3.777778 
dram[28]:  5.000000  4.687500 18.500000 28.000000 21.333334 16.250000  4.750000  3.692308 19.750000 20.000000 16.666666 14.500000 12.000000 11.500000  4.125000  3.555556 
dram[29]:  5.125000  4.562500 18.333334 28.000000 15.750000 16.250000  4.900000  3.692308 19.250000 20.250000 17.333334 14.500000 11.500000 11.500000  2.909091  3.888889 
dram[30]:  5.266667  5.769231 27.500000 28.000000 16.250000 16.250000  4.500000  4.227273 19.500000 20.250000 13.000000 14.750000 12.500000 11.000000  2.750000  3.666667 
dram[31]:  5.714286  4.933333 26.500000 28.000000 21.666666 16.250000  4.000000  3.958333 20.000000 20.000000 13.250000 14.250000 12.000000 12.000000  3.090909  2.285714 
average row locality = 38696/4348 = 8.899724
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        63        65        76        74        94        94        67        69        68        65        48        45        16        14        29        28 
dram[1]:        64        63        76        75        94        94        69        68        65        67        49        42        14        14        27        29 
dram[2]:        64        64        77        75        94        94        69        67        66        66        46        43        16        14        26        29 
dram[3]:        63        65        78        74        94        94        68        69        67        65        44        43        14        14        29        27 
dram[4]:        65        63        77        75        94        94        69        68        65        67        45        42        14        14        26        27 
dram[5]:        64        65        77        74        94        94        69        67        66        66        43        43        16        14        25        27 
dram[6]:        66        64        76        74        94        94        68        69        67        65        44        43        14        15        27        24 
dram[7]:        65        63        76        74        94        94        69        67        65        68        45        42        15        13        26        28 
dram[8]:        66        65        76        74        94        94        68        68        67        66        43        43        15        14        28        26 
dram[9]:        67        64        76        77        94        94        68        67        66        67        45        43        14        15        28        26 
dram[10]:        67        65        74        77        94        93        70        67        65        67        44        44        15        13        28        28 
dram[11]:        67        67        77        76        94        94        68        66        67        66        43        45        15        14        28        25 
dram[12]:        67        66        77        77        94        94        68        66        66        67        45        42        14        16        26        24 
dram[13]:        68        65        76        76        94        94        70        66        65        67        44        42        15        14        28        26 
dram[14]:        68        64        76        76        94        94        68        66        67        66        43        43        15        15        29        24 
dram[15]:        70        64        76        76        94        94        68        65        66        68        46        41        16        14        28        27 
dram[16]:        66        64        76        76        94        96        69        66        66        66        44        43        17        13        30        27 
dram[17]:        62        64        77        77        94        96        68        67        66        66        45        42        15        17        31        27 
dram[18]:        64        64        76        78        94        96        69        67        66        68        45        41        16        15        29        27 
dram[19]:        63        64        77        78        94        96        69        68        66        66        44        43        17        13        30        25 
dram[20]:        64        62        77        78        94        96        68        69        66        66        45        42        15        15        29        24 
dram[21]:        66        62        76        78        94        96        69        67        66        68        45        43        16        14        27        26 
dram[22]:        64        63        76        78        94        96        69        68        66        66        44        47        15        15        29        23 
dram[23]:        66        61        76        75        94        96        67        68        66        67        46        46        13        15        29        26 
dram[24]:        65        62        75        74        94        96        69        67        66        67        44        46        15        14        29        30 
dram[25]:        64        63        76        74        94        96        67        69        67        66        44        46        14        15        30        28 
dram[26]:        65        61        77        75        94        96        68        68        65        67        46        46        13        15        30        30 
dram[27]:        65        62        76        77        94        96        69        67        66        67        44        46        15        14        28        28 
dram[28]:        62        63        77        76        94        96        67        69        67        66        44        46        14        15        27        26 
dram[29]:        64        61        76        76        92        96        68        68        65        67        46        46        13        15        26        29 
dram[30]:        63        63        76        76        94        96        69        66        66        67        44        47        15        14        27        27 
dram[31]:        64        62        74        76        94        96        66        68        67        66        45        45        14        16        28        26 
total reads: 29133
bank skew: 96/13 = 7.38
chip skew: 916/904 = 1.01
number of total write accesses:
dram[0]:        14        16        34        32        34        36        26        29        20        15        11         8        10        10         6         6 
dram[1]:        15        14        35        32        34        36        26        26        18        16        10         8        10        10         6         6 
dram[2]:        16        14        34        32        34        34        26        26        17        14         9         8        10        10         6         6 
dram[3]:        16        14        34        34        34        34        26        26        14        14        10         8        10        10         6         6 
dram[4]:        16        14        34        34        34        34        26        28        14        12         8         8        10        10         6         6 
dram[5]:        16        14        34        34        34        34        26        28        14        12         8         8        10        10         6         6 
dram[6]:        16        14        34        34        34        34        26        28        14        12         8         8        10        10         6         4 
dram[7]:        16        14        34        34        34        34        26        30        14        12         8         8        10        10         6         4 
dram[8]:        18        14        34        34        34        34        26        28        16        14         9         8        10        10         6         4 
dram[9]:        18        14        34        38        34        34        24        27        16        16        10         8        10         8         6         4 
dram[10]:        18        16        32        38        34        33        24        27        16        12        11         8        10         8         6         4 
dram[11]:        18        16        34        38        34        32        26        26        14        12        12         8        10         8         6         4 
dram[12]:        18        16        34        38        34        32        26        25        14        12         8         8        10         8         6         4 
dram[13]:        18        16        34        38        34        32        28        24        14        12         9         8        10         8         6         4 
dram[14]:        18        16        34        38        34        32        28        25        14        12        10         8        10         8         6         4 
dram[15]:        18        16        34        38        34        32        28        28        17        12        10         8        10         8         6         4 
dram[16]:        18        16        34        38        34        34        28        25        18        15         8         8        10         8         6         4 
dram[17]:        18        16        34        39        34        34        26        24        18        15         8         8        10         8         6         5 
dram[18]:        18        16        34        38        34        34        26        24        18        12         8         8        10         8         6         6 
dram[19]:        18        16        32        38        34        34        26        24        18        12         9         8        10         8         6         6 
dram[20]:        18        14        32        38        34        34        28        24        16        14         8         8        10         8         6         6 
dram[21]:        18        12        32        38        34        34        28        24        16        14         8        10        10         8         6         6 
dram[22]:        18        12        32        38        34        34        28        26        14        14         8        12        10         8         6         6 
dram[23]:        18        12        32        38        34        34        28        28        15        13         7        12        10         8         6         6 
dram[24]:        18        12        32        38        34        34        27        26        17        17         6        12        10         8         6         6 
dram[25]:        18        12        32        36        34        34        25        26        18        16         6        12        10         8         6         6 
dram[26]:        18        12        34        36        34        34        26        26        16        16         8        12        10         8         6         6 
dram[27]:        18        12        34        36        34        34        26        27        16        14         7        12        10         8         6         6 
dram[28]:        18        12        34        36        34        34        28        27        12        14         6        12        10         8         6         6 
dram[29]:        18        12        34        36        34        34        30        28        12        14         6        12        10         8         6         6 
dram[30]:        16        12        34        36        36        34        30        27        12        14         8        12        10         8         6         6 
dram[31]:        16        12        32        36        36        34        30        27        13        14         8        12        10         8         6         6 
total reads: 9563
bank skew: 39/4 = 9.75
chip skew: 307/292 = 1.05
average mf latency per bank:
dram[0]:       2331      1499       214       194      8115      8483       287       302       344       329       275       285      1701      2378      1657      1504
dram[1]:       2211      1516       845       197      9559      8312       301       312       352       313       289       290       104      1984      1201      1698
dram[2]:       2203      1629       217       196      7819       763       309       331       360       331       289       277       111      1943      1546      1780
dram[3]:       1970      1850       215       194      6787       717       298       318       380       342       274       286       104      2497      1605      1584
dram[4]:       1872      1256       216       199      8021       686       309       305       375       343       286       286       106      2379      1076      1484
dram[5]:       1961      1523       221       206      7866       691       318       311       367       342       281       284       110      2007      1405      1143
dram[6]:       2138      1410       219       208      7315       755       312       312       374       353       258       284       108      2315      1245      1749
dram[7]:       1829      1480       215       215      8662       738       313       288       370       359       256       276       110      1895      1050      2140
dram[8]:       1693      1186       220       216      8674       761       311       285       368       347       238       281       106      1374      1867      1902
dram[9]:       1659      1503       219      1232      6958       711       311       292       370       353       228       289       109      1952      1719      2373
dram[10]:       1624      1794       237      1246      8286       759       324      1476       370       378       216       273       107      2667      1703      1970
dram[11]:       1570      1700       217      1232      8146       785       313       280       379       375       204       278       116      2627      1914      1366
dram[12]:       1722      1720       215      1214      7970       745       314       281       375       379       223       298       109      2159      1084      1497
dram[13]:       1760      1918       220      1256      8691       753       303       285       372       381       226       281       108      2962    202259      1331
dram[14]:       1435      1912       221      1266      8651       806       300       282       371       373       227       288       106      2184    196342      1173
dram[15]:       1427      1750       224      1265      7079       786       301       273       346       378       243       282      1288      2704    202017      1988
dram[16]:       2080      1921       223       871      8387      6712       301       279       341       376       250       280      1688      2353    190613      1777
dram[17]:       1929      1954       220       221      8300      7928       311       286       334       362       271       299      2250      2724    185962      1724
dram[18]:       1939      2047       215       237      7105      7679       322       290       324       375       276       286      2255      2757    195922      1835
dram[19]:       1839      2197       223       216      8718      7765       319       291       321       375       278       301      1792      2240    191736       973
dram[20]:       1687      1687       222       221      8700      8592       303       281       330       368       284       295      2455      1641    131123      1222
dram[21]:       1850      1760       227       218      7045      8419       308       280       323       371       288       277      1947      2233    207388      1173
dram[22]:       1762      1926       228       218      7635      6890       313       284       341       384       282       269      2397      2591    195768      1048
dram[23]:       1749      1974       217       222      8938      7849       329       278       331       371       297       264      2171      2159    196128      1160
dram[24]:       1706      1733       225       215      7567      7690       312       280       321       362       302       268      2388      2697    196135      1397
dram[25]:       1843      1945       213       218      7985      6743       312       270       322       362       288       272      2535      2580     64791      1189
dram[26]:       1771      2064       211       221      9284      8448       316       272       329       365       285       256      2048      2070      1590      1559
dram[27]:       1594      1829       207       227      7839      8463       313       277       322       369       291       262      1480      2144      1436       784
dram[28]:       1642      1928       213       220      7096      6873       306       272       340       379       296       262      2052      2579      1114       750
dram[29]:       1762      1805       200       221      8496      7551       297       271       351       375       315       260      2536      2459       930       957
dram[30]:       1541      2003       205       215      8102      8723       298       286       337       376       287       261      1935      2202      1136       735
dram[31]:       1397      2131       202       223      7234      7577       302       285       334       367       292       264      2460      2413      1358       811
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       286       276       250       277       271       255       280       208       381       379
dram[1]:        350       408       475       343       385       273       272       271       271       252       254       253       210       212       306       314
dram[2]:        378       448       483       524       264       359       309       273       252       251       252       250       269       217       415       413
dram[3]:        343       400       275       252       273       302       268       269       253       270       250       250       204       214       332       343
dram[4]:        299       346       252       260       307       256       271       276       273       266       272       252       272       264       326       307
dram[5]:        307       363       286       267       254       301       268       279       270       254       270       257       213       242       369       327
dram[6]:        386       381       454       325       414       360       271       273       252       252       252       269       275       238       361       310
dram[7]:        369       408       275       269       263       259       282       278       257       271       255       252       277       202       328       278
dram[8]:        295       358       253       263       311       324       274       273       254       271       271       271       221       226       260       261
dram[9]:        293       341       330       253       325       287       271       279       271       253       250       253       275       229       347       259
dram[10]:        381       413       297       310       303       258       271       291       252       266       250       252       231       295       325       313
dram[11]:        322       315       263       253       277       285       331       272       254       259       252       253       287       261       281       294
dram[12]:        364       356       285       277       281       254       339       273       265       268       268       292       282       436       430       422
dram[13]:        396       407       318       293       338       320       274       271       255       253       266       254       208       407       324       400
dram[14]:        313       380       280       259       264       373       270       271       264       252       270       251       200       250       320       384
dram[15]:        340       420       269       258       278       262       272       271       269       252       271       271       231       235       352       364
dram[16]:        323       373       265       264       533       503       271       274       254       276       253       252       269       242       262       272
dram[17]:        403       343       268       263       409       427       289       273       256       274       260       274       212       450       283       316
dram[18]:        366       329       258       255       321       281       271       273       254       257       275       254       253       391       309       331
dram[19]:        422       349       275       262       328       320       304       271       253       252       252       269       265       233       382       383
dram[20]:        376       305       272       253       508       438       269       273       255       260       254       253       217       290       261       261
dram[21]:        293       287       289       252       392       328       274       277       278       256       257       255       288       294       338       291
dram[22]:        332       267       285       269       659       664       277       280       279       273       255       270       245       244       394       345
dram[23]:        445       537       558       263       454       359       276       274       262       261       257       261       275       286       295       279
dram[24]:        417       503       530       256       341       320       278       274       274       275       254       257       260       254       329       403
dram[25]:        426       445       465       254       255       313       273       273       276       272       267       251       265       294       304       266
dram[26]:        473       423       389       257       277       281       272       271       252       268       273       254       259       259       296       309
dram[27]:        345       432       262       251       266       317       273       271       252       268       254       272       230       221       260       267
dram[28]:        352       440       271       256       397       355       281       270       255       263       252       267       266       210       312       367
dram[29]:        360       439       489       255       405       399       271       286       256       264       254       260       213       270       319       355
dram[30]:        376       447       497       251       371       443       271       301       254       267       255       254       216       269       288       278
dram[31]:        455       532       305       258       375       385       271       269       252       254       257       252       215       220       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589217 n_act=136 n_pre=120 n_req=1222 n_rd=1830 n_write=614 bw_util=0.008258
n_activity=11433 dram_eff=0.4275
bk0: 126a 591397i bk1: 130a 591345i bk2: 152a 591110i bk3: 148a 591165i bk4: 188a 591147i bk5: 188a 591119i bk6: 134a 591288i bk7: 138a 591225i bk8: 136a 591411i bk9: 130a 591427i bk10: 96a 591433i bk11: 90a 591556i bk12: 32a 591602i bk13: 28a 591617i bk14: 58a 591641i bk15: 56a 591651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184147
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589245 n_act=132 n_pre=116 n_req=1212 n_rd=1820 n_write=604 bw_util=0.00819
n_activity=11454 dram_eff=0.4233
bk0: 128a 591379i bk1: 126a 591338i bk2: 152a 591109i bk3: 150a 591184i bk4: 188a 591141i bk5: 188a 591105i bk6: 138a 591260i bk7: 136a 591246i bk8: 130a 591434i bk9: 134a 591466i bk10: 98a 591512i bk11: 84a 591583i bk12: 28a 591633i bk13: 28a 591641i bk14: 54a 591662i bk15: 58a 591674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00166577
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589263 n_act=129 n_pre=113 n_req=1206 n_rd=1820 n_write=592 bw_util=0.00815
n_activity=11301 dram_eff=0.4269
bk0: 128a 591359i bk1: 128a 591373i bk2: 154a 591026i bk3: 150a 591096i bk4: 188a 591145i bk5: 188a 591110i bk6: 138a 591261i bk7: 134a 591293i bk8: 132a 591451i bk9: 132a 591479i bk10: 92a 591552i bk11: 86a 591580i bk12: 32a 591612i bk13: 28a 591642i bk14: 52a 591666i bk15: 58a 591656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00182627
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589257 n_act=134 n_pre=118 n_req=1204 n_rd=1816 n_write=592 bw_util=0.008136
n_activity=11345 dram_eff=0.4245
bk0: 126a 591338i bk1: 130a 591352i bk2: 156a 591113i bk3: 148a 591158i bk4: 188a 591135i bk5: 188a 591144i bk6: 136a 591282i bk7: 138a 591261i bk8: 134a 591482i bk9: 130a 591461i bk10: 88a 591553i bk11: 86a 591594i bk12: 28a 591601i bk13: 28a 591631i bk14: 58a 591659i bk15: 54a 591662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00155258
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589273 n_act=131 n_pre=115 n_req=1199 n_rd=1810 n_write=588 bw_util=0.008102
n_activity=11218 dram_eff=0.4275
bk0: 130a 591338i bk1: 126a 591365i bk2: 154a 591131i bk3: 150a 591129i bk4: 188a 591120i bk5: 188a 591137i bk6: 138a 591298i bk7: 136a 591206i bk8: 130a 591422i bk9: 134a 591470i bk10: 90a 591539i bk11: 84a 591574i bk12: 28a 591622i bk13: 28a 591606i bk14: 52a 591697i bk15: 54a 591682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177559
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589299 n_act=119 n_pre=103 n_req=1198 n_rd=1808 n_write=588 bw_util=0.008096
n_activity=11274 dram_eff=0.425
bk0: 128a 591373i bk1: 130a 591360i bk2: 154a 591059i bk3: 148a 591147i bk4: 188a 591156i bk5: 188a 591124i bk6: 138a 591302i bk7: 134a 591232i bk8: 132a 591453i bk9: 132a 591515i bk10: 86a 591504i bk11: 86a 591580i bk12: 32a 591601i bk13: 28a 591612i bk14: 50a 591696i bk15: 54a 591671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171815
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589283 n_act=129 n_pre=113 n_req=1196 n_rd=1808 n_write=584 bw_util=0.008082
n_activity=11118 dram_eff=0.4303
bk0: 132a 591338i bk1: 128a 591334i bk2: 152a 591082i bk3: 148a 591088i bk4: 188a 591136i bk5: 188a 591148i bk6: 136a 591238i bk7: 138a 591173i bk8: 134a 591464i bk9: 130a 591523i bk10: 88a 591551i bk11: 86a 591560i bk12: 28a 591602i bk13: 30a 591624i bk14: 54a 591690i bk15: 48a 591697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177559
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589271 n_act=133 n_pre=117 n_req=1198 n_rd=1808 n_write=588 bw_util=0.008096
n_activity=11201 dram_eff=0.4278
bk0: 130a 591377i bk1: 126a 591381i bk2: 152a 591084i bk3: 148a 591136i bk4: 188a 591146i bk5: 188a 591179i bk6: 138a 591227i bk7: 134a 591172i bk8: 130a 591464i bk9: 136a 591471i bk10: 90a 591534i bk11: 84a 591545i bk12: 30a 591608i bk13: 26a 591641i bk14: 52a 591675i bk15: 56a 591696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00160833
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589265 n_act=128 n_pre=112 n_req=1206 n_rd=1814 n_write=598 bw_util=0.00815
n_activity=11329 dram_eff=0.4258
bk0: 132a 591307i bk1: 130a 591350i bk2: 152a 591119i bk3: 148a 591154i bk4: 188a 591139i bk5: 188a 591135i bk6: 136a 591265i bk7: 136a 591204i bk8: 134a 591444i bk9: 132a 591480i bk10: 86a 591532i bk11: 86a 591515i bk12: 30a 591642i bk13: 28a 591632i bk14: 56a 591669i bk15: 52a 591707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015813
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589249 n_act=130 n_pre=114 n_req=1212 n_rd=1822 n_write=602 bw_util=0.00819
n_activity=11287 dram_eff=0.4295
bk0: 134a 591291i bk1: 128a 591315i bk2: 152a 591042i bk3: 154a 591069i bk4: 188a 591163i bk5: 188a 591129i bk6: 136a 591290i bk7: 134a 591203i bk8: 132a 591429i bk9: 134a 591430i bk10: 90a 591557i bk11: 86a 591544i bk12: 28a 591613i bk13: 30a 591658i bk14: 56a 591675i bk15: 52a 591712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00185499
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589243 n_act=137 n_pre=121 n_req=1208 n_rd=1822 n_write=594 bw_util=0.008163
n_activity=11359 dram_eff=0.4254
bk0: 134a 591289i bk1: 130a 591302i bk2: 148a 591120i bk3: 154a 591080i bk4: 188a 591159i bk5: 186a 591149i bk6: 140a 591294i bk7: 134a 591220i bk8: 130a 591466i bk9: 134a 591467i bk10: 88a 591497i bk11: 88a 591554i bk12: 30a 591631i bk13: 26a 591673i bk14: 56a 591675i bk15: 56a 591696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154076
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589223 n_act=145 n_pre=129 n_req=1210 n_rd=1824 n_write=596 bw_util=0.008177
n_activity=11394 dram_eff=0.4248
bk0: 134a 591267i bk1: 134a 591286i bk2: 154a 591066i bk3: 152a 591084i bk4: 188a 591130i bk5: 188a 591165i bk6: 136a 591268i bk7: 132a 591252i bk8: 134a 591465i bk9: 132a 591479i bk10: 86a 591533i bk11: 90a 591577i bk12: 30a 591594i bk13: 28a 591655i bk14: 56a 591675i bk15: 50a 591732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00184147
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589249 n_act=140 n_pre=124 n_req=1202 n_rd=1818 n_write=586 bw_util=0.008123
n_activity=11199 dram_eff=0.4293
bk0: 134a 591292i bk1: 132a 591343i bk2: 154a 591109i bk3: 154a 591061i bk4: 188a 591134i bk5: 188a 591167i bk6: 136a 591264i bk7: 132a 591256i bk8: 132a 591436i bk9: 134a 591470i bk10: 90a 591524i bk11: 84a 591533i bk12: 28a 591606i bk13: 32a 591582i bk14: 52a 591685i bk15: 48a 591708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00178741
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589237 n_act=143 n_pre=127 n_req=1205 n_rd=1820 n_write=590 bw_util=0.008143
n_activity=11324 dram_eff=0.4256
bk0: 136a 591300i bk1: 130a 591346i bk2: 152a 591049i bk3: 152a 591028i bk4: 188a 591140i bk5: 188a 591172i bk6: 140a 591243i bk7: 132a 591261i bk8: 130a 591486i bk9: 134a 591464i bk10: 88a 591490i bk11: 84a 591527i bk12: 30a 591586i bk13: 28a 591651i bk14: 56a 591652i bk15: 52a 591711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185499
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589257 n_act=133 n_pre=117 n_req=1205 n_rd=1816 n_write=594 bw_util=0.008143
n_activity=11249 dram_eff=0.4285
bk0: 136a 591321i bk1: 128a 591333i bk2: 152a 591065i bk3: 152a 591061i bk4: 188a 591105i bk5: 188a 591169i bk6: 136a 591271i bk7: 132a 591223i bk8: 134a 591435i bk9: 132a 591504i bk10: 86a 591509i bk11: 86a 591574i bk12: 30a 591632i bk13: 30a 591679i bk14: 58a 591651i bk15: 48a 591720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00194115
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589211 n_act=145 n_pre=129 n_req=1216 n_rd=1826 n_write=606 bw_util=0.008217
n_activity=11476 dram_eff=0.4238
bk0: 140a 591301i bk1: 128a 591348i bk2: 152a 591107i bk3: 152a 591091i bk4: 188a 591149i bk5: 188a 591186i bk6: 136a 591227i bk7: 130a 591178i bk8: 132a 591415i bk9: 136a 591489i bk10: 92a 591522i bk11: 82a 591562i bk12: 32a 591589i bk13: 28a 591655i bk14: 56a 591664i bk15: 54a 591697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00173842
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589197 n_act=151 n_pre=135 n_req=1217 n_rd=1826 n_write=608 bw_util=0.008224
n_activity=11478 dram_eff=0.4241
bk0: 132a 591330i bk1: 128a 591319i bk2: 152a 591096i bk3: 152a 591104i bk4: 188a 591134i bk5: 192a 591120i bk6: 138a 591213i bk7: 132a 591203i bk8: 132a 591430i bk9: 132a 591416i bk10: 88a 591561i bk11: 86a 591571i bk12: 34a 591618i bk13: 26a 591670i bk14: 60a 591635i bk15: 54a 591698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00190567
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589217 n_act=141 n_pre=125 n_req=1217 n_rd=1828 n_write=606 bw_util=0.008224
n_activity=11400 dram_eff=0.427
bk0: 124a 591350i bk1: 128a 591369i bk2: 154a 591126i bk3: 154a 591082i bk4: 188a 591154i bk5: 192a 591142i bk6: 136a 591220i bk7: 134a 591184i bk8: 132a 591418i bk9: 132a 591411i bk10: 90a 591506i bk11: 84a 591564i bk12: 30a 591602i bk13: 34a 591618i bk14: 62a 591640i bk15: 54a 591676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00203576
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589225 n_act=139 n_pre=123 n_req=1215 n_rd=1830 n_write=600 bw_util=0.008211
n_activity=11367 dram_eff=0.4276
bk0: 128a 591310i bk1: 128a 591328i bk2: 152a 591123i bk3: 156a 591075i bk4: 188a 591120i bk5: 192a 591088i bk6: 138a 591253i bk7: 134a 591226i bk8: 132a 591438i bk9: 136a 591487i bk10: 90a 591491i bk11: 82a 591570i bk12: 32a 591587i bk13: 30a 591616i bk14: 58a 591651i bk15: 54a 591664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.002301
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589225 n_act=142 n_pre=126 n_req=1212 n_rd=1826 n_write=598 bw_util=0.00819
n_activity=11447 dram_eff=0.4235
bk0: 126a 591305i bk1: 128a 591330i bk2: 154a 591129i bk3: 156a 591092i bk4: 188a 591137i bk5: 192a 591119i bk6: 138a 591260i bk7: 136a 591253i bk8: 132a 591464i bk9: 132a 591484i bk10: 88a 591534i bk11: 86a 591533i bk12: 34a 591606i bk13: 26a 591634i bk14: 60a 591637i bk15: 50a 591685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176545
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589241 n_act=138 n_pre=122 n_req=1208 n_rd=1820 n_write=596 bw_util=0.008163
n_activity=11334 dram_eff=0.4263
bk0: 128a 591314i bk1: 124a 591388i bk2: 154a 591050i bk3: 156a 591056i bk4: 188a 591112i bk5: 192a 591116i bk6: 136a 591268i bk7: 138a 591235i bk8: 132a 591463i bk9: 132a 591480i bk10: 90a 591526i bk11: 84a 591571i bk12: 30a 591585i bk13: 30a 591665i bk14: 58a 591681i bk15: 48a 591713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00170463
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589247 n_act=132 n_pre=116 n_req=1211 n_rd=1826 n_write=596 bw_util=0.008184
n_activity=11353 dram_eff=0.4267
bk0: 132a 591344i bk1: 124a 591378i bk2: 152a 591127i bk3: 156a 591098i bk4: 188a 591143i bk5: 192a 591135i bk6: 138a 591256i bk7: 134a 591257i bk8: 132a 591415i bk9: 136a 591466i bk10: 90a 591542i bk11: 86a 591529i bk12: 32a 591599i bk13: 28a 591625i bk14: 54a 591677i bk15: 52a 591710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00192088
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589247 n_act=130 n_pre=114 n_req=1213 n_rd=1826 n_write=600 bw_util=0.008197
n_activity=11267 dram_eff=0.4306
bk0: 128a 591360i bk1: 126a 591346i bk2: 152a 591107i bk3: 156a 591066i bk4: 188a 591138i bk5: 192a 591136i bk6: 138a 591206i bk7: 136a 591213i bk8: 132a 591474i bk9: 132a 591446i bk10: 88a 591526i bk11: 94a 591426i bk12: 30a 591616i bk13: 30a 591640i bk14: 58a 591672i bk15: 46a 591719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00191581
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589237 n_act=136 n_pre=120 n_req=1212 n_rd=1822 n_write=602 bw_util=0.00819
n_activity=11353 dram_eff=0.427
bk0: 132a 591321i bk1: 122a 591402i bk2: 152a 591135i bk3: 150a 591081i bk4: 188a 591144i bk5: 192a 591135i bk6: 134a 591175i bk7: 136a 591208i bk8: 132a 591450i bk9: 134a 591491i bk10: 92a 591552i bk11: 92a 591454i bk12: 26a 591639i bk13: 30a 591633i bk14: 58a 591667i bk15: 52a 591691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00208137
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589225 n_act=138 n_pre=122 n_req=1216 n_rd=1826 n_write=606 bw_util=0.008217
n_activity=11434 dram_eff=0.4254
bk0: 130a 591328i bk1: 124a 591389i bk2: 150a 591143i bk3: 148a 591142i bk4: 188a 591140i bk5: 192a 591132i bk6: 138a 591238i bk7: 134a 591210i bk8: 132a 591420i bk9: 134a 591419i bk10: 88a 591566i bk11: 92a 591477i bk12: 30a 591579i bk13: 28a 591657i bk14: 58a 591664i bk15: 60a 591659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00229424
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589245 n_act=132 n_pre=116 n_req=1212 n_rd=1826 n_write=598 bw_util=0.00819
n_activity=11353 dram_eff=0.427
bk0: 128a 591316i bk1: 126a 591399i bk2: 152a 591130i bk3: 148a 591101i bk4: 188a 591163i bk5: 192a 591167i bk6: 134a 591261i bk7: 138a 591211i bk8: 134a 591403i bk9: 132a 591427i bk10: 88a 591578i bk11: 92a 591463i bk12: 28a 591614i bk13: 30a 591685i bk14: 60a 591639i bk15: 56a 591668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00162354
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589241 n_act=128 n_pre=112 n_req=1218 n_rd=1832 n_write=604 bw_util=0.008231
n_activity=11371 dram_eff=0.4285
bk0: 130a 591295i bk1: 122a 591370i bk2: 154a 591109i bk3: 150a 591093i bk4: 188a 591110i bk5: 192a 591120i bk6: 136a 591281i bk7: 136a 591250i bk8: 130a 591453i bk9: 134a 591451i bk10: 92a 591507i bk11: 92a 591470i bk12: 26a 591639i bk13: 30a 591690i bk14: 60a 591689i bk15: 60a 591692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00203576
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589233 n_act=136 n_pre=120 n_req=1214 n_rd=1828 n_write=600 bw_util=0.008204
n_activity=11449 dram_eff=0.4241
bk0: 130a 591336i bk1: 124a 591407i bk2: 152a 591144i bk3: 154a 591089i bk4: 188a 591121i bk5: 192a 591166i bk6: 138a 591240i bk7: 134a 591278i bk8: 132a 591441i bk9: 134a 591460i bk10: 88a 591564i bk11: 92a 591411i bk12: 30a 591600i bk13: 28a 591680i bk14: 56a 591679i bk15: 56a 591687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00200704
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589245 n_act=138 n_pre=122 n_req=1206 n_rd=1818 n_write=594 bw_util=0.00815
n_activity=11315 dram_eff=0.4263
bk0: 124a 591357i bk1: 126a 591395i bk2: 154a 591130i bk3: 152a 591125i bk4: 188a 591118i bk5: 192a 591149i bk6: 134a 591236i bk7: 138a 591234i bk8: 134a 591508i bk9: 132a 591476i bk10: 88a 591577i bk11: 92a 591479i bk12: 28a 591596i bk13: 30a 591678i bk14: 54a 591650i bk15: 52a 591674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00192088
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589231 n_act=143 n_pre=127 n_req=1208 n_rd=1816 n_write=600 bw_util=0.008163
n_activity=11326 dram_eff=0.4266
bk0: 128a 591351i bk1: 122a 591385i bk2: 152a 591138i bk3: 152a 591091i bk4: 184a 591084i bk5: 192a 591145i bk6: 136a 591224i bk7: 136a 591183i bk8: 130a 591478i bk9: 134a 591451i bk10: 92a 591556i bk11: 92a 591438i bk12: 26a 591619i bk13: 30a 591671i bk14: 52a 591690i bk15: 58a 591671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.001806
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589237 n_act=137 n_pre=121 n_req=1211 n_rd=1820 n_write=602 bw_util=0.008184
n_activity=11406 dram_eff=0.4247
bk0: 126a 591374i bk1: 126a 591345i bk2: 152a 591102i bk3: 152a 591142i bk4: 188a 591081i bk5: 192a 591101i bk6: 138a 591218i bk7: 132a 591227i bk8: 132a 591510i bk9: 134a 591420i bk10: 88a 591556i bk11: 94a 591444i bk12: 30a 591621i bk13: 28a 591685i bk14: 54a 591658i bk15: 54a 591674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00217091
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=591917 n_nop=589231 n_act=144 n_pre=128 n_req=1207 n_rd=1814 n_write=600 bw_util=0.008157
n_activity=11374 dram_eff=0.4245
bk0: 128a 591386i bk1: 124a 591387i bk2: 148a 591197i bk3: 152a 591105i bk4: 188a 591093i bk5: 192a 591152i bk6: 132a 591198i bk7: 136a 591237i bk8: 134a 591480i bk9: 132a 591477i bk10: 90a 591543i bk11: 90a 591435i bk12: 28a 591622i bk13: 32a 591684i bk14: 56a 591641i bk15: 52a 591659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171646

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15320, Miss = 915, Miss_rate = 0.060, Pending_hits = 104, Reservation_fails = 6
L2_cache_bank[1]: Access = 16382, Miss = 910, Miss_rate = 0.056, Pending_hits = 110, Reservation_fails = 12
L2_cache_bank[2]: Access = 9517, Miss = 910, Miss_rate = 0.096, Pending_hits = 115, Reservation_fails = 33
L2_cache_bank[3]: Access = 9012, Miss = 908, Miss_rate = 0.101, Pending_hits = 121, Reservation_fails = 56
L2_cache_bank[4]: Access = 9584, Miss = 905, Miss_rate = 0.094, Pending_hits = 102, Reservation_fails = 50
L2_cache_bank[5]: Access = 9642, Miss = 904, Miss_rate = 0.094, Pending_hits = 107, Reservation_fails = 42
L2_cache_bank[6]: Access = 8898, Miss = 904, Miss_rate = 0.102, Pending_hits = 118, Reservation_fails = 58
L2_cache_bank[7]: Access = 9740, Miss = 904, Miss_rate = 0.093, Pending_hits = 115, Reservation_fails = 17
L2_cache_bank[8]: Access = 9775, Miss = 907, Miss_rate = 0.093, Pending_hits = 120, Reservation_fails = 44
L2_cache_bank[9]: Access = 9650, Miss = 911, Miss_rate = 0.094, Pending_hits = 110, Reservation_fails = 32
L2_cache_bank[10]: Access = 11543, Miss = 911, Miss_rate = 0.079, Pending_hits = 118, Reservation_fails = 56
L2_cache_bank[11]: Access = 10605, Miss = 912, Miss_rate = 0.086, Pending_hits = 108, Reservation_fails = 27
L2_cache_bank[12]: Access = 9988, Miss = 909, Miss_rate = 0.091, Pending_hits = 115, Reservation_fails = 25
L2_cache_bank[13]: Access = 42583, Miss = 910, Miss_rate = 0.021, Pending_hits = 105, Reservation_fails = 22
L2_cache_bank[14]: Access = 42391, Miss = 908, Miss_rate = 0.021, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[15]: Access = 41723, Miss = 913, Miss_rate = 0.022, Pending_hits = 118, Reservation_fails = 11
L2_cache_bank[16]: Access = 47474, Miss = 913, Miss_rate = 0.019, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[17]: Access = 47984, Miss = 914, Miss_rate = 0.019, Pending_hits = 117, Reservation_fails = 86
L2_cache_bank[18]: Access = 47023, Miss = 915, Miss_rate = 0.019, Pending_hits = 97, Reservation_fails = 43
L2_cache_bank[19]: Access = 47304, Miss = 913, Miss_rate = 0.019, Pending_hits = 119, Reservation_fails = 9
L2_cache_bank[20]: Access = 47352, Miss = 910, Miss_rate = 0.019, Pending_hits = 116, Reservation_fails = 32
L2_cache_bank[21]: Access = 46423, Miss = 913, Miss_rate = 0.020, Pending_hits = 108, Reservation_fails = 1
L2_cache_bank[22]: Access = 46132, Miss = 913, Miss_rate = 0.020, Pending_hits = 128, Reservation_fails = 17
L2_cache_bank[23]: Access = 48167, Miss = 911, Miss_rate = 0.019, Pending_hits = 142, Reservation_fails = 42
L2_cache_bank[24]: Access = 47267, Miss = 913, Miss_rate = 0.019, Pending_hits = 126, Reservation_fails = 36
L2_cache_bank[25]: Access = 30373, Miss = 913, Miss_rate = 0.030, Pending_hits = 112, Reservation_fails = 1
L2_cache_bank[26]: Access = 16224, Miss = 916, Miss_rate = 0.056, Pending_hits = 98, Reservation_fails = 3
L2_cache_bank[27]: Access = 14919, Miss = 914, Miss_rate = 0.061, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[28]: Access = 13430, Miss = 909, Miss_rate = 0.068, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[29]: Access = 15011, Miss = 908, Miss_rate = 0.060, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[30]: Access = 15800, Miss = 910, Miss_rate = 0.058, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[31]: Access = 14039, Miss = 907, Miss_rate = 0.065, Pending_hits = 117, Reservation_fails = 0
L2_total_cache_accesses = 811275
L2_total_cache_misses = 29133
L2_total_cache_miss_rate = 0.0359
L2_total_cache_pending_hits = 3613
L2_total_cache_reservation_fails = 819
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 47
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 176
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1085301
icnt_total_pkts_simt_to_mem=1872911
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.93057
	minimum = 6
	maximum = 167
Network latency average = 8.56648
	minimum = 6
	maximum = 129
Slowest packet = 1597400
Flit latency average = 7.80105
	minimum = 6
	maximum = 125
Slowest flit = 2898627
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00935847
	minimum = 3.46446e-05 (at node 2)
	maximum = 0.0549291 (at node 13)
Accepted packet rate average = 0.00935847
	minimum = 3.46446e-05 (at node 2)
	maximum = 0.0549291 (at node 13)
Injected flit rate average = 0.0221785
	minimum = 3.46446e-05 (at node 2)
	maximum = 0.193508 (at node 13)
Accepted flit rate average= 0.0221785
	minimum = 0.000173223 (at node 2)
	maximum = 0.0667775 (at node 13)
Injected packet length average = 2.36988
Accepted packet length average = 2.36988
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6797 (24 samples)
	minimum = 6 (24 samples)
	maximum = 77.2917 (24 samples)
Network latency average = 11.4574 (24 samples)
	minimum = 6 (24 samples)
	maximum = 67.9167 (24 samples)
Flit latency average = 10.8935 (24 samples)
	minimum = 6 (24 samples)
	maximum = 64.2917 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.0207579 (24 samples)
	minimum = 0.00712715 (24 samples)
	maximum = 0.0611352 (24 samples)
Accepted packet rate average = 0.0207579 (24 samples)
	minimum = 0.00712715 (24 samples)
	maximum = 0.0611352 (24 samples)
Injected flit rate average = 0.0464944 (24 samples)
	minimum = 0.0162409 (24 samples)
	maximum = 0.171728 (24 samples)
Accepted flit rate average = 0.0464944 (24 samples)
	minimum = 0.018005 (24 samples)
	maximum = 0.137205 (24 samples)
Injected packet size average = 2.23984 (24 samples)
Accepted packet size average = 2.23984 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 20 sec (380 sec)
gpgpu_simulation_rate = 125548 (inst/sec)
gpgpu_simulation_rate = 2045 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (7,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,777388)
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,777388)
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,777388)
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,777388)
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,777388)
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,777388)
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,777388)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114,777388), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (447,777388), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (453,777388), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (459,777388), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (568,777388), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (574,777388), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (984,777388), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 10.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 25 
gpu_sim_cycle = 985
gpu_sim_insn = 37040
gpu_ipc =      37.6041
gpu_tot_sim_cycle = 778373
gpu_tot_sim_insn = 47745407
gpu_tot_ipc =      61.3400
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1735
gpu_stall_icnt2sh    = 61893
gpu_total_sim_rate=125645

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864487
	L1I_total_cache_misses = 5485
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 97871, Miss = 41160, Miss_rate = 0.421, Pending_hits = 4153, Reservation_fails = 79481
	L1D_cache_core[1]: Access = 97905, Miss = 40672, Miss_rate = 0.415, Pending_hits = 4342, Reservation_fails = 80901
	L1D_cache_core[2]: Access = 155678, Miss = 61379, Miss_rate = 0.394, Pending_hits = 5467, Reservation_fails = 128246
	L1D_cache_core[3]: Access = 153692, Miss = 60583, Miss_rate = 0.394, Pending_hits = 5815, Reservation_fails = 124864
	L1D_cache_core[4]: Access = 153638, Miss = 60265, Miss_rate = 0.392, Pending_hits = 5744, Reservation_fails = 124186
	L1D_cache_core[5]: Access = 148951, Miss = 59100, Miss_rate = 0.397, Pending_hits = 4230, Reservation_fails = 105512
	L1D_cache_core[6]: Access = 154112, Miss = 60597, Miss_rate = 0.393, Pending_hits = 5985, Reservation_fails = 123285
	L1D_cache_core[7]: Access = 85838, Miss = 34593, Miss_rate = 0.403, Pending_hits = 3462, Reservation_fails = 61229
	L1D_cache_core[8]: Access = 87832, Miss = 35634, Miss_rate = 0.406, Pending_hits = 3391, Reservation_fails = 60625
	L1D_cache_core[9]: Access = 136962, Miss = 36921, Miss_rate = 0.270, Pending_hits = 19320, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 193241, Miss = 56064, Miss_rate = 0.290, Pending_hits = 3776, Reservation_fails = 65428
	L1D_cache_core[11]: Access = 201037, Miss = 60416, Miss_rate = 0.301, Pending_hits = 4257, Reservation_fails = 48277
	L1D_cache_core[12]: Access = 155545, Miss = 44655, Miss_rate = 0.287, Pending_hits = 4001, Reservation_fails = 76243
	L1D_cache_core[13]: Access = 202083, Miss = 60245, Miss_rate = 0.298, Pending_hits = 4274, Reservation_fails = 105212
	L1D_cache_core[14]: Access = 146804, Miss = 57163, Miss_rate = 0.389, Pending_hits = 4570, Reservation_fails = 103309
	L1D_total_cache_accesses = 2171189
	L1D_total_cache_misses = 769447
	L1D_total_cache_miss_rate = 0.3544
	L1D_total_cache_pending_hits = 82787
	L1D_total_cache_reservation_fails = 1371178
	L1D_cache_data_port_util = 0.211
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 81559
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1300346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 356301
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81086
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 701208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1014877
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2859002
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5485
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11882, 11882, 11861, 11861, 11861, 11861, 11861, 11861, 7237, 7237, 6930, 6930, 6965, 6965, 6930, 6930, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 
gpgpu_n_tot_thrd_icount = 166467424
gpgpu_n_tot_w_icount = 5202107
gpgpu_n_stall_shd_mem = 2036865
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 68236
gpgpu_n_mem_write_global = 742810
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 6344317
gpgpu_n_store_insn = 3072176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2400892
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2036865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2761719	W0_Idle:1001099	W0_Scoreboard:3549491	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1342101
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 545888 {8:68236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39916432 {40:579568,72:85425,136:77817,}
traffic_breakdown_coretomem[INST_ACC_R] = 2408 {8:301,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9280096 {136:68236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5942480 {8:742810,}
traffic_breakdown_memtocore[INST_ACC_R] = 40936 {136:301,}
maxmrqlatency = 72 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 192 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 778372 
mrq_lat_table:21827 	11731 	3246 	1072 	631 	184 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	807492 	3553 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	145335 	76821 	213283 	375881 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38028 	21023 	7924 	1236 	42 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	202817 	245590 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1540 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        32        32        32        32        32        32        32        36         2         2         6         6 
dram[1]:        34        34        38        36        32        32        32        32        32        32        40        34         2         2         6         6 
dram[2]:        34        34        38        36        32        32        32        32        32        32        38        34         4         2         6         6 
dram[3]:        34        34        38        36        32        32        32        32        32        32        36        34         2         2         7         6 
dram[4]:        34        34        38        36        32        32        32        32        32        32        36        34         2         2         6         6 
dram[5]:        34        34        38        36        32        32        32        32        32        32        36        34         4         2         6         6 
dram[6]:        18        34        38        36        32        32        32        32        32        32        36        34         2         3         6         9 
dram[7]:        20        34        38        36        32        32        32        32        32        32        36        34         3         1         6         9 
dram[8]:        20        34        38        36        32        32        32        32        32        32        36        34         3         2         6         8 
dram[9]:        36        34        38        38        32        32        32        32        32        32        36        36         2         3         6         7 
dram[10]:        36        36        36        38        32        32        32        32        32        32        36        36         3         1         6         7 
dram[11]:        28        36        36        38        32        32        32        32        32        32        36        36         3         2         6         8 
dram[12]:        28        36        36        38        32        32        32        32        32        32        36        35         2         3         7         6 
dram[13]:        36        35        36        38        32        32        32        32        32        32        32        34         3         1         6        11 
dram[14]:        36        34        36        38        32        32        32        32        32        32        36        34         3         3         6         9 
dram[15]:        36        34        36        38        32        32        32        32        32        32        36        34         2         2         6         9 
dram[16]:        36        34        36        38        32        32        32        32        32        32        36        34         3         1         6         6 
dram[17]:        36        34        36        38        32        32        32        32        32        32        36        34         1         3         7         5 
dram[18]:        36        34        36        38        32        32        32        32        32        32        36        34         2         2         6         6 
dram[19]:        36        34        36        38        32        32        32        32        32        32        36        34         3         1         6         6 
dram[20]:        36        34        36        38        32        32        32        32        32        32        36        34         1         3         6         6 
dram[21]:        36        32        36        38        32        32        32        32        32        32        36        38         2         2         8         8 
dram[22]:        36        32        36        38        32        32        32        32        32        32        24        42         3         3         7         8 
dram[23]:        28        32        36        36        32        32        32        32        32        32        24        42         1         3         6         6 
dram[24]:        28        32        36        36        32        32        32        32        32        32        12        42         3         2         6         6 
dram[25]:        28        32        36        36        32        32        32        32        32        32        12        42         2         3         6         6 
dram[26]:        36        32        36        36        32        32        32        32        32        32        36        42         1         3         6         6 
dram[27]:        36        32        36        36        32        32        32        32        32        32        36        42         3         2         7         6 
dram[28]:        36        32        36        36        32        32        32        32        32        32        12        42         2         3         9         9 
dram[29]:        36        32        36        36        32        32        32        32        32        32        12        42         1         3         8         7 
dram[30]:        36        32        36        36        32        32        32        32        32        32        36        42         3         2         6        11 
dram[31]:        36        32        36        36        32        32        32        32        32        32        36        42         2         4         6         6 
maximum service time to same row:
dram[0]:    160500    144056    109156    109389     95468     82404    141562    110723     91947     91954     98708     85156     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489     98230     77197    109925    123151     91913     92351     85121     84859     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874    101227    109348    115709    105601     92052     91776     84983     85237     87546     86678    132095    113661 
dram[3]:    158966    140515    165828    108995     52298    111763    121284    114817     92048     92447     85476     85292     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164     64625    110639    106998    105591     93302     92023     85235     85454     94624     84937    111107    120848 
dram[5]:    137921    147700    164240    108605     70299    110472    111489     98836     92077     93107     86348     85215     84067     83199    128684    110214 
dram[6]:    155572    145968    108997    109524     75282    109738    109662    122693     92092     92087     85193     85642     82325     92083    109333    127858 
dram[7]:    145146    163343    109517    108899     86536    109683    120872    128847     92175     91855     85649     84924     91241     90375    116549    117446 
dram[8]:    143405    144246    109438    109362     90376    109368    125553    129317     91922     91911     85194     85039     89502     99066    125275    115669 
dram[9]:    152196    142484    167858    109662     93328    109617    110930    139952     92012     92339     85467     85013     87764     88634    114783    124452 
dram[10]:    141662    159980    109741    166364     96430    108994    123305    101469     92937     91762     84991     85192     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     87541     49668    112907    111212    116557     91846     95725     85706     85287     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532     52255    110503     92549    103913     92105     92129     85245     87317     84285     84243    111315    121034 
dram[13]:    138142    156596    109465    105855     62911    109297    112069     91263     92279     91996     86424     85065     84283     82508    109571    110363 
dram[14]:    155802    146173    109595    109521     69170    109695    116672    122166     92100     92182     85281     84990     82541     92299    118541    117594 
dram[15]:    145378    144429    109359    109584     97314    110017    119278    127862     92281     91957     85829     86404    100123     90592    116783    117578 
dram[16]:    143630    153184    109453    109203    100424     90946    124977    129567     91929     91922     85113     85176     89727    107910    125528    115876 
dram[17]:    152399    142437    167929    109833    102598     93968    111800    138362     92011     93177     85493     84801     87985     88496    115013    114133 
dram[18]:    141841    140787    108707    166494    106198     87899    109993    112528     91807     91932     84949     85946     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759     95900     65980    102180    113967     91977     91951     87263     85212     86245    104545    122112    112426 
dram[20]:    148995    135986    164743    110236     71458     46234     91722    102041     92071     92225     85343     85056     84505     85372    111480    110688 
dram[21]:    138363    154444    109083    109929     68892     63596    113941    110151     92784     92134     85164     85174     93358     83634    109736    110690 
dram[22]:    145591    143445    109598    109260     64734     68819    119122    128692     92060     92159     86142     84957     82766    101173    118686    117906 
dram[23]:    145590    141664    109179    109408     92632     81026    120490    137451     92303     91897     85580     85111    108965     90809    117018    126604 
dram[24]:    143825    150355    109340    109330     95568     84958    129108    131385     91883     91960     85095     85745     89942     89070    134400    116138 
dram[25]:    142079    139845    168455    101126     97874     88051    119440    110445     91919     91756     86437     85044     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683     91915     90180    109037    115151     91771     91816     84965     87345    105601     87330    113530    123190 
dram[27]:    140332    146800     87861    164918     84716     78088    112850    117942     92463     92059     85215     85189     86462     85587    131045    112610 
dram[28]:    138587    136126    164739    109063     79849     87362     88036    100688     92006     92188     85487     84985     84722     94409    111746    110853 
dram[29]:    138586    162333     93305    109468     73655     75551     82583    121474     92723     92055     85130     85750    102231     83851    110000    119772 
dram[30]:    145799    144158     97789    109131     41090     42931    118128    125463     92018     92465     85896     84907     82983    101389    127602    118106 
dram[31]:    154518    141745    109028    109258     79309     66819    117558    135552     92206     91719     85986     85284     90159     91025    117190    135448 
average row accesses per activate:
dram[0]:  6.416667  5.785714 27.500000 26.500000 25.600000 21.666666  4.650000  4.083333 22.000000 20.000000  9.833333 13.250000 13.000000 12.000000  2.916667  2.833333 
dram[1]:  4.937500  4.529412 18.500000 26.750000 25.600000 21.666666  5.277778  5.222222 20.750000 20.750000 14.750000 12.500000 12.000000 12.000000  2.750000  3.500000 
dram[2]:  4.705883  5.200000 27.750000 26.750000 25.600000 32.000000  5.277778  5.812500 20.750000 20.000000 13.750000 12.750000 13.000000 12.000000  2.666667  2.500000 
dram[3]:  3.761905  5.266667 28.000000 27.000000 16.000000 32.000000  4.700000  5.937500 20.250000 19.750000 13.500000 12.750000 12.000000 12.000000  3.500000  2.750000 
dram[4]:  3.857143  5.133333 27.750000 27.250000 16.000000 32.000000  6.785714  4.800000 19.750000 19.750000 13.250000 12.500000 12.000000 12.000000  2.909091  3.300000 
dram[5]:  4.210526  7.181818 27.750000 27.000000 21.333334 32.000000  6.785714  5.937500 20.000000 19.500000 12.750000 12.750000 13.000000 12.000000  2.818182  3.300000 
dram[6]:  3.904762  6.000000 27.500000 27.000000 21.333334 32.000000  5.222222  4.850000 20.250000 19.250000 13.000000 12.750000 12.000000 12.500000  3.000000  3.500000 
dram[7]:  4.764706  5.500000 27.500000 27.000000 21.333334 32.000000  3.958333  5.388889 19.750000 20.000000 13.250000 12.500000 12.500000 11.500000  2.285714  4.000000 
dram[8]:  4.666667  4.937500 27.500000 27.000000 21.333334 32.000000  5.222222  5.333333 20.750000 20.000000 13.000000 12.750000 12.500000 12.000000  2.833333  3.750000 
dram[9]:  4.473684  5.200000 27.500000 28.750000 21.333334 32.000000  4.600000  5.222222 20.500000 20.750000 13.750000 12.750000 12.000000 11.500000  2.833333  3.750000 
dram[10]:  4.473684  4.263158 26.500000 28.750000 25.600000 31.500000  5.222222  4.272727 20.250000 19.750000 13.750000 13.000000 12.500000 10.500000  2.833333  3.200000 
dram[11]:  3.541667  3.952381 27.750000 19.000000 16.000000 31.500000  4.700000  4.600000 20.250000 19.500000 13.750000 13.250000 12.500000 11.000000  3.400000  3.625000 
dram[12]:  3.909091  5.125000 27.750000 19.166666 16.000000 31.500000  4.700000  4.136364 20.000000 19.750000 13.500000 12.500000 12.000000  8.000000  4.000000  2.800000 
dram[13]:  4.350000  4.764706 27.500000 28.500000 21.333334 31.500000  3.769231  4.500000 19.750000 19.750000  9.000000 12.500000 12.500000  7.333333  2.428571  5.000000 
dram[14]:  4.777778  4.705883 27.500000 28.500000 21.333334 31.500000  4.800000  4.136364 20.250000 19.500000 13.250000 12.750000 12.500000 11.500000  3.500000  3.500000 
dram[15]:  5.176471  5.000000 27.500000 28.500000 21.333334 31.500000  3.692308  3.321429 20.750000 20.000000 14.000000 12.250000 13.000000 11.000000  2.833333  3.875000 
dram[16]:  5.250000  4.444445 27.500000 28.500000 25.600000 16.250000  3.233333  3.791667 21.000000 20.250000 13.000000 12.750000 13.500000 10.500000  3.600000  2.583333 
dram[17]:  5.714286  6.153846 27.750000 29.000000 25.600000 21.666666  3.615385  3.791667 21.000000 20.250000 13.250000 12.500000 12.500000  8.333333  3.083333  2.666667 
dram[18]:  4.823529  4.444445 27.500000 29.000000 25.600000 16.250000  4.750000  4.550000 21.000000 20.000000 13.250000 12.250000 13.000000  7.666667  2.916667  3.300000 
dram[19]:  4.500000  4.000000 27.250000 29.000000 16.000000 16.250000  4.750000  5.750000 21.000000 19.500000 13.250000 12.750000 13.500000 10.500000  3.000000  2.583333 
dram[20]:  4.100000  4.750000 27.250000 23.200001 16.000000 16.250000  8.000000  4.227273 20.500000 20.000000 13.250000 12.500000 12.500000 11.500000  2.916667  2.727273 
dram[21]:  5.250000  4.625000 27.000000 23.200001 16.000000 21.666666  5.388889  5.055555 20.500000 20.500000 13.250000 13.250000 13.000000 11.000000  2.750000  3.555556 
dram[22]:  5.466667  5.000000 27.000000 23.200001 16.000000 21.666666  4.850000  5.222222 20.000000 20.000000 10.400000 14.750000 12.500000 11.500000  4.375000  2.900000 
dram[23]:  4.421052  6.083333 27.000000 22.600000 21.333334 21.666666  3.958333  5.333333 20.250000 20.250000 10.600000 14.500000 11.500000 11.500000  3.181818  3.300000 
dram[24]:  5.187500  6.727273 26.750000 28.000000 21.333334 21.666666  4.000000  3.875000 20.750000 21.000000 16.666666 14.500000 12.500000 11.000000  2.500000  3.600000 
dram[25]:  4.823529  5.769231 27.000000 27.500000 25.600000 21.666666  4.600000  4.750000 21.250000 20.500000 16.666666 14.500000 12.000000 11.500000  3.000000  2.833333 
dram[26]:  5.187500  5.615385 18.500000 27.750000 18.285715 21.666666  5.875000  4.272727 20.250000 20.750000 13.500000 14.500000 11.500000 11.500000  3.600000  4.500000 
dram[27]:  5.187500  5.285714 18.333334 28.250000 16.000000 18.571428  4.318182  4.700000 20.500000 20.250000 12.750000 14.500000 12.500000 11.000000  3.400000  3.777778 
dram[28]:  5.000000  4.687500 18.500000 28.000000 21.333334 16.250000  4.750000  3.692308 19.750000 20.000000 16.666666 14.500000 12.000000 11.500000  4.125000  3.555556 
dram[29]:  5.125000  4.562500 18.333334 28.000000 15.750000 16.250000  4.900000  3.692308 19.250000 20.250000 17.333334 14.500000 11.500000 11.500000  2.909091  3.888889 
dram[30]:  5.266667  5.769231 27.500000 28.000000 16.250000 16.250000  4.500000  4.227273 19.500000 20.250000 13.000000 14.750000 12.500000 11.000000  2.750000  3.666667 
dram[31]:  5.714286  4.933333 26.500000 28.000000 21.666666 16.250000  4.000000  3.958333 20.000000 20.000000 13.250000 14.250000 12.000000 12.000000  3.090909  2.285714 
average row locality = 38702/4350 = 8.897012
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        63        65        76        74        94        94        67        69        68        65        48        45        16        14        29        28 
dram[1]:        64        63        76        75        94        94        69        68        65        67        49        42        14        14        27        29 
dram[2]:        64        64        77        75        94        94        69        67        66        66        46        43        16        14        26        29 
dram[3]:        63        65        78        74        94        94        68        69        67        65        44        43        14        14        29        27 
dram[4]:        65        63        77        75        94        94        69        68        65        67        45        42        14        14        26        27 
dram[5]:        64        65        77        74        94        94        69        67        66        66        43        43        16        14        25        27 
dram[6]:        66        64        76        74        94        94        68        69        67        65        44        43        14        15        27        24 
dram[7]:        65        63        76        74        94        94        69        67        65        68        45        42        15        13        26        28 
dram[8]:        66        65        76        74        94        94        68        68        67        66        43        43        15        14        28        26 
dram[9]:        67        64        76        77        94        94        68        67        66        67        45        43        14        15        28        26 
dram[10]:        67        65        74        77        94        93        70        67        65        67        44        44        15        13        28        28 
dram[11]:        67        67        77        76        94        94        68        66        67        66        43        45        15        14        28        25 
dram[12]:        68        66        77        77        94        94        68        66        66        67        45        42        14        16        26        24 
dram[13]:        69        65        76        76        94        94        70        66        65        67        44        42        15        14        28        26 
dram[14]:        68        64        76        76        94        94        68        66        67        66        43        43        15        15        29        24 
dram[15]:        70        64        76        76        94        94        68        65        66        68        46        41        16        14        28        27 
dram[16]:        66        64        76        76        94        96        69        66        66        66        44        43        17        13        30        27 
dram[17]:        62        64        77        77        94        96        68        67        66        66        45        42        15        17        31        27 
dram[18]:        64        64        76        78        94        96        69        67        66        68        45        41        16        15        29        27 
dram[19]:        63        64        77        78        94        96        69        68        66        66        44        43        17        13        30        25 
dram[20]:        64        62        77        78        94        96        68        69        66        66        45        42        15        15        29        24 
dram[21]:        66        62        76        78        94        96        69        67        66        68        45        43        16        14        27        26 
dram[22]:        64        63        76        78        94        96        69        68        66        66        44        47        15        15        29        23 
dram[23]:        66        61        76        75        94        96        67        68        66        67        46        46        13        15        29        27 
dram[24]:        65        62        75        74        94        96        69        67        66        67        44        46        15        14        29        30 
dram[25]:        64        63        76        74        94        96        67        69        67        66        44        46        14        15        30        28 
dram[26]:        65        61        77        75        94        96        68        68        65        67        46        46        13        15        30        30 
dram[27]:        65        62        76        77        94        96        69        67        66        67        44        46        15        14        28        28 
dram[28]:        62        63        77        76        94        96        67        69        67        66        44        46        14        15        27        26 
dram[29]:        64        61        76        76        92        96        68        68        65        67        46        46        13        15        26        29 
dram[30]:        63        63        76        76        94        96        69        66        66        67        44        47        15        14        27        27 
dram[31]:        64        62        74        76        94        96        66        68        67        66        45        45        14        16        28        26 
total reads: 29136
bank skew: 96/13 = 7.38
chip skew: 916/904 = 1.01
number of total write accesses:
dram[0]:        14        16        34        32        34        36        26        29        20        15        11         8        10        10         6         6 
dram[1]:        15        14        35        32        34        36        26        26        18        16        10         8        10        10         6         6 
dram[2]:        16        14        34        32        34        34        26        26        17        14         9         8        10        10         6         6 
dram[3]:        16        14        34        34        34        34        26        26        14        14        10         8        10        10         6         6 
dram[4]:        16        14        34        34        34        34        26        28        14        12         8         8        10        10         6         6 
dram[5]:        16        14        34        34        34        34        26        28        14        12         8         8        10        10         6         6 
dram[6]:        16        14        34        34        34        34        26        28        14        12         8         8        10        10         6         4 
dram[7]:        16        14        34        34        34        34        26        30        14        12         8         8        10        10         6         4 
dram[8]:        18        14        34        34        34        34        26        28        16        14         9         8        10        10         6         4 
dram[9]:        18        14        34        38        34        34        24        27        16        16        10         8        10         8         6         4 
dram[10]:        18        16        32        38        34        33        24        27        16        12        11         8        10         8         6         4 
dram[11]:        18        16        34        38        34        32        26        26        14        12        12         8        10         8         6         4 
dram[12]:        18        16        34        38        34        32        26        25        14        12         9         8        10         8         6         4 
dram[13]:        18        16        34        38        34        32        28        24        14        12        10         8        10         8         6         4 
dram[14]:        18        16        34        38        34        32        28        25        14        12        10         8        10         8         6         4 
dram[15]:        18        16        34        38        34        32        28        28        17        12        10         8        10         8         6         4 
dram[16]:        18        16        34        38        34        34        28        25        18        15         8         8        10         8         6         4 
dram[17]:        18        16        34        39        34        34        26        24        18        15         8         8        10         8         6         5 
dram[18]:        18        16        34        38        34        34        26        24        18        12         8         8        10         8         6         6 
dram[19]:        18        16        32        38        34        34        26        24        18        12         9         8        10         8         6         6 
dram[20]:        18        14        32        38        34        34        28        24        16        14         8         8        10         8         6         6 
dram[21]:        18        12        32        38        34        34        28        24        16        14         8        10        10         8         6         6 
dram[22]:        18        12        32        38        34        34        28        26        14        14         8        12        10         8         6         6 
dram[23]:        18        12        32        38        34        34        28        28        15        14         7        12        10         8         6         6 
dram[24]:        18        12        32        38        34        34        27        26        17        17         6        12        10         8         6         6 
dram[25]:        18        12        32        36        34        34        25        26        18        16         6        12        10         8         6         6 
dram[26]:        18        12        34        36        34        34        26        26        16        16         8        12        10         8         6         6 
dram[27]:        18        12        34        36        34        34        26        27        16        14         7        12        10         8         6         6 
dram[28]:        18        12        34        36        34        34        28        27        12        14         6        12        10         8         6         6 
dram[29]:        18        12        34        36        34        34        30        28        12        14         6        12        10         8         6         6 
dram[30]:        16        12        34        36        36        34        30        27        12        14         8        12        10         8         6         6 
dram[31]:        16        12        32        36        36        34        30        27        13        14         8        12        10         8         6         6 
total reads: 9566
bank skew: 39/4 = 9.75
chip skew: 307/292 = 1.05
average mf latency per bank:
dram[0]:       2331      1499       214       194      8115      8483       287       302       344       329       275       285      1701      2378      1662      1516
dram[1]:       2211      1516       845       197      9559      8312       301       312       352       313       289       290       104      1984      1207      1708
dram[2]:       2203      1629       217       196      7819       763       309       331       360       331       289       277       111      1943      1551      1790
dram[3]:       1970      1850       215       194      6787       717       298       318       380       342       274       286       104      2497      1610      1595
dram[4]:       1872      1256       216       199      8021       686       309       305       375       343       286       286       106      2379      1081      1495
dram[5]:       1961      1523       221       206      7866       691       318       311       367       342       281       284       110      2007      1410      1154
dram[6]:       2138      1410       219       208      7315       755       312       312       374       353       258       284       108      2315      1250      1762
dram[7]:       1829      1480       215       215      8662       738       313       288       370       359       256       276       110      1895      1056      2150
dram[8]:       1693      1186       220       216      8674       761       311       285       368       347       238       281       106      1374      1872      1913
dram[9]:       1659      1503       219      1232      6958       711       311       292       370       353       228       289       109      1952      1724      2373
dram[10]:       1624      1794       237      1246      8286       759       324      1476       370       378       216       273       107      2667      1708      1970
dram[11]:       1570      1700       217      1232      8146       785       313       280       379       375       204       278       116      2627      1918      1366
dram[12]:       1702      1720       215      1214      7970       745       314       281       375       379       219       298       109      2159      1089      1497
dram[13]:       1739      1918       220      1256      8691       753       303       285       372       381       222       281       108      2962    202263      1331
dram[14]:       1435      1912       221      1266      8651       806       300       282       371       373       227       288       106      2184    196346      1173
dram[15]:       1427      1750       224      1265      7079       786       301       273       346       378       243       282      1288      2704    202021      1988
dram[16]:       2080      1921       223       871      8387      6712       301       279       341       376       250       280      1688      2353    190617      1777
dram[17]:       1929      1954       220       221      8300      7928       311       286       334       362       271       299      2250      2724    185971      1724
dram[18]:       1939      2047       215       237      7105      7679       322       290       324       375       276       286      2255      2757    195931      1835
dram[19]:       1839      2197       223       216      8718      7765       319       291       321       375       278       301      1792      2240    191744       973
dram[20]:       1687      1687       222       221      8700      8592       303       281       330       368       284       295      2455      1641    131131      1222
dram[21]:       1850      1760       227       218      7045      8419       308       280       323       371       288       277      1947      2233    207397      1173
dram[22]:       1762      1926       228       218      7635      6890       313       284       341       384       282       269      2397      2591    195776      1048
dram[23]:       1749      1974       217       222      8938      7849       329       278       331       366       297       264      2171      2159    196140      1137
dram[24]:       1706      1733       225       215      7567      7690       312       280       321       362       302       268      2388      2697    196146      1402
dram[25]:       1843      1945       213       218      7985      6743       312       270       322       362       288       272      2535      2580     64801      1195
dram[26]:       1771      2064       211       221      9284      8448       316       272       329       365       285       256      2048      2070      1600      1564
dram[27]:       1594      1829       207       227      7839      8463       313       277       322       369       291       262      1480      2144      1447       789
dram[28]:       1642      1928       213       220      7096      6873       306       272       340       379       296       262      2052      2579      1126       756
dram[29]:       1762      1805       200       221      8496      7551       297       271       351       375       315       260      2536      2459       942       962
dram[30]:       1541      2003       205       215      8102      8723       298       286       337       376       287       261      1935      2202      1148       740
dram[31]:       1397      2131       202       223      7234      7577       302       285       334       367       292       264      2460      2413      1370       816
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       286       276       250       277       271       255       280       208       381       379
dram[1]:        350       408       475       343       385       273       272       271       271       252       254       253       210       212       306       314
dram[2]:        378       448       483       524       264       359       309       273       252       251       252       250       269       217       415       413
dram[3]:        343       400       275       252       273       302       268       269       253       270       250       250       204       214       332       343
dram[4]:        299       346       252       260       307       256       271       276       273       266       272       252       272       264       326       307
dram[5]:        307       363       286       267       254       301       268       279       270       254       270       257       213       242       369       327
dram[6]:        386       381       454       325       414       360       271       273       252       252       252       269       275       238       361       310
dram[7]:        369       408       275       269       263       259       282       278       257       271       255       252       277       202       328       278
dram[8]:        295       358       253       263       311       324       274       273       254       271       271       271       221       226       260       261
dram[9]:        293       341       330       253       325       287       271       279       271       253       250       253       275       229       347       259
dram[10]:        381       413       297       310       303       258       271       291       252       266       250       252       231       295       325       313
dram[11]:        322       315       263       253       277       285       331       272       254       259       252       253       287       261       281       294
dram[12]:        364       356       285       277       281       254       339       273       265       268       268       292       282       436       430       422
dram[13]:        396       407       318       293       338       320       274       271       255       253       266       254       208       407       324       400
dram[14]:        313       380       280       259       264       373       270       271       264       252       270       251       200       250       320       384
dram[15]:        340       420       269       258       278       262       272       271       269       252       271       271       231       235       352       364
dram[16]:        323       373       265       264       533       503       271       274       254       276       253       252       269       242       262       272
dram[17]:        403       343       268       263       409       427       289       273       256       274       260       274       212       450       283       316
dram[18]:        366       329       258       255       321       281       271       273       254       257       275       254       253       391       309       331
dram[19]:        422       349       275       262       328       320       304       271       253       252       252       269       265       233       382       383
dram[20]:        376       305       272       253       508       438       269       273       255       260       254       253       217       290       261       261
dram[21]:        293       287       289       252       392       328       274       277       278       256       257       255       288       294       338       291
dram[22]:        332       267       285       269       659       664       277       280       279       273       255       270       245       244       394       345
dram[23]:        445       537       558       263       454       359       276       274       262       261       257       261       275       286       295       279
dram[24]:        417       503       530       256       341       320       278       274       274       275       254       257       260       254       329       403
dram[25]:        426       445       465       254       255       313       273       273       276       272       267       251       265       294       304       266
dram[26]:        473       423       389       257       277       281       272       271       252       268       273       254       259       259       296       309
dram[27]:        345       432       262       251       266       317       273       271       252       268       254       272       230       221       260       267
dram[28]:        352       440       271       256       397       355       281       270       255       263       252       267       266       210       312       367
dram[29]:        360       439       489       255       405       399       271       286       256       264       254       260       213       270       319       355
dram[30]:        376       447       497       251       371       443       271       301       254       267       255       254       216       269       288       278
dram[31]:        455       532       305       258       375       385       271       269       252       254       257       252       215       220       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589967 n_act=136 n_pre=120 n_req=1222 n_rd=1830 n_write=614 bw_util=0.008247
n_activity=11433 dram_eff=0.4275
bk0: 126a 592147i bk1: 130a 592095i bk2: 152a 591860i bk3: 148a 591915i bk4: 188a 591897i bk5: 188a 591869i bk6: 134a 592038i bk7: 138a 591975i bk8: 136a 592161i bk9: 130a 592177i bk10: 96a 592183i bk11: 90a 592306i bk12: 32a 592352i bk13: 28a 592367i bk14: 58a 592391i bk15: 56a 592401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183914
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589995 n_act=132 n_pre=116 n_req=1212 n_rd=1820 n_write=604 bw_util=0.00818
n_activity=11454 dram_eff=0.4233
bk0: 128a 592129i bk1: 126a 592088i bk2: 152a 591859i bk3: 150a 591934i bk4: 188a 591891i bk5: 188a 591855i bk6: 138a 592010i bk7: 136a 591996i bk8: 130a 592184i bk9: 134a 592216i bk10: 98a 592262i bk11: 84a 592333i bk12: 28a 592383i bk13: 28a 592391i bk14: 54a 592412i bk15: 58a 592424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00166367
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=590013 n_act=129 n_pre=113 n_req=1206 n_rd=1820 n_write=592 bw_util=0.008139
n_activity=11301 dram_eff=0.4269
bk0: 128a 592109i bk1: 128a 592123i bk2: 154a 591776i bk3: 150a 591846i bk4: 188a 591895i bk5: 188a 591860i bk6: 138a 592011i bk7: 134a 592043i bk8: 132a 592201i bk9: 132a 592229i bk10: 92a 592302i bk11: 86a 592330i bk12: 32a 592362i bk13: 28a 592392i bk14: 52a 592416i bk15: 58a 592406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00182396
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=590007 n_act=134 n_pre=118 n_req=1204 n_rd=1816 n_write=592 bw_util=0.008126
n_activity=11345 dram_eff=0.4245
bk0: 126a 592088i bk1: 130a 592102i bk2: 156a 591863i bk3: 148a 591908i bk4: 188a 591885i bk5: 188a 591894i bk6: 136a 592032i bk7: 138a 592011i bk8: 134a 592232i bk9: 130a 592211i bk10: 88a 592303i bk11: 86a 592344i bk12: 28a 592351i bk13: 28a 592381i bk14: 58a 592409i bk15: 54a 592412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00155062
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=590023 n_act=131 n_pre=115 n_req=1199 n_rd=1810 n_write=588 bw_util=0.008092
n_activity=11218 dram_eff=0.4275
bk0: 130a 592088i bk1: 126a 592115i bk2: 154a 591881i bk3: 150a 591879i bk4: 188a 591870i bk5: 188a 591887i bk6: 138a 592048i bk7: 136a 591956i bk8: 130a 592172i bk9: 134a 592220i bk10: 90a 592289i bk11: 84a 592324i bk12: 28a 592372i bk13: 28a 592356i bk14: 52a 592447i bk15: 54a 592432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177334
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=590049 n_act=119 n_pre=103 n_req=1198 n_rd=1808 n_write=588 bw_util=0.008085
n_activity=11274 dram_eff=0.425
bk0: 128a 592123i bk1: 130a 592110i bk2: 154a 591809i bk3: 148a 591897i bk4: 188a 591906i bk5: 188a 591874i bk6: 138a 592052i bk7: 134a 591982i bk8: 132a 592203i bk9: 132a 592265i bk10: 86a 592254i bk11: 86a 592330i bk12: 32a 592351i bk13: 28a 592362i bk14: 50a 592446i bk15: 54a 592421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171597
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=590033 n_act=129 n_pre=113 n_req=1196 n_rd=1808 n_write=584 bw_util=0.008072
n_activity=11118 dram_eff=0.4303
bk0: 132a 592088i bk1: 128a 592084i bk2: 152a 591832i bk3: 148a 591838i bk4: 188a 591886i bk5: 188a 591898i bk6: 136a 591988i bk7: 138a 591923i bk8: 134a 592214i bk9: 130a 592273i bk10: 88a 592301i bk11: 86a 592310i bk12: 28a 592352i bk13: 30a 592374i bk14: 54a 592440i bk15: 48a 592447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177334
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=590021 n_act=133 n_pre=117 n_req=1198 n_rd=1808 n_write=588 bw_util=0.008085
n_activity=11201 dram_eff=0.4278
bk0: 130a 592127i bk1: 126a 592131i bk2: 152a 591834i bk3: 148a 591886i bk4: 188a 591896i bk5: 188a 591929i bk6: 138a 591977i bk7: 134a 591922i bk8: 130a 592214i bk9: 136a 592221i bk10: 90a 592284i bk11: 84a 592295i bk12: 30a 592358i bk13: 26a 592391i bk14: 52a 592425i bk15: 56a 592446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0016063
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=590015 n_act=128 n_pre=112 n_req=1206 n_rd=1814 n_write=598 bw_util=0.008139
n_activity=11329 dram_eff=0.4258
bk0: 132a 592057i bk1: 130a 592100i bk2: 152a 591869i bk3: 148a 591904i bk4: 188a 591889i bk5: 188a 591885i bk6: 136a 592015i bk7: 136a 591954i bk8: 134a 592194i bk9: 132a 592230i bk10: 86a 592282i bk11: 86a 592265i bk12: 30a 592392i bk13: 28a 592382i bk14: 56a 592419i bk15: 52a 592457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015793
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589999 n_act=130 n_pre=114 n_req=1212 n_rd=1822 n_write=602 bw_util=0.00818
n_activity=11287 dram_eff=0.4295
bk0: 134a 592041i bk1: 128a 592065i bk2: 152a 591792i bk3: 154a 591819i bk4: 188a 591913i bk5: 188a 591879i bk6: 136a 592040i bk7: 134a 591953i bk8: 132a 592179i bk9: 134a 592180i bk10: 90a 592307i bk11: 86a 592294i bk12: 28a 592363i bk13: 30a 592408i bk14: 56a 592425i bk15: 52a 592462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00185264
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589993 n_act=137 n_pre=121 n_req=1208 n_rd=1822 n_write=594 bw_util=0.008153
n_activity=11359 dram_eff=0.4254
bk0: 134a 592039i bk1: 130a 592052i bk2: 148a 591870i bk3: 154a 591830i bk4: 188a 591909i bk5: 186a 591899i bk6: 140a 592044i bk7: 134a 591970i bk8: 130a 592216i bk9: 134a 592217i bk10: 88a 592247i bk11: 88a 592304i bk12: 30a 592381i bk13: 26a 592423i bk14: 56a 592425i bk15: 56a 592446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153881
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589973 n_act=145 n_pre=129 n_req=1210 n_rd=1824 n_write=596 bw_util=0.008166
n_activity=11394 dram_eff=0.4248
bk0: 134a 592017i bk1: 134a 592036i bk2: 154a 591816i bk3: 152a 591834i bk4: 188a 591880i bk5: 188a 591915i bk6: 136a 592018i bk7: 132a 592002i bk8: 134a 592215i bk9: 132a 592229i bk10: 86a 592283i bk11: 90a 592327i bk12: 30a 592344i bk13: 28a 592405i bk14: 56a 592425i bk15: 50a 592482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00183914
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589993 n_act=141 n_pre=125 n_req=1204 n_rd=1820 n_write=588 bw_util=0.008126
n_activity=11222 dram_eff=0.4292
bk0: 136a 592023i bk1: 132a 592091i bk2: 154a 591858i bk3: 154a 591810i bk4: 188a 591884i bk5: 188a 591917i bk6: 136a 592014i bk7: 132a 592006i bk8: 132a 592186i bk9: 134a 592220i bk10: 90a 592270i bk11: 84a 592283i bk12: 28a 592356i bk13: 32a 592332i bk14: 52a 592436i bk15: 48a 592459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00178515
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589981 n_act=144 n_pre=128 n_req=1207 n_rd=1822 n_write=592 bw_util=0.008146
n_activity=11348 dram_eff=0.4254
bk0: 138a 592030i bk1: 130a 592095i bk2: 152a 591799i bk3: 152a 591778i bk4: 188a 591890i bk5: 188a 591922i bk6: 140a 591993i bk7: 132a 592011i bk8: 130a 592236i bk9: 134a 592214i bk10: 88a 592236i bk11: 84a 592277i bk12: 30a 592336i bk13: 28a 592401i bk14: 56a 592402i bk15: 52a 592461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185264
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=590007 n_act=133 n_pre=117 n_req=1205 n_rd=1816 n_write=594 bw_util=0.008133
n_activity=11249 dram_eff=0.4285
bk0: 136a 592071i bk1: 128a 592083i bk2: 152a 591815i bk3: 152a 591811i bk4: 188a 591855i bk5: 188a 591919i bk6: 136a 592021i bk7: 132a 591973i bk8: 134a 592185i bk9: 132a 592254i bk10: 86a 592259i bk11: 86a 592324i bk12: 30a 592382i bk13: 30a 592429i bk14: 58a 592401i bk15: 48a 592470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00193869
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589961 n_act=145 n_pre=129 n_req=1216 n_rd=1826 n_write=606 bw_util=0.008207
n_activity=11476 dram_eff=0.4238
bk0: 140a 592051i bk1: 128a 592098i bk2: 152a 591857i bk3: 152a 591841i bk4: 188a 591899i bk5: 188a 591936i bk6: 136a 591977i bk7: 130a 591928i bk8: 132a 592165i bk9: 136a 592239i bk10: 92a 592272i bk11: 82a 592312i bk12: 32a 592339i bk13: 28a 592405i bk14: 56a 592414i bk15: 54a 592447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00173622
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589947 n_act=151 n_pre=135 n_req=1217 n_rd=1826 n_write=608 bw_util=0.008214
n_activity=11478 dram_eff=0.4241
bk0: 132a 592080i bk1: 128a 592069i bk2: 152a 591846i bk3: 152a 591854i bk4: 188a 591884i bk5: 192a 591870i bk6: 138a 591963i bk7: 132a 591953i bk8: 132a 592180i bk9: 132a 592166i bk10: 88a 592311i bk11: 86a 592321i bk12: 34a 592368i bk13: 26a 592420i bk14: 60a 592385i bk15: 54a 592448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00190326
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589967 n_act=141 n_pre=125 n_req=1217 n_rd=1828 n_write=606 bw_util=0.008214
n_activity=11400 dram_eff=0.427
bk0: 124a 592100i bk1: 128a 592119i bk2: 154a 591876i bk3: 154a 591832i bk4: 188a 591904i bk5: 192a 591892i bk6: 136a 591970i bk7: 134a 591934i bk8: 132a 592168i bk9: 132a 592161i bk10: 90a 592256i bk11: 84a 592314i bk12: 30a 592352i bk13: 34a 592368i bk14: 62a 592390i bk15: 54a 592426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00203318
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589975 n_act=139 n_pre=123 n_req=1215 n_rd=1830 n_write=600 bw_util=0.0082
n_activity=11367 dram_eff=0.4276
bk0: 128a 592060i bk1: 128a 592078i bk2: 152a 591873i bk3: 156a 591825i bk4: 188a 591870i bk5: 192a 591838i bk6: 138a 592003i bk7: 134a 591976i bk8: 132a 592188i bk9: 136a 592237i bk10: 90a 592241i bk11: 82a 592320i bk12: 32a 592337i bk13: 30a 592366i bk14: 58a 592401i bk15: 54a 592414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00229809
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589975 n_act=142 n_pre=126 n_req=1212 n_rd=1826 n_write=598 bw_util=0.00818
n_activity=11447 dram_eff=0.4235
bk0: 126a 592055i bk1: 128a 592080i bk2: 154a 591879i bk3: 156a 591842i bk4: 188a 591887i bk5: 192a 591869i bk6: 138a 592010i bk7: 136a 592003i bk8: 132a 592214i bk9: 132a 592234i bk10: 88a 592284i bk11: 86a 592283i bk12: 34a 592356i bk13: 26a 592384i bk14: 60a 592387i bk15: 50a 592435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176322
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589991 n_act=138 n_pre=122 n_req=1208 n_rd=1820 n_write=596 bw_util=0.008153
n_activity=11334 dram_eff=0.4263
bk0: 128a 592064i bk1: 124a 592138i bk2: 154a 591800i bk3: 156a 591806i bk4: 188a 591862i bk5: 192a 591866i bk6: 136a 592018i bk7: 138a 591985i bk8: 132a 592213i bk9: 132a 592230i bk10: 90a 592276i bk11: 84a 592321i bk12: 30a 592335i bk13: 30a 592415i bk14: 58a 592431i bk15: 48a 592463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00170247
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589997 n_act=132 n_pre=116 n_req=1211 n_rd=1826 n_write=596 bw_util=0.008173
n_activity=11353 dram_eff=0.4267
bk0: 132a 592094i bk1: 124a 592128i bk2: 152a 591877i bk3: 156a 591848i bk4: 188a 591893i bk5: 192a 591885i bk6: 138a 592006i bk7: 134a 592007i bk8: 132a 592165i bk9: 136a 592216i bk10: 90a 592292i bk11: 86a 592279i bk12: 32a 592349i bk13: 28a 592375i bk14: 54a 592427i bk15: 52a 592460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00191845
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589997 n_act=130 n_pre=114 n_req=1213 n_rd=1826 n_write=600 bw_util=0.008187
n_activity=11267 dram_eff=0.4306
bk0: 128a 592110i bk1: 126a 592096i bk2: 152a 591857i bk3: 156a 591816i bk4: 188a 591888i bk5: 192a 591886i bk6: 138a 591956i bk7: 136a 591963i bk8: 132a 592224i bk9: 132a 592196i bk10: 88a 592276i bk11: 94a 592176i bk12: 30a 592366i bk13: 30a 592390i bk14: 58a 592422i bk15: 46a 592469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00191338
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589983 n_act=136 n_pre=120 n_req=1214 n_rd=1824 n_write=604 bw_util=0.008193
n_activity=11375 dram_eff=0.4269
bk0: 132a 592071i bk1: 122a 592152i bk2: 152a 591885i bk3: 150a 591831i bk4: 188a 591894i bk5: 192a 591885i bk6: 134a 591925i bk7: 136a 591958i bk8: 132a 592200i bk9: 134a 592230i bk10: 92a 592302i bk11: 92a 592204i bk12: 26a 592389i bk13: 30a 592383i bk14: 58a 592417i bk15: 54a 592437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00207874
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589975 n_act=138 n_pre=122 n_req=1216 n_rd=1826 n_write=606 bw_util=0.008207
n_activity=11434 dram_eff=0.4254
bk0: 130a 592078i bk1: 124a 592139i bk2: 150a 591893i bk3: 148a 591892i bk4: 188a 591890i bk5: 192a 591882i bk6: 138a 591988i bk7: 134a 591960i bk8: 132a 592170i bk9: 134a 592169i bk10: 88a 592316i bk11: 92a 592227i bk12: 30a 592329i bk13: 28a 592407i bk14: 58a 592414i bk15: 60a 592409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00229134
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589995 n_act=132 n_pre=116 n_req=1212 n_rd=1826 n_write=598 bw_util=0.00818
n_activity=11353 dram_eff=0.427
bk0: 128a 592066i bk1: 126a 592149i bk2: 152a 591880i bk3: 148a 591851i bk4: 188a 591913i bk5: 192a 591917i bk6: 134a 592011i bk7: 138a 591961i bk8: 134a 592153i bk9: 132a 592177i bk10: 88a 592328i bk11: 92a 592213i bk12: 28a 592364i bk13: 30a 592435i bk14: 60a 592389i bk15: 56a 592418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00162148
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589991 n_act=128 n_pre=112 n_req=1218 n_rd=1832 n_write=604 bw_util=0.00822
n_activity=11371 dram_eff=0.4285
bk0: 130a 592045i bk1: 122a 592120i bk2: 154a 591859i bk3: 150a 591843i bk4: 188a 591860i bk5: 192a 591870i bk6: 136a 592031i bk7: 136a 592000i bk8: 130a 592203i bk9: 134a 592201i bk10: 92a 592257i bk11: 92a 592220i bk12: 26a 592389i bk13: 30a 592440i bk14: 60a 592439i bk15: 60a 592442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00203318
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589983 n_act=136 n_pre=120 n_req=1214 n_rd=1828 n_write=600 bw_util=0.008193
n_activity=11449 dram_eff=0.4241
bk0: 130a 592086i bk1: 124a 592157i bk2: 152a 591894i bk3: 154a 591839i bk4: 188a 591871i bk5: 192a 591916i bk6: 138a 591990i bk7: 134a 592028i bk8: 132a 592191i bk9: 134a 592210i bk10: 88a 592314i bk11: 92a 592161i bk12: 30a 592350i bk13: 28a 592430i bk14: 56a 592429i bk15: 56a 592437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0020045
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589995 n_act=138 n_pre=122 n_req=1206 n_rd=1818 n_write=594 bw_util=0.008139
n_activity=11315 dram_eff=0.4263
bk0: 124a 592107i bk1: 126a 592145i bk2: 154a 591880i bk3: 152a 591875i bk4: 188a 591868i bk5: 192a 591899i bk6: 134a 591986i bk7: 138a 591984i bk8: 134a 592258i bk9: 132a 592226i bk10: 88a 592327i bk11: 92a 592229i bk12: 28a 592346i bk13: 30a 592428i bk14: 54a 592400i bk15: 52a 592424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00191845
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589981 n_act=143 n_pre=127 n_req=1208 n_rd=1816 n_write=600 bw_util=0.008153
n_activity=11326 dram_eff=0.4266
bk0: 128a 592101i bk1: 122a 592135i bk2: 152a 591888i bk3: 152a 591841i bk4: 184a 591834i bk5: 192a 591895i bk6: 136a 591974i bk7: 136a 591933i bk8: 130a 592228i bk9: 134a 592201i bk10: 92a 592306i bk11: 92a 592188i bk12: 26a 592369i bk13: 30a 592421i bk14: 52a 592440i bk15: 58a 592421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00180371
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589987 n_act=137 n_pre=121 n_req=1211 n_rd=1820 n_write=602 bw_util=0.008173
n_activity=11406 dram_eff=0.4247
bk0: 126a 592124i bk1: 126a 592095i bk2: 152a 591852i bk3: 152a 591892i bk4: 188a 591831i bk5: 192a 591851i bk6: 138a 591968i bk7: 132a 591977i bk8: 132a 592260i bk9: 134a 592170i bk10: 88a 592306i bk11: 94a 592194i bk12: 30a 592371i bk13: 28a 592435i bk14: 54a 592408i bk15: 54a 592424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00216817
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=592667 n_nop=589981 n_act=144 n_pre=128 n_req=1207 n_rd=1814 n_write=600 bw_util=0.008146
n_activity=11374 dram_eff=0.4245
bk0: 128a 592136i bk1: 124a 592137i bk2: 148a 591947i bk3: 152a 591855i bk4: 188a 591843i bk5: 192a 591902i bk6: 132a 591948i bk7: 136a 591987i bk8: 134a 592230i bk9: 132a 592227i bk10: 90a 592293i bk11: 90a 592185i bk12: 28a 592372i bk13: 32a 592434i bk14: 56a 592391i bk15: 52a 592409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171428

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15323, Miss = 915, Miss_rate = 0.060, Pending_hits = 104, Reservation_fails = 6
L2_cache_bank[1]: Access = 16385, Miss = 910, Miss_rate = 0.056, Pending_hits = 110, Reservation_fails = 12
L2_cache_bank[2]: Access = 9520, Miss = 910, Miss_rate = 0.096, Pending_hits = 115, Reservation_fails = 33
L2_cache_bank[3]: Access = 9015, Miss = 908, Miss_rate = 0.101, Pending_hits = 121, Reservation_fails = 56
L2_cache_bank[4]: Access = 9587, Miss = 905, Miss_rate = 0.094, Pending_hits = 102, Reservation_fails = 50
L2_cache_bank[5]: Access = 9645, Miss = 904, Miss_rate = 0.094, Pending_hits = 107, Reservation_fails = 42
L2_cache_bank[6]: Access = 8901, Miss = 904, Miss_rate = 0.102, Pending_hits = 118, Reservation_fails = 58
L2_cache_bank[7]: Access = 9743, Miss = 904, Miss_rate = 0.093, Pending_hits = 115, Reservation_fails = 17
L2_cache_bank[8]: Access = 9778, Miss = 907, Miss_rate = 0.093, Pending_hits = 120, Reservation_fails = 44
L2_cache_bank[9]: Access = 9651, Miss = 911, Miss_rate = 0.094, Pending_hits = 110, Reservation_fails = 32
L2_cache_bank[10]: Access = 11544, Miss = 911, Miss_rate = 0.079, Pending_hits = 118, Reservation_fails = 56
L2_cache_bank[11]: Access = 10606, Miss = 912, Miss_rate = 0.086, Pending_hits = 108, Reservation_fails = 27
L2_cache_bank[12]: Access = 9994, Miss = 910, Miss_rate = 0.091, Pending_hits = 118, Reservation_fails = 62
L2_cache_bank[13]: Access = 42593, Miss = 911, Miss_rate = 0.021, Pending_hits = 105, Reservation_fails = 22
L2_cache_bank[14]: Access = 42392, Miss = 908, Miss_rate = 0.021, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[15]: Access = 41724, Miss = 913, Miss_rate = 0.022, Pending_hits = 118, Reservation_fails = 11
L2_cache_bank[16]: Access = 47475, Miss = 913, Miss_rate = 0.019, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[17]: Access = 47986, Miss = 914, Miss_rate = 0.019, Pending_hits = 117, Reservation_fails = 86
L2_cache_bank[18]: Access = 47025, Miss = 915, Miss_rate = 0.019, Pending_hits = 97, Reservation_fails = 43
L2_cache_bank[19]: Access = 47306, Miss = 913, Miss_rate = 0.019, Pending_hits = 119, Reservation_fails = 9
L2_cache_bank[20]: Access = 47354, Miss = 910, Miss_rate = 0.019, Pending_hits = 116, Reservation_fails = 32
L2_cache_bank[21]: Access = 46425, Miss = 913, Miss_rate = 0.020, Pending_hits = 108, Reservation_fails = 1
L2_cache_bank[22]: Access = 46134, Miss = 913, Miss_rate = 0.020, Pending_hits = 128, Reservation_fails = 17
L2_cache_bank[23]: Access = 48171, Miss = 912, Miss_rate = 0.019, Pending_hits = 142, Reservation_fails = 42
L2_cache_bank[24]: Access = 47270, Miss = 913, Miss_rate = 0.019, Pending_hits = 126, Reservation_fails = 36
L2_cache_bank[25]: Access = 30376, Miss = 913, Miss_rate = 0.030, Pending_hits = 112, Reservation_fails = 1
L2_cache_bank[26]: Access = 16227, Miss = 916, Miss_rate = 0.056, Pending_hits = 98, Reservation_fails = 3
L2_cache_bank[27]: Access = 14922, Miss = 914, Miss_rate = 0.061, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[28]: Access = 13433, Miss = 909, Miss_rate = 0.068, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[29]: Access = 15014, Miss = 908, Miss_rate = 0.060, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[30]: Access = 15803, Miss = 910, Miss_rate = 0.058, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[31]: Access = 14042, Miss = 907, Miss_rate = 0.065, Pending_hits = 117, Reservation_fails = 0
L2_total_cache_accesses = 811364
L2_total_cache_misses = 29136
L2_total_cache_miss_rate = 0.0359
L2_total_cache_pending_hits = 3616
L2_total_cache_reservation_fails = 856
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 186
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 213
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1085546
icnt_total_pkts_simt_to_mem=1873050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.5618
	minimum = 6
	maximum = 99
Network latency average = 14.5899
	minimum = 6
	maximum = 99
Slowest packet = 1622617
Flit latency average = 18.7578
	minimum = 6
	maximum = 95
Slowest flit = 2958391
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00384491
	minimum = 0 (at node 2)
	maximum = 0.0781726 (at node 10)
Accepted packet rate average = 0.00384491
	minimum = 0 (at node 2)
	maximum = 0.0781726 (at node 10)
Injected flit rate average = 0.00829463
	minimum = 0 (at node 2)
	maximum = 0.128934 (at node 10)
Accepted flit rate average= 0.00829463
	minimum = 0 (at node 2)
	maximum = 0.187817 (at node 10)
Injected packet length average = 2.1573
Accepted packet length average = 2.1573
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8349 (25 samples)
	minimum = 6 (25 samples)
	maximum = 78.16 (25 samples)
Network latency average = 11.5827 (25 samples)
	minimum = 6 (25 samples)
	maximum = 69.16 (25 samples)
Flit latency average = 11.2081 (25 samples)
	minimum = 6 (25 samples)
	maximum = 65.52 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.0200814 (25 samples)
	minimum = 0.00684206 (25 samples)
	maximum = 0.0618167 (25 samples)
Accepted packet rate average = 0.0200814 (25 samples)
	minimum = 0.00684206 (25 samples)
	maximum = 0.0618167 (25 samples)
Injected flit rate average = 0.0449664 (25 samples)
	minimum = 0.0155913 (25 samples)
	maximum = 0.170016 (25 samples)
Accepted flit rate average = 0.0449664 (25 samples)
	minimum = 0.0172848 (25 samples)
	maximum = 0.139229 (25 samples)
Injected packet size average = 2.23921 (25 samples)
Accepted packet size average = 2.23921 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 20 sec (380 sec)
gpgpu_simulation_rate = 125645 (inst/sec)
gpgpu_simulation_rate = 2048 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,778373)
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,778373)
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,778373)
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,778373)
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,778373)
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,778373)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(1,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 779373  inst.: 47831363 (ipc=86.0) sim_rate=125541 (inst/sec) elapsed = 0:0:06:21 / Fri Jul 27 19:01:55 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(2,0,0) tid=(398,0,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(2,0,0) tid=(278,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3109,778373), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3118,778373), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3121,778373), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3147,778373), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3182,778373), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3185,778373), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 5.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 26 
gpu_sim_cycle = 3186
gpu_sim_insn = 265690
gpu_ipc =      83.3930
gpu_tot_sim_cycle = 781559
gpu_tot_sim_insn = 48011097
gpu_tot_ipc =      61.4299
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1735
gpu_stall_icnt2sh    = 61894
gpu_total_sim_rate=126013

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2870111
	L1I_total_cache_misses = 6118
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 97871, Miss = 41160, Miss_rate = 0.421, Pending_hits = 4153, Reservation_fails = 79481
	L1D_cache_core[1]: Access = 97905, Miss = 40672, Miss_rate = 0.415, Pending_hits = 4342, Reservation_fails = 80901
	L1D_cache_core[2]: Access = 155717, Miss = 61401, Miss_rate = 0.394, Pending_hits = 5484, Reservation_fails = 128246
	L1D_cache_core[3]: Access = 153729, Miss = 60605, Miss_rate = 0.394, Pending_hits = 5830, Reservation_fails = 124864
	L1D_cache_core[4]: Access = 153677, Miss = 60287, Miss_rate = 0.392, Pending_hits = 5761, Reservation_fails = 124186
	L1D_cache_core[5]: Access = 148990, Miss = 59122, Miss_rate = 0.397, Pending_hits = 4247, Reservation_fails = 105512
	L1D_cache_core[6]: Access = 154149, Miss = 60619, Miss_rate = 0.393, Pending_hits = 6000, Reservation_fails = 123285
	L1D_cache_core[7]: Access = 85862, Miss = 34606, Miss_rate = 0.403, Pending_hits = 3473, Reservation_fails = 61229
	L1D_cache_core[8]: Access = 87832, Miss = 35634, Miss_rate = 0.406, Pending_hits = 3391, Reservation_fails = 60625
	L1D_cache_core[9]: Access = 136962, Miss = 36921, Miss_rate = 0.270, Pending_hits = 19320, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 193241, Miss = 56064, Miss_rate = 0.290, Pending_hits = 3776, Reservation_fails = 65428
	L1D_cache_core[11]: Access = 201037, Miss = 60416, Miss_rate = 0.301, Pending_hits = 4257, Reservation_fails = 48277
	L1D_cache_core[12]: Access = 155545, Miss = 44655, Miss_rate = 0.287, Pending_hits = 4001, Reservation_fails = 76243
	L1D_cache_core[13]: Access = 202083, Miss = 60245, Miss_rate = 0.298, Pending_hits = 4274, Reservation_fails = 105212
	L1D_cache_core[14]: Access = 146804, Miss = 57163, Miss_rate = 0.389, Pending_hits = 4570, Reservation_fails = 103309
	L1D_total_cache_accesses = 2171404
	L1D_total_cache_misses = 769570
	L1D_total_cache_miss_rate = 0.3544
	L1D_total_cache_pending_hits = 82879
	L1D_total_cache_reservation_fails = 1371178
	L1D_cache_data_port_util = 0.210
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 83005
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1300346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 356301
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82442
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 701298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1014877
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2863993
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6118
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11882, 11882, 11861, 11861, 11861, 11861, 11861, 11861, 7237, 7237, 6930, 6930, 6965, 6965, 6930, 6930, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 
gpgpu_n_tot_thrd_icount = 166760384
gpgpu_n_tot_w_icount = 5211262
gpgpu_n_stall_shd_mem = 2036895
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 68269
gpgpu_n_mem_write_global = 742900
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 6347202
gpgpu_n_store_insn = 3075056
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2446924
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2036895
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2762668	W0_Idle:1009907	W0_Scoreboard:3568333	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1350676
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 546152 {8:68269,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39928672 {40:579568,72:85425,136:77907,}
traffic_breakdown_coretomem[INST_ACC_R] = 2776 {8:347,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9284584 {136:68269,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5943200 {8:742900,}
traffic_breakdown_memtocore[INST_ACC_R] = 47192 {136:347,}
maxmrqlatency = 72 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 192 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 781558 
mrq_lat_table:21927 	11784 	3292 	1107 	667 	217 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	807621 	3553 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	145430 	76865 	213319 	375881 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38061 	21029 	7924 	1236 	42 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	202817 	245680 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1543 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        32        32        32        32        32        32        32        36         2         2         6         6 
dram[1]:        34        34        38        36        32        32        32        32        32        32        40        34         2         2         6         6 
dram[2]:        34        34        38        36        32        32        32        32        32        32        38        34         4         2         6         6 
dram[3]:        34        34        38        36        32        32        32        32        32        32        36        34         2         2         7         6 
dram[4]:        34        34        38        36        32        32        32        32        32        32        36        34         2         2         6         6 
dram[5]:        34        34        38        36        32        32        32        32        32        32        36        34         4         2         6         6 
dram[6]:        18        34        38        36        32        32        32        32        32        32        36        34         2         3         6         9 
dram[7]:        20        34        38        36        32        32        32        32        32        32        36        34         3         1         6         9 
dram[8]:        20        34        38        36        32        32        32        32        32        32        36        34         3         2         6         8 
dram[9]:        36        34        38        38        32        32        32        32        32        32        36        36         2         3         6         7 
dram[10]:        36        36        36        38        32        32        32        32        32        32        36        36         3         1         6         7 
dram[11]:        28        36        36        38        32        32        32        32        32        32        36        36         3         2         6         8 
dram[12]:        28        36        36        38        32        32        32        32        32        32        36        35         2         3         7         6 
dram[13]:        36        35        36        38        32        32        32        32        32        32        32        34         3         1         6        11 
dram[14]:        36        34        36        38        32        32        32        32        32        32        36        34         3         3         6         9 
dram[15]:        36        34        36        38        32        32        32        32        32        32        36        34         2         2         6         9 
dram[16]:        36        34        36        38        32        32        32        32        32        32        36        34         3         1         6         6 
dram[17]:        36        34        36        38        32        32        32        32        32        32        36        34         1         3         7         5 
dram[18]:        36        34        36        38        32        32        32        32        32        32        36        34         2         2         6         6 
dram[19]:        36        34        36        38        32        32        32        32        32        32        36        34         3         1         6         6 
dram[20]:        36        34        36        38        32        32        32        32        32        32        36        34         1         3         6         6 
dram[21]:        36        32        36        38        32        32        32        32        32        32        36        38         2         2         8         8 
dram[22]:        36        32        36        38        32        32        32        32        32        32        24        42         3         3         7         8 
dram[23]:        28        32        36        36        32        32        32        32        32        32        24        42         1         3         6         6 
dram[24]:        28        32        36        36        32        32        32        32        32        32        12        42         3         2         6         6 
dram[25]:        28        32        36        36        32        32        32        32        32        32        12        42         2         3         6         6 
dram[26]:        36        32        36        36        32        32        32        32        32        32        36        42         1         3         6         6 
dram[27]:        36        32        36        36        32        32        32        32        32        32        36        42         3         2         7         6 
dram[28]:        36        32        36        36        32        32        32        32        32        32        12        42         2         3         9         9 
dram[29]:        36        32        36        36        32        32        32        32        32        32        12        42         1         3         8         7 
dram[30]:        36        32        36        36        32        32        32        32        32        32        36        42         3         2         6        11 
dram[31]:        36        32        36        36        32        32        32        32        32        32        36        42         2         4         6         6 
maximum service time to same row:
dram[0]:    160500    144056    109156    109389     95468     82404    141562    110723     91947     91954     98708     85156     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489     98230     77197    109925    123151     91913     92351     85121     84859     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874    101227    109348    115709    105601     92052     91776     84983     85237     87546     86678    132095    113661 
dram[3]:    158966    140515    165828    108995     52298    111763    121284    114817     92048     92447     85476     85292     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164     64625    110639    106998    105591     93302     92023     85235     85454     94624     84937    111107    120848 
dram[5]:    137921    147700    164240    108605     70299    110472    111489     98836     92077     93107     86348     85215     84067     83199    128684    110214 
dram[6]:    155572    145968    108997    109524     75282    109738    109662    122693     92092     92087     85193     85642     82325     92083    109333    127858 
dram[7]:    145146    163343    109517    108899     86536    109683    120872    128847     92175     91855     85649     84924     91241     90375    116549    117446 
dram[8]:    143405    144246    109438    109362     90376    109368    125553    129317     91922     91911     85194     85039     89502     99066    125275    115669 
dram[9]:    152196    142484    167858    109662     93328    109617    110930    139952     92012     92339     85467     85013     87764     88634    114783    124452 
dram[10]:    141662    159980    109741    166364     96430    108994    123305    101469     92937     91762     84991     85192     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     87541     49668    112907    111212    116557     91846     95725     85706     85287     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532     52255    110503     92549    103913     92105     92129     85245     87317     84285     84243    111315    121034 
dram[13]:    138142    156596    109465    105855     62911    109297    112069     91263     92279     91996     86424     85065     84283     82508    109571    110363 
dram[14]:    155802    146173    109595    109521     69170    109695    116672    122166     92100     92182     85281     84990     82541     92299    118541    117594 
dram[15]:    145378    144429    109359    109584     97314    110017    119278    127862     92281     91957     85829     86404    100123     90592    116783    117578 
dram[16]:    143630    153184    109453    109203    100424     90946    124977    129567     91929     91922     85113     85176     89727    107910    125528    115876 
dram[17]:    152399    142437    167929    109833    102598     93968    111800    138362     92011     93177     85493     84801     87985     88496    115013    114133 
dram[18]:    141841    140787    108707    166494    106198     87899    109993    112528     91807     91932     84949     85946     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759     95900     65980    102180    113967     91977     91951     87263     85212     86245    104545    122112    112426 
dram[20]:    148995    135986    164743    110236     71458     46234     91722    102041     92071     92225     85343     85056     84505     85372    111480    110688 
dram[21]:    138363    154444    109083    109929     68892     63596    113941    110151     92784     92134     85164     85174     93358     83634    109736    110690 
dram[22]:    145591    143445    109598    109260     64734     68819    119122    128692     92060     92159     86142     84957     82766    101173    118686    117906 
dram[23]:    145590    141664    109179    109408     92632     81026    120490    137451     92303     91897     85580     85111    108965     90809    117018    126604 
dram[24]:    143825    150355    109340    109330     95568     84958    129108    131385     91883     91960     85095     85745     89942     89070    134400    116138 
dram[25]:    142079    139845    168455    101126     97874     88051    119440    110445     91919     91756     86437     85044     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683     91915     90180    109037    115151     91771     91816     84965     87345    105601     87330    113530    123190 
dram[27]:    140332    146800     87861    164918     84716     78088    112850    117942     92463     92059     85215     85189     86462     85587    131045    112610 
dram[28]:    138587    136126    164739    109063     79849     87362     88036    100688     92006     92188     85487     84985     84722     94409    111746    110853 
dram[29]:    138586    162333     93305    109468     73655     75551     82583    121474     92723     92055     85130     85750    102231     83851    110000    119772 
dram[30]:    145799    144158     97789    109131     41090     42931    118128    125463     92018     92465     85896     84907     82983    101389    127602    118106 
dram[31]:    154518    141745    109028    109258     79309     66819    117558    135552     92206     91719     85986     85284     90159     91025    117190    135448 
average row accesses per activate:
dram[0]:  6.416667  6.071429 27.500000 26.500000 25.600000 21.666666  4.650000  4.083333 22.000000 20.000000  9.833333 13.250000 13.000000 12.000000  2.916667  2.833333 
dram[1]:  4.937500  4.764706 18.500000 26.750000 25.600000 21.666666  5.277778  5.333333 20.750000 20.750000 14.750000 12.500000 12.000000 12.000000  2.750000  3.500000 
dram[2]:  4.705883  5.466667 27.750000 26.750000 25.600000 32.000000  5.277778  5.937500 20.750000 20.000000 13.750000 12.750000 13.000000 12.000000  2.666667  2.500000 
dram[3]:  3.761905  5.533333 28.000000 27.000000 16.000000 32.000000  4.700000  6.062500 20.250000 19.750000 13.500000 12.750000 12.000000 12.000000  3.500000  2.750000 
dram[4]:  3.857143  5.400000 27.750000 27.250000 16.000000 32.000000  6.785714  4.900000 19.750000 19.750000 13.250000 12.500000 12.000000 12.000000  2.909091  3.300000 
dram[5]:  4.210526  7.545455 27.750000 27.000000 21.333334 32.000000  6.785714  6.062500 20.000000 19.500000 12.750000 12.750000 13.000000 12.000000  2.818182  3.300000 
dram[6]:  3.904762  6.384615 27.500000 27.000000 21.333334 32.000000  5.222222  4.950000 20.250000 19.500000 13.000000 12.750000 12.000000 12.500000  3.000000  3.500000 
dram[7]:  4.764706  5.785714 27.500000 27.000000 21.333334 32.000000  3.958333  5.388889 19.750000 20.500000 13.250000 12.500000 12.500000 11.500000  2.285714  4.000000 
dram[8]:  4.666667  5.250000 27.500000 27.000000 21.333334 32.000000  5.222222  4.950000 20.750000 20.500000 13.000000 12.750000 12.500000 12.000000  2.833333  3.750000 
dram[9]:  4.473684  5.466667 27.500000 28.750000 21.333334 32.000000  4.600000  4.454545 20.500000 21.250000 13.750000 12.750000 12.000000 11.500000  2.833333  3.750000 
dram[10]:  4.473684  4.526316 26.500000 28.750000 25.600000 31.500000  5.222222  3.769231 20.250000 20.500000 13.750000 13.000000 12.500000 10.500000  2.833333  3.200000 
dram[11]:  3.541667  4.142857 27.750000 19.000000 16.000000 31.500000  4.700000  4.000000 20.250000 20.000000 13.750000 13.250000 12.500000 11.000000  3.400000  3.625000 
dram[12]:  3.909091  5.437500 27.750000 19.166666 16.000000 31.500000  4.700000  3.692308 20.000000 20.250000 13.500000 12.500000 12.000000  8.000000  4.000000  2.800000 
dram[13]:  4.350000  5.000000 27.500000 28.500000 21.333334 31.500000  3.769231  4.272727 19.750000 20.250000  9.000000 12.500000 12.500000  7.333333  2.428571  5.000000 
dram[14]:  4.777778  4.941176 27.500000 28.500000 21.333334 31.500000  4.800000  4.000000 20.250000 19.750000 13.250000 12.750000 12.500000 11.500000  3.500000  3.500000 
dram[15]:  5.176471  5.312500 27.500000 28.500000 21.333334 31.500000  3.692308  3.031250 20.750000 20.750000 14.000000 12.250000 13.000000 11.000000  2.833333  3.875000 
dram[16]:  5.250000  4.666667 27.500000 28.500000 25.600000 16.250000  3.233333  3.428571 21.000000 20.500000 13.000000 12.750000 13.500000 10.500000  3.600000  2.583333 
dram[17]:  5.714286  6.461538 27.750000 29.000000 25.600000 21.666666  3.615385  3.464286 21.000000 20.250000 13.250000 12.500000 12.500000  8.333333  3.083333  2.666667 
dram[18]:  4.823529  4.666667 27.500000 29.000000 25.600000 16.250000  4.750000  4.409091 21.000000 20.000000 13.250000 12.250000 13.000000  7.666667  2.916667  3.300000 
dram[19]:  4.473684  4.200000 27.250000 29.000000 16.000000 16.250000  4.750000  5.444445 21.500000 19.500000 13.250000 12.750000 13.500000 10.500000  3.000000  2.583333 
dram[20]:  4.095238  5.000000 27.250000 23.200001 16.000000 16.250000  8.000000  4.318182 21.000000 20.000000 13.250000 12.500000 12.500000 11.500000  2.916667  2.727273 
dram[21]:  5.176471  4.875000 27.000000 23.200001 16.000000 21.666666  5.388889  5.166667 21.000000 20.500000 13.250000 13.250000 13.000000 11.000000  2.750000  3.555556 
dram[22]:  5.375000  5.266667 27.000000 23.200001 16.000000 21.666666  4.850000  5.222222 20.500000 20.500000 10.400000 14.750000 12.500000 11.500000  4.375000  2.900000 
dram[23]:  4.400000  6.416667 27.000000 22.600000 21.333334 21.666666  3.958333  5.333333 20.500000 20.500000 10.600000 14.500000 11.500000 11.500000  3.181818  3.300000 
dram[24]:  5.117647  7.090909 26.750000 28.000000 21.333334 21.666666  4.000000  3.875000 20.750000 21.000000 16.666666 14.500000 12.500000 11.000000  2.500000  3.600000 
dram[25]:  4.777778  6.076923 27.000000 27.500000 25.600000 21.666666  4.600000  4.750000 21.750000 20.500000 16.666666 14.500000 12.000000 11.500000  3.000000  2.833333 
dram[26]:  5.117647  5.923077 18.500000 27.750000 18.285715 21.666666  5.875000  4.272727 20.750000 20.750000 13.500000 14.500000 11.500000 11.500000  3.600000  4.500000 
dram[27]:  5.117647  5.571429 18.333334 28.250000 16.000000 18.571428  4.318182  4.700000 21.000000 20.250000 12.750000 14.500000 12.500000 11.000000  3.400000  3.777778 
dram[28]:  4.941176  4.937500 18.500000 28.000000 21.333334 16.250000  4.750000  3.692308 20.250000 20.000000 16.666666 14.500000 12.000000 11.500000  4.125000  3.555556 
dram[29]:  5.058824  4.812500 18.333334 28.000000 15.750000 16.250000  4.900000  3.692308 19.750000 20.250000 17.333334 14.500000 11.500000 11.500000  2.909091  3.888889 
dram[30]:  5.533333  6.076923 27.500000 28.000000 16.250000 16.250000  4.500000  4.227273 20.000000 20.250000 13.000000 14.750000 12.500000 11.000000  2.750000  3.666667 
dram[31]:  6.000000  5.200000 26.500000 28.000000 21.666666 16.250000  4.000000  3.958333 20.250000 20.000000 13.250000 14.250000 12.000000 12.000000  3.090909  2.285714 
average row locality = 39005/4399 = 8.866788
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        63        67        76        74        94        94        67        69        68        65        48        45        16        14        29        28 
dram[1]:        64        65        76        75        94        94        69        68        65        67        49        42        14        14        27        29 
dram[2]:        64        66        77        75        94        94        69        67        66        66        46        43        16        14        26        29 
dram[3]:        63        67        78        74        94        94        68        69        67        65        44        43        14        14        29        27 
dram[4]:        65        65        77        75        94        94        69        68        65        67        45        42        14        14        26        27 
dram[5]:        64        67        77        74        94        94        69        67        66        66        43        43        16        14        25        27 
dram[6]:        66        67        76        74        94        94        68        69        67        65        44        43        14        15        27        24 
dram[7]:        65        65        76        74        94        94        69        67        65        68        45        42        15        13        26        28 
dram[8]:        66        68        76        74        94        94        68        69        67        66        43        43        15        14        28        26 
dram[9]:        67        66        76        77        94        94        68        69        66        67        45        43        14        15        28        26 
dram[10]:        67        68        74        77        94        93        70        69        65        67        44        44        15        13        28        28 
dram[11]:        67        69        77        76        94        94        68        68        67        66        43        45        15        14        28        25 
dram[12]:        68        69        77        77        94        94        68        68        66        67        45        42        14        16        26        24 
dram[13]:        69        67        76        76        94        94        70        68        65        67        44        42        15        14        28        26 
dram[14]:        68        66        76        76        94        94        68        68        67        66        43        43        15        15        29        24 
dram[15]:        70        67        76        76        94        94        68        67        66        68        46        41        16        14        28        27 
dram[16]:        66        66        76        76        94        96        69        68        66        66        44        43        17        13        30        27 
dram[17]:        62        66        77        77        94        96        68        69        66        66        45        42        15        17        31        27 
dram[18]:        64        66        76        78        94        96        69        69        66        68        45        41        16        15        29        27 
dram[19]:        65        66        77        78        94        96        69        70        66        66        44        43        17        13        30        25 
dram[20]:        66        64        77        78        94        96        68        69        66        66        45        42        15        15        29        24 
dram[21]:        68        64        76        78        94        96        69        67        66        68        45        43        16        14        27        26 
dram[22]:        66        65        76        78        94        96        69        68        66        66        44        47        15        15        29        23 
dram[23]:        68        63        76        75        94        96        67        68        66        67        46        46        13        15        29        27 
dram[24]:        67        64        75        74        94        96        69        67        66        67        44        46        15        14        29        30 
dram[25]:        66        65        76        74        94        96        67        69        67        66        44        46        14        15        30        28 
dram[26]:        67        63        77        75        94        96        68        68        65        67        46        46        13        15        30        30 
dram[27]:        67        64        76        77        94        96        69        67        66        67        44        46        15        14        28        28 
dram[28]:        64        65        77        76        94        96        67        69        67        66        44        46        14        15        27        26 
dram[29]:        66        63        76        76        92        96        68        68        65        67        46        46        13        15        26        29 
dram[30]:        65        65        76        76        94        96        69        66        66        67        44        47        15        14        27        27 
dram[31]:        66        64        74        76        94        96        66        68        67        66        45        45        14        16        28        26 
total reads: 29254
bank skew: 96/13 = 7.38
chip skew: 920/906 = 1.02
number of total write accesses:
dram[0]:        14        18        34        32        34        36        26        29        20        15        11         8        10        10         6         6 
dram[1]:        15        16        35        32        34        36        26        28        18        16        10         8        10        10         6         6 
dram[2]:        16        16        34        32        34        34        26        28        17        14         9         8        10        10         6         6 
dram[3]:        16        16        34        34        34        34        26        28        14        14        10         8        10        10         6         6 
dram[4]:        16        16        34        34        34        34        26        30        14        12         8         8        10        10         6         6 
dram[5]:        16        16        34        34        34        34        26        30        14        12         8         8        10        10         6         6 
dram[6]:        16        16        34        34        34        34        26        30        14        13         8         8        10        10         6         4 
dram[7]:        16        16        34        34        34        34        26        30        14        14         8         8        10        10         6         4 
dram[8]:        18        16        34        34        34        34        26        30        16        16         9         8        10        10         6         4 
dram[9]:        18        16        34        38        34        34        24        29        16        18        10         8        10         8         6         4 
dram[10]:        18        18        32        38        34        33        24        29        16        15        11         8        10         8         6         4 
dram[11]:        18        18        34        38        34        32        26        28        14        14        12         8        10         8         6         4 
dram[12]:        18        18        34        38        34        32        26        28        14        14         9         8        10         8         6         4 
dram[13]:        18        18        34        38        34        32        28        26        14        14        10         8        10         8         6         4 
dram[14]:        18        18        34        38        34        32        28        28        14        13        10         8        10         8         6         4 
dram[15]:        18        18        34        38        34        32        28        30        17        15        10         8        10         8         6         4 
dram[16]:        18        18        34        38        34        34        28        28        18        16         8         8        10         8         6         4 
dram[17]:        18        18        34        39        34        34        26        28        18        15         8         8        10         8         6         5 
dram[18]:        18        18        34        38        34        34        26        28        18        12         8         8        10         8         6         6 
dram[19]:        20        18        32        38        34        34        26        28        20        12         9         8        10         8         6         6 
dram[20]:        20        16        32        38        34        34        28        26        18        14         8         8        10         8         6         6 
dram[21]:        20        14        32        38        34        34        28        26        18        14         8        10        10         8         6         6 
dram[22]:        20        14        32        38        34        34        28        26        16        16         8        12        10         8         6         6 
dram[23]:        20        14        32        38        34        34        28        28        16        15         7        12        10         8         6         6 
dram[24]:        20        14        32        38        34        34        27        26        17        17         6        12        10         8         6         6 
dram[25]:        20        14        32        36        34        34        25        26        20        16         6        12        10         8         6         6 
dram[26]:        20        14        34        36        34        34        26        26        18        16         8        12        10         8         6         6 
dram[27]:        20        14        34        36        34        34        26        27        18        14         7        12        10         8         6         6 
dram[28]:        20        14        34        36        34        34        28        27        14        14         6        12        10         8         6         6 
dram[29]:        20        14        34        36        34        34        30        28        14        14         6        12        10         8         6         6 
dram[30]:        18        14        34        36        36        34        30        27        14        14         8        12        10         8         6         6 
dram[31]:        18        14        32        36        36        34        30        27        14        14         8        12        10         8         6         6 
total reads: 9751
bank skew: 39/4 = 9.75
chip skew: 310/297 = 1.04
average mf latency per bank:
dram[0]:       2342      1433       214       194      8115      8483       287       302       344       329       275       285      1701      2378      1662      1516
dram[1]:       2211      1446       845       197      9559      8312       301       306       352       313       289       290       104      1984      1207      1708
dram[2]:       2203      1555       217       196      7819       763       309       324       360       331       289       277       111      1943      1551      1790
dram[3]:       1970      1765       215       194      6787       717       298       311       380       342       274       286       104      2497      1610      1595
dram[4]:       1872      1199       216       199      8021       686       309       299       375       343       286       286       106      2379      1081      1495
dram[5]:       1961      1454       221       206      7866       691       318       304       367       342       281       284       110      2007      1410      1154
dram[6]:       2138      1332       219       208      7315       755       312       306       374       349       258       284       108      2315      1250      1762
dram[7]:       1829      1412       215       215      8662       738       313       288       370       350       256       276       110      1895      1056      2150
dram[8]:       1693      1122       220       216      8674       761       311       279       368       338       238       281       106      1374      1872      1913
dram[9]:       1659      1435       219      1232      6958       711       311       284       370       345       228       289       109      1952      1724      2373
dram[10]:       1624      1697       237      1246      8286       759       324      1421       370       364       216       273       107      2667      1708      1970
dram[11]:       1570      1626       217      1232      8146       785       313       272       379       365       204       278       116      2627      1918      1366
dram[12]:       1702      1627       215      1214      7970       745       314       272       375       370       219       298       109      2159      1089      1497
dram[13]:       1739      1833       220      1256      8691       753       303       277       372       371       222       281       108      2962    202263      1331
dram[14]:       1435      1825       221      1266      8651       806       300       273       371       368       227       288       106      2184    196346      1173
dram[15]:       1427      1654       224      1265      7079       786       301       266       346       364       243       282      1288      2704    202021      1988
dram[16]:       2080      1834       223       871      8387      6712       301       270       341       371       250       280      1688      2353    190617      1777
dram[17]:       1929      1866       220       221      8300      7928       311       272       334       362       271       299      2250      2724    185971      1724
dram[18]:       1939      1954       215       237      7105      7679       322       278       324       375       276       286      2255      2757    195931      1835
dram[19]:       1757      2097       223       216      8718      7765       319       277       313       375       278       301      1792      2240    191744       973
dram[20]:       1613      1608       222       221      8700      8592       303       276       322       368       284       295      2455      1641    131131      1222
dram[21]:       1770      1675       227       218      7045      8419       308       274       315       371       288       277      1947      2233    207397      1173
dram[22]:       1684      1834       228       218      7635      6890       313       284       332       375       282       269      2397      2591    195776      1048
dram[23]:       1674      1876       217       222      8938      7849       329       278       327       362       297       264      2171      2159    196140      1137
dram[24]:       1631      1650       225       215      7567      7690       312       280       321       362       302       268      2388      2697    196146      1402
dram[25]:       1762      1851       213       218      7985      6743       312       270       315       362       288       272      2535      2580     64801      1195
dram[26]:       1694      1962       211       221      9284      8448       316       272       321       365       285       256      2048      2070      1600      1564
dram[27]:       1525      1740       207       227      7839      8463       313       277       314       369       291       262      1480      2144      1447       789
dram[28]:       1568      1835       213       220      7096      6873       306       272       331       379       296       262      2052      2579      1126       756
dram[29]:       1685      1716       200       221      8496      7551       297       271       342       375       315       260      2536      2459       942       962
dram[30]:       1472      1906       205       215      8102      8723       298       286       328       376       287       261      1935      2202      1148       740
dram[31]:       1335      2026       202       223      7234      7577       302       285       330       367       292       264      2460      2413      1370       816
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       286       276       250       277       271       255       280       208       381       379
dram[1]:        350       408       475       343       385       273       272       271       271       252       254       253       210       212       306       314
dram[2]:        378       448       483       524       264       359       309       273       252       251       252       250       269       217       415       413
dram[3]:        343       400       275       252       273       302       268       269       253       270       250       250       204       214       332       343
dram[4]:        299       346       252       260       307       256       271       276       273       266       272       252       272       264       326       307
dram[5]:        307       363       286       267       254       301       268       279       270       254       270       257       213       242       369       327
dram[6]:        386       381       454       325       414       360       271       273       252       252       252       269       275       238       361       310
dram[7]:        369       408       275       269       263       259       282       278       257       271       255       252       277       202       328       278
dram[8]:        295       358       253       263       311       324       274       273       254       271       271       271       221       226       260       261
dram[9]:        293       341       330       253       325       287       271       279       271       253       250       253       275       229       347       259
dram[10]:        381       413       297       310       303       258       271       291       252       266       250       252       231       295       325       313
dram[11]:        322       315       263       253       277       285       331       272       254       259       252       253       287       261       281       294
dram[12]:        364       356       285       277       281       254       339       273       265       268       268       292       282       436       430       422
dram[13]:        396       407       318       293       338       320       274       271       255       253       266       254       208       407       324       400
dram[14]:        313       380       280       259       264       373       270       271       264       252       270       251       200       250       320       384
dram[15]:        340       420       269       258       278       262       272       271       269       252       271       271       231       235       352       364
dram[16]:        323       373       265       264       533       503       271       274       254       276       253       252       269       242       262       272
dram[17]:        403       343       268       263       409       427       289       273       256       274       260       274       212       450       283       316
dram[18]:        366       329       258       255       321       281       271       273       254       257       275       254       253       391       309       331
dram[19]:        422       349       275       262       328       320       304       271       253       252       252       269       265       233       382       383
dram[20]:        376       305       272       253       508       438       269       273       255       260       254       253       217       290       261       261
dram[21]:        293       287       289       252       392       328       274       277       278       256       257       255       288       294       338       291
dram[22]:        332       267       285       269       659       664       277       280       279       273       255       270       245       244       394       345
dram[23]:        445       537       558       263       454       359       276       274       262       261       257       261       275       286       295       279
dram[24]:        417       503       530       256       341       320       278       274       274       275       254       257       260       254       329       403
dram[25]:        426       445       465       254       255       313       273       273       276       272       267       251       265       294       304       266
dram[26]:        473       423       389       257       277       281       272       271       252       268       273       254       259       259       296       309
dram[27]:        345       432       262       251       266       317       273       271       252       268       254       272       230       221       260       267
dram[28]:        352       440       271       256       397       355       281       270       255       263       252       267       266       210       312       367
dram[29]:        360       439       489       255       405       399       271       286       256       264       254       260       213       270       319       355
dram[30]:        376       447       497       251       371       443       271       301       254       267       255       254       216       269       288       278
dram[31]:        455       532       305       258       375       385       271       269       252       254       257       252       215       220       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592385 n_act=136 n_pre=120 n_req=1226 n_rd=1834 n_write=618 bw_util=0.008241
n_activity=11477 dram_eff=0.4273
bk0: 126a 594573i bk1: 134a 594481i bk2: 152a 594286i bk3: 148a 594341i bk4: 188a 594323i bk5: 188a 594295i bk6: 134a 594464i bk7: 138a 594401i bk8: 136a 594587i bk9: 130a 594603i bk10: 96a 594609i bk11: 90a 594732i bk12: 32a 594778i bk13: 28a 594793i bk14: 58a 594817i bk15: 56a 594827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184845
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592409 n_act=132 n_pre=116 n_req=1218 n_rd=1824 n_write=612 bw_util=0.008187
n_activity=11510 dram_eff=0.4233
bk0: 128a 594555i bk1: 130a 594462i bk2: 152a 594285i bk3: 150a 594360i bk4: 188a 594317i bk5: 188a 594281i bk6: 138a 594436i bk7: 136a 594402i bk8: 130a 594610i bk9: 134a 594642i bk10: 98a 594688i bk11: 84a 594759i bk12: 28a 594809i bk13: 28a 594817i bk14: 54a 594838i bk15: 58a 594850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170562
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592427 n_act=129 n_pre=113 n_req=1212 n_rd=1824 n_write=600 bw_util=0.008147
n_activity=11357 dram_eff=0.4269
bk0: 128a 594535i bk1: 132a 594497i bk2: 154a 594202i bk3: 150a 594272i bk4: 188a 594321i bk5: 188a 594286i bk6: 138a 594437i bk7: 134a 594443i bk8: 132a 594627i bk9: 132a 594655i bk10: 92a 594728i bk11: 86a 594756i bk12: 32a 594788i bk13: 28a 594818i bk14: 52a 594842i bk15: 58a 594832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00185349
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592421 n_act=134 n_pre=118 n_req=1210 n_rd=1820 n_write=600 bw_util=0.008133
n_activity=11401 dram_eff=0.4245
bk0: 126a 594514i bk1: 134a 594476i bk2: 156a 594289i bk3: 148a 594334i bk4: 188a 594311i bk5: 188a 594320i bk6: 136a 594458i bk7: 138a 594425i bk8: 134a 594658i bk9: 130a 594637i bk10: 88a 594729i bk11: 86a 594770i bk12: 28a 594777i bk13: 28a 594807i bk14: 58a 594835i bk15: 54a 594838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00162832
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592437 n_act=131 n_pre=115 n_req=1205 n_rd=1814 n_write=596 bw_util=0.0081
n_activity=11274 dram_eff=0.4275
bk0: 130a 594514i bk1: 130a 594489i bk2: 154a 594307i bk3: 150a 594305i bk4: 188a 594296i bk5: 188a 594313i bk6: 138a 594474i bk7: 136a 594370i bk8: 130a 594598i bk9: 134a 594646i bk10: 90a 594715i bk11: 84a 594750i bk12: 28a 594798i bk13: 28a 594782i bk14: 52a 594873i bk15: 54a 594858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00185013
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592463 n_act=119 n_pre=103 n_req=1204 n_rd=1812 n_write=596 bw_util=0.008093
n_activity=11330 dram_eff=0.4251
bk0: 128a 594549i bk1: 134a 594488i bk2: 154a 594235i bk3: 148a 594323i bk4: 188a 594332i bk5: 188a 594300i bk6: 138a 594478i bk7: 134a 594395i bk8: 132a 594629i bk9: 132a 594691i bk10: 86a 594680i bk11: 86a 594756i bk12: 32a 594777i bk13: 28a 594788i bk14: 50a 594872i bk15: 54a 594847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00172914
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592443 n_act=129 n_pre=113 n_req=1204 n_rd=1814 n_write=594 bw_util=0.008093
n_activity=11196 dram_eff=0.4302
bk0: 132a 594514i bk1: 134a 594458i bk2: 152a 594258i bk3: 148a 594264i bk4: 188a 594312i bk5: 188a 594324i bk6: 136a 594414i bk7: 138a 594333i bk8: 134a 594640i bk9: 130a 594688i bk10: 88a 594727i bk11: 86a 594736i bk12: 28a 594778i bk13: 30a 594800i bk14: 54a 594866i bk15: 48a 594873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177619
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592435 n_act=133 n_pre=117 n_req=1204 n_rd=1812 n_write=596 bw_util=0.008093
n_activity=11252 dram_eff=0.428
bk0: 130a 594553i bk1: 130a 594512i bk2: 152a 594260i bk3: 148a 594312i bk4: 188a 594322i bk5: 188a 594355i bk6: 138a 594403i bk7: 134a 594348i bk8: 130a 594640i bk9: 136a 594635i bk10: 90a 594710i bk11: 84a 594721i bk12: 30a 594784i bk13: 26a 594817i bk14: 52a 594851i bk15: 56a 594872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00161655
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592417 n_act=130 n_pre=114 n_req=1216 n_rd=1822 n_write=610 bw_util=0.008174
n_activity=11433 dram_eff=0.4254
bk0: 132a 594484i bk1: 136a 594476i bk2: 152a 594296i bk3: 148a 594331i bk4: 188a 594316i bk5: 188a 594312i bk6: 136a 594442i bk7: 138a 594351i bk8: 134a 594618i bk9: 132a 594639i bk10: 86a 594707i bk11: 86a 594690i bk12: 30a 594817i bk13: 28a 594807i bk14: 56a 594844i bk15: 52a 594882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00160311
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592397 n_act=134 n_pre=118 n_req=1222 n_rd=1830 n_write=614 bw_util=0.008214
n_activity=11410 dram_eff=0.4284
bk0: 134a 594467i bk1: 132a 594447i bk2: 152a 594218i bk3: 154a 594245i bk4: 188a 594340i bk5: 188a 594306i bk6: 136a 594467i bk7: 138a 594316i bk8: 132a 594601i bk9: 134a 594593i bk10: 90a 594732i bk11: 86a 594719i bk12: 28a 594789i bk13: 30a 594834i bk14: 56a 594851i bk15: 52a 594888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00193751
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592387 n_act=141 n_pre=125 n_req=1220 n_rd=1832 n_write=608 bw_util=0.0082
n_activity=11495 dram_eff=0.4245
bk0: 134a 594465i bk1: 136a 594422i bk2: 148a 594296i bk3: 154a 594256i bk4: 188a 594335i bk5: 186a 594326i bk6: 140a 594471i bk7: 138a 594358i bk8: 130a 594638i bk9: 134a 594621i bk10: 88a 594672i bk11: 88a 594730i bk12: 30a 594807i bk13: 26a 594849i bk14: 56a 594851i bk15: 56a 594872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165016
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592371 n_act=149 n_pre=133 n_req=1220 n_rd=1832 n_write=608 bw_util=0.0082
n_activity=11522 dram_eff=0.4235
bk0: 134a 594443i bk1: 138a 594411i bk2: 154a 594242i bk3: 152a 594260i bk4: 188a 594306i bk5: 188a 594341i bk6: 136a 594445i bk7: 136a 594368i bk8: 134a 594637i bk9: 132a 594642i bk10: 86a 594709i bk11: 90a 594753i bk12: 30a 594770i bk13: 28a 594831i bk14: 56a 594851i bk15: 50a 594908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00199969
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592387 n_act=145 n_pre=129 n_req=1216 n_rd=1830 n_write=602 bw_util=0.008174
n_activity=11362 dram_eff=0.4281
bk0: 136a 594449i bk1: 138a 594464i bk2: 154a 594285i bk3: 154a 594237i bk4: 188a 594312i bk5: 188a 594345i bk6: 136a 594443i bk7: 136a 594360i bk8: 132a 594607i bk9: 134a 594627i bk10: 90a 594694i bk11: 84a 594707i bk12: 28a 594781i bk13: 32a 594757i bk14: 52a 594862i bk15: 48a 594885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0019039
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592383 n_act=146 n_pre=130 n_req=1217 n_rd=1830 n_write=604 bw_util=0.00818
n_activity=11447 dram_eff=0.4253
bk0: 138a 594456i bk1: 134a 594469i bk2: 152a 594225i bk3: 152a 594206i bk4: 188a 594318i bk5: 188a 594350i bk6: 140a 594421i bk7: 136a 594385i bk8: 130a 594659i bk9: 134a 594630i bk10: 88a 594660i bk11: 84a 594701i bk12: 30a 594760i bk13: 28a 594827i bk14: 56a 594828i bk15: 52a 594887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019812
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0x8062ee00, atomic=0 1 entries : 0x7fbd500e3160 :  mf: uid=6505448, sid05:w06, part=14, addr=0x8062ee00, load , size=128, unknown  status = IN_PARTITION_DRAM (781558), 

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592411 n_act=135 n_pre=119 n_req=1215 n_rd=1822 n_write=606 bw_util=0.00816
n_activity=11336 dram_eff=0.4284
bk0: 136a 594497i bk1: 130a 594470i bk2: 152a 594242i bk3: 152a 594238i bk4: 188a 594282i bk5: 188a 594346i bk6: 136a 594449i bk7: 136a 594350i bk8: 134a 594608i bk9: 132a 594674i bk10: 86a 594684i bk11: 86a 594749i bk12: 30a 594807i bk13: 30a 594854i bk14: 58a 594826i bk15: 48a 594896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00197784
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592355 n_act=149 n_pre=133 n_req=1228 n_rd=1836 n_write=620 bw_util=0.008254
n_activity=11626 dram_eff=0.4225
bk0: 140a 594477i bk1: 134a 594469i bk2: 152a 594283i bk3: 152a 594267i bk4: 188a 594325i bk5: 188a 594362i bk6: 136a 594403i bk7: 134a 594292i bk8: 132a 594587i bk9: 136a 594645i bk10: 92a 594698i bk11: 82a 594738i bk12: 32a 594765i bk13: 28a 594831i bk14: 56a 594840i bk15: 54a 594873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188878
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592345 n_act=155 n_pre=139 n_req=1227 n_rd=1834 n_write=620 bw_util=0.008247
n_activity=11604 dram_eff=0.423
bk0: 132a 594506i bk1: 132a 594446i bk2: 152a 594272i bk3: 152a 594280i bk4: 188a 594310i bk5: 192a 594297i bk6: 138a 594390i bk7: 136a 594307i bk8: 132a 594602i bk9: 132a 594586i bk10: 88a 594736i bk11: 86a 594747i bk12: 34a 594794i bk13: 26a 594846i bk14: 60a 594811i bk15: 54a 594874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00198792
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592365 n_act=145 n_pre=129 n_req=1227 n_rd=1836 n_write=618 bw_util=0.008247
n_activity=11531 dram_eff=0.4256
bk0: 124a 594526i bk1: 132a 594489i bk2: 154a 594302i bk3: 154a 594258i bk4: 188a 594331i bk5: 192a 594319i bk6: 136a 594397i bk7: 138a 594297i bk8: 132a 594590i bk9: 132a 594586i bk10: 90a 594681i bk11: 84a 594739i bk12: 30a 594778i bk13: 34a 594794i bk14: 62a 594816i bk15: 54a 594852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00216437
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592377 n_act=141 n_pre=125 n_req=1225 n_rd=1838 n_write=612 bw_util=0.008234
n_activity=11469 dram_eff=0.4272
bk0: 128a 594486i bk1: 132a 594447i bk2: 152a 594299i bk3: 156a 594251i bk4: 188a 594297i bk5: 192a 594265i bk6: 138a 594431i bk7: 138a 594360i bk8: 132a 594612i bk9: 136a 594661i bk10: 90a 594666i bk11: 82a 594745i bk12: 32a 594763i bk13: 30a 594792i bk14: 58a 594827i bk15: 54a 594840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00243659
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592363 n_act=145 n_pre=129 n_req=1228 n_rd=1838 n_write=618 bw_util=0.008254
n_activity=11596 dram_eff=0.4236
bk0: 130a 594437i bk1: 132a 594453i bk2: 154a 594304i bk3: 156a 594267i bk4: 188a 594312i bk5: 192a 594295i bk6: 138a 594437i bk7: 140a 594386i bk8: 132a 594628i bk9: 132a 594658i bk10: 88a 594710i bk11: 86a 594710i bk12: 34a 594783i bk13: 26a 594811i bk14: 60a 594814i bk15: 50a 594862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00195936
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592391 n_act=139 n_pre=123 n_req=1220 n_rd=1828 n_write=612 bw_util=0.0082
n_activity=11444 dram_eff=0.4264
bk0: 132a 594440i bk1: 128a 594511i bk2: 154a 594225i bk3: 156a 594232i bk4: 188a 594288i bk5: 192a 594292i bk6: 136a 594444i bk7: 138a 594398i bk8: 132a 594627i bk9: 132a 594656i bk10: 90a 594702i bk11: 84a 594747i bk12: 30a 594761i bk13: 30a 594841i bk14: 58a 594857i bk15: 48a 594890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189214
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592397 n_act=133 n_pre=117 n_req=1223 n_rd=1834 n_write=612 bw_util=0.008221
n_activity=11471 dram_eff=0.4265
bk0: 136a 594463i bk1: 128a 594500i bk2: 152a 594302i bk3: 156a 594273i bk4: 188a 594318i bk5: 192a 594311i bk6: 138a 594432i bk7: 134a 594421i bk8: 132a 594582i bk9: 136a 594642i bk10: 90a 594718i bk11: 86a 594705i bk12: 32a 594775i bk13: 28a 594802i bk14: 54a 594854i bk15: 52a 594887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00208707
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592397 n_act=131 n_pre=115 n_req=1225 n_rd=1834 n_write=616 bw_util=0.008234
n_activity=11374 dram_eff=0.4308
bk0: 132a 594486i bk1: 130a 594472i bk2: 152a 594282i bk3: 156a 594241i bk4: 188a 594313i bk5: 192a 594312i bk6: 138a 594382i bk7: 136a 594389i bk8: 132a 594638i bk9: 132a 594611i bk10: 88a 594702i bk11: 94a 594602i bk12: 30a 594792i bk13: 30a 594817i bk14: 58a 594849i bk15: 46a 594896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00210555
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents
MSHR: tag=0x8062f700, atomic=0 1 entries : 0x7fbd50e23670 :  mf: uid=6505447, sid06:w08, part=23, addr=0x8062f700, load , size=128, unknown  status = IN_PARTITION_DRAM (781558), 

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592387 n_act=137 n_pre=121 n_req=1224 n_rd=1832 n_write=616 bw_util=0.008227
n_activity=11467 dram_eff=0.427
bk0: 136a 594452i bk1: 126a 594538i bk2: 152a 594310i bk3: 150a 594256i bk4: 188a 594319i bk5: 192a 594310i bk6: 134a 594350i bk7: 136a 594384i bk8: 132a 594621i bk9: 134a 594651i bk10: 92a 594728i bk11: 92a 594631i bk12: 26a 594816i bk13: 30a 594810i bk14: 58a 594844i bk15: 54a 594864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00215429
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592383 n_act=139 n_pre=123 n_req=1224 n_rd=1834 n_write=614 bw_util=0.008227
n_activity=11524 dram_eff=0.4249
bk0: 134a 594462i bk1: 128a 594524i bk2: 150a 594318i bk3: 148a 594317i bk4: 188a 594315i bk5: 192a 594308i bk6: 138a 594414i bk7: 134a 594386i bk8: 132a 594596i bk9: 134a 594595i bk10: 88a 594742i bk11: 92a 594653i bk12: 30a 594755i bk13: 28a 594834i bk14: 58a 594841i bk15: 60a 594836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0023677
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592399 n_act=133 n_pre=117 n_req=1222 n_rd=1834 n_write=610 bw_util=0.008214
n_activity=11452 dram_eff=0.4268
bk0: 132a 594441i bk1: 130a 594534i bk2: 152a 594305i bk3: 148a 594276i bk4: 188a 594338i bk5: 192a 594342i bk6: 134a 594437i bk7: 138a 594387i bk8: 134a 594570i bk9: 132a 594603i bk10: 88a 594754i bk11: 92a 594639i bk12: 28a 594791i bk13: 30a 594862i bk14: 60a 594816i bk15: 56a 594845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00173586
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592395 n_act=129 n_pre=113 n_req=1228 n_rd=1840 n_write=616 bw_util=0.008254
n_activity=11469 dram_eff=0.4283
bk0: 134a 594421i bk1: 126a 594504i bk2: 154a 594284i bk3: 150a 594268i bk4: 188a 594285i bk5: 192a 594295i bk6: 136a 594456i bk7: 136a 594425i bk8: 130a 594616i bk9: 134a 594628i bk10: 92a 594684i bk11: 92a 594647i bk12: 26a 594816i bk13: 30a 594867i bk14: 60a 594866i bk15: 60a 594869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00218453
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592387 n_act=137 n_pre=121 n_req=1224 n_rd=1836 n_write=612 bw_util=0.008227
n_activity=11555 dram_eff=0.4237
bk0: 134a 594454i bk1: 128a 594542i bk2: 152a 594319i bk3: 154a 594265i bk4: 188a 594297i bk5: 192a 594342i bk6: 138a 594416i bk7: 134a 594454i bk8: 132a 594607i bk9: 134a 594636i bk10: 88a 594740i bk11: 92a 594587i bk12: 30a 594776i bk13: 28a 594856i bk14: 56a 594855i bk15: 56a 594864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00214252
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592399 n_act=139 n_pre=123 n_req=1216 n_rd=1826 n_write=606 bw_util=0.008174
n_activity=11401 dram_eff=0.4266
bk0: 128a 594480i bk1: 130a 594515i bk2: 154a 594305i bk3: 152a 594301i bk4: 188a 594294i bk5: 192a 594325i bk6: 134a 594412i bk7: 138a 594410i bk8: 134a 594673i bk9: 132a 594652i bk10: 88a 594753i bk11: 92a 594655i bk12: 28a 594772i bk13: 30a 594854i bk14: 54a 594826i bk15: 52a 594851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00198456
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592385 n_act=144 n_pre=128 n_req=1218 n_rd=1824 n_write=612 bw_util=0.008187
n_activity=11425 dram_eff=0.4264
bk0: 132a 594476i bk1: 126a 594525i bk2: 152a 594314i bk3: 152a 594267i bk4: 184a 594260i bk5: 192a 594321i bk6: 136a 594400i bk7: 136a 594359i bk8: 130a 594645i bk9: 134a 594627i bk10: 92a 594732i bk11: 92a 594614i bk12: 26a 594795i bk13: 30a 594847i bk14: 52a 594866i bk15: 58a 594847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00189886
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592393 n_act=137 n_pre=121 n_req=1221 n_rd=1828 n_write=614 bw_util=0.008207
n_activity=11503 dram_eff=0.4246
bk0: 130a 594501i bk1: 130a 594481i bk2: 152a 594278i bk3: 152a 594318i bk4: 188a 594257i bk5: 192a 594277i bk6: 138a 594394i bk7: 132a 594403i bk8: 132a 594675i bk9: 134a 594596i bk10: 88a 594732i bk11: 94a 594620i bk12: 30a 594797i bk13: 28a 594861i bk14: 54a 594834i bk15: 54a 594850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00231392
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=595093 n_nop=592389 n_act=144 n_pre=128 n_req=1216 n_rd=1822 n_write=610 bw_util=0.008174
n_activity=11465 dram_eff=0.4242
bk0: 132a 594519i bk1: 128a 594523i bk2: 148a 594373i bk3: 152a 594281i bk4: 188a 594269i bk5: 192a 594328i bk6: 132a 594374i bk7: 136a 594413i bk8: 134a 594651i bk9: 132a 594653i bk10: 90a 594719i bk11: 90a 594611i bk12: 28a 594798i bk13: 32a 594860i bk14: 56a 594817i bk15: 52a 594835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00179468

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15331, Miss = 917, Miss_rate = 0.060, Pending_hits = 104, Reservation_fails = 6
L2_cache_bank[1]: Access = 16387, Miss = 912, Miss_rate = 0.056, Pending_hits = 110, Reservation_fails = 12
L2_cache_bank[2]: Access = 9522, Miss = 912, Miss_rate = 0.096, Pending_hits = 115, Reservation_fails = 33
L2_cache_bank[3]: Access = 9017, Miss = 910, Miss_rate = 0.101, Pending_hits = 121, Reservation_fails = 56
L2_cache_bank[4]: Access = 9589, Miss = 907, Miss_rate = 0.095, Pending_hits = 102, Reservation_fails = 50
L2_cache_bank[5]: Access = 9647, Miss = 906, Miss_rate = 0.094, Pending_hits = 107, Reservation_fails = 42
L2_cache_bank[6]: Access = 8904, Miss = 907, Miss_rate = 0.102, Pending_hits = 118, Reservation_fails = 58
L2_cache_bank[7]: Access = 9745, Miss = 906, Miss_rate = 0.093, Pending_hits = 115, Reservation_fails = 17
L2_cache_bank[8]: Access = 9782, Miss = 911, Miss_rate = 0.093, Pending_hits = 120, Reservation_fails = 44
L2_cache_bank[9]: Access = 9655, Miss = 915, Miss_rate = 0.095, Pending_hits = 110, Reservation_fails = 32
L2_cache_bank[10]: Access = 11550, Miss = 916, Miss_rate = 0.079, Pending_hits = 118, Reservation_fails = 56
L2_cache_bank[11]: Access = 10610, Miss = 916, Miss_rate = 0.086, Pending_hits = 108, Reservation_fails = 27
L2_cache_bank[12]: Access = 10000, Miss = 915, Miss_rate = 0.091, Pending_hits = 118, Reservation_fails = 62
L2_cache_bank[13]: Access = 42597, Miss = 915, Miss_rate = 0.021, Pending_hits = 105, Reservation_fails = 22
L2_cache_bank[14]: Access = 42397, Miss = 912, Miss_rate = 0.022, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[15]: Access = 41729, Miss = 918, Miss_rate = 0.022, Pending_hits = 118, Reservation_fails = 11
L2_cache_bank[16]: Access = 47480, Miss = 917, Miss_rate = 0.019, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[17]: Access = 47990, Miss = 918, Miss_rate = 0.019, Pending_hits = 117, Reservation_fails = 86
L2_cache_bank[18]: Access = 47030, Miss = 919, Miss_rate = 0.020, Pending_hits = 98, Reservation_fails = 43
L2_cache_bank[19]: Access = 47318, Miss = 919, Miss_rate = 0.019, Pending_hits = 119, Reservation_fails = 9
L2_cache_bank[20]: Access = 47370, Miss = 914, Miss_rate = 0.019, Pending_hits = 116, Reservation_fails = 32
L2_cache_bank[21]: Access = 46441, Miss = 917, Miss_rate = 0.020, Pending_hits = 108, Reservation_fails = 1
L2_cache_bank[22]: Access = 46150, Miss = 917, Miss_rate = 0.020, Pending_hits = 128, Reservation_fails = 17
L2_cache_bank[23]: Access = 48179, Miss = 916, Miss_rate = 0.019, Pending_hits = 142, Reservation_fails = 42
L2_cache_bank[24]: Access = 47274, Miss = 917, Miss_rate = 0.019, Pending_hits = 126, Reservation_fails = 36
L2_cache_bank[25]: Access = 30380, Miss = 917, Miss_rate = 0.030, Pending_hits = 112, Reservation_fails = 1
L2_cache_bank[26]: Access = 16231, Miss = 920, Miss_rate = 0.057, Pending_hits = 98, Reservation_fails = 3
L2_cache_bank[27]: Access = 14926, Miss = 918, Miss_rate = 0.062, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[28]: Access = 13437, Miss = 913, Miss_rate = 0.068, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[29]: Access = 15018, Miss = 912, Miss_rate = 0.061, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[30]: Access = 15807, Miss = 914, Miss_rate = 0.058, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[31]: Access = 14046, Miss = 911, Miss_rate = 0.065, Pending_hits = 117, Reservation_fails = 0
L2_total_cache_accesses = 811539
L2_total_cache_misses = 29254
L2_total_cache_miss_rate = 0.0360
L2_total_cache_pending_hits = 3618
L2_total_cache_reservation_fails = 856
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2827
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 232
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 213
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1086049
icnt_total_pkts_simt_to_mem=1873585
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2714
	minimum = 6
	maximum = 23
Network latency average = 9.19714
	minimum = 6
	maximum = 19
Slowest packet = 1622733
Flit latency average = 7.77746
	minimum = 6
	maximum = 16
Slowest flit = 2958601
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00233735
	minimum = 0 (at node 0)
	maximum = 0.00973007 (at node 2)
Accepted packet rate average = 0.00233735
	minimum = 0 (at node 0)
	maximum = 0.00973007 (at node 2)
Injected flit rate average = 0.00693192
	minimum = 0 (at node 0)
	maximum = 0.029818 (at node 2)
Accepted flit rate average= 0.00693192
	minimum = 0 (at node 0)
	maximum = 0.0279347 (at node 2)
Injected packet length average = 2.96571
Accepted packet length average = 2.96571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6979 (26 samples)
	minimum = 6 (26 samples)
	maximum = 76.0385 (26 samples)
Network latency average = 11.4909 (26 samples)
	minimum = 6 (26 samples)
	maximum = 67.2308 (26 samples)
Flit latency average = 11.0761 (26 samples)
	minimum = 6 (26 samples)
	maximum = 63.6154 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.0193989 (26 samples)
	minimum = 0.0065789 (26 samples)
	maximum = 0.0598133 (26 samples)
Accepted packet rate average = 0.0193989 (26 samples)
	minimum = 0.0065789 (26 samples)
	maximum = 0.0598133 (26 samples)
Injected flit rate average = 0.0435036 (26 samples)
	minimum = 0.0149916 (26 samples)
	maximum = 0.164624 (26 samples)
Accepted flit rate average = 0.0435036 (26 samples)
	minimum = 0.01662 (26 samples)
	maximum = 0.134949 (26 samples)
Injected packet size average = 2.24258 (26 samples)
Accepted packet size average = 2.24258 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 21 sec (381 sec)
gpgpu_simulation_rate = 126013 (inst/sec)
gpgpu_simulation_rate = 2051 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,781559)
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,781559)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(0,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 782559  inst.: 48039833 (ipc=28.7) sim_rate=125758 (inst/sec) elapsed = 0:0:06:22 / Fri Jul 27 19:01:56 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(0,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,0,0) tid=(295,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5286,781559), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 789059  inst.: 48324953 (ipc=41.8) sim_rate=126174 (inst/sec) elapsed = 0:0:06:23 / Fri Jul 27 19:01:57 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7812,781559), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 8.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 27 
gpu_sim_cycle = 7813
gpu_sim_insn = 314944
gpu_ipc =      40.3103
gpu_tot_sim_cycle = 789372
gpu_tot_sim_insn = 48326041
gpu_tot_ipc =      61.2209
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1735
gpu_stall_icnt2sh    = 61894
gpu_total_sim_rate=126177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2876796
	L1I_total_cache_misses = 6257
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 97871, Miss = 41160, Miss_rate = 0.421, Pending_hits = 4153, Reservation_fails = 79481
	L1D_cache_core[1]: Access = 97905, Miss = 40672, Miss_rate = 0.415, Pending_hits = 4342, Reservation_fails = 80901
	L1D_cache_core[2]: Access = 155717, Miss = 61401, Miss_rate = 0.394, Pending_hits = 5484, Reservation_fails = 128246
	L1D_cache_core[3]: Access = 153729, Miss = 60605, Miss_rate = 0.394, Pending_hits = 5830, Reservation_fails = 124864
	L1D_cache_core[4]: Access = 153677, Miss = 60287, Miss_rate = 0.392, Pending_hits = 5761, Reservation_fails = 124186
	L1D_cache_core[5]: Access = 148990, Miss = 59122, Miss_rate = 0.397, Pending_hits = 4247, Reservation_fails = 105512
	L1D_cache_core[6]: Access = 154149, Miss = 60619, Miss_rate = 0.393, Pending_hits = 6000, Reservation_fails = 123285
	L1D_cache_core[7]: Access = 85862, Miss = 34606, Miss_rate = 0.403, Pending_hits = 3473, Reservation_fails = 61229
	L1D_cache_core[8]: Access = 89059, Miss = 36057, Miss_rate = 0.405, Pending_hits = 3404, Reservation_fails = 60625
	L1D_cache_core[9]: Access = 137112, Miss = 36978, Miss_rate = 0.270, Pending_hits = 19321, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 193241, Miss = 56064, Miss_rate = 0.290, Pending_hits = 3776, Reservation_fails = 65428
	L1D_cache_core[11]: Access = 201037, Miss = 60416, Miss_rate = 0.301, Pending_hits = 4257, Reservation_fails = 48277
	L1D_cache_core[12]: Access = 155545, Miss = 44655, Miss_rate = 0.287, Pending_hits = 4001, Reservation_fails = 76243
	L1D_cache_core[13]: Access = 202083, Miss = 60245, Miss_rate = 0.298, Pending_hits = 4274, Reservation_fails = 105212
	L1D_cache_core[14]: Access = 146804, Miss = 57163, Miss_rate = 0.389, Pending_hits = 4570, Reservation_fails = 103309
	L1D_total_cache_accesses = 2172781
	L1D_total_cache_misses = 770050
	L1D_total_cache_miss_rate = 0.3544
	L1D_total_cache_pending_hits = 82893
	L1D_total_cache_reservation_fails = 1371178
	L1D_cache_data_port_util = 0.210
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 83199
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1301229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 356301
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82636
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 701748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1014877
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2870539
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6257
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11882, 11882, 11861, 11861, 11861, 11861, 11861, 11861, 7237, 7237, 6930, 6930, 6965, 6965, 6930, 6930, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 
gpgpu_n_tot_thrd_icount = 167138112
gpgpu_n_tot_w_icount = 5223066
gpgpu_n_stall_shd_mem = 2037372
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 68299
gpgpu_n_mem_write_global = 743350
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 6361602
gpgpu_n_store_insn = 3089456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2453132
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2037372
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2762953	W0_Idle:1014782	W0_Scoreboard:3577595	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1362480
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 546392 {8:68299,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39989872 {40:579568,72:85425,136:78357,}
traffic_breakdown_coretomem[INST_ACC_R] = 2872 {8:359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9288664 {136:68299,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5946800 {8:743350,}
traffic_breakdown_memtocore[INST_ACC_R] = 48824 {136:359,}
maxmrqlatency = 72 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 192 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 789371 
mrq_lat_table:22512 	12037 	3616 	1185 	738 	281 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	808099 	3555 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	145796 	76988 	213322 	375881 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38075 	21034 	7930 	1241 	42 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	202817 	246130 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1557 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        32        32        32        32        32        32        32        36         2         2         6         6 
dram[1]:        34        34        38        36        32        32        32        32        32        32        40        34         2         2         6         6 
dram[2]:        34        34        38        36        32        32        32        32        32        32        38        34         4         2         6         6 
dram[3]:        34        34        38        36        32        32        32        32        32        32        36        34         2         2         7         6 
dram[4]:        34        34        38        36        32        32        32        32        32        32        36        34         2         2         6         6 
dram[5]:        34        34        38        36        32        32        32        32        32        32        36        34         4         2         6         6 
dram[6]:        18        34        38        36        32        32        32        32        32        32        36        34         2         3         6         9 
dram[7]:        20        34        38        36        32        32        32        32        32        32        36        34         3         1         6         9 
dram[8]:        20        34        38        36        32        32        32        32        32        32        36        34         3         2         6         8 
dram[9]:        36        34        38        38        32        32        32        32        32        32        36        36         2         3         6         7 
dram[10]:        36        36        36        38        32        32        32        32        32        32        36        36         3         1         6         7 
dram[11]:        28        36        36        38        32        32        32        32        32        32        36        36         3         2         6         8 
dram[12]:        28        36        36        38        32        32        32        32        32        32        36        35         2         3         7         6 
dram[13]:        36        35        36        38        32        32        32        32        32        32        32        34         3         1         6        11 
dram[14]:        36        34        36        38        32        32        32        32        32        32        36        34         3         3         6         9 
dram[15]:        36        34        36        38        32        32        32        32        32        32        36        34         2         2         6         9 
dram[16]:        36        34        36        38        32        32        32        32        32        32        36        34         3         1         6         6 
dram[17]:        36        34        36        38        32        32        32        32        32        32        36        34         1         3         7         5 
dram[18]:        36        34        36        38        32        32        32        32        32        32        36        34         2         2         6         6 
dram[19]:        36        34        36        38        32        32        32        32        32        32        36        34         3         1         6         6 
dram[20]:        36        34        36        38        32        32        32        32        32        32        36        34         1         3         6         6 
dram[21]:        36        32        36        38        32        32        32        32        32        32        36        38         2         2         8         8 
dram[22]:        36        32        36        38        32        32        32        32        32        32        24        42         3         3         7         8 
dram[23]:        28        32        36        36        32        32        32        32        32        32        24        42         1         3         6         6 
dram[24]:        28        32        36        36        32        32        32        32        32        32        36        42         3         2         6         6 
dram[25]:        28        32        36        36        32        32        32        32        32        32        36        42         2         3         6         6 
dram[26]:        36        32        36        36        32        32        32        32        32        32        36        42         1         3         6         6 
dram[27]:        36        32        36        36        32        32        32        32        32        32        36        42         3         2         7         6 
dram[28]:        36        32        36        36        32        32        32        32        32        32        36        42         2         3         9         9 
dram[29]:        36        32        36        36        32        32        32        32        32        32        36        42         1         3         8         7 
dram[30]:        36        32        36        36        32        32        32        32        32        32        36        42         3         2         6        11 
dram[31]:        36        32        36        36        32        32        32        32        32        32        36        42         2         4         6         6 
maximum service time to same row:
dram[0]:    160500    144056    109156    109389     95468     82404    141562    110723     91947     91954     98708     85156     89287     98849    116341    115430 
dram[1]:    143179    142262    167757    168489     98230     77197    109925    123151     91913     92351     85121     84859     98007     88419    114619    124188 
dram[2]:    141433    151091    167761    166874    101227    109348    115709    105601     92052     91776     84983     85237     87546     86678    132095    113661 
dram[3]:    158966    140515    165828    108995     52298    111763    121284    114817     92048     92447     85476     85292     85804     95466    112857    111877 
dram[4]:    139689    138754    164101    165164     64625    110639    106998    105591     93302     92023     85235     85454     94624     84937    111107    120848 
dram[5]:    137921    147700    164240    108605     70299    110472    111489     98836     92077     93107     86348     85215     84067     83199    128684    110214 
dram[6]:    155572    145968    108997    109524     75282    109738    109662    122693     92092     92087     85193     85642     82325     92083    109333    127858 
dram[7]:    145146    163343    109517    108899     86536    109683    120872    128847     92175     91855     85649     84924     91241     90375    116549    117446 
dram[8]:    143405    144246    109438    109362     90376    109368    125553    129317     91922     91911     85194     85039     89502     99066    125275    115669 
dram[9]:    152196    142484    167858    109662     93328    109617    110930    139952     92012     92339     85467     85013     87764     88634    114783    124452 
dram[10]:    141662    159980    109741    166364     96430    108994    123305    101469     92937     91762     84991     85192     87762     86895    113024    113909 
dram[11]:    139912    140727    165867     87541     49668    112907    111212    116557     91846     95725     85706     85287     86020     95682    121919    112144 
dram[12]:    148788    138982    164227    164532     52255    110503     92549    103913     92105     92129     85245     87317     84285     84243    111315    121034 
dram[13]:    138142    156596    109465    105855     62911    109297    112069     91263     92279     91996     86424     85065     84283     82508    109571    110363 
dram[14]:    155802    146173    109595    109521     69170    109695    116672    122166     92100     92182     85281     84990     82541     92299    118541    117594 
dram[15]:    145378    144429    109359    109584     97314    110017    119278    127862     92281     91957     85829     86404    100123     90592    116783    117578 
dram[16]:    143630    153184    109453    109203    100424     90946    124977    129567     91929     91922     85113     85176     89727    107910    125528    115876 
dram[17]:    152399    142437    167929    109833    102598     93968    111800    138362     92011     93177     85493     84801     87985     88496    115013    114133 
dram[18]:    141841    140787    108707    166494    106198     87899    109993    112528     91807     91932     84949     85946     96740     86752    113256    114177 
dram[19]:    140093    149676    166037    164759     95900     65980    102180    113967     91977     91951     87263     85212     86245    104545    122112    112426 
dram[20]:    148995    135986    164743    110236     71458     46234     91722    102041     92071     92225     85343     85056     84505     85372    111480    110688 
dram[21]:    138363    154444    109083    109929     68892     63596    113941    110151     92784     92134     85164     85174     93358     83634    109736    110690 
dram[22]:    145591    143445    109598    109260     64734     68819    119122    128692     92060     92159     86142     84957     82766    101173    118686    117906 
dram[23]:    145590    141664    109179    109408     92632     81026    120490    137451     92303     91897     85580     85111    108965     90809    117018    126604 
dram[24]:    143825    150355    109340    109330     95568     84958    129108    131385     91883     91960     85095     85745     89942     89070    134400    116138 
dram[25]:    142079    139845    168455    101126     97874     88051    119440    110445     91919     91756     86437     85044     88202     97790    115254    114385 
dram[26]:    142080    138055    166712    166683     91915     90180    109037    115151     91771     91816     84965     87345    105601     87330    113530    123190 
dram[27]:    140332    146800     87861    164918     84716     78088    112850    117942     92463     92059     85215     85189     86462     85587    131045    112610 
dram[28]:    138587    136126    164739    109063     79849     87362     88036    100688     92006     92188     85487     84985     84722     94409    111746    110853 
dram[29]:    138586    162333     93305    109468     73655     75551     82583    121474     92723     92055     85130     85750    102231     83851    110000    119772 
dram[30]:    145799    144158     97789    109131     41090     42931    118128    125463     92018     92465     85896     84907     82983    101389    127602    118106 
dram[31]:    154518    141745    109028    109258     79309     66819    117558    135552     92206     91719     85986     85284     90159     91025    117190    135448 
average row accesses per activate:
dram[0]:  6.750000  6.357143 24.400000 23.200001 25.600000 21.666666  4.650000  4.083333 22.500000 20.500000 10.666667 14.750000 13.000000 12.000000  2.916667  2.833333 
dram[1]:  5.187500  5.000000 17.571428 23.200001 25.600000 21.666666  5.277778  5.333333 21.250000 21.250000 16.250000 13.750000 12.000000 12.000000  2.750000  3.500000 
dram[2]:  4.941176  5.733333 24.600000 23.000000 25.600000 32.000000  5.277778  5.937500 21.250000 20.500000 15.250000 13.750000 13.000000 12.000000  2.666667  2.500000 
dram[3]:  3.952381  5.800000 24.799999 23.200001 16.000000 32.000000  4.700000  6.062500 20.750000 20.250000 15.000000 13.750000 12.000000 12.000000  3.500000  2.750000 
dram[4]:  4.047619  5.666667 24.600000 23.400000 16.000000 32.000000  6.785714  4.900000 20.250000 20.250000 14.750000 13.500000 12.000000 12.000000  2.909091  3.300000 
dram[5]:  4.421052  7.909091 24.600000 23.200001 21.333334 32.000000  6.785714  6.062500 20.500000 20.000000 14.250000 13.750000 13.000000 12.000000  2.818182  3.300000 
dram[6]:  4.095238  6.692307 24.400000 23.200001 21.333334 32.000000  5.222222  4.950000 20.750000 20.000000 14.500000 13.750000 12.000000 12.500000  3.000000  3.500000 
dram[7]:  5.000000  6.071429 24.400000 23.200001 21.333334 32.000000  3.958333  5.388889 20.250000 21.000000 14.750000 13.500000 12.500000 11.500000  2.285714  4.000000 
dram[8]:  4.888889  5.500000 24.400000 23.200001 21.333334 32.000000  5.222222  4.950000 21.250000 21.000000 14.250000 13.750000 12.500000 12.000000  2.833333  3.750000 
dram[9]:  4.684210  5.733333 24.400000 24.600000 21.333334 32.000000  4.600000  4.454545 21.000000 21.750000 14.750000 13.750000 12.000000 11.500000  2.833333  3.750000 
dram[10]:  4.684210  4.736842 23.600000 24.600000 25.600000 31.500000  5.222222  3.769231 20.750000 21.000000 14.750000 14.000000 12.500000 10.500000  2.833333  3.200000 
dram[11]:  3.708333  4.333333 24.600000 17.428572 16.000000 31.500000  4.700000  4.000000 20.750000 20.500000 14.750000 14.250000 12.500000 11.000000  3.400000  3.625000 
dram[12]:  3.913043  5.687500 24.600000 17.571428 16.000000 31.500000  4.700000  3.692308 20.500000 20.750000 14.750000 13.500000 12.000000  8.000000  4.000000  2.800000 
dram[13]:  4.333333  5.235294 24.400000 24.400000 21.333334 31.500000  3.769231  4.272727 20.250000 20.750000  9.666667 13.500000 12.500000  7.333333  2.428571  5.000000 
dram[14]:  5.000000  5.176471 24.400000 24.400000 21.333334 31.500000  4.800000  4.000000 20.750000 20.250000 14.250000 13.750000 12.500000 11.500000  3.500000  3.500000 
dram[15]:  5.411765  5.562500 24.400000 24.400000 21.333334 31.500000  3.692308  3.031250 21.250000 21.250000 15.000000 13.250000 13.000000 11.000000  2.833333  3.875000 
dram[16]:  5.176471  4.888889 24.400000 24.400000 25.600000 16.250000  3.233333  3.428571 21.500000 21.000000 14.000000 13.750000 13.500000 10.500000  3.600000  2.583333 
dram[17]:  5.600000  6.769231 24.600000 24.799999 25.600000 21.666666  3.615385  3.464286 21.500000 20.750000 14.750000 13.500000 12.500000  8.333333  3.083333  2.666667 
dram[18]:  4.777778  4.888889 24.400000 24.799999 25.600000 16.250000  4.750000  4.409091 21.500000 20.500000 14.750000 13.250000 13.000000  7.666667  2.916667  3.300000 
dram[19]:  4.684210  4.400000 24.200001 24.799999 16.000000 16.250000  4.750000  5.444445 22.000000 20.000000 14.500000 13.750000 13.500000 10.500000  3.000000  2.583333 
dram[20]:  4.285714  5.500000 24.200001 20.666666 16.000000 16.250000  8.000000  4.318182 21.500000 21.000000 14.250000 13.500000 12.500000 11.500000  2.916667  2.727273 
dram[21]:  5.411765  5.375000 23.600000 20.666666 16.000000 21.666666  5.388889  5.166667 21.500000 21.500000 14.250000 14.250000 13.000000 11.000000  2.750000  3.555556 
dram[22]:  5.625000  5.800000 23.600000 20.666666 16.000000 21.666666  4.850000  5.222222 21.000000 21.500000  9.333333 15.750000 12.500000 11.500000  4.375000  2.900000 
dram[23]:  4.600000  7.083333 23.600000 20.166666 21.333334 21.666666  3.958333  5.333333 21.000000 21.500000  9.666667 15.500000 11.500000 11.500000  3.181818  3.300000 
dram[24]:  5.352941  7.818182 23.400000 24.000000 21.333334 21.666666  4.000000  3.875000 21.250000 22.000000 14.000000 15.500000 12.500000 11.000000  2.500000  3.600000 
dram[25]:  5.000000  6.692307 23.600000 23.600000 25.600000 21.666666  4.600000  4.750000 22.250000 21.500000 14.000000 15.500000 12.000000 11.500000  3.000000  2.833333 
dram[26]:  5.352941  6.538462 17.285715 23.799999 18.285715 21.666666  5.875000  4.272727 21.250000 21.750000 15.000000 15.500000 11.500000 11.500000  3.600000  4.500000 
dram[27]:  5.352941  6.142857 17.142857 24.200001 16.000000 18.571428  4.318182  4.700000 21.500000 21.250000 14.250000 15.500000 12.500000 11.000000  3.400000  3.777778 
dram[28]:  5.176471  5.437500 17.285715 24.000000 21.333334 16.250000  4.750000  3.692308 20.750000 21.000000 14.000000 15.500000 12.000000 11.500000  4.125000  3.555556 
dram[29]:  5.294117  5.312500 17.142857 24.000000 15.750000 16.250000  4.900000  3.692308 20.250000 21.250000 14.500000 15.500000 11.500000 11.500000  2.909091  3.888889 
dram[30]:  5.800000  6.692307 24.000000 24.000000 16.250000 16.250000  4.500000  4.227273 20.500000 21.250000 14.500000 15.750000 12.500000 11.000000  2.750000  3.666667 
dram[31]:  6.285714  5.733333 23.200001 24.000000 21.666666 16.250000  4.000000  3.958333 20.750000 21.000000 14.750000 15.250000 12.000000 12.000000  3.090909  2.285714 
average row locality = 40380/4474 = 9.025480
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        69        82        80        94        94        67        69        68        65        48        45        16        14        29        28 
dram[1]:        66        67        82        80        94        94        69        68        65        67        49        42        14        14        27        29 
dram[2]:        66        68        83        79        94        94        69        67        66        66        46        43        16        14        26        29 
dram[3]:        65        69        84        78        94        94        68        69        67        65        44        43        14        14        29        27 
dram[4]:        67        67        83        79        94        94        69        68        65        67        45        42        14        14        26        27 
dram[5]:        66        69        83        78        94        94        69        67        66        66        43        43        16        14        25        27 
dram[6]:        68        69        82        78        94        94        68        69        67        65        44        43        14        15        27        24 
dram[7]:        67        67        82        78        94        94        69        67        65        68        45        42        15        13        26        28 
dram[8]:        68        70        82        78        94        94        68        69        67        66        43        43        15        14        28        26 
dram[9]:        69        68        82        81        94        94        68        69        66        67        45        43        14        15        28        26 
dram[10]:        69        70        80        81        94        93        70        69        65        67        44        44        15        13        28        28 
dram[11]:        69        71        83        80        94        94        68        68        67        66        43        45        15        14        28        25 
dram[12]:        70        71        83        81        94        94        68        68        66        67        45        42        14        16        26        24 
dram[13]:        71        69        82        80        94        94        70        68        65        67        44        42        15        14        28        26 
dram[14]:        70        68        82        80        94        94        68        68        67        66        43        43        15        15        29        24 
dram[15]:        72        69        82        80        94        94        68        67        66        68        46        41        16        14        28        27 
dram[16]:        68        68        82        80        94        96        69        68        66        66        44        43        17        13        30        27 
dram[17]:        64        68        83        81        94        96        68        69        66        66        45        42        15        17        31        27 
dram[18]:        66        68        82        82        94        96        69        69        66        68        45        41        16        15        29        27 
dram[19]:        67        68        83        82        94        96        69        70        66        66        44        43        17        13        30        25 
dram[20]:        68        68        83        82        94        96        68        69        66        66        45        42        15        15        29        24 
dram[21]:        70        68        82        82        94        96        69        67        66        68        45        43        16        14        27        26 
dram[22]:        68        69        82        82        94        96        69        68        66        66        44        47        15        15        29        23 
dram[23]:        70        67        82        79        94        96        67        68        66        67        46        46        13        15        29        27 
dram[24]:        69        68        81        78        94        96        69        67        66        67        44        46        15        14        29        30 
dram[25]:        68        69        82        78        94        96        67        69        67        66        44        46        14        15        30        28 
dram[26]:        69        67        83        79        94        96        68        68        65        67        46        46        13        15        30        30 
dram[27]:        69        68        82        81        94        96        69        67        66        67        44        46        15        14        28        28 
dram[28]:        66        69        83        80        94        96        67        69        67        66        44        46        14        15        27        26 
dram[29]:        68        67        82        80        92        96        68        68        65        67        46        46        13        15        26        29 
dram[30]:        67        69        82        80        94        96        69        66        66        67        44        47        15        14        27        27 
dram[31]:        68        68        80        80        94        96        66        68        67        66        45        45        14        16        28        26 
total reads: 29729
bank skew: 96/13 = 7.38
chip skew: 936/920 = 1.02
number of total write accesses:
dram[0]:        16        20        40        36        34        36        26        29        22        17        16        14        10        10         6         6 
dram[1]:        17        18        41        36        34        36        26        28        20        18        16        13        10        10         6         6 
dram[2]:        18        18        40        36        34        34        26        28        19        16        15        12        10        10         6         6 
dram[3]:        18        18        40        38        34        34        26        28        16        16        16        12        10        10         6         6 
dram[4]:        18        18        40        38        34        34        26        30        16        14        14        12        10        10         6         6 
dram[5]:        18        18        40        38        34        34        26        30        16        14        14        12        10        10         6         6 
dram[6]:        18        18        40        38        34        34        26        30        16        15        14        12        10        10         6         4 
dram[7]:        18        18        40        38        34        34        26        30        16        16        14        12        10        10         6         4 
dram[8]:        20        18        40        38        34        34        26        30        18        18        14        12        10        10         6         4 
dram[9]:        20        18        40        42        34        34        24        29        18        20        14        12        10         8         6         4 
dram[10]:        20        20        38        42        34        33        24        29        18        17        15        12        10         8         6         4 
dram[11]:        20        20        40        42        34        32        26        28        16        16        16        12        10         8         6         4 
dram[12]:        20        20        40        42        34        32        26        28        16        16        14        12        10         8         6         4 
dram[13]:        20        20        40        42        34        32        28        26        16        16        14        12        10         8         6         4 
dram[14]:        20        20        40        42        34        32        28        28        16        15        14        12        10         8         6         4 
dram[15]:        20        20        40        42        34        32        28        30        19        17        14        12        10         8         6         4 
dram[16]:        20        20        40        42        34        34        28        28        20        18        12        12        10         8         6         4 
dram[17]:        20        20        40        43        34        34        26        28        20        17        14        12        10         8         6         5 
dram[18]:        20        20        40        42        34        34        26        28        20        14        14        12        10         8         6         6 
dram[19]:        22        20        38        42        34        34        26        28        22        14        14        12        10         8         6         6 
dram[20]:        22        20        38        42        34        34        28        26        20        18        12        12        10         8         6         6 
dram[21]:        22        18        36        42        34        34        28        26        20        18        12        14        10         8         6         6 
dram[22]:        22        18        36        42        34        34        28        26        18        20        12        16        10         8         6         6 
dram[23]:        22        18        36        42        34        34        28        28        18        19        12        16        10         8         6         6 
dram[24]:        22        18        36        42        34        34        27        26        19        21        12        16        10         8         6         6 
dram[25]:        22        18        36        40        34        34        25        26        22        20        12        16        10         8         6         6 
dram[26]:        22        18        38        40        34        34        26        26        20        20        14        16        10         8         6         6 
dram[27]:        22        18        38        40        34        34        26        27        20        18        13        16        10         8         6         6 
dram[28]:        22        18        38        40        34        34        28        27        16        18        12        16        10         8         6         6 
dram[29]:        22        18        38        40        34        34        30        28        16        18        12        16        10         8         6         6 
dram[30]:        20        18        38        40        36        34        30        27        16        18        14        16        10         8         6         6 
dram[31]:        20        18        36        40        36        34        30        27        16        18        14        16        10         8         6         6 
total reads: 10651
bank skew: 43/4 = 10.75
chip skew: 338/325 = 1.04
average mf latency per bank:
dram[0]:       2231      1372       201       187      8115      8483       287       302       336       321       253       256      1701      2378      1662      1516
dram[1]:       2109      1383       771       189      9559      8312       301       306       343       305       262       264       104      1984      1207      1708
dram[2]:       2103      1486       204       188      7819       763       309       324       351       323       261       257       111      1943      1551      1790
dram[3]:       1880      1688       202       186      6787       717       298       311       371       333       247       266       104      2497      1610      1595
dram[4]:       1788      1147       203       191      8021       686       309       299       365       334       257       264       106      2379      1081      1495
dram[5]:       1872      1391       208       198      7866       691       318       304       358       334       251       263       110      2007      1410      1154
dram[6]:       2043      1274       206       200      7315       755       312       306       365       340       232       264       108      2315      1250      1762
dram[7]:       1747      1349       203       206      8662       738       313       288       361       342       230       256       110      1895      1056      2150
dram[8]:       1620      1075       207       207      8674       761       311       279       359       330       217       261       106      1374      1872      1913
dram[9]:       1589      1372       206      1157      6958       711       311       284       362       337       212       268       109      1952      1724      2373
dram[10]:       1555      1626       222      1171      8286       759       324      1421       361       355       201       253       107      2667      1708      1970
dram[11]:       1504      1559       204      1157      8146       785       313       272       370       356       190       259       116      2627      1918      1366
dram[12]:       1631      1560       202      1141      7970       745       314       272       366       361       201       276       109      2159      1089      1497
dram[13]:       1667      1755       206      1179      8691       753       303       277       362       362       207       260       108      2962    202263      1331
dram[14]:       1375      1746       208      1189      8651       806       300       273       362       359       211       267       106      2184    196346      1173
dram[15]:       1368      1584       211      1187      7079       786       301       266       338       356       227       260      1288      2704    202021      1988
dram[16]:       1989      1755       210       819      8387      6712       301       270       333       363       232       260      1688      2353    190617      1777
dram[17]:       1842      1785       207       212      8300      7928       311       272       326       353       243       277      2250      2724    185971      1724
dram[18]:       1853      1869       202       228      7105      7679       322       278       316       365       247       265      2255      2757    195931      1835
dram[19]:       1682      2006       209       208      8718      7765       319       277       306       365       254       279      1792      2240    191744       973
dram[20]:       1546      1469       208       213      8700      8592       303       276       315       351       264       273      2455      1641    131131      1222
dram[21]:       1697      1527       218       209      7045      8419       308       274       308       354       268       257      1947      2233    207397      1173
dram[22]:       1614      1674       218       209      7635      6890       313       284       324       357       262       252      2397      2591    195776      1048
dram[23]:       1605      1707       208       213      8938      7849       329       278       319       345       271       247      2171      2159    196140      1137
dram[24]:       1563      1505       215       207      7567      7690       312       280       314       346       270       251      2388      2697    196146      1402
dram[25]:       1688      1690       204       209      7985      6743       312       270       308       345       257       254      2535      2580     64801      1195
dram[26]:       1624      1786       204       212      9284      8448       316       272       314       349       256       240      2048      2070      1600      1564
dram[27]:       1462      1586       200       218      7839      8463       313       277       307       352       260       245      1480      2144      1447       789
dram[28]:       1501      1675       204       211      7096      6873       306       272       323       361       264       245      2052      2579      1126       756
dram[29]:       1614      1562       192       212      8496      7551       297       271       334       357       282       243      2536      2459       942       962
dram[30]:       1408      1739       199       206      8102      8723       298       286       320       358       257       244      1935      2202      1148       740
dram[31]:       1279      1847       196       214      7234      7577       302       285       322       350       262       247      2460      2413      1370       816
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       286       276       250       277       271       255       280       208       381       379
dram[1]:        350       408       475       343       385       273       272       271       271       252       254       253       210       212       306       314
dram[2]:        378       448       483       524       264       359       309       273       252       251       252       250       269       217       415       413
dram[3]:        343       400       275       252       273       302       268       269       253       270       250       250       204       214       332       343
dram[4]:        299       346       252       260       307       256       271       276       273       266       272       252       272       264       326       307
dram[5]:        307       363       286       267       254       301       268       279       270       254       270       257       213       242       369       327
dram[6]:        386       381       454       325       414       360       271       273       252       252       252       269       275       238       361       310
dram[7]:        369       408       275       269       263       259       282       278       257       271       255       252       277       202       328       278
dram[8]:        295       358       253       263       311       324       274       273       254       271       271       271       221       226       260       261
dram[9]:        293       341       330       253       325       287       271       279       271       253       250       253       275       229       347       259
dram[10]:        381       413       297       310       303       258       271       291       252       266       250       252       231       295       325       313
dram[11]:        322       315       263       253       277       285       331       272       254       259       252       253       287       261       281       294
dram[12]:        364       356       285       277       281       254       339       273       265       268       268       292       282       436       430       422
dram[13]:        396       407       318       293       338       320       274       271       255       253       266       254       208       407       324       400
dram[14]:        313       380       280       259       264       373       270       271       264       252       270       251       200       250       320       384
dram[15]:        340       420       269       258       278       262       272       271       269       252       271       271       231       235       352       364
dram[16]:        323       373       265       264       533       503       271       274       254       276       253       252       269       242       262       272
dram[17]:        403       343       268       263       409       427       289       273       256       274       260       274       212       450       283       316
dram[18]:        366       329       258       255       321       281       271       273       254       257       275       254       253       391       309       331
dram[19]:        422       349       275       262       328       320       304       271       253       252       252       269       265       233       382       383
dram[20]:        376       305       272       253       508       438       269       273       255       260       254       253       217       290       261       261
dram[21]:        293       287       289       252       392       328       274       277       278       256       257       255       288       294       338       291
dram[22]:        332       267       285       269       659       664       277       280       279       273       255       270       245       244       394       345
dram[23]:        445       537       558       263       454       359       276       274       262       261       257       261       275       286       295       279
dram[24]:        417       503       530       256       341       320       278       274       274       275       254       257       260       254       329       403
dram[25]:        426       445       465       254       255       313       273       273       276       272       267       251       265       294       304       266
dram[26]:        473       423       389       257       277       281       272       271       252       268       273       254       259       259       296       309
dram[27]:        345       432       262       251       266       317       273       271       252       268       254       272       230       221       260       267
dram[28]:        352       440       271       256       397       355       281       270       255       263       252       267       266       210       312       367
dram[29]:        360       439       489       255       405       399       271       286       256       264       254       260       213       270       319       355
dram[30]:        376       447       497       251       371       443       271       301       254       267       255       254       216       269       288       278
dram[31]:        455       532       305       258       375       385       271       269       252       254       257       252       215       220       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598240 n_act=138 n_pre=122 n_req=1271 n_rd=1866 n_write=676 bw_util=0.008459
n_activity=11876 dram_eff=0.4281
bk0: 130a 600476i bk1: 138a 600380i bk2: 164a 600111i bk3: 160a 600178i bk4: 188a 600269i bk5: 188a 600243i bk6: 134a 600412i bk7: 138a 600349i bk8: 136a 600520i bk9: 130a 600539i bk10: 96a 600533i bk11: 90a 600644i bk12: 32a 600727i bk13: 28a 600742i bk14: 58a 600766i bk15: 56a 600777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00204478
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598266 n_act=134 n_pre=118 n_req=1262 n_rd=1854 n_write=670 bw_util=0.008399
n_activity=11897 dram_eff=0.4243
bk0: 132a 600457i bk1: 134a 600363i bk2: 164a 600105i bk3: 160a 600216i bk4: 188a 600264i bk5: 188a 600228i bk6: 138a 600384i bk7: 136a 600350i bk8: 130a 600547i bk9: 134a 600582i bk10: 98a 600606i bk11: 84a 600676i bk12: 28a 600758i bk13: 28a 600766i bk14: 54a 600787i bk15: 58a 600800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00193996
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598288 n_act=131 n_pre=115 n_req=1254 n_rd=1852 n_write=656 bw_util=0.008346
n_activity=11721 dram_eff=0.4279
bk0: 132a 600431i bk1: 136a 600402i bk2: 166a 600019i bk3: 158a 600128i bk4: 188a 600268i bk5: 188a 600233i bk6: 138a 600384i bk7: 134a 600391i bk8: 132a 600566i bk9: 132a 600589i bk10: 92a 600644i bk11: 86a 600682i bk12: 32a 600737i bk13: 28a 600767i bk14: 52a 600791i bk15: 58a 600783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00206142
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598282 n_act=136 n_pre=120 n_req=1252 n_rd=1848 n_write=656 bw_util=0.008332
n_activity=11770 dram_eff=0.4255
bk0: 130a 600415i bk1: 138a 600381i bk2: 168a 600110i bk3: 156a 600181i bk4: 188a 600258i bk5: 188a 600268i bk6: 136a 600406i bk7: 138a 600373i bk8: 134a 600595i bk9: 130a 600566i bk10: 88a 600648i bk11: 86a 600700i bk12: 28a 600726i bk13: 28a 600756i bk14: 58a 600784i bk15: 54a 600788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019017
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598298 n_act=133 n_pre=117 n_req=1247 n_rd=1842 n_write=652 bw_util=0.008299
n_activity=11632 dram_eff=0.4288
bk0: 134a 600420i bk1: 134a 600391i bk2: 166a 600128i bk3: 158a 600166i bk4: 188a 600243i bk5: 188a 600260i bk6: 138a 600421i bk7: 136a 600317i bk8: 130a 600529i bk9: 134a 600583i bk10: 90a 600633i bk11: 84a 600679i bk12: 28a 600748i bk13: 28a 600732i bk14: 52a 600823i bk15: 54a 600809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00203314
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598324 n_act=121 n_pre=105 n_req=1246 n_rd=1840 n_write=652 bw_util=0.008292
n_activity=11704 dram_eff=0.4258
bk0: 132a 600450i bk1: 138a 600396i bk2: 166a 600032i bk3: 156a 600185i bk4: 188a 600280i bk5: 188a 600248i bk6: 138a 600426i bk7: 134a 600343i bk8: 132a 600566i bk9: 132a 600630i bk10: 86a 600600i bk11: 86a 600685i bk12: 32a 600726i bk13: 28a 600737i bk14: 50a 600821i bk15: 54a 600797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00203813
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598304 n_act=131 n_pre=115 n_req=1246 n_rd=1842 n_write=650 bw_util=0.008292
n_activity=11557 dram_eff=0.4313
bk0: 136a 600421i bk1: 138a 600367i bk2: 164a 600072i bk3: 156a 600125i bk4: 188a 600259i bk5: 188a 600271i bk6: 136a 600361i bk7: 138a 600280i bk8: 134a 600576i bk9: 130a 600626i bk10: 88a 600638i bk11: 86a 600665i bk12: 28a 600728i bk13: 30a 600750i bk14: 54a 600816i bk15: 48a 600824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0018784
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598296 n_act=135 n_pre=119 n_req=1246 n_rd=1840 n_write=652 bw_util=0.008292
n_activity=11602 dram_eff=0.4296
bk0: 134a 600460i bk1: 134a 600420i bk2: 164a 600064i bk3: 156a 600168i bk4: 188a 600269i bk5: 188a 600302i bk6: 138a 600350i bk7: 134a 600295i bk8: 130a 600577i bk9: 136a 600574i bk10: 90a 600630i bk11: 84a 600650i bk12: 30a 600733i bk13: 26a 600766i bk14: 52a 600801i bk15: 56a 600823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00178024
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598280 n_act=132 n_pre=116 n_req=1257 n_rd=1850 n_write=664 bw_util=0.008365
n_activity=11786 dram_eff=0.4266
bk0: 136a 600388i bk1: 140a 600383i bk2: 164a 600117i bk3: 156a 600193i bk4: 188a 600263i bk5: 188a 600259i bk6: 136a 600390i bk7: 138a 600300i bk8: 134a 600552i bk9: 132a 600577i bk10: 86a 600631i bk11: 86a 600619i bk12: 30a 600766i bk13: 28a 600756i bk14: 56a 600793i bk15: 52a 600831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00175861
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598262 n_act=136 n_pre=120 n_req=1262 n_rd=1858 n_write=666 bw_util=0.008399
n_activity=11769 dram_eff=0.4289
bk0: 138a 600371i bk1: 136a 600352i bk2: 164a 600046i bk3: 162a 600092i bk4: 188a 600287i bk5: 188a 600253i bk6: 136a 600414i bk7: 138a 600264i bk8: 132a 600534i bk9: 134a 600530i bk10: 90a 600660i bk11: 86a 600650i bk12: 28a 600739i bk13: 30a 600784i bk14: 56a 600801i bk15: 52a 600838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00212132
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598252 n_act=143 n_pre=127 n_req=1260 n_rd=1860 n_write=660 bw_util=0.008385
n_activity=11857 dram_eff=0.4251
bk0: 138a 600361i bk1: 140a 600324i bk2: 160a 600124i bk3: 162a 600111i bk4: 188a 600282i bk5: 186a 600273i bk6: 140a 600418i bk7: 138a 600306i bk8: 130a 600577i bk9: 134a 600559i bk10: 88a 600601i bk11: 88a 600660i bk12: 30a 600756i bk13: 26a 600799i bk14: 56a 600801i bk15: 56a 600822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00195494
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598236 n_act=151 n_pre=135 n_req=1260 n_rd=1860 n_write=660 bw_util=0.008385
n_activity=11891 dram_eff=0.4238
bk0: 138a 600339i bk1: 142a 600320i bk2: 166a 600067i bk3: 160a 600106i bk4: 188a 600253i bk5: 188a 600288i bk6: 136a 600392i bk7: 136a 600316i bk8: 134a 600575i bk9: 132a 600580i bk10: 86a 600637i bk11: 90a 600683i bk12: 30a 600720i bk13: 28a 600781i bk14: 56a 600801i bk15: 50a 600858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00221948
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598248 n_act=148 n_pre=132 n_req=1257 n_rd=1858 n_write=656 bw_util=0.008365
n_activity=11738 dram_eff=0.4284
bk0: 140a 600349i bk1: 142a 600358i bk2: 166a 600109i bk3: 162a 600084i bk4: 188a 600258i bk5: 188a 600291i bk6: 136a 600390i bk7: 136a 600307i bk8: 132a 600542i bk9: 134a 600566i bk10: 90a 600617i bk11: 84a 600637i bk12: 28a 600731i bk13: 32a 600708i bk14: 52a 600814i bk15: 48a 600837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00221282
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598246 n_act=149 n_pre=133 n_req=1257 n_rd=1858 n_write=656 bw_util=0.008365
n_activity=11804 dram_eff=0.426
bk0: 142a 600357i bk1: 138a 600368i bk2: 164a 600049i bk3: 160a 600067i bk4: 188a 600264i bk5: 188a 600296i bk6: 140a 600368i bk7: 136a 600333i bk8: 130a 600595i bk9: 134a 600569i bk10: 88a 600587i bk11: 84a 600630i bk12: 30a 600710i bk13: 28a 600778i bk14: 56a 600779i bk15: 52a 600839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00222946
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598274 n_act=137 n_pre=121 n_req=1255 n_rd=1852 n_write=658 bw_util=0.008352
n_activity=11698 dram_eff=0.4291
bk0: 140a 600398i bk1: 136a 600370i bk2: 164a 600039i bk3: 160a 600080i bk4: 188a 600229i bk5: 188a 600293i bk6: 136a 600396i bk7: 136a 600298i bk8: 134a 600545i bk9: 132a 600612i bk10: 86a 600612i bk11: 86a 600675i bk12: 30a 600757i bk13: 30a 600804i bk14: 58a 600776i bk15: 48a 600846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00225275
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598220 n_act=151 n_pre=135 n_req=1268 n_rd=1864 n_write=672 bw_util=0.008439
n_activity=11988 dram_eff=0.4231
bk0: 144a 600385i bk1: 138a 600377i bk2: 164a 600096i bk3: 160a 600127i bk4: 188a 600272i bk5: 188a 600309i bk6: 136a 600350i bk7: 134a 600240i bk8: 132a 600525i bk9: 136a 600584i bk10: 92a 600628i bk11: 82a 600667i bk12: 32a 600714i bk13: 28a 600781i bk14: 56a 600790i bk15: 54a 600823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00204145
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598208 n_act=158 n_pre=142 n_req=1267 n_rd=1862 n_write=672 bw_util=0.008432
n_activity=11961 dram_eff=0.4237
bk0: 136a 600412i bk1: 136a 600343i bk2: 164a 600095i bk3: 160a 600142i bk4: 188a 600257i bk5: 192a 600244i bk6: 138a 600337i bk7: 136a 600255i bk8: 132a 600540i bk9: 132a 600526i bk10: 88a 600665i bk11: 86a 600676i bk12: 34a 600743i bk13: 26a 600796i bk14: 60a 600761i bk15: 54a 600825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00215626
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598224 n_act=148 n_pre=132 n_req=1269 n_rd=1864 n_write=674 bw_util=0.008445
n_activity=11907 dram_eff=0.4263
bk0: 128a 600418i bk1: 136a 600397i bk2: 166a 600111i bk3: 162a 600118i bk4: 188a 600278i bk5: 192a 600266i bk6: 136a 600345i bk7: 138a 600246i bk8: 132a 600530i bk9: 132a 600525i bk10: 90a 600601i bk11: 84a 600667i bk12: 30a 600727i bk13: 34a 600743i bk14: 62a 600765i bk15: 54a 600802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00239584
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598236 n_act=144 n_pre=128 n_req=1267 n_rd=1866 n_write=668 bw_util=0.008432
n_activity=11834 dram_eff=0.4283
bk0: 132a 600372i bk1: 136a 600320i bk2: 164a 600119i bk3: 164a 600106i bk4: 188a 600244i bk5: 192a 600212i bk6: 138a 600378i bk7: 138a 600307i bk8: 132a 600549i bk9: 136a 600599i bk10: 90a 600584i bk11: 82a 600672i bk12: 32a 600713i bk13: 30a 600742i bk14: 58a 600777i bk15: 54a 600792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00268035
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents
MSHR: tag=0x80649380, atomic=0 1 entries : 0x7fbd518dcc80 :  mf: uid=6514604, sid08:w15, part=19, addr=0x80649380, load , size=128, unknown  status = IN_PARTITION_DRAM (789371), 

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598228 n_act=147 n_pre=131 n_req=1269 n_rd=1864 n_write=672 bw_util=0.008439
n_activity=11962 dram_eff=0.424
bk0: 134a 600333i bk1: 136a 600355i bk2: 164a 600129i bk3: 164a 600118i bk4: 188a 600259i bk5: 192a 600242i bk6: 138a 600384i bk7: 140a 600333i bk8: 132a 600567i bk9: 132a 600596i bk10: 88a 600632i bk11: 86a 600640i bk12: 34a 600732i bk13: 26a 600761i bk14: 60a 600764i bk15: 50a 600812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00225941
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598244 n_act=141 n_pre=125 n_req=1266 n_rd=1860 n_write=672 bw_util=0.008425
n_activity=11848 dram_eff=0.4274
bk0: 136a 600341i bk1: 136a 600376i bk2: 166a 600041i bk3: 164a 600064i bk4: 188a 600235i bk5: 192a 600239i bk6: 136a 600391i bk7: 138a 600347i bk8: 132a 600565i bk9: 132a 600584i bk10: 90a 600631i bk11: 84a 600677i bk12: 30a 600710i bk13: 30a 600790i bk14: 58a 600806i bk15: 48a 600840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00215792
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598254 n_act=135 n_pre=119 n_req=1267 n_rd=1866 n_write=668 bw_util=0.008432
n_activity=11863 dram_eff=0.4272
bk0: 140a 600360i bk1: 136a 600360i bk2: 164a 600143i bk3: 164a 600134i bk4: 188a 600265i bk5: 192a 600258i bk6: 138a 600379i bk7: 134a 600368i bk8: 132a 600521i bk9: 136a 600570i bk10: 90a 600647i bk11: 86a 600634i bk12: 32a 600724i bk13: 28a 600752i bk14: 54a 600804i bk15: 52a 600837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00235258
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598252 n_act=134 n_pre=118 n_req=1269 n_rd=1866 n_write=672 bw_util=0.008445
n_activity=11781 dram_eff=0.4309
bk0: 136a 600381i bk1: 138a 600304i bk2: 164a 600122i bk3: 164a 600102i bk4: 188a 600262i bk5: 192a 600261i bk6: 138a 600331i bk7: 136a 600338i bk8: 132a 600578i bk9: 132a 600541i bk10: 88a 600601i bk11: 94a 600530i bk12: 30a 600740i bk13: 30a 600766i bk14: 58a 600798i bk15: 46a 600845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0024391
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598240 n_act=140 n_pre=124 n_req=1269 n_rd=1864 n_write=674 bw_util=0.008445
n_activity=11877 dram_eff=0.4274
bk0: 140a 600352i bk1: 134a 600401i bk2: 164a 600147i bk3: 158a 600117i bk4: 188a 600267i bk5: 192a 600259i bk6: 134a 600299i bk7: 136a 600333i bk8: 132a 600559i bk9: 134a 600579i bk10: 92a 600630i bk11: 92a 600560i bk12: 26a 600765i bk13: 30a 600759i bk14: 58a 600793i bk15: 54a 600813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00241747
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598234 n_act=142 n_pre=126 n_req=1270 n_rd=1866 n_write=674 bw_util=0.008452
n_activity=11925 dram_eff=0.426
bk0: 138a 600368i bk1: 136a 600382i bk2: 162a 600163i bk3: 156a 600179i bk4: 188a 600263i bk5: 192a 600256i bk6: 138a 600363i bk7: 134a 600335i bk8: 132a 600535i bk9: 134a 600524i bk10: 88a 600638i bk11: 92a 600581i bk12: 30a 600703i bk13: 28a 600783i bk14: 58a 600790i bk15: 60a 600785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00254724
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598250 n_act=136 n_pre=120 n_req=1268 n_rd=1866 n_write=670 bw_util=0.008439
n_activity=11853 dram_eff=0.4279
bk0: 136a 600347i bk1: 138a 600388i bk2: 164a 600146i bk3: 156a 600138i bk4: 188a 600286i bk5: 192a 600290i bk6: 134a 600386i bk7: 138a 600336i bk8: 134a 600509i bk9: 132a 600521i bk10: 88a 600649i bk11: 92a 600567i bk12: 28a 600740i bk13: 30a 600811i bk14: 60a 600765i bk15: 56a 600794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00197158
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598248 n_act=131 n_pre=115 n_req=1274 n_rd=1872 n_write=676 bw_util=0.008479
n_activity=11875 dram_eff=0.4291
bk0: 138a 600318i bk1: 134a 600370i bk2: 166a 600105i bk3: 158a 600127i bk4: 188a 600232i bk5: 192a 600242i bk6: 136a 600404i bk7: 136a 600373i bk8: 130a 600554i bk9: 134a 600556i bk10: 92a 600603i bk11: 92a 600576i bk12: 26a 600766i bk13: 30a 600817i bk14: 60a 600816i bk15: 60a 600819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00243743
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598240 n_act=139 n_pre=123 n_req=1270 n_rd=1868 n_write=672 bw_util=0.008452
n_activity=11963 dram_eff=0.4246
bk0: 138a 600354i bk1: 136a 600397i bk2: 164a 600154i bk3: 162a 600111i bk4: 188a 600244i bk5: 192a 600289i bk6: 138a 600363i bk7: 134a 600401i bk8: 132a 600545i bk9: 134a 600560i bk10: 88a 600658i bk11: 92a 600518i bk12: 30a 600726i bk13: 28a 600806i bk14: 56a 600806i bk15: 56a 600815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00249067
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598250 n_act=142 n_pre=126 n_req=1262 n_rd=1858 n_write=666 bw_util=0.008399
n_activity=11809 dram_eff=0.4275
bk0: 132a 600377i bk1: 138a 600366i bk2: 166a 600154i bk3: 160a 600156i bk4: 188a 600242i bk5: 192a 600273i bk6: 134a 600361i bk7: 138a 600359i bk8: 134a 600613i bk9: 132a 600579i bk10: 88a 600652i bk11: 92a 600583i bk12: 28a 600721i bk13: 30a 600803i bk14: 54a 600775i bk15: 52a 600800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00242911
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598236 n_act=147 n_pre=131 n_req=1264 n_rd=1856 n_write=672 bw_util=0.008412
n_activity=11826 dram_eff=0.4275
bk0: 136a 600376i bk1: 134a 600388i bk2: 164a 600161i bk3: 160a 600124i bk4: 184a 600208i bk5: 192a 600269i bk6: 136a 600349i bk7: 136a 600308i bk8: 130a 600583i bk9: 134a 600555i bk10: 92a 600630i bk11: 92a 600538i bk12: 26a 600744i bk13: 30a 600796i bk14: 52a 600815i bk15: 58a 600796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.002113
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598246 n_act=139 n_pre=123 n_req=1267 n_rd=1860 n_write=674 bw_util=0.008432
n_activity=11898 dram_eff=0.426
bk0: 134a 600405i bk1: 138a 600337i bk2: 164a 600110i bk3: 160a 600177i bk4: 188a 600204i bk5: 192a 600224i bk6: 138a 600341i bk7: 132a 600352i bk8: 132a 600607i bk9: 134a 600517i bk10: 88a 600650i bk11: 94a 600548i bk12: 30a 600746i bk13: 28a 600810i bk14: 54a 600783i bk15: 54a 600800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00254059
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=601042 n_nop=598242 n_act=146 n_pre=130 n_req=1262 n_rd=1854 n_write=670 bw_util=0.008399
n_activity=11873 dram_eff=0.4252
bk0: 136a 600428i bk1: 136a 600367i bk2: 160a 600211i bk3: 160a 600142i bk4: 188a 600216i bk5: 192a 600275i bk6: 132a 600322i bk7: 136a 600361i bk8: 134a 600589i bk9: 132a 600574i bk10: 90a 600629i bk11: 90a 600539i bk12: 28a 600747i bk13: 32a 600809i bk14: 56a 600767i bk15: 52a 600785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00198156

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15348, Miss = 933, Miss_rate = 0.061, Pending_hits = 104, Reservation_fails = 6
L2_cache_bank[1]: Access = 16402, Miss = 927, Miss_rate = 0.057, Pending_hits = 110, Reservation_fails = 12
L2_cache_bank[2]: Access = 9536, Miss = 926, Miss_rate = 0.097, Pending_hits = 115, Reservation_fails = 33
L2_cache_bank[3]: Access = 9031, Miss = 924, Miss_rate = 0.102, Pending_hits = 121, Reservation_fails = 56
L2_cache_bank[4]: Access = 9603, Miss = 921, Miss_rate = 0.096, Pending_hits = 102, Reservation_fails = 50
L2_cache_bank[5]: Access = 9661, Miss = 920, Miss_rate = 0.095, Pending_hits = 107, Reservation_fails = 42
L2_cache_bank[6]: Access = 8918, Miss = 921, Miss_rate = 0.103, Pending_hits = 118, Reservation_fails = 58
L2_cache_bank[7]: Access = 9759, Miss = 920, Miss_rate = 0.094, Pending_hits = 115, Reservation_fails = 17
L2_cache_bank[8]: Access = 9796, Miss = 925, Miss_rate = 0.094, Pending_hits = 120, Reservation_fails = 44
L2_cache_bank[9]: Access = 9669, Miss = 929, Miss_rate = 0.096, Pending_hits = 110, Reservation_fails = 32
L2_cache_bank[10]: Access = 11564, Miss = 930, Miss_rate = 0.080, Pending_hits = 118, Reservation_fails = 56
L2_cache_bank[11]: Access = 10624, Miss = 930, Miss_rate = 0.088, Pending_hits = 108, Reservation_fails = 27
L2_cache_bank[12]: Access = 10014, Miss = 929, Miss_rate = 0.093, Pending_hits = 118, Reservation_fails = 62
L2_cache_bank[13]: Access = 42613, Miss = 929, Miss_rate = 0.022, Pending_hits = 105, Reservation_fails = 22
L2_cache_bank[14]: Access = 42415, Miss = 926, Miss_rate = 0.022, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[15]: Access = 41745, Miss = 932, Miss_rate = 0.022, Pending_hits = 118, Reservation_fails = 11
L2_cache_bank[16]: Access = 47498, Miss = 931, Miss_rate = 0.020, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[17]: Access = 48004, Miss = 932, Miss_rate = 0.019, Pending_hits = 117, Reservation_fails = 86
L2_cache_bank[18]: Access = 47044, Miss = 933, Miss_rate = 0.020, Pending_hits = 98, Reservation_fails = 43
L2_cache_bank[19]: Access = 47332, Miss = 933, Miss_rate = 0.020, Pending_hits = 119, Reservation_fails = 9
L2_cache_bank[20]: Access = 47386, Miss = 930, Miss_rate = 0.020, Pending_hits = 116, Reservation_fails = 32
L2_cache_bank[21]: Access = 46457, Miss = 933, Miss_rate = 0.020, Pending_hits = 108, Reservation_fails = 1
L2_cache_bank[22]: Access = 46166, Miss = 933, Miss_rate = 0.020, Pending_hits = 128, Reservation_fails = 17
L2_cache_bank[23]: Access = 48195, Miss = 932, Miss_rate = 0.019, Pending_hits = 142, Reservation_fails = 42
L2_cache_bank[24]: Access = 47290, Miss = 933, Miss_rate = 0.020, Pending_hits = 126, Reservation_fails = 36
L2_cache_bank[25]: Access = 30396, Miss = 933, Miss_rate = 0.031, Pending_hits = 112, Reservation_fails = 1
L2_cache_bank[26]: Access = 16247, Miss = 936, Miss_rate = 0.058, Pending_hits = 98, Reservation_fails = 3
L2_cache_bank[27]: Access = 14942, Miss = 934, Miss_rate = 0.063, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[28]: Access = 13453, Miss = 929, Miss_rate = 0.069, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[29]: Access = 15034, Miss = 928, Miss_rate = 0.062, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[30]: Access = 15825, Miss = 930, Miss_rate = 0.059, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[31]: Access = 14064, Miss = 927, Miss_rate = 0.066, Pending_hits = 117, Reservation_fails = 0
L2_total_cache_accesses = 812031
L2_total_cache_misses = 29729
L2_total_cache_miss_rate = 0.0366
L2_total_cache_pending_hits = 3618
L2_total_cache_reservation_fails = 856
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 213
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1086709
icnt_total_pkts_simt_to_mem=1875877
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.51321
	minimum = 6
	maximum = 80
Network latency average = 9.05285
	minimum = 6
	maximum = 80
Slowest packet = 1623143
Flit latency average = 7.56572
	minimum = 6
	maximum = 76
Slowest flit = 2959827
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00267966
	minimum = 0 (at node 0)
	maximum = 0.0549085 (at node 8)
Accepted packet rate average = 0.00267966
	minimum = 0 (at node 0)
	maximum = 0.0549085 (at node 8)
Injected flit rate average = 0.00803897
	minimum = 0 (at node 0)
	maximum = 0.259695 (at node 8)
Accepted flit rate average= 0.00803897
	minimum = 0 (at node 0)
	maximum = 0.0697555 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5429 (27 samples)
	minimum = 6 (27 samples)
	maximum = 76.1852 (27 samples)
Network latency average = 11.4006 (27 samples)
	minimum = 6 (27 samples)
	maximum = 67.7037 (27 samples)
Flit latency average = 10.9461 (27 samples)
	minimum = 6 (27 samples)
	maximum = 64.0741 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.0187797 (27 samples)
	minimum = 0.00633524 (27 samples)
	maximum = 0.0596317 (27 samples)
Accepted packet rate average = 0.0187797 (27 samples)
	minimum = 0.00633524 (27 samples)
	maximum = 0.0596317 (27 samples)
Injected flit rate average = 0.0421901 (27 samples)
	minimum = 0.0144364 (27 samples)
	maximum = 0.168145 (27 samples)
Accepted flit rate average = 0.0421901 (27 samples)
	minimum = 0.0160044 (27 samples)
	maximum = 0.132534 (27 samples)
Injected packet size average = 2.24658 (27 samples)
Accepted packet size average = 2.24658 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 23 sec (383 sec)
gpgpu_simulation_rate = 126177 (inst/sec)
gpgpu_simulation_rate = 2061 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,1,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,789372)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(0,0,0) tid=(19,16,0)
GPGPU-Sim uArch: cycles simulated: 797872  inst.: 48441465 (ipc=13.6) sim_rate=126149 (inst/sec) elapsed = 0:0:06:24 / Fri Jul 27 19:01:58 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,0,0) tid=(19,13,0)
GPGPU-Sim uArch: cycles simulated: 807372  inst.: 48539825 (ipc=11.9) sim_rate=126077 (inst/sec) elapsed = 0:0:06:25 / Fri Jul 27 19:01:59 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(0,0,0) tid=(19,14,0)
GPGPU-Sim uArch: cycles simulated: 816872  inst.: 48637065 (ipc=11.3) sim_rate=126002 (inst/sec) elapsed = 0:0:06:26 / Fri Jul 27 19:02:00 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(0,0,0) tid=(19,17,0)
GPGPU-Sim uArch: cycles simulated: 825872  inst.: 48732245 (ipc=11.1) sim_rate=125923 (inst/sec) elapsed = 0:0:06:27 / Fri Jul 27 19:02:01 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(0,0,0) tid=(19,20,0)
GPGPU-Sim uArch: cycles simulated: 835372  inst.: 48831245 (ipc=11.0) sim_rate=125853 (inst/sec) elapsed = 0:0:06:28 / Fri Jul 27 19:02:02 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(0,0,0) tid=(19,5,0)
GPGPU-Sim uArch: cycles simulated: 844872  inst.: 48927045 (ipc=10.8) sim_rate=125776 (inst/sec) elapsed = 0:0:06:29 / Fri Jul 27 19:02:03 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(0,0,0) tid=(19,16,0)
GPGPU-Sim uArch: cycles simulated: 854372  inst.: 49025865 (ipc=10.8) sim_rate=125707 (inst/sec) elapsed = 0:0:06:30 / Fri Jul 27 19:02:04 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(0,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 863872  inst.: 49125765 (ipc=10.7) sim_rate=125641 (inst/sec) elapsed = 0:0:06:31 / Fri Jul 27 19:02:05 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(0,0,0) tid=(19,20,0)
GPGPU-Sim uArch: cycles simulated: 873372  inst.: 49222485 (ipc=10.7) sim_rate=125567 (inst/sec) elapsed = 0:0:06:32 / Fri Jul 27 19:02:06 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(0,0,0) tid=(19,18,0)
GPGPU-Sim uArch: cycles simulated: 882872  inst.: 49321885 (ipc=10.7) sim_rate=125500 (inst/sec) elapsed = 0:0:06:33 / Fri Jul 27 19:02:07 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(0,0,0) tid=(19,11,0)
GPGPU-Sim uArch: cycles simulated: 891872  inst.: 49417185 (ipc=10.6) sim_rate=125424 (inst/sec) elapsed = 0:0:06:34 / Fri Jul 27 19:02:08 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(0,0,0) tid=(19,11,0)
GPGPU-Sim uArch: cycles simulated: 901372  inst.: 49515185 (ipc=10.6) sim_rate=125354 (inst/sec) elapsed = 0:0:06:35 / Fri Jul 27 19:02:09 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(0,0,0) tid=(19,14,0)
GPGPU-Sim uArch: cycles simulated: 910872  inst.: 49614805 (ipc=10.6) sim_rate=125289 (inst/sec) elapsed = 0:0:06:36 / Fri Jul 27 19:02:10 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(0,0,0) tid=(19,12,0)
GPGPU-Sim uArch: cycles simulated: 919872  inst.: 49707325 (ipc=10.6) sim_rate=125207 (inst/sec) elapsed = 0:0:06:37 / Fri Jul 27 19:02:11 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(0,0,0) tid=(19,18,0)
GPGPU-Sim uArch: cycles simulated: 929372  inst.: 49807685 (ipc=10.6) sim_rate=125144 (inst/sec) elapsed = 0:0:06:38 / Fri Jul 27 19:02:12 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(0,0,0) tid=(19,14,0)
GPGPU-Sim uArch: cycles simulated: 938872  inst.: 49906105 (ipc=10.6) sim_rate=125077 (inst/sec) elapsed = 0:0:06:39 / Fri Jul 27 19:02:13 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(0,0,0) tid=(19,7,0)
GPGPU-Sim uArch: cycles simulated: 948372  inst.: 50004405 (ipc=10.6) sim_rate=125011 (inst/sec) elapsed = 0:0:06:40 / Fri Jul 27 19:02:14 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(0,0,0) tid=(15,22,0)
GPGPU-Sim uArch: cycles simulated: 957372  inst.: 50107269 (ipc=10.6) sim_rate=124955 (inst/sec) elapsed = 0:0:06:41 / Fri Jul 27 19:02:15 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(0,0,0) tid=(15,20,0)
GPGPU-Sim uArch: cycles simulated: 966872  inst.: 50224529 (ipc=10.7) sim_rate=124936 (inst/sec) elapsed = 0:0:06:42 / Fri Jul 27 19:02:16 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(0,0,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 975872  inst.: 50335989 (ipc=10.8) sim_rate=124903 (inst/sec) elapsed = 0:0:06:43 / Fri Jul 27 19:02:17 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(0,0,0) tid=(15,23,0)
GPGPU-Sim uArch: cycles simulated: 985372  inst.: 50446933 (ipc=10.8) sim_rate=124868 (inst/sec) elapsed = 0:0:06:44 / Fri Jul 27 19:02:18 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(0,0,0) tid=(11,21,0)
GPGPU-Sim uArch: cycles simulated: 995372  inst.: 50549773 (ipc=10.8) sim_rate=124814 (inst/sec) elapsed = 0:0:06:45 / Fri Jul 27 19:02:19 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(0,0,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 1005372  inst.: 50645217 (ipc=10.7) sim_rate=124741 (inst/sec) elapsed = 0:0:06:46 / Fri Jul 27 19:02:20 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,0,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 1015872  inst.: 50732049 (ipc=10.6) sim_rate=124648 (inst/sec) elapsed = 0:0:06:47 / Fri Jul 27 19:02:21 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(0,0,0) tid=(3,24,0)
GPGPU-Sim uArch: cycles simulated: 1026372  inst.: 50806641 (ipc=10.5) sim_rate=124526 (inst/sec) elapsed = 0:0:06:48 / Fri Jul 27 19:02:22 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(0,0,0) tid=(19,19,0)
GPGPU-Sim uArch: cycles simulated: 1037872  inst.: 50873285 (ipc=10.3) sim_rate=124384 (inst/sec) elapsed = 0:0:06:49 / Fri Jul 27 19:02:23 2018
GPGPU-Sim uArch: cycles simulated: 1049872  inst.: 50922389 (ipc=10.0) sim_rate=124200 (inst/sec) elapsed = 0:0:06:50 / Fri Jul 27 19:02:24 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (269490,789372), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 28 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 10.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 269491
gpu_sim_insn = 2625004
gpu_ipc =       9.7406
gpu_tot_sim_cycle = 1058863
gpu_tot_sim_insn = 50951045
gpu_tot_ipc =      48.1186
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1735
gpu_stall_icnt2sh    = 61894
gpu_total_sim_rate=124270

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2949475
	L1I_total_cache_misses = 6277
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 97871, Miss = 41160, Miss_rate = 0.421, Pending_hits = 4153, Reservation_fails = 79481
	L1D_cache_core[1]: Access = 97905, Miss = 40672, Miss_rate = 0.415, Pending_hits = 4342, Reservation_fails = 80901
	L1D_cache_core[2]: Access = 155717, Miss = 61401, Miss_rate = 0.394, Pending_hits = 5484, Reservation_fails = 128246
	L1D_cache_core[3]: Access = 153729, Miss = 60605, Miss_rate = 0.394, Pending_hits = 5830, Reservation_fails = 124864
	L1D_cache_core[4]: Access = 153677, Miss = 60287, Miss_rate = 0.392, Pending_hits = 5761, Reservation_fails = 124186
	L1D_cache_core[5]: Access = 148990, Miss = 59122, Miss_rate = 0.397, Pending_hits = 4247, Reservation_fails = 105512
	L1D_cache_core[6]: Access = 154149, Miss = 60619, Miss_rate = 0.393, Pending_hits = 6000, Reservation_fails = 123285
	L1D_cache_core[7]: Access = 85862, Miss = 34606, Miss_rate = 0.403, Pending_hits = 3473, Reservation_fails = 61229
	L1D_cache_core[8]: Access = 89059, Miss = 36057, Miss_rate = 0.405, Pending_hits = 3404, Reservation_fails = 60625
	L1D_cache_core[9]: Access = 137112, Miss = 36978, Miss_rate = 0.270, Pending_hits = 19321, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 250590, Miss = 85401, Miss_rate = 0.341, Pending_hits = 13620, Reservation_fails = 184485
	L1D_cache_core[11]: Access = 201037, Miss = 60416, Miss_rate = 0.301, Pending_hits = 4257, Reservation_fails = 48277
	L1D_cache_core[12]: Access = 155545, Miss = 44655, Miss_rate = 0.287, Pending_hits = 4001, Reservation_fails = 76243
	L1D_cache_core[13]: Access = 202083, Miss = 60245, Miss_rate = 0.298, Pending_hits = 4274, Reservation_fails = 105212
	L1D_cache_core[14]: Access = 146804, Miss = 57163, Miss_rate = 0.389, Pending_hits = 4570, Reservation_fails = 103309
	L1D_total_cache_accesses = 2230130
	L1D_total_cache_misses = 799387
	L1D_total_cache_miss_rate = 0.3584
	L1D_total_cache_pending_hits = 92737
	L1D_total_cache_reservation_fails = 1490235
	L1D_cache_data_port_util = 0.204
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 83363
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1319374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 471264
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82800
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 723034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1018971
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2943198
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6277
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11882, 11882, 11861, 11861, 11861, 11861, 11861, 11861, 7237, 7237, 6930, 6930, 6965, 6965, 6930, 6930, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 5965, 
gpgpu_n_tot_thrd_icount = 171327616
gpgpu_n_tot_w_icount = 5353988
gpgpu_n_stall_shd_mem = 2170553
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76350
gpgpu_n_mem_write_global = 764662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 6938102
gpgpu_n_store_insn = 3377456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2457180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2170553
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3003282	W0_Idle:1029321	W0_Scoreboard:3730815	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148238	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1363152
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 610800 {8:76350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41782384 {40:586480,72:92337,136:85845,}
traffic_breakdown_coretomem[INST_ACC_R] = 2880 {8:360,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10383600 {136:76350,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6117296 {8:764662,}
traffic_breakdown_memtocore[INST_ACC_R] = 48960 {136:360,}
maxmrqlatency = 72 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 191 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 1058862 
mrq_lat_table:23297 	12461 	3642 	1225 	741 	281 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	837460 	3557 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	156268 	85181 	223931 	375971 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42793 	24123 	8171 	1244 	42 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	202817 	267198 	244 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2095 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        32        32        32        32        32        32        32        36        24        22         6         6 
dram[1]:        34        34        38        36        32        32        32        32        32        32        40        34        22        22         6         6 
dram[2]:        34        34        38        36        32        32        32        32        32        32        38        34        22        22         6         6 
dram[3]:        34        34        38        36        32        32        32        32 
GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (18,1,1) blockDim = (32,32,1) 
       32        32        36        34        22        22         7         6 
dram[4]:        34        34        38        36        32        32        32        32        32        32        36        34        22        22         6         6 
dram[5]:        34        34        38        36        32        32        32        32        32        32        36        34        22        22         6         6 
dram[6]:        18        34        38        36        32        32        32        32        32        32        36        34        22        22         6         9 
dram[7]:        20        34        38        36        32        32        32        32        32        32        36        34        22        22         6         9 
dram[8]:        20        34        38        36        32        32        32        32        32        32        36        34        22        22         6         8 
dram[9]:        36        34        38        38        32        32        32        32        32        32        36        36        22        20         6         7 
dram[10]:        36        36        36        38        32        32        32        32        32        32        36        36        22        20         6         7 
dram[11]:        28        36        36        38        32        32        32        32        32        32        36        36        22        20         6         8 
dram[12]:        28        36        36        38        32        32        32        32        32        32        36        35        22        20         7         6 
dram[13]:        36        35        36        38        32        32        32        32        32        32        32        34        22        20         6        11 
dram[14]:        36        34        36        38        32        32        32        32        32        32        36        34        22        20         6         9 
dram[15]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         9 
dram[16]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         6 
dram[17]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         7         5 
dram[18]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         6 
dram[19]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         6 
dram[20]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         6 
dram[21]:        36        32        36        38        32        32        32        32        32        32        36        38        24        20         8         8 
dram[22]:        36        32        36        38        32        32        32        32        32        32        24        42        22        20         7         8 
dram[23]:        28        32        36        36        32        32        32        32        32        32        24        42        22        20         6         6 
dram[24]:        28        32        36        36        32        32        32        32        32        32        36        42        22        20         6         6 
dram[25]:        28        32        36        36        32        32        32        32        32        32        36        42        22        20         6         6 
dram[26]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         6         6 
dram[27]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         7         6 
dram[28]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         9         9 
dram[29]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         8         7 
dram[30]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         6        11 
dram[31]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         6         6 
maximum service time to same row:
dram[0]:    160500    144056    109156    109389     95468     82404    141562    110723     91947     91954    118296    109122    136311    145931    116341    115430 
dram[1]:    143179    142262    167757    168489     98230     77197    109925    123151     91913     92351    116728    107696    134322    143821    114619    124188 
dram[2]:    141433    151091    167761    166874    101227    109348    115709    105601     92052     91776    114705    105781    150626    141647    132095    113661 
dram[3]:    158966    140515    165828    108995     52298    111763    121284    114817     92048     92447    112817    103701    148616    139460    112857    111877 
dram[4]:    139689    138754    164101    165164     64625    110639    108812    105591     93302     92023     91596    119588    146564    137414    111107    120848 
dram[5]:    137921    147700    164240    108605     70299    110472    111489     98836     92077     93107     95133    117525    145326    135338    128684    110214 
dram[6]:    155572    145968    108997    109524     75282    109738    109662    122693     92092     92087     90672    105375    143223    151548    109333    127858 
dram[7]:    145146    163343    109517    108899     86536    109683    120872    128847     92175     91855     85649    113472    141027    149364    116549    117446 
dram[8]:    143405    144246    109438    109362     90376    109368    125553    129317     91922     91911    103828    111378    138942    147165    125275    115669 
dram[9]:    152196    142484    167858    109662     93328    109617    110930    139952     92012     92339    119646     98544    136890    145711    114783    124452 
dram[10]:    141662    159980    109741    166364     96430    108994    123305    101469     92937     91762    118090    107400    134713    143690    113024    113909 
dram[11]:    139912    140727    165867     87541     49668    112907    111212    116557     91846     95725    115433    105201    150960    141687    121919    112144 
dram[12]:    148788    138982    164227    164532     52255    110503    108926    103913     92105     92129     89730     89836    148850    139646    111315    121034 
dram[13]:    138142    156596    109465    105855     62911    109297    112069     91263     92279     91996     86424    103252    147841    137699    109571    110363 
dram[14]:    155802    146173    109595    109521     69170    109695    116672    122166     92100     92182    105029     95437    145773    135738    118541    117594 
dram[15]:    145378    144429    109359    109584     97314    110017    119278    127862     92281     91957    102914     98017    143813    152090    116783    117578 
dram[16]:    143630    153184    109453    109203    100424     90946    124977    129567     91929     91922    100781     93831    141748    150025    125528    115876 
dram[17]:    152399    142437    167929    109833    102598     93968    111800    138362     92011     93177    102831    112206    139739    148037    115013    114133 
dram[18]:    141841    140787    108707    166494    106198     87899    109993    112528     91807     91932    119361    110217    137829    145961    113256    114177 
dram[19]:    140093    149676    166037    164759     95900     65980    102180    113967     91977     91951    112077     85212    135783    143968    122112    112426 
dram[20]:    148995    135986    164743    110236     71458     46234     91722    102041     92071     92225    110118     85056    152181    141930    111480    110688 
dram[21]:    138363    154444    109083    109929     68892     63596    113941    110151     92784     92134    108026    103912    150091    139887    109736    110690 
dram[22]:    145591    143445    109598    109260     64734     68819    119122    128692     92060     92159    111059    120033    146996    137936    118686    117906 
dram[23]:    145590    141664    109179    109408     92632     81026    120490    137451     92303     91897    109096    118459    144854    136780    117018    126604 
dram[24]:    143825    150355    109340    109330     95568     84958    129108    131385     91883     91960    107128    116440    142719    153003    134400    116138 
dram[25]:    142079    139845    168455    101126     97874     88051    119440    110445     91919     91756    105180    113874    140537    150837    115254    114385 
dram[26]:    142080    138055    166712    166683     91915     90180    109037    115151     91771     91816    103463    112481    138305    148706    113530    123190 
dram[27]:    140332    146800     87861    164918     84716     78088    112850    117942     92463     92059    119632    110203    136241    146532    131045    112610 
dram[28]:    138587    136126    164739    109063     79849     87362     88036    100688     92006     92188    117299    107779    134106    144330    111746    110853 
dram[29]:    138586    162333     93305    109468     73655     75551     82583    121474     92723     92055    115271    106261    150379    142288    110000    119772 
dram[30]:    145799    144158     97789    109131     41090     42931    118128    125463     92018     92465    113644    104218    150221    140204    127602    118106 
dram[31]:    154518    141745    109028    109258     79309     66819    117558    135552     92206     91719    111633    110764    148071    138235    117190    135448 
average row accesses per activate:
dram[0]:  6.750000  6.357143 24.400000 24.200001 22.500000 19.428572  4.363636  3.846154 15.500000 14.666667  9.571428  8.000000  9.333333  8.333333  2.916667  2.833333 
dram[1]:  5.187500  5.000000 17.571428 24.200001 22.500000 19.428572  4.950000  4.900000 14.833333 15.000000 13.400000 11.800000  8.666667  8.333333  2.750000  3.500000 
dram[2]:  4.941176  5.733333 24.600000 23.799999 22.500000 26.799999  4.950000  4.950000 14.833333 17.200001 12.800000  9.666667  9.000000  8.666667  2.666667  2.500000 
dram[3]:  3.952381  5.800000 25.000000 24.000000 15.000000 26.799999  4.454545  5.555555 14.666667 14.333333 12.600000 10.000000  8.333333  8.666667  3.500000  2.750000 
dram[4]:  4.047619  5.666667 24.799999 24.200001 15.000000 26.799999  6.187500  4.590909 14.333333 14.833333  8.857142 11.200000  8.333333  8.666667  2.909091  3.300000 
dram[5]:  4.421052  7.909091 24.799999 24.000000 19.428572 26.600000  6.466667  5.555555 14.500000 14.500000  8.571428 11.600000  9.000000  8.666667  2.818182  3.300000 
dram[6]:  4.095238  6.692307 24.400000 23.600000 19.428572 26.600000  4.800000  4.681818 14.666667 14.166667 10.166667 11.600000  8.666667  8.666667  3.000000  3.500000 
dram[7]:  5.000000  6.071429 24.400000 23.600000 19.428572 26.600000  3.535714  5.050000 14.000000 14.833333 10.500000 11.400000  9.000000  8.000000  2.285714  4.000000 
dram[8]:  4.888889  5.500000 24.400000 23.799999 19.428572 26.600000  4.900000  4.857143 17.600000 15.000000 12.000000 11.600000  9.000000  8.333333  2.833333  3.750000 
dram[9]:  4.684210  5.733333 24.400000 25.200001 19.142857 26.799999  4.363636  4.208333 14.500000 18.000000 12.200000  7.375000  8.666667  8.000000  2.833333  3.750000 
dram[10]:  4.684210  4.736842 23.600000 25.200001 22.166666 26.400000  4.900000  3.666667 14.500000 15.000000 12.200000  8.428572  9.000000  7.333333  2.833333  3.200000 
dram[11]:  3.708333  4.333333 24.600000 17.714285 14.777778 26.400000  4.454545  3.571429 17.400000 14.166667 12.200000 10.000000  8.666667  8.000000  3.400000  3.625000 
dram[12]:  3.913043  5.687500 24.799999 17.857143 14.777778 26.400000  4.454545  3.535714 14.500000 14.500000 12.400000  9.666667  8.333333  6.500000  4.000000  2.800000 
dram[13]:  4.333333  5.235294 24.600000 24.799999 19.000000 26.400000  3.642857  4.083333 14.333333 14.666667  6.777778 11.200000  8.666667  6.000000  2.428571  5.000000 
dram[14]:  5.000000  5.176471 24.600000 24.799999 19.142857 26.200001  4.500000  3.807692 14.500000 10.750000  8.571428 11.400000  8.666667  8.333333  3.500000  3.500000 
dram[15]:  5.411765  5.562500 24.400000 24.799999 19.142857 26.200001  3.592592  2.941176 15.166667 14.833333 10.500000 11.200000  9.333333  7.666667  2.833333  3.875000 
dram[16]:  5.176471  4.888889 24.400000 24.799999 22.333334 15.000000  3.125000  3.413793 14.833333 14.833333 10.000000  8.428572  9.666667  7.333333  3.600000  2.583333 
dram[17]:  5.600000  6.769231 24.600000 25.400000 22.333334 19.285715  3.464286  3.333333 15.000000 15.000000 12.400000 11.400000  9.000000  6.500000  3.083333  2.666667 
dram[18]:  4.777778  4.888889 24.400000 25.400000 22.333334 15.111111  4.500000  4.166667 17.799999 14.500000 12.200000  8.000000  9.333333  6.000000  2.916667  3.300000 
dram[19]:  4.684210  4.400000 24.200001 25.400000 14.777778 15.111111  4.454545  5.210526 15.333333 14.500000 12.200000  8.285714  9.666667  7.333333  3.000000  2.583333 
dram[20]:  4.285714  5.500000 24.200001 21.000000 14.777778 15.111111  7.071429  3.920000 15.000000 14.666667 12.000000  9.500000  8.666667  8.333333  2.916667  2.727273 
dram[21]:  5.411765  5.375000 24.000000 21.000000 14.777778 19.428572  5.000000  4.800000 15.166667 14.833333  8.714286 10.333333  9.000000  8.000000  2.750000  3.555556 
dram[22]:  5.625000  5.800000 24.200001 21.000000 14.777778 19.428572  4.545455  4.900000 17.799999 15.000000  6.555555 13.000000  8.666667  8.333333  4.375000  2.900000 
dram[23]:  4.600000  7.083333 24.200001 20.500000 19.142857 19.285715  3.730769  4.950000 14.833333 15.000000  6.777778 13.000000  8.000000  8.333333  3.181818  3.300000 
dram[24]:  5.352941  7.818182 23.799999 24.400000 19.142857 19.285715  3.769231  3.730769 15.000000 15.333333  9.833333 13.000000  9.000000  7.666667  2.500000  3.600000 
dram[25]:  5.000000  6.692307 24.000000 24.000000 22.333334 19.285715  4.000000  4.500000 18.000000 17.600000 10.000000  9.428572  8.666667  8.000000  3.000000  2.833333 
dram[26]:  5.352941  6.538462 17.571428 24.400000 16.750000 19.285715  5.388889  4.083333 14.833333 15.000000 12.600000 13.000000  8.333333  8.000000  3.600000  4.500000 
dram[27]:  5.352941  6.142857 17.428572 24.799999 14.888889 17.000000  4.125000  4.409091 14.833333 15.000000 11.600000  9.285714  9.000000  7.666667  3.400000  3.777778 
dram[28]:  5.176471  5.437500 17.571428 24.600000 19.000000 15.111111  4.454545  3.500000 11.125000 14.666667 11.600000  9.285714  8.666667  8.000000  4.125000  3.555556 
dram[29]:  5.294117  5.312500 17.428572 24.400000 14.555555 15.111111  4.590909  3.333333 14.333333 14.666667 12.200000 10.833333  8.000000  8.333333  2.909091  3.888889 
dram[30]:  5.800000  6.692307 24.799999 24.400000 15.000000 15.111111  4.434783  4.000000 14.833333 14.666667  8.857142 11.166667  8.666667  8.000000  2.750000  3.666667 
dram[31]:  6.285714  5.733333 24.200001 24.400000 19.285715 15.111111  3.960000  3.769231 15.166667 11.125000 12.200000 12.600000  8.333333  8.666667  3.090909  2.285714 
average row locality = 41658/4973 = 8.376835
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        69        82        85       101       100        69        70        70        67        49        47        18        15        29        28 
dram[1]:        66        67        82        85       101       100        71        69        67        69        50        44        16        15        27        29 
dram[2]:        66        68        83        83       101       100        71        69        68        67        48        45        17        16        26        29 
dram[3]:        65        69        85        82       101       100        70        71        69        66        46        45        15        16        29        27 
dram[4]:        67        67        84        83       101       100        71        70        67        69        47        43        15        16        26        27 
dram[5]:        66        69        84        82       102        99        70        69        68        68        45        44        17        16        25        27 
dram[6]:        68        69        82        80       102        99        69        71        69        67        46        45        16        16        27        24 
dram[7]:        67        67        82        80       102        99        71        69        66        70        47        44        17        14        26        28 
dram[8]:        68        70        82        81       102        99        70        71        68        68        45        45        17        15        28        26 
dram[9]:        69        68        82        84       100       100        70        70        68        69        46        45        16        16        28        26 
dram[10]:        69        70        80        84        99        99        72        70        67        69        45        46        17        14        28        28 
dram[11]:        69        71        83        82        99       100        70        70        69        67        45        47        16        16        28        25 
dram[12]:        70        71        84        83        99       100        70        70        68        68        47        44        15        18        26        24 
dram[13]:        71        69        83        82        99       100        72        70        67        69        46        43        16        16        28        26 
dram[14]:        70        68        83        82       100        99        69        70        69        68        45        44        16        17        29        24 
dram[15]:        72        69        82        82       100        99        69        69        68        70        48        43        18        15        28        27 
dram[16]:        68        68        82        82       100       101        71        70        67        68        46        45        19        14        30        27 
dram[17]:        64        68        83        84       100       101        70        71        67        68        47        44        17        18        31        27 
dram[18]:        66        68        82        85       100       102        71        70        68        70        46        43        18        16        29        27 
dram[19]:        67        68        83        85        99       102        71        71        68        68        45        45        19        14        30        25 
dram[20]:        68        68        83        84        99       102        70        71        68        67        47        44        16        17        29        24 
dram[21]:        70        68        84        84        99       102        71        69        68        69        47        45        17        16        27        26 
dram[22]:        68        69        85        84        99       102        71        70        68        68        46        48        16        17        29        23 
dram[23]:        70        67        85        81       100       101        68        70        68        69        48        47        14        17        29        27 
dram[24]:        69        68        83        80       100       101        70        69        68        69        46        48        17        15        29        30 
dram[25]:        68        69        84        80       100       101        69        71        68        68        46        48        16        16        30        28 
dram[26]:        69        67        85        82       100       101        70        70        66        69        48        48        15        16        30        30 
dram[27]:        69        68        84        84       100       102        71        68        68        69        45        48        17        15        28        28 
dram[28]:        66        69        85        83        99       102        69        70        69        68        45        48        16        16        27        26 
dram[29]:        68        67        84        82        97       102        70        70        67        68        48        48        14        17        26        29 
dram[30]:        67        69        86        82        99       102        71        68        68        68        46        49        16        16        27        27 
dram[31]:        68        68        85        82        99       102        68        70        69        68        47        46        15        18        28        26 
total reads: 30661
bank skew: 102/14 = 7.29
chip skew: 966/949 = 1.02
number of total write accesses:
dram[0]:        16        20        40        36        34        36        27        30        23        21        18        17        10        10         6         6 
dram[1]:        17        18        41        36        34        36        28        29        22        21        17        15        10        10         6         6 
dram[2]:        18        18        40        36        34        34        28        30        21        19        16        13        10        10         6         6 
dram[3]:        18        18        40        38        34        34        28        29        19        20        17        15        10        10         6         6 
dram[4]:        18        18        40        38        34        34        28        31        19        20        15        13        10        10         6         6 
dram[5]:        18        18        40        38        34        34        27        31        19        19        15        14        10        10         6         6 
dram[6]:        18        18        40        38        34        34        27        32        19        18        15        13        10        10         6         4 
dram[7]:        18        18        40        38        34        34        28        32        18        19        16        13        10        10         6         4 
dram[8]:        20        18        40        38        34        34        28        31        20        22        15        13        10        10         6         4 
dram[9]:        20        18        40        42        34        34        26        31        19        21        15        14        10         8         6         4 
dram[10]:        20        20        38        42        34        33        26        29        20        21        16        13        10         8         6         4 
dram[11]:        20        20        40        42        34        32        28        30        18        18        16        13        10         8         6         4 
dram[12]:        20        20        40        42        34        32        28        29        19        19        15        14        10         8         6         4 
dram[13]:        20        20        40        42        34        32        30        28        19        19        15        13        10         8         6         4 
dram[14]:        20        20        40        42        34        32        30        29        18        18        15        13        10         8         6         4 
dram[15]:        20        20        40        42        34        32        28        31        23        19        15        13        10         8         6         4 
dram[16]:        20        20        40        42        34        34        29        29        22        21        14        14        10         8         6         4 
dram[17]:        20        20        40        43        34        34        27        29        23        22        15        13        10         8         6         5 
dram[18]:        20        20        40        42        34        34        28        30        21        17        15        13        10         8         6         6 
dram[19]:        22        20        38        42        34        34        27        28        24        19        16        13        10         8         6         6 
dram[20]:        22        20        38        42        34        34        29        27        22        21        13        13        10         8         6         6 
dram[21]:        22        18        36        42        34        34        29        27        23        20        14        17        10         8         6         6 
dram[22]:        22        18        36        42        34        34        29        28        21        22        13        17        10         8         6         6 
dram[23]:        22        18        36        42        34        34        29        29        21        21        13        18        10         8         6         6 
dram[24]:        22        18        36        42        34        34        28        28        22        23        13        17        10         8         6         6 
dram[25]:        22        18        36        40        34        34        27        28        22        20        14        18        10         8         6         6 
dram[26]:        22        18        38        40        34        34        27        28        23        21        15        17        10         8         6         6 
dram[27]:        22        18        38        40        34        34        28        29        21        21        13        17        10         8         6         6 
dram[28]:        22        18        38        40        34        34        29        28        20        20        13        17        10         8         6         6 
dram[29]:        22        18        38        40        34        34        31        30        19        20        13        17        10         8         6         6 
dram[30]:        20        18        38        40        36        34        31        28        21        20        16        18        10         8         6         6 
dram[31]:        20        18        36        40        36        34        31        28        22        21        14        17        10         8         6         6 
total reads: 10997
bank skew: 43/4 = 10.75
chip skew: 350/336 = 1.04
average mf latency per bank:
dram[0]:       2231      1372       201      3500      7785      8173       312       312       356       332       260       275      1669      2332      1662      1516
dram[1]:       2109      1383       771      4190      9150      8010       323       317       361       322       274       289       197      1956      1207      1708
dram[2]:       2103      1486       204      4264      7500       795       329       343       367       325       288       290       155      1874      1551      1790
dram[3]:       1880      1688       207      3822      6511       749       319       334       382       331       275       288       149      2396      1610      1595
dram[4]:       1788      1147       207      3741      7680       720       331       324       378       337       286       278       153      2295      1081      1495
dram[5]:       1872      1391       211      2343      7491       731       329       328       372       341       282       272       153      1952      1410      1154
dram[6]:       2043      1274       206       218      6972       786       322       326       377       354       261       294       195      2274      1250      1762
dram[7]:       1747      1349       203       229      8235       765       333       310       364       355       257       286       197      1869      1056      2150
dram[8]:       1620      1075       207       239      8250       784       330       301       363       340       251       289       190      1369      1872      1913
dram[9]:       1589      1372       206      1163      6716       742       334       291       383       358       226       294       200      1923      1724      2373
dram[10]:       1555      1626       222      1176      8043       789       346      1422       377       364       216       284       194      2603      1708      1970
dram[11]:       1504      1559       204      1162      7900       812       332       292       384       361       224       287       160      2493      1918      1366
dram[12]:       1631      1560       208      1143      7725       779       337       297       379       361       232       303       155      2092      1089      1497
dram[13]:       1667      1755       211      1186      8420       786       322       297       375       375       238       274       153      2820    202263      1331
dram[14]:       1375      1746       211      1197      8333       842       306       297       379       372       242       280       150      2109    196346      1173
dram[15]:       1368      1584       211      1195      6829       814       315       290       348       373       257       292      1287      2643    202021      1988
dram[16]:       1989      1755       210       837      8079      6516       324       295       337       375       258       284      1658      2302    190617      1777
dram[17]:       1842      1785       207       238      7994      7688       335       298       328       359       276       307      2180      2668    185971      1724
dram[18]:       1853      1869       202       257      6854      7403       342       286       337       378       261       296      2184      2696    195931      1835
dram[19]:       1682      2006       209       233      8457      7488       342       291       324       369       262       308      1754      2195    191744       973
dram[20]:       1546      1469       208       229      8429      8274       327       300       334       351       293       304      2409      1612    131131      1222
dram[21]:       1697      1527       228       231      6836      8115       332       301       323       358       292       279      1922      2154    207397      1173
dram[22]:       1614      1674       233       233      7402      6645       338       305       338       371       291       264      2352      2484    195776      1048
dram[23]:       1605      1707       218       235      8610      7622       338       302       334       360       300       256      2134      2088    196140      1137
dram[24]:       1563      1505       231       232      7294      7465       322       301       329       362       298       279      2303      2634    196146      1402
dram[25]:       1688      1690       223       237      7696      6545       333       293       320       371       284       278      2438      2527     64801      1195
dram[26]:       1624      1786       214       245      8937      8185       341       295       316       369       288       267      1987      2037      1600      1564
dram[27]:       1462      1586       214       246      7554      8150       333       286       328       364       277       272      1462      2105      1447       789
dram[28]:       1501      1675       216       233      6888      6630       328       283       334       377       278       273      1989      2524      1126       756
dram[29]:       1614      1562       207       236      8226      7280       321       291       349       361       310       273      2478      2357       942       962
dram[30]:       1408      1739      3876       233      7857      8400       322       311       328       362       281       267      1908      2116      1148       740
dram[31]:       1279      1847      4192       241      7017      7308       328       311       325       363       294       260      2414      2320      1370       816
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       286       276       250       277       271       255       280       228       381       379
dram[1]:        350       408       475       343       385       273       272       271       271       252       254       253       243       225       306       314
dram[2]:        378       448       483       524       264       359       309       273       252       251       252       250       269       234       415       413
dram[3]:        343       400       275       263       273       302       268       269       253       270       250       250       224       216       332       343
dram[4]:        299       346       252       260       307       256       271       276       273       266       272       252       272       264       326       307
dram[5]:        307       363       286       267       254       301       268       279       270       254       270       257       221       242       369       327
dram[6]:        386       381       454       325       414       360       271       273       252       252       252       269       275       238       361       310
dram[7]:        369       408       275       269       263       259       282       278       257       271       255       252       277       215       328       278
dram[8]:        295       358       253       263       311       324       274       273       254       271       271       271       221       230       260       261
dram[9]:        293       341       330       253       325       287       271       279       271       253       250       253       275       229       347       259
dram[10]:        381       413       297       310       303       258       271       291       252       266       250       252       231       295       325       313
dram[11]:        322       315       263       253       277       285       331       272       254       259       252       253       287       261       281       294
dram[12]:        364       356       285       277       281       254       339       273       265       268       268       292       282       436       430       422
dram[13]:        396       407       318       293       338       320       274       271       255       253       266       254       230       407       324       400
dram[14]:        313       380       280       259       264       373       270       271       264       252       270       251       220       250       320       384
dram[15]:        340       420       269       258       278       262       272       271       269       252       271       271       231       235       352       364
dram[16]:        323       373       265       264       533       503       271       274       254       276       253       252       269       242       262       272
dram[17]:        403       343       268       263       409       427       289       273       256       274       260       274       224       450       283       316
dram[18]:        366       329       258       255       321       281       271       273       254       257       275       254       253       391       309       331
dram[19]:        422       349       275       262       328       320       304       271       253       252       252       269       265       233       382       383
dram[20]:        376       305       272       253       508       438       269       273       255       260       254       253       217       290       261       261
dram[21]:        293       287       289       252       392       328       274       277       278       256       257       255       288       294       338       291
dram[22]:        332       267       285       269       659       664       277       280       279       273       255       270       245       244       394       345
dram[23]:        445       537       558       263       454       359       276       274       262       261       257       261       275       286       295       279
dram[24]:        417       503       530       256       341       320       278       274       274       275       254       257       260       254       329       403
dram[25]:        426       445       465       254       255       313       273       273       276       272       267       251       265       294       304       266
dram[26]:        473       423       389       257       277       281       272       271       252       268       273       254       259       259       296       309
dram[27]:        345       432       262       251       266       317       273       271       252       268       254       272       230       234       260       267
dram[28]:        352       440       271       256       397       355       281       270       255       263       252       267       266       223       312       367
dram[29]:        360       439       489       255       405       399       271       286       256       264       254       260       233       270       319       355
dram[30]:        376       447       497       251       371       443       271       301       254       267       255       254       231       269       288       278
dram[31]:        455       532       305       258       375       385       271       269       252       254       257       252       257       221       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803318 n_act=155 n_pre=139 n_req=1314 n_rd=1928 n_write=700 bw_util=0.006519
n_activity=12346 dram_eff=0.4257
bk0: 130a 805675i bk1: 138a 805579i bk2: 164a 805311i bk3: 170a 805360i bk4: 202a 805436i bk5: 200a 805405i bk6: 138a 805565i bk7: 140a 805527i bk8: 140a 805680i bk9: 134a 805678i bk10: 98a 805709i bk11: 94a 805769i bk12: 36a 805904i bk13: 30a 805923i bk14: 58a 805960i bk15: 56a 805974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00155165
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803352 n_act=148 n_pre=132 n_req=1304 n_rd=1916 n_write=692 bw_util=0.00647
n_activity=12354 dram_eff=0.4222
bk0: 132a 805655i bk1: 134a 805562i bk2: 164a 805305i bk3: 170a 805383i bk4: 202a 805431i bk5: 200a 805397i bk6: 142a 805528i bk7: 138a 805527i bk8: 134a 805709i bk9: 138a 805731i bk10: 100a 805783i bk11: 88a 805837i bk12: 32a 805936i bk13: 30a 805950i bk14: 54a 805984i bk15: 58a 805998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146606
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803370 n_act=147 n_pre=131 n_req=1296 n_rd=1914 n_write=678 bw_util=0.00643
n_activity=12188 dram_eff=0.4253
bk0: 132a 805630i bk1: 136a 805602i bk2: 166a 805220i bk3: 166a 805315i bk4: 202a 805436i bk5: 200a 805404i bk6: 142a 805537i bk7: 138a 805540i bk8: 136a 805704i bk9: 134a 805740i bk10: 96a 805818i bk11: 90a 805842i bk12: 34a 805918i bk13: 32a 805948i bk14: 52a 805987i bk15: 58a 805980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00156281
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803358 n_act=151 n_pre=135 n_req=1298 n_rd=1912 n_write=684 bw_util=0.00644
n_activity=12275 dram_eff=0.423
bk0: 130a 805613i bk1: 138a 805581i bk2: 170a 805306i bk3: 164a 805368i bk4: 202a 805417i bk5: 200a 805429i bk6: 140a 805566i bk7: 142a 805527i bk8: 138a 805735i bk9: 132a 805705i bk10: 92a 805822i bk11: 90a 805851i bk12: 30a 805908i bk13: 32a 805934i bk14: 58a 805977i bk15: 54a 805984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142141
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803372 n_act=149 n_pre=133 n_req=1293 n_rd=1906 n_write=680 bw_util=0.006415
n_activity=12140 dram_eff=0.426
bk0: 134a 805618i bk1: 134a 805591i bk2: 168a 805325i bk3: 166a 805353i bk4: 202a 805402i bk5: 200a 805421i bk6: 142a 805580i bk7: 140a 805481i bk8: 134a 805679i bk9: 138a 805686i bk10: 94a 805796i bk11: 86a 805856i bk12: 30a 805929i bk13: 32a 805910i bk14: 52a 806017i bk15: 54a 806005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00154545
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803404 n_act=136 n_pre=120 n_req=1290 n_rd=1902 n_write=678 bw_util=0.0064
n_activity=12181 dram_eff=0.4236
bk0: 132a 805648i bk1: 138a 805596i bk2: 168a 805228i bk3: 164a 805370i bk4: 204a 805433i bk5: 198a 805420i bk6: 140a 805602i bk7: 138a 805499i bk8: 136a 805727i bk9: 136a 805750i bk10: 90a 805753i bk11: 88a 805860i bk12: 34a 805910i bk13: 32a 805919i bk14: 50a 806017i bk15: 54a 805995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153924
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803392 n_act=146 n_pre=130 n_req=1286 n_rd=1900 n_write=672 bw_util=0.00638
n_activity=12000 dram_eff=0.4287
bk0: 136a 805620i bk1: 138a 805567i bk2: 164a 805273i bk3: 160a 805319i bk4: 204a 805423i bk5: 198a 805446i bk6: 138a 805530i bk7: 142a 805426i bk8: 138a 805728i bk9: 134a 805775i bk10: 92a 805795i bk11: 90a 805838i bk12: 32a 805907i bk13: 32a 805925i bk14: 54a 806011i bk15: 48a 806020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00140405
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803378 n_act=152 n_pre=136 n_req=1287 n_rd=1898 n_write=676 bw_util=0.006385
n_activity=12067 dram_eff=0.4266
bk0: 134a 805659i bk1: 134a 805620i bk2: 164a 805264i bk3: 160a 805361i bk4: 204a 805424i bk5: 198a 805468i bk6: 142a 805497i bk7: 138a 805455i bk8: 132a 805739i bk9: 140a 805701i bk10: 94a 805782i bk11: 88a 805823i bk12: 34a 805911i bk13: 28a 805950i bk14: 52a 805997i bk15: 56a 806021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00133955
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803372 n_act=144 n_pre=128 n_req=1298 n_rd=1910 n_write=686 bw_util=0.00644
n_activity=12228 dram_eff=0.4246
bk0: 136a 805587i bk1: 140a 805582i bk2: 164a 805316i bk3: 162a 805381i bk4: 204a 805418i bk5: 198a 805424i bk6: 140a 805541i bk7: 142a 805478i bk8: 136a 805714i bk9: 136a 805711i bk10: 90a 805804i bk11: 90a 805795i bk12: 34a 805945i bk13: 30a 805932i bk14: 56a 805990i bk15: 52a 806029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131102
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803354 n_act=152 n_pre=136 n_req=1299 n_rd=1914 n_write=684 bw_util=0.006445
n_activity=12182 dram_eff=0.4265
bk0: 138a 805570i bk1: 136a 805551i bk2: 164a 805246i bk3: 168a 805280i bk4: 200a 805457i bk5: 200a 805416i bk6: 140a 805558i bk7: 140a 805437i bk8: 136a 805701i bk9: 138a 805698i bk10: 92a 805826i bk11: 90a 805794i bk12: 32a 805917i bk13: 32a 805967i bk14: 56a 805997i bk15: 52a 806036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00160498
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803346 n_act=158 n_pre=142 n_req=1297 n_rd=1914 n_write=680 bw_util=0.006435
n_activity=12274 dram_eff=0.4227
bk0: 138a 805560i bk1: 140a 805523i bk2: 160a 805325i bk3: 168a 805301i bk4: 198a 805456i bk5: 198a 805435i bk6: 144a 805564i bk7: 140a 805483i bk8: 134a 805737i bk9: 138a 805711i bk10: 90a 805777i bk11: 92a 805822i bk12: 34a 805932i bk13: 28a 805984i bk14: 56a 805997i bk15: 56a 806020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147599
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803330 n_act=167 n_pre=151 n_req=1296 n_rd=1914 n_write=678 bw_util=0.00643
n_activity=12308 dram_eff=0.4212
bk0: 138a 805538i bk1: 142a 805520i bk2: 166a 805268i bk3: 164a 805300i bk4: 198a 805427i bk5: 200a 805459i bk6: 140a 805552i bk7: 140a 805465i bk8: 138a 805730i bk9: 134a 805742i bk10: 90a 805814i bk11: 94a 805841i bk12: 32a 805894i bk13: 32a 805959i bk14: 56a 805997i bk15: 50a 806056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.001667
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803336 n_act=163 n_pre=147 n_req=1297 n_rd=1914 n_write=680 bw_util=0.006435
n_activity=12180 dram_eff=0.4259
bk0: 140a 805547i bk1: 142a 805558i bk2: 168a 805305i bk3: 166a 805278i bk4: 198a 805425i bk5: 200a 805452i bk6: 140a 805550i bk7: 140a 805472i bk8: 136a 805685i bk9: 136a 805727i bk10: 94a 805792i bk11: 88a 805794i bk12: 30a 805910i bk13: 36a 805886i bk14: 52a 806008i bk15: 48a 806034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00166576
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803332 n_act=165 n_pre=149 n_req=1297 n_rd=1914 n_write=680 bw_util=0.006435
n_activity=12259 dram_eff=0.4232
bk0: 142a 805556i bk1: 138a 805569i bk2: 166a 805246i bk3: 164a 805261i bk4: 198a 805425i bk5: 200a 805457i bk6: 144a 805523i bk7: 140a 805489i bk8: 134a 805744i bk9: 138a 805715i bk10: 92a 805748i bk11: 86a 805798i bk12: 32a 805890i bk13: 32a 805956i bk14: 56a 805975i bk15: 52a 806037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00167692
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803362 n_act=155 n_pre=139 n_req=1292 n_rd=1906 n_write=678 bw_util=0.00641
n_activity=12120 dram_eff=0.4264
bk0: 140a 805597i bk1: 136a 805570i bk2: 166a 805235i bk3: 164a 805274i bk4: 200a 805391i bk5: 198a 805465i bk6: 138a 805572i bk7: 140a 805460i bk8: 138a 805712i bk9: 136a 805758i bk10: 90a 805765i bk11: 88a 805851i bk12: 32a 805941i bk13: 34a 805986i bk14: 58a 805971i bk15: 48a 806043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00173273
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803318 n_act=165 n_pre=149 n_req=1304 n_rd=1918 n_write=690 bw_util=0.00647
n_activity=12387 dram_eff=0.4211
bk0: 144a 805582i bk1: 138a 805575i bk2: 164a 805297i bk3: 164a 805321i bk4: 200a 805443i bk5: 198a 805484i bk6: 138a 805531i bk7: 138a 805392i bk8: 136a 805672i bk9: 140a 805753i bk10: 96a 805787i bk11: 86a 805834i bk12: 36a 805892i bk13: 30a 805962i bk14: 56a 805983i bk15: 54a 806018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152932
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803298 n_act=174 n_pre=158 n_req=1305 n_rd=1916 n_write=694 bw_util=0.006474
n_activity=12384 dram_eff=0.4215
bk0: 136a 805611i bk1: 136a 805542i bk2: 164a 805294i bk3: 164a 805333i bk4: 200a 805418i bk5: 202a 805410i bk6: 142a 805492i bk7: 140a 805434i bk8: 134a 805711i bk9: 136a 805664i bk10: 92a 805820i bk11: 90a 805832i bk12: 38a 805915i bk13: 28a 805970i bk14: 60a 805957i bk15: 54a 806023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161987
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803314 n_act=162 n_pre=146 n_req=1309 n_rd=1920 n_write=698 bw_util=0.006494
n_activity=12355 dram_eff=0.4238
bk0: 128a 805616i bk1: 136a 805596i bk2: 166a 805311i bk3: 168a 805306i bk4: 200a 805441i bk5: 202a 805434i bk6: 140a 805512i bk7: 142a 805409i bk8: 134a 805679i bk9: 136a 805648i bk10: 94a 805774i bk11: 88a 805841i bk12: 34a 805905i bk13: 36a 805925i bk14: 62a 805961i bk15: 54a 805999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00178979
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803328 n_act=159 n_pre=143 n_req=1305 n_rd=1922 n_write=688 bw_util=0.006474
n_activity=12247 dram_eff=0.4262
bk0: 132a 805571i bk1: 136a 805520i bk2: 164a 805319i bk3: 170a 805294i bk4: 200a 805412i bk5: 204a 805371i bk6: 142a 805531i bk7: 140a 805480i bk8: 136a 805718i bk9: 140a 805756i bk10: 92a 805756i bk11: 86a 805835i bk12: 36a 805894i bk13: 32a 805920i bk14: 58a 805973i bk15: 54a 805990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00202669
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803318 n_act=162 n_pre=146 n_req=1307 n_rd=1920 n_write=694 bw_util=0.006484
n_activity=12390 dram_eff=0.422
bk0: 134a 805532i bk1: 136a 805555i bk2: 166a 805326i bk3: 170a 805308i bk4: 198a 805433i bk5: 204a 805403i bk6: 142a 805538i bk7: 142a 805511i bk8: 136a 805725i bk9: 136a 805745i bk10: 90a 805805i bk11: 90a 805792i bk12: 38a 805906i bk13: 28a 805945i bk14: 60a 805960i bk15: 50a 806009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170421
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803338 n_act=157 n_pre=141 n_req=1302 n_rd=1914 n_write=690 bw_util=0.00646
n_activity=12265 dram_eff=0.4246
bk0: 136a 805539i bk1: 136a 805576i bk2: 166a 805242i bk3: 168a 805258i bk4: 198a 805410i bk5: 204a 805410i bk6: 140a 805555i bk7: 142a 805514i bk8: 136a 805709i bk9: 134a 805738i bk10: 94a 805804i bk11: 88a 805835i bk12: 32a 805894i bk13: 34a 805967i bk14: 58a 805999i bk15: 48a 806037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00163351
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803336 n_act=152 n_pre=136 n_req=1308 n_rd=1924 n_write=692 bw_util=0.006489
n_activity=12315 dram_eff=0.4248
bk0: 140a 805557i bk1: 136a 805559i bk2: 168a 805335i bk3: 168a 805328i bk4: 198a 805433i bk5: 204a 805420i bk6: 142a 805542i bk7: 138a 805532i bk8: 136a 805658i bk9: 138a 805737i bk10: 94a 805807i bk11: 90a 805783i bk12: 34a 805904i bk13: 32a 805928i bk14: 54a 805996i bk15: 52a 806032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177863
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803340 n_act=149 n_pre=133 n_req=1309 n_rd=1926 n_write=692 bw_util=0.006494
n_activity=12222 dram_eff=0.4284
bk0: 136a 805579i bk1: 138a 805503i bk2: 170a 805310i bk3: 168a 805296i bk4: 198a 805428i bk5: 204a 805422i bk6: 142a 805497i bk7: 140a 805495i bk8: 136a 805731i bk9: 136a 805700i bk10: 92a 805766i bk11: 96a 805700i bk12: 32a 805923i bk13: 34a 805945i bk14: 58a 805993i bk15: 46a 806041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00183072
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803328 n_act=156 n_pre=140 n_req=1308 n_rd=1922 n_write=694 bw_util=0.006489
n_activity=12303 dram_eff=0.4253
bk0: 140a 805550i bk1: 134a 805599i bk2: 170a 805331i bk3: 162a 805311i bk4: 200a 805431i bk5: 202a 805434i bk6: 136a 805481i bk7: 140a 805488i bk8: 136a 805722i bk9: 138a 805728i bk10: 96a 805794i bk11: 94a 805734i bk12: 28a 805939i bk13: 34a 805937i bk14: 58a 805986i bk15: 54a 806008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00183444
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803324 n_act=157 n_pre=141 n_req=1309 n_rd=1924 n_write=694 bw_util=0.006494
n_activity=12351 dram_eff=0.4239
bk0: 138a 805566i bk1: 136a 805580i bk2: 166a 805353i bk3: 160a 805371i bk4: 200a 805426i bk5: 202a 805430i bk6: 140a 805544i bk7: 138a 805485i bk8: 136a 805692i bk9: 138a 805686i bk10: 92a 805799i bk11: 96a 805755i bk12: 34a 805883i bk13: 30a 805960i bk14: 58a 805986i bk15: 60a 805982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00191754
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803340 n_act=153 n_pre=137 n_req=1305 n_rd=1924 n_write=686 bw_util=0.006474
n_activity=12269 dram_eff=0.4255
bk0: 136a 805544i bk1: 138a 805587i bk2: 168a 805338i bk3: 160a 805331i bk4: 200a 805449i bk5: 202a 805457i bk6: 138a 805534i bk7: 142a 805491i bk8: 136a 805692i bk9: 136a 805694i bk10: 92a 805803i bk11: 96a 805728i bk12: 32a 805918i bk13: 32a 805993i bk14: 60a 805959i bk15: 56a 805990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00149459
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803340 n_act=145 n_pre=129 n_req=1313 n_rd=1932 n_write=694 bw_util=0.006514
n_activity=12281 dram_eff=0.4277
bk0: 138a 805516i bk1: 134a 805569i bk2: 170a 805297i bk3: 164a 805315i bk4: 200a 805394i bk5: 202a 805409i bk6: 140a 805562i bk7: 140a 805535i bk8: 132a 805711i bk9: 138a 805713i bk10: 96a 805777i bk11: 96a 805752i bk12: 30a 805947i bk13: 32a 806002i bk14: 60a 806010i bk15: 60a 806015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00181708
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803328 n_act=155 n_pre=139 n_req=1309 n_rd=1928 n_write=690 bw_util=0.006494
n_activity=12390 dram_eff=0.4226
bk0: 138a 805553i bk1: 136a 805596i bk2: 168a 805346i bk3: 168a 805300i bk4: 200a 805414i bk5: 204a 805451i bk6: 142a 805521i bk7: 136a 805575i bk8: 136a 805713i bk9: 138a 805715i bk10: 90a 805832i bk11: 96a 805682i bk12: 34a 805906i bk13: 30a 805983i bk14: 56a 806002i bk15: 56a 806012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00188529
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803334 n_act=160 n_pre=144 n_req=1301 n_rd=1916 n_write=686 bw_util=0.006455
n_activity=12254 dram_eff=0.4247
bk0: 132a 805575i bk1: 138a 805565i bk2: 170a 805347i bk3: 166a 805346i bk4: 198a 805416i bk5: 204a 805435i bk6: 138a 805509i bk7: 140a 805537i bk8: 138a 805747i bk9: 136a 805746i bk10: 90a 805830i bk11: 96a 805745i bk12: 32a 805898i bk13: 32a 805987i bk14: 54a 805971i bk15: 52a 805998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00186421
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803322 n_act=164 n_pre=148 n_req=1303 n_rd=1914 n_write=692 bw_util=0.006465
n_activity=12269 dram_eff=0.4248
bk0: 136a 805574i bk1: 134a 805587i bk2: 168a 805354i bk3: 164a 805318i bk4: 194a 805382i bk5: 204a 805440i bk6: 140a 805515i bk7: 140a 805454i bk8: 134a 805730i bk9: 136a 805715i bk10: 96a 805804i bk11: 96a 805696i bk12: 28a 805919i bk13: 34a 805973i bk14: 52a 806008i bk15: 58a 805992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00159134
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803324 n_act=155 n_pre=139 n_req=1311 n_rd=1922 n_write=700 bw_util=0.006504
n_activity=12379 dram_eff=0.4236
bk0: 134a 805602i bk1: 138a 805534i bk2: 172a 805292i bk3: 164a 805369i bk4: 198a 805369i bk5: 204a 805384i bk6: 142a 805520i bk7: 136a 805512i bk8: 136a 805723i bk9: 136a 805689i bk10: 92a 805812i bk11: 98a 805702i bk12: 32a 805920i bk13: 32a 805989i bk14: 54a 805978i bk15: 54a 805996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00190638
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=806240 n_nop=803322 n_act=161 n_pre=145 n_req=1306 n_rd=1918 n_write=694 bw_util=0.006479
n_activity=12347 dram_eff=0.4231
bk0: 136a 805625i bk1: 136a 805565i bk2: 170a 805389i bk3: 164a 805337i bk4: 198a 805384i bk5: 204a 805436i bk6: 136a 805505i bk7: 140a 805520i bk8: 138a 805713i bk9: 136a 805711i bk10: 94a 805807i bk11: 92a 805717i bk12: 30a 805921i bk13: 36a 805986i bk14: 56a 805961i bk15: 52a 805981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17917, Miss = 964, Miss_rate = 0.054, Pending_hits = 104, Reservation_fails = 6
L2_cache_bank[1]: Access = 19538, Miss = 958, Miss_rate = 0.049, Pending_hits = 110, Reservation_fails = 12
L2_cache_bank[2]: Access = 12683, Miss = 957, Miss_rate = 0.075, Pending_hits = 115, Reservation_fails = 33
L2_cache_bank[3]: Access = 12172, Miss = 956, Miss_rate = 0.079, Pending_hits = 121, Reservation_fails = 56
L2_cache_bank[4]: Access = 12746, Miss = 953, Miss_rate = 0.075, Pending_hits = 102, Reservation_fails = 50
L2_cache_bank[5]: Access = 11648, Miss = 951, Miss_rate = 0.082, Pending_hits = 107, Reservation_fails = 42
L2_cache_bank[6]: Access = 9176, Miss = 950, Miss_rate = 0.104, Pending_hits = 118, Reservation_fails = 58
L2_cache_bank[7]: Access = 10012, Miss = 949, Miss_rate = 0.095, Pending_hits = 115, Reservation_fails = 17
L2_cache_bank[8]: Access = 10059, Miss = 955, Miss_rate = 0.095, Pending_hits = 120, Reservation_fails = 44
L2_cache_bank[9]: Access = 9915, Miss = 957, Miss_rate = 0.097, Pending_hits = 110, Reservation_fails = 32
L2_cache_bank[10]: Access = 11808, Miss = 957, Miss_rate = 0.081, Pending_hits = 118, Reservation_fails = 56
L2_cache_bank[11]: Access = 10858, Miss = 957, Miss_rate = 0.088, Pending_hits = 108, Reservation_fails = 27
L2_cache_bank[12]: Access = 10256, Miss = 957, Miss_rate = 0.093, Pending_hits = 118, Reservation_fails = 62
L2_cache_bank[13]: Access = 42857, Miss = 957, Miss_rate = 0.022, Pending_hits = 105, Reservation_fails = 22
L2_cache_bank[14]: Access = 42661, Miss = 953, Miss_rate = 0.022, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[15]: Access = 41989, Miss = 959, Miss_rate = 0.023, Pending_hits = 118, Reservation_fails = 11
L2_cache_bank[16]: Access = 47744, Miss = 958, Miss_rate = 0.020, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[17]: Access = 48249, Miss = 960, Miss_rate = 0.020, Pending_hits = 117, Reservation_fails = 86
L2_cache_bank[18]: Access = 47290, Miss = 961, Miss_rate = 0.020, Pending_hits = 98, Reservation_fails = 43
L2_cache_bank[19]: Access = 47576, Miss = 960, Miss_rate = 0.020, Pending_hits = 119, Reservation_fails = 9
L2_cache_bank[20]: Access = 47619, Miss = 957, Miss_rate = 0.020, Pending_hits = 116, Reservation_fails = 32
L2_cache_bank[21]: Access = 46710, Miss = 962, Miss_rate = 0.021, Pending_hits = 108, Reservation_fails = 1
L2_cache_bank[22]: Access = 46419, Miss = 963, Miss_rate = 0.021, Pending_hits = 128, Reservation_fails = 17
L2_cache_bank[23]: Access = 48446, Miss = 961, Miss_rate = 0.020, Pending_hits = 142, Reservation_fails = 42
L2_cache_bank[24]: Access = 47551, Miss = 962, Miss_rate = 0.020, Pending_hits = 126, Reservation_fails = 36
L2_cache_bank[25]: Access = 30655, Miss = 962, Miss_rate = 0.031, Pending_hits = 112, Reservation_fails = 1
L2_cache_bank[26]: Access = 16504, Miss = 966, Miss_rate = 0.059, Pending_hits = 98, Reservation_fails = 3
L2_cache_bank[27]: Access = 15198, Miss = 964, Miss_rate = 0.063, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[28]: Access = 13691, Miss = 958, Miss_rate = 0.070, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[29]: Access = 15282, Miss = 957, Miss_rate = 0.063, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[30]: Access = 18960, Miss = 961, Miss_rate = 0.051, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[31]: Access = 17206, Miss = 959, Miss_rate = 0.056, Pending_hits = 117, Reservation_fails = 0
L2_total_cache_accesses = 841395
L2_total_cache_misses = 30661
L2_total_cache_miss_rate = 0.0364
L2_total_cache_pending_hits = 3618
L2_total_cache_reservation_fails = 856
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 761385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 245
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 213
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1148281
icnt_total_pkts_simt_to_mem=1955929
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.4567
	minimum = 6
	maximum = 95
Network latency average = 10.1633
	minimum = 6
	maximum = 95
Slowest packet = 1658755
Flit latency average = 9.25771
	minimum = 6
	maximum = 95
Slowest flit = 3043297
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00463664
	minimum = 0 (at node 0)
	maximum = 0.108961 (at node 10)
Accepted packet rate average = 0.00463664
	minimum = 0 (at node 0)
	maximum = 0.108961 (at node 10)
Injected flit rate average = 0.0111814
	minimum = 0 (at node 0)
	maximum = 0.297049 (at node 10)
Accepted flit rate average= 0.0111814
	minimum = 0 (at node 0)
	maximum = 0.228475 (at node 10)
Injected packet length average = 2.41152
Accepted packet length average = 2.41152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5041 (28 samples)
	minimum = 6 (28 samples)
	maximum = 76.8571 (28 samples)
Network latency average = 11.3564 (28 samples)
	minimum = 6 (28 samples)
	maximum = 68.6786 (28 samples)
Flit latency average = 10.8858 (28 samples)
	minimum = 6 (28 samples)
	maximum = 65.1786 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.0182746 (28 samples)
	minimum = 0.00610898 (28 samples)
	maximum = 0.0613934 (28 samples)
Accepted packet rate average = 0.0182746 (28 samples)
	minimum = 0.00610898 (28 samples)
	maximum = 0.0613934 (28 samples)
Injected flit rate average = 0.0410826 (28 samples)
	minimum = 0.0139208 (28 samples)
	maximum = 0.172749 (28 samples)
Accepted flit rate average = 0.0410826 (28 samples)
	minimum = 0.0154329 (28 samples)
	maximum = 0.135961 (28 samples)
Injected packet size average = 2.24807 (28 samples)
Accepted packet size average = 2.24807 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 50 sec (410 sec)
gpgpu_simulation_rate = 124270 (inst/sec)
gpgpu_simulation_rate = 2582 (cycle/sec)
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1058863)
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1058863)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(3,0,0) tid=(31,5,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(11,0,0) tid=(31,6,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(12,0,0) tid=(24,24,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(0,0,0) tid=(8,23,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (407,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(408,1058863)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (409,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (409,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (409,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (409,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (409,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(410,1058863)
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(410,1058863)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (410,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (411,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (411,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (414,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (418,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (420,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (429,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (429,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 1059363  inst.: 51287561 (ipc=673.0) sim_rate=124787 (inst/sec) elapsed = 0:0:06:51 / Fri Jul 27 19:02:25 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (817,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (821,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (821,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 1059863  inst.: 51348483 (ipc=397.4) sim_rate=124632 (inst/sec) elapsed = 0:0:06:52 / Fri Jul 27 19:02:26 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(0,0,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 1067363  inst.: 51445021 (ipc=58.1) sim_rate=124564 (inst/sec) elapsed = 0:0:06:53 / Fri Jul 27 19:02:27 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(0,0,0) tid=(21,21,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13013,1058863), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 11.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 13014
gpu_sim_insn = 548672
gpu_ipc =      42.1601
gpu_tot_sim_cycle = 1071877
gpu_tot_sim_insn = 51499717
gpu_tot_ipc =      48.0463
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1735
gpu_stall_icnt2sh    = 61894
gpu_total_sim_rate=124696

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2959939
	L1I_total_cache_misses = 6277
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 97871, Miss = 41160, Miss_rate = 0.421, Pending_hits = 4153, Reservation_fails = 79481
	L1D_cache_core[1]: Access = 97905, Miss = 40672, Miss_rate = 0.415, Pending_hits = 4342, Reservation_fails = 80901
	L1D_cache_core[2]: Access = 155717, Miss = 61401, Miss_rate = 0.394, Pending_hits = 5484, Reservation_fails = 128246
	L1D_cache_core[3]: Access = 153729, Miss = 60605, Miss_rate = 0.394, Pending_hits = 5830, Reservation_fails = 124864
	L1D_cache_core[4]: Access = 153677, Miss = 60287, Miss_rate = 0.392, Pending_hits = 5761, Reservation_fails = 124186
	L1D_cache_core[5]: Access = 148990, Miss = 59122, Miss_rate = 0.397, Pending_hits = 4247, Reservation_fails = 105512
	L1D_cache_core[6]: Access = 154149, Miss = 60619, Miss_rate = 0.393, Pending_hits = 6000, Reservation_fails = 123285
	L1D_cache_core[7]: Access = 85862, Miss = 34606, Miss_rate = 0.403, Pending_hits = 3473, Reservation_fails = 61229
	L1D_cache_core[8]: Access = 89059, Miss = 36057, Miss_rate = 0.405, Pending_hits = 3404, Reservation_fails = 60625
	L1D_cache_core[9]: Access = 137112, Miss = 36978, Miss_rate = 0.270, Pending_hits = 19321, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 250590, Miss = 85401, Miss_rate = 0.341, Pending_hits = 13620, Reservation_fails = 184485
	L1D_cache_core[11]: Access = 213093, Miss = 61570, Miss_rate = 0.289, Pending_hits = 4383, Reservation_fails = 48398
	L1D_cache_core[12]: Access = 155545, Miss = 44655, Miss_rate = 0.287, Pending_hits = 4001, Reservation_fails = 76243
	L1D_cache_core[13]: Access = 202083, Miss = 60245, Miss_rate = 0.298, Pending_hits = 4274, Reservation_fails = 105212
	L1D_cache_core[14]: Access = 146804, Miss = 57163, Miss_rate = 0.389, Pending_hits = 4570, Reservation_fails = 103309
	L1D_total_cache_accesses = 2242186
	L1D_total_cache_misses = 800541
	L1D_total_cache_miss_rate = 0.3570
	L1D_total_cache_pending_hits = 92863
	L1D_total_cache_reservation_fails = 1490356
	L1D_cache_data_port_util = 0.205
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 84643
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0067
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1330107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 471385
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84080
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 724109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1018971
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2953662
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6277
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11903, 11903, 11882, 11882, 11882, 11882, 11882, 11882, 7258, 7258, 6951, 6951, 6986, 6986, 6951, 6951, 5986, 5986, 5986, 5986, 5986, 5986, 5986, 5986, 5986, 5986, 5986, 5986, 5986, 5986, 5986, 5986, 
gpgpu_n_tot_thrd_icount = 171924608
gpgpu_n_tot_w_icount = 5372644
gpgpu_n_stall_shd_mem = 2180778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76429
gpgpu_n_mem_write_global = 765782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 6970902
gpgpu_n_store_insn = 3393456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2497244
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2180778
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3017335	W0_Idle:1034560	W0_Scoreboard:3732979	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148238	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1375248
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 611432 {8:76429,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41883504 {40:586800,72:92657,136:86325,}
traffic_breakdown_coretomem[INST_ACC_R] = 2880 {8:360,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10394344 {136:76429,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6126256 {8:765782,}
traffic_breakdown_memtocore[INST_ACC_R] = 48960 {136:360,}
maxmrqlatency = 72 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 191 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 1071876 
mrq_lat_table:23353 	12490 	3650 	1225 	743 	281 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	838656 	3560 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	156930 	85648 	224001 	375971 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42838 	24138 	8184 	1250 	42 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	202817 	267198 	1364 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2122 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        32        32        32        32        32        32        32        36        24        22         6         6 
dram[1]:        34        34        38        36        32        32        32        32        32        32        40        34        22        22         6         6 
dram[2]:        34        34        38        36        32        32        32        32        32        32        38        34        22        22         6         6 
dram[3]:        34        34        38        36        32        32        32        32 
GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (23,1,1) blockDim = (512,1,1) 
       32        32        36        34        22        22         7         6 
dram[4]:        34        34        38        36        32        32        32        32        32        32        36        34        22        22         6         6 
dram[5]:        34        34        38        36        32        32        32        32        32        32        36        34        22        22         6         6 
dram[6]:        18        34        38        36        32        32        32        32        32        32        36        34        22        22         6         9 
dram[7]:        20        34        38        36        32        32        32        32        32        32        36        34        22        22         6         9 
dram[8]:        20        34        38        36        32        32        32        32        32        32        36        34        22        22         6         8 
dram[9]:        36        34        38        38        32        32        32        32        32        32        36        36        22        20         6         7 
dram[10]:        36        36        36        38        32        32        32        32        32        32        36        36        22        20         6         7 
dram[11]:        28        36        36        38        32        32        32        32        32        32        36        36        22        20         6         8 
dram[12]:        28        36        36        38        32        32        32        32        32        32        36        35        22        20         7         6 
dram[13]:        36        35        36        38        32        32        32        32        32        32        32        34        22        20         6        11 
dram[14]:        36        34        36        38        32        32        32        32        32        32        36        34        22        20         6         9 
dram[15]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         9 
dram[16]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         6 
dram[17]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         7         5 
dram[18]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         6 
dram[19]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         6 
dram[20]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         6 
dram[21]:        36        32        36        38        32        32        32        32        32        32        36        38        24        20         8         8 
dram[22]:        36        32        36        38        32        32        32        32        32        32        24        42        22        20         7         8 
dram[23]:        28        32        36        36        32        32        32        32        32        32        24        42        22        20         6         6 
dram[24]:        28        32        36        36        32        32        32        32        32        32        36        42        22        20         6         6 
dram[25]:        28        32        36        36        32        32        32        32        32        32        36        42        22        20         6         6 
dram[26]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         6         6 
dram[27]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         7         6 
dram[28]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         9         9 
dram[29]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         8         7 
dram[30]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         6        11 
dram[31]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         6         6 
maximum service time to same row:
dram[0]:    160500    144056    109156    109389     95468     82404    141562    110723     91947     91954    118296    109122    136311    145931    116341    115430 
dram[1]:    143179    142262    167757    168489     98230     77197    109925    123151     91913     92351    116728    107696    134322    143821    114619    124188 
dram[2]:    141433    151091    167761    166874    101227    109348    115709    105601     92052     91776    114705    105781    150626    141647    132095    113661 
dram[3]:    158966    140515    165828    108995     52298    111763    121284    114817     92048     92447    112817    103701    148616    139460    112857    111877 
dram[4]:    139689    138754    164101    165164     64625    110639    108812    105591     93302     92023     91596    119588    146564    137414    111107    120848 
dram[5]:    137921    147700    164240    108605     70299    110472    111489     98836     92077     93107     95133    117525    145326    135338    128684    110214 
dram[6]:    155572    145968    108997    109524     75282    109738    109662    122693     92092     92087     90672    105375    143223    151548    109333    127858 
dram[7]:    145146    163343    109517    108899     86536    109683    120872    128847     92175     91855     85649    113472    141027    149364    116549    117446 
dram[8]:    143405    144246    109438    109362     90376    109368    125553    129317     91922     91911    103828    111378    138942    147165    125275    115669 
dram[9]:    152196    142484    167858    109662     93328    109617    110930    139952     92012     92339    119646     98544    136890    145711    114783    124452 
dram[10]:    141662    159980    109741    166364     96430    108994    123305    101469     92937     91762    118090    107400    134713    143690    113024    113909 
dram[11]:    139912    140727    165867     87541     49668    112907    111212    116557     91846     95725    115433    105201    150960    141687    121919    112144 
dram[12]:    148788    138982    164227    164532     52255    110503    108926    103913     92105     92129     89730     89836    148850    139646    111315    121034 
dram[13]:    138142    156596    109465    105855     62911    109297    112069     91263     92279     91996     86424    103252    147841    137699    109571    110363 
dram[14]:    155802    146173    109595    109521     69170    109695    116672    122166     92100     92182    105029     95437    145773    135738    118541    117594 
dram[15]:    145378    144429    109359    109584     97314    110017    119278    127862     92281     91957    102914     98017    143813    152090    116783    117578 
dram[16]:    143630    153184    109453    109203    100424     90946    124977    129567     91929     91922    100781     93831    141748    150025    125528    115876 
dram[17]:    152399    142437    167929    109833    102598     93968    111800    138362     92011     93177    102831    112206    139739    148037    115013    114133 
dram[18]:    141841    140787    108707    166494    106198     87899    109993    112528     91807     91932    119361    110217    137829    145961    113256    114177 
dram[19]:    140093    149676    166037    164759     95900     65980    102180    113967     91977     91951    112077     85212    135783    143968    122112    112426 
dram[20]:    148995    135986    164743    110236     71458     46234     91722    102041     92071     92225    110118     85056    152181    141930    111480    110688 
dram[21]:    138363    154444    109083    109929     68892     63596    113941    110151     92784     92134    108026    103912    150091    139887    109736    110690 
dram[22]:    145591    143445    109598    109260     64734     68819    119122    128692     92060     92159    111059    120033    146996    137936    118686    117906 
dram[23]:    145590    141664    109179    109408     92632     81026    120490    137451     92303     91897    109096    118459    144854    136780    117018    126604 
dram[24]:    143825    150355    109340    109330     95568     84958    129108    131385     91883     91960    107128    116440    142719    153003    134400    116138 
dram[25]:    142079    139845    168455    101126     97874     88051    119440    110445     91919     91756    105180    113874    140537    150837    115254    114385 
dram[26]:    142080    138055    166712    166683     91915     90180    109037    115151     91771     91816    103463    112481    138305    148706    113530    123190 
dram[27]:    140332    146800     87861    164918     84716     78088    112850    117942     92463     92059    119632    110203    136241    146532    131045    112610 
dram[28]:    138587    136126    164739    109063     79849     87362     88036    100688     92006     92188    117299    107779    134106    144330    111746    110853 
dram[29]:    138586    162333     93305    109468     73655     75551     82583    121474     92723     92055    115271    106261    150379    142288    110000    119772 
dram[30]:    145799    144158     97789    109131     41090     42931    118128    125463     92018     92465    113644    104218    150221    140204    127602    118106 
dram[31]:    154518    141745    109028    109258     79309     66819    117558    135552     92206     91719    111633    110764    148071    138235    117190    135448 
average row accesses per activate:
dram[0]:  6.750000  6.357143 24.799999 24.200001 22.500000 19.428572  4.454545  3.846154 15.500000 14.666667  9.571428  8.000000  9.333333  8.333333  2.916667  2.833333 
dram[1]:  5.187500  5.000000 17.857143 24.400000 22.500000 19.428572  5.000000  4.900000 15.000000 15.000000 13.400000 11.800000  8.666667  8.333333  2.750000  3.500000 
dram[2]:  4.941176  5.733333 25.000000 24.200001 22.500000 26.799999  5.000000  4.950000 15.000000 17.200001 12.800000  9.666667  9.000000  8.666667  2.666667  2.500000 
dram[3]:  3.952381  5.800000 25.400000 24.400000 15.000000 26.799999  4.454545  5.555555 15.000000 14.333333 12.600000 10.000000  8.333333  8.666667  3.500000  2.750000 
dram[4]:  4.047619  5.666667 25.200001 24.600000 15.000000 26.799999  6.250000  4.590909 14.333333 14.833333  8.857142 11.200000  8.333333  8.666667  2.909091  3.300000 
dram[5]:  4.421052  7.909091 25.200001 24.400000 19.428572 26.600000  6.187500  5.555555 14.500000 14.500000  8.571428 11.600000  9.000000  8.666667  2.818182  3.300000 
dram[6]:  4.095238  6.692307 24.799999 24.000000 19.428572 26.600000  4.850000  4.681818 14.833333 14.166667 10.166667 11.600000  8.666667  8.666667  3.000000  3.500000 
dram[7]:  5.000000  6.071429 24.799999 24.000000 19.428572 26.600000  3.607143  5.050000 14.000000 14.833333 10.500000 11.400000  9.000000  8.000000  2.285714  4.000000 
dram[8]:  4.888889  5.500000 24.799999 24.200001 19.428572 26.600000  4.950000  4.857143 14.833333 15.000000 12.000000 11.600000  9.000000  8.333333  2.833333  3.750000 
dram[9]:  4.684210  5.733333 24.799999 25.200001 19.142857 26.799999  4.454545  4.208333 14.500000 18.000000 12.200000  7.375000  8.666667  8.000000  2.833333  3.750000 
dram[10]:  4.684210  4.736842 24.000000 25.200001 22.166666 26.400000  4.950000  3.666667 14.666667 15.000000 12.200000  8.428572  9.000000  7.333333  2.833333  3.200000 
dram[11]:  3.708333  4.333333 24.799999 17.714285 14.777778 26.400000  4.454545  3.571429 17.400000 14.166667 12.200000 10.000000  8.666667  8.000000  3.400000  3.625000 
dram[12]:  3.913043  5.687500 24.799999 17.857143 14.777778 26.400000  4.454545  3.535714 14.500000 14.500000 12.400000  9.666667  8.333333  6.500000  4.000000  2.800000 
dram[13]:  4.333333  5.235294 24.600000 24.799999 19.000000 26.400000  3.642857  4.083333 14.333333 14.666667  6.777778 11.200000  8.666667  6.000000  2.428571  5.000000 
dram[14]:  5.000000  5.176471 24.600000 24.799999 19.142857 26.200001  4.500000  3.807692 14.500000 10.750000  8.571428 11.400000  8.666667  8.333333  3.500000  3.500000 
dram[15]:  5.411765  5.562500 24.400000 24.799999 19.142857 26.200001  3.592592  2.941176 15.166667 14.833333 10.500000 11.200000  9.333333  7.666667  2.833333  3.875000 
dram[16]:  5.176471  4.888889 24.400000 24.799999 22.333334 15.000000  3.125000  3.413793 14.833333 14.833333 10.000000  8.428572  9.666667  7.333333  3.600000  2.583333 
dram[17]:  5.600000  6.769231 24.600000 25.400000 22.333334 19.285715  3.464286  3.333333 15.000000 15.000000 12.400000 11.400000  9.000000  6.500000  3.083333  2.666667 
dram[18]:  4.777778  4.888889 24.400000 25.400000 22.333334 15.111111  4.500000  4.166667 17.799999 14.500000 12.200000  8.000000  9.333333  6.000000  2.916667  3.300000 
dram[19]:  4.684210  4.400000 24.200001 25.400000 14.777778 15.111111  4.454545  5.210526 15.333333 14.500000 12.200000  8.285714  9.666667  7.333333  3.000000  2.583333 
dram[20]:  4.285714  5.500000 24.200001 21.000000 14.777778 15.111111  7.071429  3.920000 15.000000 14.666667 12.000000  9.500000  8.666667  8.333333  2.916667  2.727273 
dram[21]:  5.411765  5.375000 24.000000 21.000000 14.777778 19.428572  5.000000  4.800000 15.166667 14.833333  8.714286 10.333333  9.000000  8.000000  2.750000  3.555556 
dram[22]:  5.625000  5.800000 24.200001 21.000000 14.777778 19.571428  4.545455  4.900000 17.799999 15.000000  6.555555 11.000000  8.666667  8.333333  4.375000  2.900000 
dram[23]:  4.600000  7.083333 24.200001 20.500000 19.142857 19.571428  3.730769  4.950000 14.833333 15.000000  6.777778 11.166667  8.000000  8.333333  3.181818  3.300000 
dram[24]:  5.352941  7.818182 23.799999 24.400000 19.142857 19.571428  3.769231  3.730769 15.000000 15.333333  9.833333 11.000000  9.000000  7.666667  2.500000  3.600000 
dram[25]:  5.000000  6.692307 24.000000 24.000000 22.333334 19.571428  4.000000  4.500000 18.000000 17.600000 10.000000  8.500000  8.666667  8.000000  3.000000  2.833333 
dram[26]:  5.352941  6.538462 17.571428 24.400000 16.750000 19.571428  5.388889  4.083333 14.833333 15.000000 12.600000 11.000000  8.333333  8.000000  3.600000  4.500000 
dram[27]:  5.352941  6.142857 17.428572 24.799999 14.888889 17.250000  4.125000  4.409091 14.833333 15.000000 11.600000  8.375000  9.000000  7.666667  3.400000  3.777778 
dram[28]:  5.176471  5.437500 17.571428 24.600000 19.000000 15.333333  4.454545  3.500000 11.125000 14.666667 11.600000  8.250000  8.666667  8.000000  4.125000  3.555556 
dram[29]:  5.294117  5.312500 17.428572 24.400000 14.555555 15.333333  4.590909  3.333333 14.333333 14.666667 12.200000 11.166667  8.000000  8.333333  2.909091  3.888889 
dram[30]:  5.800000  6.692307 24.799999 24.400000 15.000000 15.333333  4.434783  4.000000 14.833333 14.666667  8.857142 11.333333  8.666667  8.000000  2.750000  3.666667 
dram[31]:  6.285714  5.733333 24.200001 24.799999 19.285715 15.222222  3.960000  3.807692 15.166667 11.250000 12.200000 10.666667  8.333333  8.666667  3.090909  2.285714 
average row locality = 41753/4983 = 8.379089
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        69        84        85       101       100        69        70        70        67        49        47        18        15        29        28 
dram[1]:        66        67        84        86       101       100        71        69        67        69        50        44        16        15        27        29 
dram[2]:        66        68        85        85       101       100        71        69        68        67        48        45        17        16        26        29 
dram[3]:        65        69        87        84       101       100        70        71        69        66        46        45        15        16        29        27 
dram[4]:        67        67        86        85       101       100        71        70        67        69        47        43        15        16        26        27 
dram[5]:        66        69        86        84       102        99        70        69        68        68        45        44        17        16        25        27 
dram[6]:        68        69        84        82       102        99        69        71        69        67        46        45        16        16        27        24 
dram[7]:        67        67        84        82       102        99        71        69        66        70        47        44        17        14        26        28 
dram[8]:        68        70        84        83       102        99        70        71        68        68        45        45        17        15        28        26 
dram[9]:        69        68        84        84       100       100        70        70        68        69        46        45        16        16        28        26 
dram[10]:        69        70        82        84        99        99        72        70        67        69        45        46        17        14        28        28 
dram[11]:        69        71        84        82        99       100        70        70        69        67        45        47        16        16        28        25 
dram[12]:        70        71        84        83        99       100        70        70        68        68        47        44        15        18        26        24 
dram[13]:        71        69        83        82        99       100        72        70        67        69        46        43        16        16        28        26 
dram[14]:        70        68        83        82       100        99        69        70        69        68        45        44        16        17        29        24 
dram[15]:        72        69        82        82       100        99        69        69        68        70        48        43        18        15        28        27 
dram[16]:        68        68        82        82       100       101        71        70        67        68        46        45        19        14        30        27 
dram[17]:        64        68        83        84       100       101        70        71        67        68        47        44        17        18        31        27 
dram[18]:        66        68        82        85       100       102        71        70        68        70        46        43        18        16        29        27 
dram[19]:        67        68        83        85        99       102        71        71        68        68        45        45        19        14        30        25 
dram[20]:        68        68        83        84        99       102        70        71        68        67        47        44        16        17        29        24 
dram[21]:        70        68        84        84        99       102        71        69        68        69        47        45        17        16        27        26 
dram[22]:        68        69        85        84        99       103        71        70        68        68        46        48        16        17        29        23 
dram[23]:        70        67        85        81       100       103        68        70        68        69        48        47        14        17        29        27 
dram[24]:        69        68        83        80       100       103        70        69        68        69        46        48        17        15        29        30 
dram[25]:        68        69        84        80       100       103        69        71        68        68        46        48        16        16        30        28 
dram[26]:        69        67        85        82       100       103        70        70        66        69        48        48        15        16        30        30 
dram[27]:        69        68        84        84       100       104        71        68        68        69        45        48        17        15        28        28 
dram[28]:        66        69        85        83        99       104        69        70        69        68        45        48        16        16        27        26 
dram[29]:        68        67        84        82        97       104        70        70        67        68        48        48        14        17        26        29 
dram[30]:        67        69        86        82        99       104        71        68        68        68        46        49        16        16        27        27 
dram[31]:        68        68        85        84        99       103        68        70        69        68        47        46        15        18        28        26 
total reads: 30719
bank skew: 104/14 = 7.43
chip skew: 968/953 = 1.02
number of total write accesses:
dram[0]:        16        20        40        36        34        36        29        30        23        21        18        17        10        10         6         6 
dram[1]:        17        18        41        36        34        36        29        29        23        21        17        15        10        10         6         6 
dram[2]:        18        18        40        36        34        34        29        30        22        19        16        13        10        10         6         6 
dram[3]:        18        18        40        38        34        34        28        29        21        20        17        15        10        10         6         6 
dram[4]:        18        18        40        38        34        34        29        31        19        20        15        13        10        10         6         6 
dram[5]:        18        18        40        38        34        34        29        31        19        19        15        14        10        10         6         6 
dram[6]:        18        18        40        38        34        34        28        32        20        18        15        13        10        10         6         4 
dram[7]:        18        18        40        38        34        34        30        32        18        19        16        13        10        10         6         4 
dram[8]:        20        18        40        38        34        34        29        31        21        22        15        13        10        10         6         4 
dram[9]:        20        18        40        42        34        34        28        31        19        21        15        14        10         8         6         4 
dram[10]:        20        20        38        42        34        33        27        29        21        21        16        13        10         8         6         4 
dram[11]:        20        20        40        42        34        32        28        30        18        18        16        13        10         8         6         4 
dram[12]:        20        20        40        42        34        32        28        29        19        19        15        14        10         8         6         4 
dram[13]:        20        20        40        42        34        32        30        28        19        19        15        13        10         8         6         4 
dram[14]:        20        20        40        42        34        32        30        29        18        18        15        13        10         8         6         4 
dram[15]:        20        20        40        42        34        32        28        31        23        19        15        13        10         8         6         4 
dram[16]:        20        20        40        42        34        34        29        29        22        21        14        14        10         8         6         4 
dram[17]:        20        20        40        43        34        34        27        29        23        22        15        13        10         8         6         5 
dram[18]:        20        20        40        42        34        34        28        30        21        17        15        13        10         8         6         6 
dram[19]:        22        20        38        42        34        34        27        28        24        19        16        13        10         8         6         6 
dram[20]:        22        20        38        42        34        34        29        27        22        21        13        13        10         8         6         6 
dram[21]:        22        18        36        42        34        34        29        27        23        20        14        17        10         8         6         6 
dram[22]:        22        18        36        42        34        34        29        28        21        22        13        18        10         8         6         6 
dram[23]:        22        18        36        42        34        34        29        29        21        21        13        20        10         8         6         6 
dram[24]:        22        18        36        42        34        34        28        28        22        23        13        18        10         8         6         6 
dram[25]:        22        18        36        40        34        34        27        28        22        20        14        20        10         8         6         6 
dram[26]:        22        18        38        40        34        34        27        28        23        21        15        18        10         8         6         6 
dram[27]:        22        18        38        40        34        34        28        29        21        21        13        19        10         8         6         6 
dram[28]:        22        18        38        40        34        34        29        28        20        20        13        18        10         8         6         6 
dram[29]:        22        18        38        40        34        34        31        30        19        20        13        19        10         8         6         6 
dram[30]:        20        18        38        40        36        34        31        28        21        20        16        19        10         8         6         6 
dram[31]:        20        18        36        40        36        34        31        29        22        22        14        18        10         8         6         6 
total reads: 11034
bank skew: 43/4 = 10.75
chip skew: 352/338 = 1.04
average mf latency per bank:
dram[0]:       2231      1372       322      3500      7785      8173       305       312       356       332       260       275      1669      2332      1662      1516
dram[1]:       2109      1383       857      4159      9150      8010       320       317       357       322       274       289       197      1956      1207      1708
dram[2]:       2103      1486       322      4198      7500       795       326       343       363       325       288       290       155      1874      1551      1790
dram[3]:       1880      1688       303      3763      6511       749       319       334       373       331       275       288       149      2396      1610      1595
dram[4]:       1788      1147       327      3684      7680       720       327       324       378       337       286       278       153      2295      1081      1495
dram[5]:       1872      1391       305      2308      7491       731       322       328       372       341       282       272       153      1952      1410      1154
dram[6]:       2043      1274       327       218      6972       786       319       326       373       354       261       294       195      2274      1250      1762
dram[7]:       1747      1349       325       229      8235       765       326       310       364       355       257       286       197      1869      1056      2150
dram[8]:       1620      1075       304       238      8250       784       327       301       359       340       251       289       190      1369      1872      1913
dram[9]:       1589      1372       327      1163      6716       742       327       291       383       358       226       294       200      1923      1724      2373
dram[10]:       1555      1626       321      1176      8043       789       342      1422       373       364       216       284       194      2603      1708      1970
dram[11]:       1504      1559       251      1162      7900       812       332       292       384       361       224       287       160      2493      1918      1366
dram[12]:       1631      1560       208      1143      7725       779       337       297       379       361       232       303       155      2092      1089      1497
dram[13]:       1667      1755       211      1186      8420       786       322       297       375       375       238       274       153      2820    202263      1331
dram[14]:       1375      1746       211      1197      8333       842       306       297       379       372       242       280       150      2109    196346      1173
dram[15]:       1368      1584       211      1195      6829       814       315       290       348       373       257       292      1287      2643    202021      1988
dram[16]:       1989      1755       210       837      8079      6516       324       295       337       375       258       284      1658      2302    190617      1777
dram[17]:       1842      1785       207       238      7994      7688       335       298       328       359       276       307      2180      2668    185971      1724
dram[18]:       1853      1869       202       257      6854      7403       342       286       337       378       261       296      2184      2696    195931      1835
dram[19]:       1682      2006       209       233      8457      7488       342       291       324       369       262       308      1754      2195    191744       973
dram[20]:       1546      1469       208       229      8429      8274       327       300       334       351       293       304      2409      1612    131131      1222
dram[21]:       1697      1527       228       231      6836      8115       332       301       323       358       292       279      1922      2154    207397      1173
dram[22]:       1614      1674       233       233      7402      6600       338       305       338       371       291       260      2352      2484    195776      1048
dram[23]:       1605      1707       218       235      8610      7514       338       302       334       360       300       248      2134      2088    196140      1137
dram[24]:       1563      1505       231       232      7294      7358       322       301       329       362       298       274      2303      2634    196146      1402
dram[25]:       1688      1690       223       237      7696      6452       333       293       320       371       284       269      2438      2527     64801      1195
dram[26]:       1624      1786       214       245      8937      8068       341       295       316       369       288       263      1987      2037      1600      1564
dram[27]:       1462      1586       214       246      7554      8034       333       286       328       364       277       264      1462      2105      1447       789
dram[28]:       1501      1675       216       233      6888      6536       328       283       334       377       278       269      1989      2524      1126       756
dram[29]:       1614      1562       207       236      8226      7177       321       291       349       361       310       265      2478      2357       942       962
dram[30]:       1408      1739      3876       233      7857      8281       322       311       328       362       281       263      1908      2116      1148       740
dram[31]:       1279      1847      4192       338      7017      7257       328       308       325       359       294       256      2414      2320      1370       816
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       286       276       250       277       271       255       280       228       381       379
dram[1]:        350       408       475       343       385       273       272       271       271       252       254       253       243       225       306       314
dram[2]:        378       448       483       524       264       359       309       273       252       251       252       250       269       234       415       413
dram[3]:        343       400       275       270       273       302       268       269       253       270       250       250       224       216       332       343
dram[4]:        299       346       252       278       307       256       271       276       273       266       272       252       272       264       326       307
dram[5]:        307       363       286       267       254       301       268       279       270       254       270       257       221       242       369       327
dram[6]:        386       381       454       325       414       360       271       273       252       252       252       269       275       238       361       310
dram[7]:        369       408       275       269       263       259       282       278       257       271       255       252       277       215       328       278
dram[8]:        295       358       253       263       311       324       274       273       254       271       271       271       221       230       260       261
dram[9]:        293       341       330       253       325       287       271       279       271       253       250       253       275       229       347       259
dram[10]:        381       413       297       310       303       258       271       291       252       266       250       252       231       295       325       313
dram[11]:        322       315       263       253       277       285       331       272       254       259       252       253       287       261       281       294
dram[12]:        364       356       285       277       281       254       339       273       265       268       268       292       282       436       430       422
dram[13]:        396       407       318       293       338       320       274       271       255       253       266       254       230       407       324       400
dram[14]:        313       380       280       259       264       373       270       271       264       252       270       251       220       250       320       384
dram[15]:        340       420       269       258       278       262       272       271       269       252       271       271       231       235       352       364
dram[16]:        323       373       265       264       533       503       271       274       254       276       253       252       269       242       262       272
dram[17]:        403       343       268       263       409       427       289       273       256       274       260       274       224       450       283       316
dram[18]:        366       329       258       255       321       281       271       273       254       257       275       254       253       391       309       331
dram[19]:        422       349       275       262       328       320       304       271       253       252       252       269       265       233       382       383
dram[20]:        376       305       272       253       508       438       269       273       255       260       254       253       217       290       261       261
dram[21]:        293       287       289       252       392       328       274       277       278       256       257       255       288       294       338       291
dram[22]:        332       267       285       269       659       664       277       280       279       273       255       270       245       244       394       345
dram[23]:        445       537       558       263       454       359       276       274       262       261       257       261       275       286       295       279
dram[24]:        417       503       530       256       341       320       278       274       274       275       254       257       260       254       329       403
dram[25]:        426       445       465       254       255       313       273       273       276       272       267       251       265       294       304       266
dram[26]:        473       423       389       257       277       281       272       271       252       268       273       254       259       259       296       309
dram[27]:        345       432       262       251       266       317       273       271       252       268       254       272       230       234       260       267
dram[28]:        352       440       271       256       397       355       281       270       255       263       252       267       266       223       312       367
dram[29]:        360       439       489       255       405       399       271       286       256       264       254       260       233       270       319       355
dram[30]:        376       447       497       251       371       443       271       301       254       267       255       254       231       269       288       278
dram[31]:        455       532       305       258       375       385       271       269       252       254       257       252       257       221       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813219 n_act=155 n_pre=139 n_req=1318 n_rd=1932 n_write=704 bw_util=0.00646
n_activity=12390 dram_eff=0.4255
bk0: 130a 815584i bk1: 138a 815488i bk2: 168a 815212i bk3: 170a 815269i bk4: 202a 815345i bk5: 200a 815314i bk6: 138a 815452i bk7: 140a 815436i bk8: 140a 815589i bk9: 134a 815587i bk10: 98a 815618i bk11: 94a 815678i bk12: 36a 815813i bk13: 30a 815832i bk14: 58a 815869i bk15: 56a 815883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00153281
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813251 n_act=148 n_pre=132 n_req=1309 n_rd=1922 n_write=696 bw_util=0.006415
n_activity=12393 dram_eff=0.4225
bk0: 132a 815564i bk1: 134a 815471i bk2: 168a 815205i bk3: 172a 815288i bk4: 202a 815340i bk5: 200a 815306i bk6: 142a 815417i bk7: 138a 815436i bk8: 134a 815603i bk9: 138a 815640i bk10: 100a 815692i bk11: 88a 815746i bk12: 32a 815845i bk13: 30a 815859i bk14: 54a 815893i bk15: 58a 815907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00145072
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813267 n_act=147 n_pre=131 n_req=1302 n_rd=1922 n_write=682 bw_util=0.006381
n_activity=12233 dram_eff=0.4257
bk0: 132a 815539i bk1: 136a 815511i bk2: 170a 815119i bk3: 170a 815214i bk4: 202a 815345i bk5: 200a 815313i bk6: 142a 815428i bk7: 138a 815449i bk8: 136a 815597i bk9: 134a 815649i bk10: 96a 815727i bk11: 90a 815751i bk12: 34a 815827i bk13: 32a 815857i bk14: 52a 815896i bk15: 58a 815889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00154996
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813255 n_act=151 n_pre=135 n_req=1304 n_rd=1920 n_write=688 bw_util=0.006391
n_activity=12333 dram_eff=0.4229
bk0: 130a 815522i bk1: 138a 815490i bk2: 174a 815207i bk3: 168a 815267i bk4: 202a 815326i bk5: 200a 815338i bk6: 140a 815475i bk7: 142a 815436i bk8: 138a 815622i bk9: 132a 815614i bk10: 92a 815731i bk11: 90a 815760i bk12: 30a 815817i bk13: 32a 815843i bk14: 58a 815886i bk15: 54a 815893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00140783
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813271 n_act=149 n_pre=133 n_req=1298 n_rd=1914 n_write=682 bw_util=0.006362
n_activity=12184 dram_eff=0.4261
bk0: 134a 815527i bk1: 134a 815500i bk2: 172a 815226i bk3: 170a 815252i bk4: 202a 815311i bk5: 200a 815330i bk6: 142a 815479i bk7: 140a 815390i bk8: 134a 815588i bk9: 138a 815595i bk10: 94a 815705i bk11: 86a 815765i bk12: 30a 815838i bk13: 32a 815819i bk14: 52a 815926i bk15: 54a 815914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152913
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813299 n_act=137 n_pre=121 n_req=1296 n_rd=1910 n_write=682 bw_util=0.006352
n_activity=12229 dram_eff=0.4239
bk0: 132a 815557i bk1: 138a 815505i bk2: 172a 815127i bk3: 168a 815269i bk4: 204a 815342i bk5: 198a 815330i bk6: 140a 815488i bk7: 138a 815406i bk8: 136a 815635i bk9: 136a 815659i bk10: 90a 815662i bk11: 88a 815769i bk12: 34a 815819i bk13: 32a 815828i bk14: 50a 815926i bk15: 54a 815904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154139
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813289 n_act=146 n_pre=130 n_req=1292 n_rd=1908 n_write=676 bw_util=0.006332
n_activity=12058 dram_eff=0.4286
bk0: 136a 815529i bk1: 138a 815476i bk2: 168a 815174i bk3: 164a 815218i bk4: 204a 815332i bk5: 198a 815355i bk6: 138a 815428i bk7: 142a 815335i bk8: 138a 815626i bk9: 134a 815684i bk10: 92a 815704i bk11: 90a 815747i bk12: 32a 815816i bk13: 32a 815834i bk14: 54a 815920i bk15: 48a 815929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00138945
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813275 n_act=152 n_pre=136 n_req=1293 n_rd=1906 n_write=680 bw_util=0.006337
n_activity=12125 dram_eff=0.4266
bk0: 134a 815568i bk1: 134a 815529i bk2: 168a 815165i bk3: 164a 815260i bk4: 204a 815333i bk5: 198a 815377i bk6: 142a 815384i bk7: 138a 815364i bk8: 132a 815648i bk9: 140a 815610i bk10: 94a 815691i bk11: 88a 815732i bk12: 34a 815820i bk13: 28a 815859i bk14: 52a 815906i bk15: 56a 815930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00132574
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813267 n_act=145 n_pre=129 n_req=1304 n_rd=1918 n_write=690 bw_util=0.006391
n_activity=12273 dram_eff=0.425
bk0: 136a 815496i bk1: 140a 815491i bk2: 168a 815215i bk3: 166a 815280i bk4: 204a 815327i bk5: 198a 815333i bk6: 140a 815433i bk7: 142a 815388i bk8: 136a 815607i bk9: 136a 815619i bk10: 90a 815712i bk11: 90a 815704i bk12: 34a 815854i bk13: 30a 815841i bk14: 56a 815899i bk15: 52a 815938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00129878
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813255 n_act=152 n_pre=136 n_req=1303 n_rd=1918 n_write=688 bw_util=0.006386
n_activity=12216 dram_eff=0.4267
bk0: 138a 815479i bk1: 136a 815460i bk2: 168a 815145i bk3: 168a 815189i bk4: 200a 815366i bk5: 200a 815325i bk6: 140a 815444i bk7: 140a 815346i bk8: 136a 815610i bk9: 138a 815607i bk10: 92a 815735i bk11: 90a 815703i bk12: 32a 815826i bk13: 32a 815876i bk14: 56a 815906i bk15: 52a 815945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00160142
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813247 n_act=158 n_pre=142 n_req=1301 n_rd=1918 n_write=684 bw_util=0.006376
n_activity=12318 dram_eff=0.4225
bk0: 138a 815469i bk1: 140a 815432i bk2: 164a 815226i bk3: 168a 815210i bk4: 198a 815365i bk5: 198a 815344i bk6: 144a 815462i bk7: 140a 815392i bk8: 134a 815635i bk9: 138a 815620i bk10: 90a 815686i bk11: 92a 815731i bk12: 34a 815841i bk13: 28a 815893i bk14: 56a 815906i bk15: 56a 815929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00145807
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813237 n_act=167 n_pre=151 n_req=1297 n_rd=1916 n_write=678 bw_util=0.006357
n_activity=12316 dram_eff=0.4212
bk0: 138a 815447i bk1: 142a 815429i bk2: 168a 815173i bk3: 164a 815209i bk4: 198a 815336i bk5: 200a 815368i bk6: 140a 815461i bk7: 140a 815374i bk8: 138a 815639i bk9: 134a 815651i bk10: 90a 815723i bk11: 94a 815750i bk12: 32a 815803i bk13: 32a 815868i bk14: 56a 815906i bk15: 50a 815965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00164676
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813245 n_act=163 n_pre=147 n_req=1297 n_rd=1914 n_write=680 bw_util=0.006357
n_activity=12180 dram_eff=0.4259
bk0: 140a 815456i bk1: 142a 815467i bk2: 168a 815214i bk3: 166a 815187i bk4: 198a 815334i bk5: 200a 815361i bk6: 140a 815459i bk7: 140a 815381i bk8: 136a 815594i bk9: 136a 815636i bk10: 94a 815701i bk11: 88a 815703i bk12: 30a 815819i bk13: 36a 815795i bk14: 52a 815917i bk15: 48a 815943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00164553
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813241 n_act=165 n_pre=149 n_req=1297 n_rd=1914 n_write=680 bw_util=0.006357
n_activity=12259 dram_eff=0.4232
bk0: 142a 815465i bk1: 138a 815478i bk2: 166a 815155i bk3: 164a 815170i bk4: 198a 815334i bk5: 200a 815366i bk6: 144a 815432i bk7: 140a 815398i bk8: 134a 815653i bk9: 138a 815624i bk10: 92a 815657i bk11: 86a 815707i bk12: 32a 815799i bk13: 32a 815865i bk14: 56a 815884i bk15: 52a 815946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165656
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813271 n_act=155 n_pre=139 n_req=1292 n_rd=1906 n_write=678 bw_util=0.006332
n_activity=12120 dram_eff=0.4264
bk0: 140a 815506i bk1: 136a 815479i bk2: 166a 815144i bk3: 164a 815183i bk4: 200a 815300i bk5: 198a 815374i bk6: 138a 815481i bk7: 140a 815369i bk8: 138a 815621i bk9: 136a 815667i bk10: 90a 815674i bk11: 88a 815760i bk12: 32a 815850i bk13: 34a 815895i bk14: 58a 815880i bk15: 48a 815952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017117
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813227 n_act=165 n_pre=149 n_req=1304 n_rd=1918 n_write=690 bw_util=0.006391
n_activity=12387 dram_eff=0.4211
bk0: 144a 815491i bk1: 138a 815484i bk2: 164a 815206i bk3: 164a 815230i bk4: 200a 815352i bk5: 198a 815393i bk6: 138a 815440i bk7: 138a 815301i bk8: 136a 815581i bk9: 140a 815662i bk10: 96a 815696i bk11: 86a 815743i bk12: 36a 815801i bk13: 30a 815871i bk14: 56a 815892i bk15: 54a 815927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00151075
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813207 n_act=174 n_pre=158 n_req=1305 n_rd=1916 n_write=694 bw_util=0.006396
n_activity=12384 dram_eff=0.4215
bk0: 136a 815520i bk1: 136a 815451i bk2: 164a 815203i bk3: 164a 815242i bk4: 200a 815327i bk5: 202a 815319i bk6: 142a 815401i bk7: 140a 815343i bk8: 134a 815620i bk9: 136a 815573i bk10: 92a 815729i bk11: 90a 815741i bk12: 38a 815824i bk13: 28a 815879i bk14: 60a 815866i bk15: 54a 815932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0016002
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813223 n_act=162 n_pre=146 n_req=1309 n_rd=1920 n_write=698 bw_util=0.006415
n_activity=12355 dram_eff=0.4238
bk0: 128a 815525i bk1: 136a 815505i bk2: 166a 815220i bk3: 168a 815215i bk4: 200a 815350i bk5: 202a 815343i bk6: 140a 815421i bk7: 142a 815318i bk8: 134a 815588i bk9: 136a 815557i bk10: 94a 815683i bk11: 88a 815750i bk12: 34a 815814i bk13: 36a 815834i bk14: 62a 815870i bk15: 54a 815908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00176806
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813237 n_act=159 n_pre=143 n_req=1305 n_rd=1922 n_write=688 bw_util=0.006396
n_activity=12247 dram_eff=0.4262
bk0: 132a 815480i bk1: 136a 815429i bk2: 164a 815228i bk3: 170a 815203i bk4: 200a 815321i bk5: 204a 815280i bk6: 142a 815440i bk7: 140a 815389i bk8: 136a 815627i bk9: 140a 815665i bk10: 92a 815665i bk11: 86a 815744i bk12: 36a 815803i bk13: 32a 815829i bk14: 58a 815882i bk15: 54a 815899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00200209
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813227 n_act=162 n_pre=146 n_req=1307 n_rd=1920 n_write=694 bw_util=0.006406
n_activity=12390 dram_eff=0.422
bk0: 134a 815441i bk1: 136a 815464i bk2: 166a 815235i bk3: 170a 815217i bk4: 198a 815342i bk5: 204a 815312i bk6: 142a 815447i bk7: 142a 815420i bk8: 136a 815634i bk9: 136a 815654i bk10: 90a 815714i bk11: 90a 815701i bk12: 38a 815815i bk13: 28a 815854i bk14: 60a 815869i bk15: 50a 815918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00168352
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813247 n_act=157 n_pre=141 n_req=1302 n_rd=1914 n_write=690 bw_util=0.006381
n_activity=12265 dram_eff=0.4246
bk0: 136a 815448i bk1: 136a 815485i bk2: 166a 815151i bk3: 168a 815167i bk4: 198a 815319i bk5: 204a 815319i bk6: 140a 815464i bk7: 142a 815423i bk8: 136a 815618i bk9: 134a 815647i bk10: 94a 815713i bk11: 88a 815744i bk12: 32a 815803i bk13: 34a 815876i bk14: 58a 815908i bk15: 48a 815946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161368
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813245 n_act=152 n_pre=136 n_req=1308 n_rd=1924 n_write=692 bw_util=0.006411
n_activity=12315 dram_eff=0.4248
bk0: 140a 815466i bk1: 136a 815468i bk2: 168a 815244i bk3: 168a 815237i bk4: 198a 815342i bk5: 204a 815329i bk6: 142a 815451i bk7: 138a 815441i bk8: 136a 815567i bk9: 138a 815646i bk10: 94a 815716i bk11: 90a 815692i bk12: 34a 815813i bk13: 32a 815837i bk14: 54a 815905i bk15: 52a 815941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175703
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813243 n_act=150 n_pre=134 n_req=1311 n_rd=1928 n_write=694 bw_util=0.006425
n_activity=12244 dram_eff=0.4283
bk0: 136a 815488i bk1: 138a 815412i bk2: 170a 815219i bk3: 168a 815205i bk4: 198a 815337i bk5: 206a 815327i bk6: 142a 815406i bk7: 140a 815404i bk8: 136a 815640i bk9: 136a 815609i bk10: 92a 815675i bk11: 96a 815598i bk12: 32a 815832i bk13: 34a 815854i bk14: 58a 815902i bk15: 46a 815950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00180849
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813227 n_act=157 n_pre=141 n_req=1312 n_rd=1926 n_write=698 bw_util=0.00643
n_activity=12342 dram_eff=0.4252
bk0: 140a 815459i bk1: 134a 815508i bk2: 170a 815240i bk3: 162a 815220i bk4: 200a 815340i bk5: 206a 815320i bk6: 136a 815390i bk7: 140a 815397i bk8: 136a 815631i bk9: 138a 815637i bk10: 96a 815703i bk11: 94a 815629i bk12: 28a 815848i bk13: 34a 815846i bk14: 58a 815895i bk15: 54a 815917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00181217
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813225 n_act=158 n_pre=142 n_req=1312 n_rd=1928 n_write=696 bw_util=0.00643
n_activity=12381 dram_eff=0.4239
bk0: 138a 815474i bk1: 136a 815489i bk2: 166a 815262i bk3: 160a 815280i bk4: 200a 815335i bk5: 206a 815331i bk6: 140a 815453i bk7: 138a 815395i bk8: 136a 815602i bk9: 138a 815596i bk10: 92a 815709i bk11: 96a 815654i bk12: 34a 815791i bk13: 30a 815868i bk14: 58a 815894i bk15: 60a 815890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00189426
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813239 n_act=154 n_pre=138 n_req=1309 n_rd=1928 n_write=690 bw_util=0.006415
n_activity=12313 dram_eff=0.4252
bk0: 136a 815453i bk1: 138a 815496i bk2: 168a 815247i bk3: 160a 815240i bk4: 200a 815358i bk5: 206a 815358i bk6: 138a 815443i bk7: 142a 815400i bk8: 136a 815601i bk9: 136a 815603i bk10: 92a 815712i bk11: 96a 815616i bk12: 32a 815826i bk13: 32a 815902i bk14: 60a 815868i bk15: 56a 815899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147645
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813241 n_act=146 n_pre=130 n_req=1316 n_rd=1936 n_write=696 bw_util=0.00645
n_activity=12311 dram_eff=0.4276
bk0: 138a 815425i bk1: 134a 815478i bk2: 170a 815206i bk3: 164a 815224i bk4: 200a 815303i bk5: 206a 815310i bk6: 140a 815471i bk7: 140a 815444i bk8: 132a 815620i bk9: 138a 815622i bk10: 96a 815686i bk11: 96a 815650i bk12: 30a 815856i bk13: 32a 815911i bk14: 60a 815919i bk15: 60a 815924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00179502
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813227 n_act=156 n_pre=140 n_req=1313 n_rd=1932 n_write=694 bw_util=0.006435
n_activity=12434 dram_eff=0.4224
bk0: 138a 815462i bk1: 136a 815505i bk2: 168a 815255i bk3: 168a 815209i bk4: 200a 815323i bk5: 208a 815352i bk6: 142a 815430i bk7: 136a 815484i bk8: 136a 815622i bk9: 138a 815624i bk10: 90a 815741i bk11: 96a 815569i bk12: 34a 815814i bk13: 30a 815892i bk14: 56a 815911i bk15: 56a 815921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0018624
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813235 n_act=161 n_pre=145 n_req=1304 n_rd=1920 n_write=688 bw_util=0.006391
n_activity=12284 dram_eff=0.4246
bk0: 132a 815483i bk1: 138a 815473i bk2: 170a 815255i bk3: 166a 815255i bk4: 198a 815325i bk5: 208a 815336i bk6: 138a 815419i bk7: 140a 815447i bk8: 138a 815657i bk9: 136a 815656i bk10: 90a 815740i bk11: 96a 815644i bk12: 32a 815806i bk13: 32a 815895i bk14: 54a 815879i bk15: 52a 815906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00184158
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813223 n_act=164 n_pre=148 n_req=1307 n_rd=1918 n_write=696 bw_util=0.006406
n_activity=12313 dram_eff=0.4246
bk0: 136a 815483i bk1: 134a 815496i bk2: 168a 815263i bk3: 164a 815227i bk4: 194a 815291i bk5: 208a 815341i bk6: 140a 815424i bk7: 140a 815363i bk8: 134a 815639i bk9: 136a 815624i bk10: 96a 815713i bk11: 96a 815583i bk12: 28a 815828i bk13: 34a 815882i bk14: 52a 815917i bk15: 58a 815901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00157202
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813227 n_act=155 n_pre=139 n_req=1314 n_rd=1926 n_write=702 bw_util=0.00644
n_activity=12409 dram_eff=0.4236
bk0: 134a 815511i bk1: 138a 815443i bk2: 172a 815201i bk3: 164a 815278i bk4: 198a 815278i bk5: 208a 815285i bk6: 142a 815429i bk7: 136a 815421i bk8: 136a 815632i bk9: 136a 815598i bk10: 92a 815721i bk11: 98a 815600i bk12: 32a 815829i bk13: 32a 815898i bk14: 54a 815887i bk15: 54a 815905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00188323
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816149 n_nop=813217 n_act=162 n_pre=146 n_req=1312 n_rd=1924 n_write=700 bw_util=0.00643
n_activity=12400 dram_eff=0.4232
bk0: 136a 815534i bk1: 136a 815474i bk2: 170a 815298i bk3: 168a 815236i bk4: 198a 815293i bk5: 206a 815341i bk6: 136a 815414i bk7: 140a 815412i bk8: 138a 815623i bk9: 136a 815605i bk10: 94a 815717i bk11: 92a 815615i bk12: 30a 815829i bk13: 36a 815894i bk14: 56a 815869i bk15: 52a 815889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00149115

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18019, Miss = 966, Miss_rate = 0.054, Pending_hits = 104, Reservation_fails = 6
L2_cache_bank[1]: Access = 19622, Miss = 961, Miss_rate = 0.049, Pending_hits = 110, Reservation_fails = 12
L2_cache_bank[2]: Access = 12787, Miss = 961, Miss_rate = 0.075, Pending_hits = 115, Reservation_fails = 33
L2_cache_bank[3]: Access = 12258, Miss = 960, Miss_rate = 0.078, Pending_hits = 121, Reservation_fails = 56
L2_cache_bank[4]: Access = 12852, Miss = 957, Miss_rate = 0.074, Pending_hits = 102, Reservation_fails = 50
L2_cache_bank[5]: Access = 11734, Miss = 955, Miss_rate = 0.081, Pending_hits = 107, Reservation_fails = 42
L2_cache_bank[6]: Access = 9282, Miss = 954, Miss_rate = 0.103, Pending_hits = 118, Reservation_fails = 58
L2_cache_bank[7]: Access = 10119, Miss = 953, Miss_rate = 0.094, Pending_hits = 115, Reservation_fails = 17
L2_cache_bank[8]: Access = 10145, Miss = 959, Miss_rate = 0.095, Pending_hits = 120, Reservation_fails = 44
L2_cache_bank[9]: Access = 10019, Miss = 959, Miss_rate = 0.096, Pending_hits = 110, Reservation_fails = 32
L2_cache_bank[10]: Access = 11892, Miss = 959, Miss_rate = 0.081, Pending_hits = 118, Reservation_fails = 56
L2_cache_bank[11]: Access = 10900, Miss = 958, Miss_rate = 0.088, Pending_hits = 108, Reservation_fails = 27
L2_cache_bank[12]: Access = 10256, Miss = 957, Miss_rate = 0.093, Pending_hits = 118, Reservation_fails = 62
L2_cache_bank[13]: Access = 42857, Miss = 957, Miss_rate = 0.022, Pending_hits = 105, Reservation_fails = 22
L2_cache_bank[14]: Access = 42661, Miss = 953, Miss_rate = 0.022, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[15]: Access = 41989, Miss = 959, Miss_rate = 0.023, Pending_hits = 118, Reservation_fails = 11
L2_cache_bank[16]: Access = 47744, Miss = 958, Miss_rate = 0.020, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[17]: Access = 48249, Miss = 960, Miss_rate = 0.020, Pending_hits = 117, Reservation_fails = 86
L2_cache_bank[18]: Access = 47290, Miss = 961, Miss_rate = 0.020, Pending_hits = 98, Reservation_fails = 43
L2_cache_bank[19]: Access = 47576, Miss = 960, Miss_rate = 0.020, Pending_hits = 119, Reservation_fails = 9
L2_cache_bank[20]: Access = 47619, Miss = 957, Miss_rate = 0.020, Pending_hits = 116, Reservation_fails = 32
L2_cache_bank[21]: Access = 46710, Miss = 962, Miss_rate = 0.021, Pending_hits = 108, Reservation_fails = 1
L2_cache_bank[22]: Access = 46421, Miss = 964, Miss_rate = 0.021, Pending_hits = 128, Reservation_fails = 17
L2_cache_bank[23]: Access = 48448, Miss = 963, Miss_rate = 0.020, Pending_hits = 142, Reservation_fails = 42
L2_cache_bank[24]: Access = 47553, Miss = 964, Miss_rate = 0.020, Pending_hits = 126, Reservation_fails = 36
L2_cache_bank[25]: Access = 30657, Miss = 964, Miss_rate = 0.031, Pending_hits = 112, Reservation_fails = 1
L2_cache_bank[26]: Access = 16506, Miss = 968, Miss_rate = 0.059, Pending_hits = 98, Reservation_fails = 3
L2_cache_bank[27]: Access = 15200, Miss = 966, Miss_rate = 0.064, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[28]: Access = 13693, Miss = 960, Miss_rate = 0.070, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[29]: Access = 15284, Miss = 959, Miss_rate = 0.063, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[30]: Access = 18962, Miss = 963, Miss_rate = 0.051, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[31]: Access = 17290, Miss = 962, Miss_rate = 0.056, Pending_hits = 117, Reservation_fails = 0
L2_total_cache_accesses = 842594
L2_total_cache_misses = 30719
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 3618
L2_total_cache_reservation_fails = 856
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 762505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 245
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 213
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1149796
icnt_total_pkts_simt_to_mem=1960008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1906
	minimum = 6
	maximum = 103
Network latency average = 8.78816
	minimum = 6
	maximum = 103
Slowest packet = 1682836
Flit latency average = 8.20754
	minimum = 6
	maximum = 99
Slowest flit = 3104316
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00392049
	minimum = 0 (at node 0)
	maximum = 0.0921316 (at node 11)
Accepted packet rate average = 0.00392049
	minimum = 0 (at node 0)
	maximum = 0.0921316 (at node 11)
Injected flit rate average = 0.00914563
	minimum = 0 (at node 0)
	maximum = 0.313432 (at node 11)
Accepted flit rate average= 0.00914563
	minimum = 0 (at node 0)
	maximum = 0.116413 (at node 11)
Injected packet length average = 2.33278
Accepted packet length average = 2.33278
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3898 (29 samples)
	minimum = 6 (29 samples)
	maximum = 77.7586 (29 samples)
Network latency average = 11.2679 (29 samples)
	minimum = 6 (29 samples)
	maximum = 69.8621 (29 samples)
Flit latency average = 10.7935 (29 samples)
	minimum = 6 (29 samples)
	maximum = 66.3448 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.0177796 (29 samples)
	minimum = 0.00589833 (29 samples)
	maximum = 0.0624534 (29 samples)
Accepted packet rate average = 0.0177796 (29 samples)
	minimum = 0.00589833 (29 samples)
	maximum = 0.0624534 (29 samples)
Injected flit rate average = 0.0399813 (29 samples)
	minimum = 0.0134407 (29 samples)
	maximum = 0.1776 (29 samples)
Accepted flit rate average = 0.0399813 (29 samples)
	minimum = 0.0149007 (29 samples)
	maximum = 0.135287 (29 samples)
Injected packet size average = 2.24872 (29 samples)
Accepted packet size average = 2.24872 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 53 sec (413 sec)
gpgpu_simulation_rate = 124696 (inst/sec)
gpgpu_simulation_rate = 2595 (cycle/sec)
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1071877)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1071877)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1071877)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1071877)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1071877)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1071877)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1071877)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1071877)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1071877)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (114,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (167,1071877), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (181,1071877), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (200,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (200,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (203,1071877), 1 CTAs running
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(19,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (426,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (432,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: cycles simulated: 1072377  inst.: 51612089 (ipc=224.7) sim_rate=124666 (inst/sec) elapsed = 0:0:06:54 / Fri Jul 27 19:02:28 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (553,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (608,1071877), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (614,1071877), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (620,1071877), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (622,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (626,1071877), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (628,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (632,1071877), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (634,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (640,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (646,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (747,1071877), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 14.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 30 
gpu_sim_cycle = 748
gpu_sim_insn = 118240
gpu_ipc =     158.0749
gpu_tot_sim_cycle = 1072625
gpu_tot_sim_insn = 51617957
gpu_tot_ipc =      48.1230
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1735
gpu_stall_icnt2sh    = 61901
gpu_total_sim_rate=124681

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2962751
	L1I_total_cache_misses = 6869
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 97871, Miss = 41160, Miss_rate = 0.421, Pending_hits = 4153, Reservation_fails = 79481
	L1D_cache_core[1]: Access = 97905, Miss = 40672, Miss_rate = 0.415, Pending_hits = 4342, Reservation_fails = 80901
	L1D_cache_core[2]: Access = 155717, Miss = 61401, Miss_rate = 0.394, Pending_hits = 5484, Reservation_fails = 128246
	L1D_cache_core[3]: Access = 153729, Miss = 60605, Miss_rate = 0.394, Pending_hits = 5830, Reservation_fails = 124864
	L1D_cache_core[4]: Access = 153677, Miss = 60287, Miss_rate = 0.392, Pending_hits = 5761, Reservation_fails = 124186
	L1D_cache_core[5]: Access = 148990, Miss = 59122, Miss_rate = 0.397, Pending_hits = 4247, Reservation_fails = 105512
	L1D_cache_core[6]: Access = 154149, Miss = 60619, Miss_rate = 0.393, Pending_hits = 6000, Reservation_fails = 123285
	L1D_cache_core[7]: Access = 85862, Miss = 34606, Miss_rate = 0.403, Pending_hits = 3473, Reservation_fails = 61229
	L1D_cache_core[8]: Access = 89059, Miss = 36057, Miss_rate = 0.405, Pending_hits = 3404, Reservation_fails = 60625
	L1D_cache_core[9]: Access = 137112, Miss = 36978, Miss_rate = 0.270, Pending_hits = 19321, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 250590, Miss = 85401, Miss_rate = 0.341, Pending_hits = 13620, Reservation_fails = 184485
	L1D_cache_core[11]: Access = 213093, Miss = 61570, Miss_rate = 0.289, Pending_hits = 4383, Reservation_fails = 48398
	L1D_cache_core[12]: Access = 155545, Miss = 44655, Miss_rate = 0.287, Pending_hits = 4001, Reservation_fails = 76243
	L1D_cache_core[13]: Access = 202083, Miss = 60245, Miss_rate = 0.298, Pending_hits = 4274, Reservation_fails = 105212
	L1D_cache_core[14]: Access = 146845, Miss = 57184, Miss_rate = 0.389, Pending_hits = 4570, Reservation_fails = 103309
	L1D_total_cache_accesses = 2242227
	L1D_total_cache_misses = 800562
	L1D_total_cache_miss_rate = 0.3570
	L1D_total_cache_pending_hits = 92863
	L1D_total_cache_reservation_fails = 1490356
	L1D_cache_data_port_util = 0.205
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 85014
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0066
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1330107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 471385
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84451
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 724109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1018971
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2955882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11913, 11913, 11892, 11892, 11892, 11892, 11892, 11892, 7268, 7268, 6961, 6961, 6996, 6996, 6961, 6961, 5996, 5996, 5996, 5996, 5996, 5996, 5996, 5996, 5996, 5996, 5996, 5996, 5996, 5996, 5996, 5996, 
gpgpu_n_tot_thrd_icount = 172043200
gpgpu_n_tot_w_icount = 5376350
gpgpu_n_stall_shd_mem = 2180816
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76450
gpgpu_n_mem_write_global = 765802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 6970942
gpgpu_n_store_insn = 3393476
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2509080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2180816
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3017536	W0_Idle:1042216	W0_Scoreboard:3733814	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148264	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1378928
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 611600 {8:76450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41884304 {40:586820,72:92657,136:86325,}
traffic_breakdown_coretomem[INST_ACC_R] = 3056 {8:382,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10397200 {136:76450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6126416 {8:765802,}
traffic_breakdown_memtocore[INST_ACC_R] = 51952 {136:382,}
maxmrqlatency = 72 
maxdqlatency = 0 
maxmflatency = 664 
averagemflatency = 191 
max_icnt2mem_latency = 253 
max_icnt2sh_latency = 1072624 
mrq_lat_table:23367 	12496 	3650 	1225 	743 	281 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	838694 	3563 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	156959 	85673 	224010 	375971 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42841 	24143 	8191 	1256 	42 	0 	0 	0 	178 	271 	10160 	21743 	45846 	123789 	92416 	202817 	267198 	1384 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2124 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        36        38        36        32        32        32        32        32        32        32        36        24        22         6         6 
dram[1]:        34        34        38        36        32        32        32        32        32        32        40        34        22        22         6         6 
dram[2]:        34        34        38        36        32        32        32        32        32        32        38        34        22        22         6         6 
dram[3]:        34        34        38        36        32        32        32        32        32        32        36        34        22        22         7         6 
dram[4]:        34        34        38        36        32        32        32        32        32        32        36        34        22        22         6         6 
dram[5]:        34        34        38        36        32        32        32        32        32        32        36        34        22        22         6         6 
dram[6]:        18        34        38        36        32        32        32        32        32        32        36        34        22        22         6         9 
dram[7]:        20        34        38        36        32        32        32        32        32        32        36        34        22        22         6         9 
dram[8]:        20        34        38        36        32        32        32        32        32        32        36        34        22        22         6         8 
dram[9]:        36        34        38        38        32        32        32        32        32        32        36        36        22        20         6         7 
dram[10]:        36        36        36        38        32        32        32        32        32        32        36        36        22        20         6         7 
dram[11]:        28        36        36        38        32        32        32        32        32        32        36        36        22        20         6         8 
dram[12]:        28        36        36        38        32        32        32        32        32        32        36        35        22        20         7         6 
dram[13]:        36        35        36        38        32        32        32        32        32        32        32        34        22        20         6        11 
dram[14]:        36        34        36        38        32        32        32        32        32        32        36        34        22        20         6         9 
dram[15]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         9 
dram[16]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         6 
dram[17]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         7         5 
dram[18]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         6 
dram[19]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         6 
dram[20]:        36        34        36        38        32        32        32        32        32        32        36        34        24        20         6         6 
dram[21]:        36        32        36        38        32        32        32        32        32        32        36        38        24        20         8         8 
dram[22]:        36        32        36        38        32        32        32        32        32        32        24        42        22        20         7         8 
dram[23]:        28        32        36        36        32        32        32        32        32        32        24        42        22        20         6         6 
dram[24]:        28        32        36        36        32        32        32        32        32        32        36        42        22        20         6         6 
dram[25]:        28        32        36        36        32        32        32        32        32        32        36        42        22        20         6         6 
dram[26]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         6         6 
dram[27]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         7         6 
dram[28]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         9         9 
dram[29]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         8         7 
dram[30]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         6        11 
dram[31]:        36        32        36        36        32        32        32        32        32        32        36        42        22        20         6         6 
maximum service time to same row:
dram[0]:    160500    144056    109156    109389     95468     82404    141562    110723     91947     91954    118296    109122    136311    145931    116341    115430 
dram[1]:    143179    142262    167757    168489     98230     77197    109925    123151     91913     92351    116728    107696    134322    143821    114619    124188 
dram[2]:    141433    151091    167761    166874    101227    109348    115709    105601     92052     91776    114705    105781    150626    141647    132095    113661 
dram[3]:    158966    140515    165828    108995     52298    111763    121284    114817     92048     92447    112817    103701    148616    139460    112857    111877 
dram[4]:    139689    138754    164101    165164     64625    110639    108812    105591     93302     92023     91596    119588    146564    137414    111107    120848 
dram[5]:    137921    147700    164240    108605     70299    110472    111489     98836     92077     93107     95133    117525    145326    135338    128684    110214 
dram[6]:    155572    145968    108997    109524     75282    109738    109662    122693     92092     92087     90672    105375    143223    151548    109333    127858 
dram[7]:    145146    163343    109517    108899     86536    109683    120872    128847     92175     91855     85649    113472    141027    149364    116549    117446 
dram[8]:    143405    144246    109438    109362     90376    109368    125553    129317     91922     91911    103828    111378    138942    147165    125275    115669 
dram[9]:    152196    142484    167858    109662     93328    109617    110930    139952     92012     92339    119646     98544    136890    145711    114783    124452 
dram[10]:    141662    159980    109741    166364     96430    108994    123305    101469     92937     91762    118090    107400    134713    143690    113024    113909 
dram[11]:    139912    140727    165867     87541     49668    112907    111212    116557     91846     95725    115433    105201    150960    141687    121919    112144 
dram[12]:    148788    138982    164227    164532     52255    110503    108926    103913     92105     92129     89730     89836    148850    139646    111315    121034 
dram[13]:    138142    156596    109465    105855     62911    109297    112069     91263     92279     91996     86424    103252    147841    137699    109571    110363 
dram[14]:    155802    146173    109595    109521     69170    109695    116672    122166     92100     92182    105029     95437    145773    135738    118541    117594 
dram[15]:    145378    144429    109359    109584     97314    110017    119278    127862     92281     91957    102914     98017    143813    152090    116783    117578 
dram[16]:    143630    153184    109453    109203    100424     90946    124977    129567     91929     91922    100781     93831    141748    150025    125528    115876 
dram[17]:    152399    142437    167929    109833    102598     93968    111800    138362     92011     93177    102831    112206    139739    148037    115013    114133 
dram[18]:    141841    140787    108707    166494    106198     87899    109993    112528     91807     91932    119361    110217    137829    145961    113256    114177 
dram[19]:    140093    149676    166037    164759     95900     65980    102180    113967     91977     91951    112077     85212    135783    143968    122112    112426 
dram[20]:    148995    135986    164743    110236     71458     46234     91722    102041     92071     92225    110118     85056    152181    141930    111480    110688 
dram[21]:    138363    154444    109083    109929     68892     63596    113941    110151     92784     92134    108026    103912    150091    139887    109736    110690 
dram[22]:    145591    143445    109598    109260     64734     68819    119122    128692     92060     92159    111059    120033    146996    137936    118686    117906 
dram[23]:    145590    141664    109179    109408     92632     81026    120490    137451     92303     91897    109096    118459    144854    136780    117018    126604 
dram[24]:    143825    150355    109340    109330     95568     84958    129108    131385     91883     91960    107128    116440    142719    153003    134400    116138 
dram[25]:    142079    139845    168455    101126     97874     88051    119440    110445     91919     91756    105180    113874    140537    150837    115254    114385 
dram[26]:    142080    138055    166712    166683     91915     90180    109037    115151     91771     91816    103463    112481    138305    148706    113530    123190 
dram[27]:    140332    146800     87861    164918     84716     78088    112850    117942     92463     92059    119632    110203    136241    146532    131045    112610 
dram[28]:    138587    136126    164739    109063     79849     87362     88036    100688     92006     92188    117299    107779    134106    144330    111746    110853 
dram[29]:    138586    162333     93305    109468     73655     75551     82583    121474     92723     92055    115271    106261    150379    142288    110000    119772 
dram[30]:    145799    144158     97789    109131     41090     42931    118128    125463     92018     92465    113644    104218    150221    140204    127602    118106 
dram[31]:    154518    141745    109028    109258     79309     66819    117558    135552     92206     91719    111633    110764    148071    138235    117190    135448 
average row accesses per activate:
dram[0]:  6.750000  6.357143 24.799999 24.400000 22.500000 19.428572  4.454545  3.846154 15.500000 14.666667  9.571428  8.000000  9.333333  8.333333  2.916667  2.833333 
dram[1]:  5.187500  5.000000 17.857143 24.400000 22.500000 19.428572  5.000000  4.900000 15.000000 15.000000 13.400000 11.800000  8.666667  8.333333  2.750000  3.500000 
dram[2]:  4.941176  5.733333 25.200001 24.200001 22.500000 26.799999  5.000000  4.950000 15.000000 17.200001 12.800000  9.666667  9.000000  8.666667  2.666667  2.500000 
dram[3]:  3.952381  5.800000 25.600000 24.400000 15.000000 26.799999  4.454545  5.555555 15.000000 14.333333 12.600000 10.000000  8.333333  8.666667  3.500000  2.750000 
dram[4]:  4.047619  5.666667 25.400000 24.600000 15.000000 26.799999  6.250000  4.590909 14.333333 14.833333  8.857142 11.200000  8.333333  8.666667  2.909091  3.300000 
dram[5]:  4.421052  7.909091 25.200001 24.400000 19.428572 26.600000  6.187500  5.555555 14.500000 14.500000  8.571428 11.600000  9.000000  8.666667  2.818182  3.300000 
dram[6]:  4.095238  6.692307 24.799999 24.000000 19.428572 26.600000  4.850000  4.681818 14.833333 14.166667 10.166667 11.600000  8.666667  8.666667  3.000000  3.500000 
dram[7]:  5.000000  6.071429 24.799999 24.200001 19.428572 26.600000  3.607143  5.050000 14.000000 14.833333 10.500000 11.400000  9.000000  8.000000  2.285714  4.000000 
dram[8]:  4.888889  5.500000 24.799999 24.400000 19.428572 26.600000  4.950000  4.857143 14.833333 15.000000 12.000000 11.600000  9.000000  8.333333  2.833333  3.750000 
dram[9]:  4.684210  5.733333 24.799999 25.400000 19.142857 26.799999  4.454545  4.208333 14.500000 18.000000 12.200000  7.375000  8.666667  8.000000  2.833333  3.750000 
dram[10]:  4.684210  4.736842 24.000000 25.200001 22.166666 26.400000  4.950000  3.666667 14.666667 15.000000 12.200000  8.428572  9.000000  7.333333  2.833333  3.200000 
dram[11]:  3.708333  4.333333 25.000000 17.714285 14.777778 26.400000  4.454545  3.571429 17.400000 14.166667 12.200000 10.000000  8.666667  8.000000  3.400000  3.625000 
dram[12]:  3.913043  5.687500 25.000000 17.857143 14.777778 26.400000  4.454545  3.535714 14.500000 14.500000 12.400000  9.666667  8.333333  6.500000  4.000000  2.800000 
dram[13]:  4.333333  5.235294 24.799999 24.799999 19.000000 26.400000  3.642857  4.083333 14.333333 14.666667  6.777778 11.200000  8.666667  6.000000  2.428571  5.000000 
dram[14]:  5.000000  5.176471 24.600000 24.799999 19.142857 26.200001  4.500000  3.807692 14.500000 10.750000  8.571428 11.400000  8.666667  8.333333  3.500000  3.500000 
dram[15]:  5.411765  5.562500 24.400000 24.799999 19.142857 26.200001  3.592592  2.941176 15.166667 14.833333 10.500000 11.200000  9.333333  7.666667  2.833333  3.875000 
dram[16]:  5.176471  4.888889 24.400000 25.000000 22.333334 15.000000  3.125000  3.413793 14.833333 14.833333 10.000000  8.428572  9.666667  7.333333  3.600000  2.583333 
dram[17]:  5.600000  6.769231 24.600000 25.600000 22.333334 19.285715  3.464286  3.333333 15.000000 15.000000 12.400000 11.400000  9.000000  6.500000  3.083333  2.666667 
dram[18]:  4.777778  4.888889 24.400000 25.600000 22.333334 15.111111  4.500000  4.166667 17.799999 14.500000 12.200000  8.000000  9.333333  6.000000  2.916667  3.300000 
dram[19]:  4.684210  4.400000 24.200001 25.400000 14.777778 15.111111  4.454545  5.210526 15.333333 14.500000 12.200000  8.285714  9.666667  7.333333  3.000000  2.583333 
dram[20]:  4.285714  5.500000 24.200001 21.000000 14.777778 15.111111  7.071429  3.920000 15.000000 14.666667 12.000000  9.500000  8.666667  8.333333  2.916667  2.727273 
dram[21]:  5.411765  5.375000 24.200001 21.000000 14.777778 19.428572  5.000000  4.800000 15.166667 14.833333  8.714286 10.333333  9.000000  8.000000  2.750000  3.555556 
dram[22]:  5.625000  5.800000 24.400000 21.000000 14.777778 19.571428  4.545455  4.900000 17.799999 15.000000  6.555555 11.000000  8.666667  8.333333  4.375000  2.900000 
dram[23]:  4.600000  7.083333 24.200001 20.500000 19.142857 19.571428  3.730769  4.950000 14.833333 15.000000  6.777778 11.166667  8.000000  8.333333  3.181818  3.300000 
dram[24]:  5.352941  7.818182 23.799999 24.400000 19.142857 19.571428  3.769231  3.730769 15.000000 15.333333  9.833333 11.000000  9.000000  7.666667  2.500000  3.600000 
dram[25]:  5.000000  6.692307 24.000000 24.200001 22.333334 19.571428  4.000000  4.500000 18.000000 17.600000 10.000000  8.500000  8.666667  8.000000  3.000000  2.833333 
dram[26]:  5.352941  6.538462 17.571428 24.600000 16.750000 19.571428  5.388889  4.083333 14.833333 15.000000 12.600000 11.000000  8.333333  8.000000  3.600000  4.500000 
dram[27]:  5.352941  6.142857 17.428572 25.000000 14.888889 17.250000  4.125000  4.409091 14.833333 15.000000 11.600000  8.375000  9.000000  7.666667  3.400000  3.777778 
dram[28]:  5.176471  5.437500 17.571428 24.600000 19.000000 15.333333  4.454545  3.500000 11.125000 14.666667 11.600000  8.250000  8.666667  8.000000  4.125000  3.555556 
dram[29]:  5.294117  5.312500 17.428572 24.400000 14.555555 15.333333  4.590909  3.333333 14.333333 14.666667 12.200000 11.166667  8.000000  8.333333  2.909091  3.888889 
dram[30]:  5.800000  6.692307 25.000000 24.400000 15.000000 15.333333  4.434783  4.000000 14.833333 14.666667  8.857142 11.333333  8.666667  8.000000  2.750000  3.666667 
dram[31]:  6.285714  5.733333 24.400000 24.799999 19.285715 15.222222  3.960000  3.807692 15.166667 11.250000 12.200000 10.666667  8.333333  8.666667  3.090909  2.285714 
average row locality = 41773/4983 = 8.383102
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        69        84        86       101       100        69        70        70        67        49        47        18        15        29        28 
dram[1]:        66        67        84        86       101       100        71        69        67        69        50        44        16        15        27        29 
dram[2]:        66        68        86        85       101       100        71        69        68        67        48        45        17        16        26        29 
dram[3]:        65        69        88        84       101       100        70        71        69        66        46        45        15        16        29        27 
dram[4]:        67        67        87        85       101       100        71        70        67        69        47        43        15        16        26        27 
dram[5]:        66        69        86        84       102        99        70        69        68        68        45        44        17        16        25        27 
dram[6]:        68        69        84        82       102        99        69        71        69        67        46        45        16        16        27        24 
dram[7]:        67        67        84        83       102        99        71        69        66        70        47        44        17        14        26        28 
dram[8]:        68        70        84        84       102        99        70        71        68        68        45        45        17        15        28        26 
dram[9]:        69        68        84        85       100       100        70        70        68        69        46        45        16        16        28        26 
dram[10]:        69        70        82        84        99        99        72        70        67        69        45        46        17        14        28        28 
dram[11]:        69        71        85        82        99       100        70        70        69        67        45        47        16        16        28        25 
dram[12]:        70        71        85        83        99       100        70        70        68        68        47        44        15        18        26        24 
dram[13]:        71        69        84        82        99       100        72        70        67        69        46        43        16        16        28        26 
dram[14]:        70        68        83        82       100        99        69        70        69        68        45        44        16        17        29        24 
dram[15]:        72        69        82        82       100        99        69        69        68        70        48        43        18        15        28        27 
dram[16]:        68        68        82        83       100       101        71        70        67        68        46        45        19        14        30        27 
dram[17]:        64        68        83        85       100       101        70        71        67        68        47        44        17        18        31        27 
dram[18]:        66        68        82        86       100       102        71        70        68        70        46        43        18        16        29        27 
dram[19]:        67        68        83        85        99       102        71        71        68        68        45        45        19        14        30        25 
dram[20]:        68        68        83        84        99       102        70        71        68        67        47        44        16        17        29        24 
dram[21]:        70        68        85        84        99       102        71        69        68        69        47        45        17        16        27        26 
dram[22]:        68        69        86        84        99       103        71        70        68        68        46        48        16        17        29        23 
dram[23]:        70        67        85        81       100       103        68        70        68        69        48        47        14        17        29        27 
dram[24]:        69        68        83        80       100       103        70        69        68        69        46        48        17        15        29        30 
dram[25]:        68        69        84        81       100       103        69        71        68        68        46        48        16        16        30        28 
dram[26]:        69        67        85        83       100       103        70        70        66        69        48        48        15        16        30        30 
dram[27]:        69        68        84        85       100       104        71        68        68        69        45        48        17        15        28        28 
dram[28]:        66        69        85        83        99       104        69        70        69        68        45        48        16        16        27        26 
dram[29]:        68        67        84        82        97       104        70        70        67        68        48        48        14        17        26        29 
dram[30]:        67        69        87        82        99       104        71        68        68        68        46        49        16        16        27        27 
dram[31]:        68        68        86        84        99       103        68        70        69        68        47        46        15        18        28        26 
total reads: 30739
bank skew: 104/14 = 7.43
chip skew: 969/953 = 1.02
number of total write accesses:
dram[0]:        16        20        40        36        34        36        29        30        23        21        18        17        10        10         6         6 
dram[1]:        17        18        41        36        34        36        29        29        23        21        17        15        10        10         6         6 
dram[2]:        18        18        40        36        34        34        29        30        22        19        16        13        10        10         6         6 
dram[3]:        18        18        40        38        34        34        28        29        21        20        17        15        10        10         6         6 
dram[4]:        18        18        40        38        34        34        29        31        19        20        15        13        10        10         6         6 
dram[5]:        18        18        40        38        34        34        29        31        19        19        15        14        10        10         6         6 
dram[6]:        18        18        40        38        34        34        28        32        20        18        15        13        10        10         6         4 
dram[7]:        18        18        40        38        34        34        30        32        18        19        16        13        10        10         6         4 
dram[8]:        20        18        40        38        34        34        29        31        21        22        15        13        10        10         6         4 
dram[9]:        20        18        40        42        34        34        28        31        19        21        15        14        10         8         6         4 
dram[10]:        20        20        38        42        34        33        27        29        21        21        16        13        10         8         6         4 
dram[11]:        20        20        40        42        34        32        28        30        18        18        16        13        10         8         6         4 
dram[12]:        20        20        40        42        34        32        28        29        19        19        15        14        10         8         6         4 
dram[13]:        20        20        40        42        34        32        30        28        19        19        15        13        10         8         6         4 
dram[14]:        20        20        40        42        34        32        30        29        18        18        15        13        10         8         6         4 
dram[15]:        20        20        40        42        34        32        28        31        23        19        15        13        10         8         6         4 
dram[16]:        20        20        40        42        34        34        29        29        22        21        14        14        10         8         6         4 
dram[17]:        20        20        40        43        34        34        27        29        23        22        15        13        10         8         6         5 
dram[18]:        20        20        40        42        34        34        28        30        21        17        15        13        10         8         6         6 
dram[19]:        22        20        38        42        34        34        27        28        24        19        16        13        10         8         6         6 
dram[20]:        22        20        38        42        34        34        29        27        22        21        13        13        10         8         6         6 
dram[21]:        22        18        36        42        34        34        29        27        23        20        14        17        10         8         6         6 
dram[22]:        22        18        36        42        34        34        29        28        21        22        13        18        10         8         6         6 
dram[23]:        22        18        36        42        34        34        29        29        21        21        13        20        10         8         6         6 
dram[24]:        22        18        36        42        34        34        28        28        22        23        13        18        10         8         6         6 
dram[25]:        22        18        36        40        34        34        27        28        22        20        14        20        10         8         6         6 
dram[26]:        22        18        38        40        34        34        27        28        23        21        15        18        10         8         6         6 
dram[27]:        22        18        38        40        34        34        28        29        21        21        13        19        10         8         6         6 
dram[28]:        22        18        38        40        34        34        29        28        20        20        13        18        10         8         6         6 
dram[29]:        22        18        38        40        34        34        31        30        19        20        13        19        10         8         6         6 
dram[30]:        20        18        38        40        36        34        31        28        21        20        16        19        10         8         6         6 
dram[31]:        20        18        36        40        36        34        31        29        22        22        14        18        10         8         6         6 
total reads: 11034
bank skew: 43/4 = 10.75
chip skew: 352/338 = 1.04
average mf latency per bank:
dram[0]:       2231      1372       322      3475      7785      8173       305       312       356       332       260       275      1669      2332      1662      1516
dram[1]:       2109      1383       857      4160      9150      8010       320       317       357       322       274       289       197      1956      1207      1708
dram[2]:       2103      1486       322      4198      7500       795       326       343       363       325       288       290       155      1874      1551      1790
dram[3]:       1880      1688       303      3763      6511       749       319       334       373       331       275       288       149      2396      1610      1595
dram[4]:       1788      1147       328      3684      7680       720       327       324       378       337       286       278       153      2295      1081      1495
dram[5]:       1872      1391       305      2308      7491       731       322       328       372       341       282       272       153      1952      1410      1154
dram[6]:       2043      1274       327       218      6972       786       319       326       373       354       261       294       195      2274      1250      1762
dram[7]:       1747      1349       325       230      8235       765       326       310       364       355       257       286       197      1869      1056      2150
dram[8]:       1620      1075       304       239      8250       784       327       301       359       340       251       289       190      1369      1872      1913
dram[9]:       1589      1372       327      1157      6716       742       327       291       383       358       226       294       200      1923      1724      2373
dram[10]:       1555      1626       321      1176      8043       789       342      1422       373       364       216       284       194      2603      1708      1970
dram[11]:       1504      1559       252      1162      7900       812       332       292       384       361       224       287       160      2493      1918      1366
dram[12]:       1631      1560       209      1143      7725       779       337       297       379       361       232       303       155      2092      1089      1497
dram[13]:       1667      1755       212      1186      8420       786       322       297       375       375       238       274       153      2820    202263      1331
dram[14]:       1375      1746       211      1197      8333       842       306       297       379       372       242       280       150      2109    196346      1173
dram[15]:       1368      1584       211      1195      6829       814       315       290       348       373       257       292      1287      2643    202021      1988
dram[16]:       1989      1755       210       833      8079      6516       324       295       337       375       258       284      1658      2302    190617      1777
dram[17]:       1842      1785       207       239      7994      7688       335       298       328       359       276       307      2180      2668    185971      1724
dram[18]:       1853      1869       202       258      6854      7403       342       286       337       378       261       296      2184      2696    195931      1835
dram[19]:       1682      2006       209       233      8457      7488       342       291       324       369       262       308      1754      2195    191744       973
dram[20]:       1546      1469       208       229      8429      8274       327       300       334       351       293       304      2409      1612    131131      1222
dram[21]:       1697      1527       229       231      6836      8115       332       301       323       358       292       279      1922      2154    207397      1173
dram[22]:       1614      1674       235       233      7402      6600       338       305       338       371       291       260      2352      2484    195776      1048
dram[23]:       1605      1707       218       235      8610      7514       338       302       334       360       300       248      2134      2088    196140      1137
dram[24]:       1563      1505       231       232      7294      7358       322       301       329       362       298       274      2303      2634    196146      1402
dram[25]:       1688      1690       223       238      7696      6452       333       293       320       371       284       269      2438      2527     64801      1195
dram[26]:       1624      1786       214       246      8937      8068       341       295       316       369       288       263      1987      2037      1600      1564
dram[27]:       1462      1586       214       248      7554      8034       333       286       328       364       277       264      1462      2105      1447       789
dram[28]:       1501      1675       216       233      6888      6536       328       283       334       377       278       269      1989      2524      1126       756
dram[29]:       1614      1562       207       236      8226      7177       321       291       349       361       310       265      2478      2357       942       962
dram[30]:       1408      1739      3847       233      7857      8281       322       311       328       362       281       263      1908      2116      1148       740
dram[31]:       1279      1847      4161       338      7017      7257       328       308       325       359       294       256      2414      2320      1370       816
maximum mf latency per bank:
dram[0]:        410       416       326       339       315       321       286       276       250       277       271       255       280       228       381       379
dram[1]:        350       408       475       343       385       273       272       271       271       252       254       253       243       225       306       314
dram[2]:        378       448       483       524       264       359       309       273       252       251       252       250       269       234       415       413
dram[3]:        343       400       275       270       273       302       268       269       253       270       250       250       224       216       332       343
dram[4]:        299       346       252       278       307       256       271       276       273       266       272       252       272       264       326       307
dram[5]:        307       363       286       267       254       301       268       279       270       254       270       257       221       242       369       327
dram[6]:        386       381       454       325       414       360       271       273       252       252       252       269       275       238       361       310
dram[7]:        369       408       275       269       263       259       282       278       257       271       255       252       277       215       328       278
dram[8]:        295       358       253       263       311       324       274       273       254       271       271       271       221       230       260       261
dram[9]:        293       341       330       253       325       287       271       279       271       253       250       253       275       229       347       259
dram[10]:        381       413       297       310       303       258       271       291       252       266       250       252       231       295       325       313
dram[11]:        322       315       263       253       277       285       331       272       254       259       252       253       287       261       281       294
dram[12]:        364       356       285       277       281       254       339       273       265       268       268       292       282       436       430       422
dram[13]:        396       407       318       293       338       320       274       271       255       253       266       254       230       407       324       400
dram[14]:        313       380       280       259       264       373       270       271       264       252       270       251       220       250       320       384
dram[15]:        340       420       269       258       278       262       272       271       269       252       271       271       231       235       352       364
dram[16]:        323       373       265       264       533       503       271       274       254       276       253       252       269       242       262       272
dram[17]:        403       343       268       263       409       427       289       273       256       274       260       274       224       450       283       316
dram[18]:        366       329       258       255       321       281       271       273       254       257       275       254       253       391       309       331
dram[19]:        422       349       275       262       328       320       304       271       253       252       252       269       265       233       382       383
dram[20]:        376       305       272       253       508       438       269       273       255       260       254       253       217       290       261       261
dram[21]:        293       287       289       252       392       328       274       277       278       256       257       255       288       294       338       291
dram[22]:        332       267       285       269       659       664       277       280       279       273       255       270       245       244       394       345
dram[23]:        445       537       558       263       454       359       276       274       262       261       257       261       275       286       295       279
dram[24]:        417       503       530       256       341       320       278       274       274       275       254       257       260       254       329       403
dram[25]:        426       445       465       254       255       313       273       273       276       272       267       251       265       294       304       266
dram[26]:        473       423       389       257       277       281       272       271       252       268       273       254       259       259       296       309
dram[27]:        345       432       262       255       266       317       273       271       252       268       254       272       230       234       260       267
dram[28]:        352       440       271       256       397       355       281       270       255       263       252       267       266       223       312       367
dram[29]:        360       439       489       255       405       399       271       286       256       264       254       260       233       270       319       355
dram[30]:        376       447       497       251       371       443       271       301       254       267       255       254       231       269       288       278
dram[31]:        455       532       305       258       375       385       271       269       252       254       257       252       257       221       382       396

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813786 n_act=155 n_pre=139 n_req=1319 n_rd=1934 n_write=704 bw_util=0.00646
n_activity=12398 dram_eff=0.4256
bk0: 130a 816153i bk1: 138a 816057i bk2: 168a 815781i bk3: 172a 815834i bk4: 202a 815914i bk5: 200a 815883i bk6: 138a 816021i bk7: 140a 816005i bk8: 140a 816158i bk9: 134a 816156i bk10: 98a 816187i bk11: 94a 816247i bk12: 36a 816382i bk13: 30a 816401i bk14: 58a 816438i bk15: 56a 816452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00153174
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813820 n_act=148 n_pre=132 n_req=1309 n_rd=1922 n_write=696 bw_util=0.006411
n_activity=12393 dram_eff=0.4225
bk0: 132a 816133i bk1: 134a 816040i bk2: 168a 815774i bk3: 172a 815857i bk4: 202a 815909i bk5: 200a 815875i bk6: 142a 815986i bk7: 138a 816005i bk8: 134a 816172i bk9: 138a 816209i bk10: 100a 816261i bk11: 88a 816315i bk12: 32a 816414i bk13: 30a 816428i bk14: 54a 816462i bk15: 58a 816476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014497
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813834 n_act=147 n_pre=131 n_req=1303 n_rd=1924 n_write=682 bw_util=0.006382
n_activity=12241 dram_eff=0.4258
bk0: 132a 816108i bk1: 136a 816080i bk2: 172a 815684i bk3: 170a 815783i bk4: 202a 815914i bk5: 200a 815882i bk6: 142a 815997i bk7: 138a 816018i bk8: 136a 816166i bk9: 134a 816218i bk10: 96a 816296i bk11: 90a 816320i bk12: 34a 816396i bk13: 32a 816426i bk14: 52a 816465i bk15: 58a 816458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00154888
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813822 n_act=151 n_pre=135 n_req=1305 n_rd=1922 n_write=688 bw_util=0.006391
n_activity=12341 dram_eff=0.423
bk0: 130a 816091i bk1: 138a 816059i bk2: 176a 815772i bk3: 168a 815836i bk4: 202a 815895i bk5: 200a 815907i bk6: 140a 816044i bk7: 142a 816005i bk8: 138a 816191i bk9: 132a 816183i bk10: 92a 816300i bk11: 90a 816329i bk12: 30a 816386i bk13: 32a 816412i bk14: 58a 816455i bk15: 54a 816462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00140685
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813838 n_act=149 n_pre=133 n_req=1299 n_rd=1916 n_write=682 bw_util=0.006362
n_activity=12192 dram_eff=0.4262
bk0: 134a 816096i bk1: 134a 816069i bk2: 174a 815791i bk3: 170a 815821i bk4: 202a 815880i bk5: 200a 815899i bk6: 142a 816048i bk7: 140a 815959i bk8: 134a 816157i bk9: 138a 816164i bk10: 94a 816274i bk11: 86a 816334i bk12: 30a 816407i bk13: 32a 816388i bk14: 52a 816495i bk15: 54a 816483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152807
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813868 n_act=137 n_pre=121 n_req=1296 n_rd=1910 n_write=682 bw_util=0.006347
n_activity=12229 dram_eff=0.4239
bk0: 132a 816126i bk1: 138a 816074i bk2: 172a 815696i bk3: 168a 815838i bk4: 204a 815911i bk5: 198a 815899i bk6: 140a 816057i bk7: 138a 815975i bk8: 136a 816204i bk9: 136a 816228i bk10: 90a 816231i bk11: 88a 816338i bk12: 34a 816388i bk13: 32a 816397i bk14: 50a 816495i bk15: 54a 816473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154031
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813858 n_act=146 n_pre=130 n_req=1292 n_rd=1908 n_write=676 bw_util=0.006328
n_activity=12058 dram_eff=0.4286
bk0: 136a 816098i bk1: 138a 816045i bk2: 168a 815743i bk3: 164a 815787i bk4: 204a 815901i bk5: 198a 815924i bk6: 138a 815997i bk7: 142a 815904i bk8: 138a 816195i bk9: 134a 816253i bk10: 92a 816273i bk11: 90a 816316i bk12: 32a 816385i bk13: 32a 816403i bk14: 54a 816489i bk15: 48a 816498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00138848
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813842 n_act=152 n_pre=136 n_req=1294 n_rd=1908 n_write=680 bw_util=0.006338
n_activity=12133 dram_eff=0.4266
bk0: 134a 816137i bk1: 134a 816098i bk2: 168a 815734i bk3: 166a 815825i bk4: 204a 815902i bk5: 198a 815946i bk6: 142a 815953i bk7: 138a 815933i bk8: 132a 816217i bk9: 140a 816179i bk10: 94a 816260i bk11: 88a 816301i bk12: 34a 816389i bk13: 28a 816428i bk14: 52a 816475i bk15: 56a 816499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00132481
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813834 n_act=145 n_pre=129 n_req=1305 n_rd=1920 n_write=690 bw_util=0.006391
n_activity=12281 dram_eff=0.425
bk0: 136a 816065i bk1: 140a 816060i bk2: 168a 815784i bk3: 168a 815845i bk4: 204a 815896i bk5: 198a 815902i bk6: 140a 816002i bk7: 142a 815957i bk8: 136a 816176i bk9: 136a 816188i bk10: 90a 816281i bk11: 90a 816273i bk12: 34a 816423i bk13: 30a 816410i bk14: 56a 816468i bk15: 52a 816507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00129788
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813822 n_act=152 n_pre=136 n_req=1304 n_rd=1920 n_write=688 bw_util=0.006387
n_activity=12224 dram_eff=0.4267
bk0: 138a 816048i bk1: 136a 816029i bk2: 168a 815714i bk3: 170a 815754i bk4: 200a 815935i bk5: 200a 815894i bk6: 140a 816013i bk7: 140a 815915i bk8: 136a 816179i bk9: 138a 816176i bk10: 92a 816304i bk11: 90a 816272i bk12: 32a 816395i bk13: 32a 816445i bk14: 56a 816475i bk15: 52a 816514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00160031
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813816 n_act=158 n_pre=142 n_req=1301 n_rd=1918 n_write=684 bw_util=0.006372
n_activity=12318 dram_eff=0.4225
bk0: 138a 816038i bk1: 140a 816001i bk2: 164a 815795i bk3: 168a 815779i bk4: 198a 815934i bk5: 198a 815913i bk6: 144a 816031i bk7: 140a 815961i bk8: 134a 816204i bk9: 138a 816189i bk10: 90a 816255i bk11: 92a 816300i bk12: 34a 816410i bk13: 28a 816462i bk14: 56a 816475i bk15: 56a 816498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00145705
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813804 n_act=167 n_pre=151 n_req=1298 n_rd=1918 n_write=678 bw_util=0.006357
n_activity=12324 dram_eff=0.4213
bk0: 138a 816016i bk1: 142a 815998i bk2: 170a 815738i bk3: 164a 815778i bk4: 198a 815905i bk5: 200a 815937i bk6: 140a 816030i bk7: 140a 815943i bk8: 138a 816208i bk9: 134a 816220i bk10: 90a 816292i bk11: 94a 816319i bk12: 32a 816372i bk13: 32a 816437i bk14: 56a 816475i bk15: 50a 816534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00164561
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813812 n_act=163 n_pre=147 n_req=1298 n_rd=1916 n_write=680 bw_util=0.006357
n_activity=12188 dram_eff=0.426
bk0: 140a 816025i bk1: 142a 816036i bk2: 170a 815779i bk3: 166a 815756i bk4: 198a 815903i bk5: 200a 815930i bk6: 140a 816028i bk7: 140a 815950i bk8: 136a 816163i bk9: 136a 816205i bk10: 94a 816270i bk11: 88a 816272i bk12: 30a 816388i bk13: 36a 816364i bk14: 52a 816486i bk15: 48a 816512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00164439
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813808 n_act=165 n_pre=149 n_req=1298 n_rd=1916 n_write=680 bw_util=0.006357
n_activity=12267 dram_eff=0.4232
bk0: 142a 816034i bk1: 138a 816047i bk2: 168a 815720i bk3: 164a 815739i bk4: 198a 815903i bk5: 200a 815935i bk6: 144a 816001i bk7: 140a 815967i bk8: 134a 816222i bk9: 138a 816193i bk10: 92a 816226i bk11: 86a 816276i bk12: 32a 816368i bk13: 32a 816434i bk14: 56a 816453i bk15: 52a 816515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165541
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813840 n_act=155 n_pre=139 n_req=1292 n_rd=1906 n_write=678 bw_util=0.006328
n_activity=12120 dram_eff=0.4264
bk0: 140a 816075i bk1: 136a 816048i bk2: 166a 815713i bk3: 164a 815752i bk4: 200a 815869i bk5: 198a 815943i bk6: 138a 816050i bk7: 140a 815938i bk8: 138a 816190i bk9: 136a 816236i bk10: 90a 816243i bk11: 88a 816329i bk12: 32a 816419i bk13: 34a 816464i bk14: 58a 816449i bk15: 48a 816521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017105
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813796 n_act=165 n_pre=149 n_req=1304 n_rd=1918 n_write=690 bw_util=0.006387
n_activity=12387 dram_eff=0.4211
bk0: 144a 816060i bk1: 138a 816053i bk2: 164a 815775i bk3: 164a 815799i bk4: 200a 815921i bk5: 198a 815962i bk6: 138a 816009i bk7: 138a 815870i bk8: 136a 816150i bk9: 140a 816231i bk10: 96a 816265i bk11: 86a 816312i bk12: 36a 816370i bk13: 30a 816440i bk14: 56a 816461i bk15: 54a 816496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0015097
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813774 n_act=174 n_pre=158 n_req=1306 n_rd=1918 n_write=694 bw_util=0.006396
n_activity=12392 dram_eff=0.4216
bk0: 136a 816089i bk1: 136a 816020i bk2: 164a 815772i bk3: 166a 815807i bk4: 200a 815896i bk5: 202a 815888i bk6: 142a 815970i bk7: 140a 815912i bk8: 134a 816189i bk9: 136a 816142i bk10: 92a 816298i bk11: 90a 816310i bk12: 38a 816393i bk13: 28a 816448i bk14: 60a 816435i bk15: 54a 816501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00159908
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813790 n_act=162 n_pre=146 n_req=1310 n_rd=1922 n_write=698 bw_util=0.006416
n_activity=12363 dram_eff=0.4238
bk0: 128a 816094i bk1: 136a 816074i bk2: 166a 815789i bk3: 170a 815780i bk4: 200a 815919i bk5: 202a 815912i bk6: 140a 815990i bk7: 142a 815887i bk8: 134a 816157i bk9: 136a 816126i bk10: 94a 816252i bk11: 88a 816319i bk12: 34a 816383i bk13: 36a 816403i bk14: 62a 816439i bk15: 54a 816477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00176683
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813804 n_act=159 n_pre=143 n_req=1306 n_rd=1924 n_write=688 bw_util=0.006396
n_activity=12255 dram_eff=0.4263
bk0: 132a 816049i bk1: 136a 815998i bk2: 164a 815797i bk3: 172a 815768i bk4: 200a 815890i bk5: 204a 815849i bk6: 142a 816009i bk7: 140a 815958i bk8: 136a 816196i bk9: 140a 816234i bk10: 92a 816234i bk11: 86a 816313i bk12: 36a 816372i bk13: 32a 816398i bk14: 58a 816451i bk15: 54a 816468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00200069
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813796 n_act=162 n_pre=146 n_req=1307 n_rd=1920 n_write=694 bw_util=0.006401
n_activity=12390 dram_eff=0.422
bk0: 134a 816010i bk1: 136a 816033i bk2: 166a 815804i bk3: 170a 815786i bk4: 198a 815911i bk5: 204a 815881i bk6: 142a 816016i bk7: 142a 815989i bk8: 136a 816203i bk9: 136a 816223i bk10: 90a 816283i bk11: 90a 816270i bk12: 38a 816384i bk13: 28a 816423i bk14: 60a 816438i bk15: 50a 816487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00168234
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813816 n_act=157 n_pre=141 n_req=1302 n_rd=1914 n_write=690 bw_util=0.006377
n_activity=12265 dram_eff=0.4246
bk0: 136a 816017i bk1: 136a 816054i bk2: 166a 815720i bk3: 168a 815736i bk4: 198a 815888i bk5: 204a 815888i bk6: 140a 816033i bk7: 142a 815992i bk8: 136a 816187i bk9: 134a 816216i bk10: 94a 816282i bk11: 88a 816313i bk12: 32a 816372i bk13: 34a 816445i bk14: 58a 816477i bk15: 48a 816515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161255
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813812 n_act=152 n_pre=136 n_req=1309 n_rd=1926 n_write=692 bw_util=0.006411
n_activity=12323 dram_eff=0.4249
bk0: 140a 816035i bk1: 136a 816037i bk2: 170a 815809i bk3: 168a 815806i bk4: 198a 815911i bk5: 204a 815898i bk6: 142a 816020i bk7: 138a 816010i bk8: 136a 816136i bk9: 138a 816215i bk10: 94a 816285i bk11: 90a 816261i bk12: 34a 816382i bk13: 32a 816406i bk14: 54a 816474i bk15: 52a 816510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175581
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813810 n_act=150 n_pre=134 n_req=1312 n_rd=1930 n_write=694 bw_util=0.006426
n_activity=12252 dram_eff=0.4283
bk0: 136a 816057i bk1: 138a 815981i bk2: 172a 815784i bk3: 168a 815774i bk4: 198a 815906i bk5: 206a 815896i bk6: 142a 815975i bk7: 140a 815973i bk8: 136a 816209i bk9: 136a 816178i bk10: 92a 816244i bk11: 96a 816167i bk12: 32a 816401i bk13: 34a 816423i bk14: 58a 816471i bk15: 46a 816519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00180723
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813796 n_act=157 n_pre=141 n_req=1312 n_rd=1926 n_write=698 bw_util=0.006426
n_activity=12342 dram_eff=0.4252
bk0: 140a 816028i bk1: 134a 816077i bk2: 170a 815809i bk3: 162a 815789i bk4: 200a 815909i bk5: 206a 815889i bk6: 136a 815959i bk7: 140a 815966i bk8: 136a 816200i bk9: 138a 816206i bk10: 96a 816272i bk11: 94a 816198i bk12: 28a 816417i bk13: 34a 816415i bk14: 58a 816464i bk15: 54a 816486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00181091
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813794 n_act=158 n_pre=142 n_req=1312 n_rd=1928 n_write=696 bw_util=0.006426
n_activity=12381 dram_eff=0.4239
bk0: 138a 816043i bk1: 136a 816058i bk2: 166a 815831i bk3: 160a 815849i bk4: 200a 815904i bk5: 206a 815900i bk6: 140a 816022i bk7: 138a 815964i bk8: 136a 816171i bk9: 138a 816165i bk10: 92a 816278i bk11: 96a 816223i bk12: 34a 816360i bk13: 30a 816437i bk14: 58a 816463i bk15: 60a 816459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00189294
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813806 n_act=154 n_pre=138 n_req=1310 n_rd=1930 n_write=690 bw_util=0.006416
n_activity=12321 dram_eff=0.4253
bk0: 136a 816022i bk1: 138a 816065i bk2: 168a 815816i bk3: 162a 815805i bk4: 200a 815927i bk5: 206a 815927i bk6: 138a 816012i bk7: 142a 815969i bk8: 136a 816170i bk9: 136a 816172i bk10: 92a 816281i bk11: 96a 816185i bk12: 32a 816395i bk13: 32a 816471i bk14: 60a 816437i bk15: 56a 816468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147542
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813808 n_act=146 n_pre=130 n_req=1317 n_rd=1938 n_write=696 bw_util=0.00645
n_activity=12319 dram_eff=0.4276
bk0: 138a 815994i bk1: 134a 816047i bk2: 170a 815775i bk3: 166a 815789i bk4: 200a 815872i bk5: 206a 815879i bk6: 140a 816040i bk7: 140a 816013i bk8: 132a 816189i bk9: 138a 816191i bk10: 96a 816255i bk11: 96a 816219i bk12: 30a 816425i bk13: 32a 816480i bk14: 60a 816488i bk15: 60a 816493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00179376
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813794 n_act=156 n_pre=140 n_req=1314 n_rd=1934 n_write=694 bw_util=0.006436
n_activity=12442 dram_eff=0.4224
bk0: 138a 816031i bk1: 136a 816074i bk2: 168a 815824i bk3: 170a 815774i bk4: 200a 815892i bk5: 208a 815921i bk6: 142a 815999i bk7: 136a 816053i bk8: 136a 816191i bk9: 138a 816193i bk10: 90a 816310i bk11: 96a 816138i bk12: 34a 816383i bk13: 30a 816461i bk14: 56a 816480i bk15: 56a 816490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00186111
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813804 n_act=161 n_pre=145 n_req=1304 n_rd=1920 n_write=688 bw_util=0.006387
n_activity=12284 dram_eff=0.4246
bk0: 132a 816052i bk1: 138a 816042i bk2: 170a 815824i bk3: 166a 815824i bk4: 198a 815894i bk5: 208a 815905i bk6: 138a 815988i bk7: 140a 816016i bk8: 138a 816226i bk9: 136a 816225i bk10: 90a 816309i bk11: 96a 816213i bk12: 32a 816375i bk13: 32a 816464i bk14: 54a 816448i bk15: 52a 816475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00184029
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813792 n_act=164 n_pre=148 n_req=1307 n_rd=1918 n_write=696 bw_util=0.006401
n_activity=12313 dram_eff=0.4246
bk0: 136a 816052i bk1: 134a 816065i bk2: 168a 815832i bk3: 164a 815796i bk4: 194a 815860i bk5: 208a 815910i bk6: 140a 815993i bk7: 140a 815932i bk8: 134a 816208i bk9: 136a 816193i bk10: 96a 816282i bk11: 96a 816152i bk12: 28a 816397i bk13: 34a 816451i bk14: 52a 816486i bk15: 58a 816470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00157092
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813794 n_act=155 n_pre=139 n_req=1315 n_rd=1928 n_write=702 bw_util=0.00644
n_activity=12417 dram_eff=0.4236
bk0: 134a 816080i bk1: 138a 816012i bk2: 174a 815766i bk3: 164a 815847i bk4: 198a 815847i bk5: 208a 815854i bk6: 142a 815998i bk7: 136a 815990i bk8: 136a 816201i bk9: 136a 816167i bk10: 92a 816290i bk11: 98a 816169i bk12: 32a 816398i bk13: 32a 816467i bk14: 54a 816456i bk15: 54a 816474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00188192
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=816718 n_nop=813784 n_act=162 n_pre=146 n_req=1313 n_rd=1926 n_write=700 bw_util=0.006431
n_activity=12408 dram_eff=0.4233
bk0: 136a 816103i bk1: 136a 816043i bk2: 172a 815863i bk3: 168a 815805i bk4: 198a 815862i bk5: 206a 815910i bk6: 136a 815983i bk7: 140a 815981i bk8: 138a 816192i bk9: 136a 816174i bk10: 94a 816286i bk11: 92a 816184i bk12: 30a 816398i bk13: 36a 816463i bk14: 56a 816438i bk15: 52a 816458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00149011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18021, Miss = 967, Miss_rate = 0.054, Pending_hits = 104, Reservation_fails = 6
L2_cache_bank[1]: Access = 19623, Miss = 961, Miss_rate = 0.049, Pending_hits = 110, Reservation_fails = 12
L2_cache_bank[2]: Access = 12789, Miss = 962, Miss_rate = 0.075, Pending_hits = 115, Reservation_fails = 33
L2_cache_bank[3]: Access = 12260, Miss = 961, Miss_rate = 0.078, Pending_hits = 121, Reservation_fails = 56
L2_cache_bank[4]: Access = 12854, Miss = 958, Miss_rate = 0.075, Pending_hits = 102, Reservation_fails = 50
L2_cache_bank[5]: Access = 11734, Miss = 955, Miss_rate = 0.081, Pending_hits = 107, Reservation_fails = 42
L2_cache_bank[6]: Access = 9282, Miss = 954, Miss_rate = 0.103, Pending_hits = 118, Reservation_fails = 58
L2_cache_bank[7]: Access = 10121, Miss = 954, Miss_rate = 0.094, Pending_hits = 115, Reservation_fails = 17
L2_cache_bank[8]: Access = 10147, Miss = 960, Miss_rate = 0.095, Pending_hits = 120, Reservation_fails = 44
L2_cache_bank[9]: Access = 10021, Miss = 960, Miss_rate = 0.096, Pending_hits = 110, Reservation_fails = 32
L2_cache_bank[10]: Access = 11892, Miss = 959, Miss_rate = 0.081, Pending_hits = 118, Reservation_fails = 56
L2_cache_bank[11]: Access = 10902, Miss = 959, Miss_rate = 0.088, Pending_hits = 108, Reservation_fails = 27
L2_cache_bank[12]: Access = 10266, Miss = 958, Miss_rate = 0.093, Pending_hits = 118, Reservation_fails = 62
L2_cache_bank[13]: Access = 42873, Miss = 958, Miss_rate = 0.022, Pending_hits = 105, Reservation_fails = 22
L2_cache_bank[14]: Access = 42661, Miss = 953, Miss_rate = 0.022, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[15]: Access = 41989, Miss = 959, Miss_rate = 0.023, Pending_hits = 118, Reservation_fails = 11
L2_cache_bank[16]: Access = 47746, Miss = 959, Miss_rate = 0.020, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[17]: Access = 48251, Miss = 961, Miss_rate = 0.020, Pending_hits = 117, Reservation_fails = 86
L2_cache_bank[18]: Access = 47292, Miss = 962, Miss_rate = 0.020, Pending_hits = 98, Reservation_fails = 43
L2_cache_bank[19]: Access = 47576, Miss = 960, Miss_rate = 0.020, Pending_hits = 119, Reservation_fails = 9
L2_cache_bank[20]: Access = 47619, Miss = 957, Miss_rate = 0.020, Pending_hits = 116, Reservation_fails = 32
L2_cache_bank[21]: Access = 46712, Miss = 963, Miss_rate = 0.021, Pending_hits = 108, Reservation_fails = 1
L2_cache_bank[22]: Access = 46423, Miss = 965, Miss_rate = 0.021, Pending_hits = 128, Reservation_fails = 17
L2_cache_bank[23]: Access = 48448, Miss = 963, Miss_rate = 0.020, Pending_hits = 142, Reservation_fails = 42
L2_cache_bank[24]: Access = 47553, Miss = 964, Miss_rate = 0.020, Pending_hits = 126, Reservation_fails = 36
L2_cache_bank[25]: Access = 30659, Miss = 965, Miss_rate = 0.031, Pending_hits = 112, Reservation_fails = 1
L2_cache_bank[26]: Access = 16508, Miss = 969, Miss_rate = 0.059, Pending_hits = 98, Reservation_fails = 3
L2_cache_bank[27]: Access = 15202, Miss = 967, Miss_rate = 0.064, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[28]: Access = 13693, Miss = 960, Miss_rate = 0.070, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[29]: Access = 15284, Miss = 959, Miss_rate = 0.063, Pending_hits = 110, Reservation_fails = 29
L2_cache_bank[30]: Access = 18964, Miss = 964, Miss_rate = 0.051, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[31]: Access = 17292, Miss = 963, Miss_rate = 0.056, Pending_hits = 117, Reservation_fails = 0
L2_total_cache_accesses = 842657
L2_total_cache_misses = 30739
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 3618
L2_total_cache_reservation_fails = 856
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 762525
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 267
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 213
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1150031
icnt_total_pkts_simt_to_mem=1960091
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.9762
	minimum = 6
	maximum = 93
Network latency average = 16.2698
	minimum = 6
	maximum = 93
Slowest packet = 1685255
Flit latency average = 19.6101
	minimum = 6
	maximum = 89
Slowest flit = 3109987
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00358403
	minimum = 0 (at node 0)
	maximum = 0.0548128 (at node 14)
Accepted packet rate average = 0.00358403
	minimum = 0 (at node 0)
	maximum = 0.0548128 (at node 14)
Injected flit rate average = 0.0090454
	minimum = 0 (at node 0)
	maximum = 0.101604 (at node 28)
Accepted flit rate average= 0.0090454
	minimum = 0 (at node 0)
	maximum = 0.167112 (at node 14)
Injected packet length average = 2.52381
Accepted packet length average = 2.52381
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5427 (30 samples)
	minimum = 6 (30 samples)
	maximum = 78.2667 (30 samples)
Network latency average = 11.4346 (30 samples)
	minimum = 6 (30 samples)
	maximum = 70.6333 (30 samples)
Flit latency average = 11.0874 (30 samples)
	minimum = 6 (30 samples)
	maximum = 67.1 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.0173064 (30 samples)
	minimum = 0.00570172 (30 samples)
	maximum = 0.0621987 (30 samples)
Accepted packet rate average = 0.0173064 (30 samples)
	minimum = 0.00570172 (30 samples)
	maximum = 0.0621987 (30 samples)
Injected flit rate average = 0.0389501 (30 samples)
	minimum = 0.0129927 (30 samples)
	maximum = 0.175067 (30 samples)
Accepted flit rate average = 0.0389501 (30 samples)
	minimum = 0.014404 (30 samples)
	maximum = 0.136347 (30 samples)
Injected packet size average = 2.25062 (30 samples)
Accepted packet size average = 2.25062 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 54 sec (414 sec)
gpgpu_simulation_rate = 124681 (inst/sec)
gpgpu_simulation_rate = 2590 (cycle/sec)
