#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb 01 14:47:13 2017
# Process ID: 7516
# Current directory: E:/ECE532/warmup
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10964 E:\ECE532\warmup\warmup.xpr
# Log file: E:/ECE532/warmup/vivado.log
# Journal file: E:/ECE532/warmup\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/warmup/warmup.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/IPs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_Fib_LFSR_0_0

open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 868.305 ; gain = 220.449
open_bd_design {E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- user:user:Fib_LFSR:1.0 - Fib_LFSR_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 893.191 ; gain = 20.332
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_Fib_LFSR_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_Fib_LFSR_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:Fib_LFSR:1.0 [get_ips  design_1_Fib_LFSR_0_0] -log ip_upgrade.log
Upgrading 'E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_Fib_LFSR_0_0 (Fib_LFSR_v1.0 1.0) from revision 12 to revision 13
Wrote  : <E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/ECE532/warmup/ip_upgrade.log'.
generate_target all [get_files  E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Verilog Output written to : E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fib_LFSR_0 .
Exporting to file E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1137.578 ; gain = 187.535
export_ip_user_files -of_objects [get_files E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/warmup/warmup.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/warmup/warmup.ip_user_files -ipstatic_source_dir E:/ECE532/warmup/warmup.ip_user_files/ipstatic -force -quiet
validate_bd_design -force
save_bd_design
Wrote  : <E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fib_LFSR_0 .
Exporting to file E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/ECE532/warmup/warmup.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Feb 01 14:49:59 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/warmup/warmup.runs/synth_1/runme.log
[Wed Feb 01 14:49:59 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/warmup/warmup.runs/impl_1/runme.log
report_ip_status -name ip_status 
set_property location {-21 202} [get_bd_ports reset_rtl]
set_property location {-32 255} [get_bd_ports clock_rtl]
set_property location {-40 208} [get_bd_ports reset_rtl]
set_property location {1386 361} [get_bd_ports led]
set_property location {979 347} [get_bd_ports led]
set_property location {903 437} [get_bd_ports led]
set_property location {879 442} [get_bd_ports led]
set_property location {886 458} [get_bd_ports led]
set_property location {879 428} [get_bd_ports led]
set_property location {887 420} [get_bd_ports led]
set_property location {894 399} [get_bd_ports led]
set_property location {973 347} [get_bd_ports led]
set_property top design_1_wrapper [current_fileset]
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 01 14:58:44 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/warmup/warmup.runs/synth_1/runme.log
[Wed Feb 01 14:58:44 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/warmup/warmup.runs/impl_1/runme.log
file copy -force E:/ECE532/warmup/warmup.runs/impl_1/design_1_wrapper.sysdef E:/ECE532/warmup/warmup.sdk/design_1_wrapper.hdf

reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 01 15:06:46 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/warmup/warmup.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 01 15:07:52 2017...
