#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1256310 .scope module, "muxtest" "muxtest" 2 10;
 .timescale 0 0;
v0x1297510_0 .var "a", 31 0;
v0x12975f0_0 .var "b", 31 0;
v0x12976c0_0 .net "out", 31 0, v0x12972b0_0;  1 drivers
v0x12977c0_0 .var "select", 0 0;
S_0x12552d0 .scope module, "mux" "mux" 2 15, 2 1 0, S_0x1256310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1273690_0 .net "in1", 31 0, v0x1297510_0;  1 drivers
v0x12971d0_0 .net "in2", 31 0, v0x12975f0_0;  1 drivers
v0x12972b0_0 .var "out", 31 0;
v0x12973a0_0 .net "select", 0 0, v0x12977c0_0;  1 drivers
E_0x126d7a0 .event edge, v0x12973a0_0, v0x1273690_0, v0x12971d0_0;
S_0x1257360 .scope module, "pc" "pc" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
o0x7f9b643a4198 .functor BUFZ 1, C4<z>; HiZ drive
v0x12978d0_0 .net "clk", 0 0, o0x7f9b643a4198;  0 drivers
v0x1297990_0 .var "currPC", 31 0;
o0x7f9b643a41f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1297a70_0 .net "nextPC", 31 0, o0x7f9b643a41f8;  0 drivers
E_0x1297890 .event posedge, v0x12978d0_0;
S_0x1254e80 .scope module, "test_cpu" "test_cpu" 4 1;
 .timescale 0 0;
v0x12ae8b0_0 .var "clk", 0 0;
S_0x1297be0 .scope module, "cpu" "cpu" 4 4, 5 2 0, S_0x1254e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0x12aece0 .functor AND 1, v0x1299050_0, L_0x12aec40, C4<1>, C4<1>;
L_0x12af170 .functor AND 1, v0x1299050_0, L_0x12af0d0, C4<1>, C4<1>;
v0x12aa7f0_0 .net "ALUControlD", 2 0, v0x1298f70_0;  1 drivers
v0x12aa920_0 .net "ALUControlE", 2 0, L_0x12afbd0;  1 drivers
v0x12aaa30_0 .net "ALUOutE", 31 0, v0x1298750_0;  1 drivers
v0x12aab20_0 .net "ALUOutM", 31 0, v0x12a2b90_0;  1 drivers
v0x12aabe0_0 .net "ALUOutW", 31 0, L_0x12c0c10;  1 drivers
v0x12aad40_0 .net "ALUSrcD", 0 0, v0x1298e90_0;  1 drivers
v0x12aae30_0 .net "ALUSrcE", 0 0, L_0x12afaf0;  1 drivers
v0x12aaf20_0 .net "BranchD", 0 0, v0x1299050_0;  1 drivers
v0x12aafc0_0 .net "EqualD1", 31 0, v0x12a6930_0;  1 drivers
v0x12ab110_0 .net "EqualD2", 31 0, v0x12a6ff0_0;  1 drivers
v0x12ab1b0_0 .net "FlushE", 0 0, v0x129de90_0;  1 drivers
v0x12ab250_0 .net "ForwardAD", 0 0, v0x129df50_0;  1 drivers
v0x12ab340_0 .net "ForwardAE", 1 0, v0x129e020_0;  1 drivers
v0x12ab430_0 .net "ForwardBD", 0 0, v0x129e0c0_0;  1 drivers
v0x12ab520_0 .net "ForwardBE", 1 0, v0x129e1d0_0;  1 drivers
v0x12ab630_0 .net "Jump", 0 0, v0x1299120_0;  1 drivers
v0x12ab6d0_0 .net "MemRead", 0 0, v0x12991e0_0;  1 drivers
v0x12ab880_0 .net "MemWriteD", 0 0, v0x12993b0_0;  1 drivers
v0x12ab970_0 .net "MemWriteE", 0 0, L_0x12afa80;  1 drivers
v0x12aba60_0 .net "MemWriteM", 0 0, v0x12a31c0_0;  1 drivers
v0x12abb50_0 .net "MemtoRegD", 0 0, v0x12992f0_0;  1 drivers
v0x12abc40_0 .net "MemtoRegE", 0 0, L_0x12af980;  1 drivers
v0x12abce0_0 .net "MemtoRegM", 0 0, L_0x12b00e0;  1 drivers
v0x12abd80_0 .net "MemtoRegW", 0 0, L_0x12c0ba0;  1 drivers
v0x12abe70_0 .net "PC", 31 0, v0x12a76f0_0;  1 drivers
v0x12abf60_0 .net "PCBranchD", 31 0, v0x12a4010_0;  1 drivers
v0x12ac050_0 .net "PCF", 31 0, v0x12a0430_0;  1 drivers
v0x12ac140_0 .net "PCPlus4D", 31 0, L_0x12af060;  1 drivers
v0x12ac250_0 .net "PCPlus4F", 31 0, v0x1298240_0;  1 drivers
v0x12ac310_0 .net "RD1_D", 31 0, L_0x12a2f00;  1 drivers
v0x12ac3d0_0 .net "RD1_E", 31 0, L_0x12afc40;  1 drivers
v0x12ac4e0_0 .net "RD2_D", 31 0, L_0x12af4c0;  1 drivers
v0x12ac5a0_0 .net "RD2_E", 31 0, L_0x12afcb0;  1 drivers
v0x12ab7e0_0 .net "RdD", 4 0, L_0x12aea60;  1 drivers
v0x12ac870_0 .net "RdE", 4 0, L_0x12aff00;  1 drivers
v0x12ac960_0 .net "ReadDataM", 31 0, L_0x12c06c0;  1 drivers
v0x12aca70_0 .net "ReadDataW", 31 0, L_0x12c0c80;  1 drivers
v0x12acb80_0 .net "RegDstD", 0 0, v0x1299470_0;  1 drivers
v0x12acc70_0 .net "RegDstE", 0 0, L_0x12afb60;  1 drivers
v0x12acd60_0 .net "RegWriteD", 0 0, v0x1299530_0;  1 drivers
v0x12ace50_0 .net "RegWriteE", 0 0, L_0x12af880;  1 drivers
v0x12acef0_0 .net "RegWriteM", 0 0, L_0x12affe0;  1 drivers
v0x12acf90_0 .net "RegWriteW", 0 0, L_0x12c0aa0;  1 drivers
v0x12ad030_0 .net "ResultW", 31 0, v0x12a7dc0_0;  1 drivers
v0x12ad180_0 .net "RsD", 4 0, L_0x12aeb00;  1 drivers
v0x12ad240_0 .net "RsE", 4 0, L_0x12afd90;  1 drivers
v0x12ad350_0 .net "RtD", 4 0, L_0x12aeba0;  1 drivers
v0x12ad460_0 .net "RtE", 4 0, L_0x12afe00;  1 drivers
v0x12ad520_0 .net "SignImmD", 31 0, v0x12a4200_0;  1 drivers
v0x12ad630_0 .net "SignImmE", 31 0, L_0x12afd20;  1 drivers
v0x12ad740_0 .net "SrcAE", 31 0, v0x12a52e0_0;  1 drivers
v0x12ad850_0 .net "SrcBE", 31 0, v0x12a61f0_0;  1 drivers
v0x12ad960_0 .net "StallD", 0 0, v0x129ea10_0;  1 drivers
v0x12ada50_0 .net "StallF", 0 0, v0x129eab0_0;  1 drivers
v0x12adb40_0 .net "Std_Out", 31 0, L_0x12c0650;  1 drivers
v0x12a8b00_4 .array/port v0x12a8b00, 4;
v0x12adc50_0 .net "Std_Out_Address", 31 0, v0x12a8b00_4;  1 drivers
v0x12add60_0 .net "Syscall_Info", 31 0, L_0x12af5c0;  1 drivers
v0x12ade70_0 .net "WriteDataE", 31 0, v0x12a5ad0_0;  1 drivers
v0x12adf30_0 .net "WriteDataM", 31 0, v0x12a3640_0;  1 drivers
v0x12ae040_0 .net "WriteRegE", 4 0, v0x12a4ae0_0;  1 drivers
v0x12ae100_0 .net "WriteRegM", 4 0, L_0x12b03d0;  1 drivers
v0x12ae1c0_0 .net "WriteRegW", 4 0, L_0x12c0cf0;  1 drivers
v0x12ae280_0 .net *"_s12", 0 0, L_0x12af0d0;  1 drivers
v0x12ae340_0 .net *"_s6", 0 0, L_0x12aec40;  1 drivers
v0x12ae400_0 .net "clk", 0 0, v0x12ae8b0_0;  1 drivers
v0x12ac640_0 .net "instrD", 31 0, v0x129f860_0;  1 drivers
v0x12ac750_0 .net "instrF", 31 0, L_0x12aee50;  1 drivers
E_0x1297df0 .event edge, v0x129a660_0;
L_0x12aea60 .part v0x129f860_0, 11, 5;
L_0x12aeb00 .part v0x129f860_0, 21, 5;
L_0x12aeba0 .part v0x129f860_0, 16, 5;
L_0x12aec40 .cmp/eq 32, v0x12a6930_0, v0x12a6ff0_0;
L_0x12aeec0 .part v0x12a0430_0, 2, 30;
L_0x12af0d0 .cmp/eq 32, v0x12a6930_0, v0x12a6ff0_0;
L_0x12af6a0 .part v0x129f860_0, 21, 5;
L_0x12af740 .part v0x129f860_0, 16, 5;
L_0x12af7e0 .part v0x129f860_0, 0, 16;
S_0x1297e70 .scope module, "add4" "add4" 5 115, 6 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /OUTPUT 32 "outval"
v0x1298140_0 .net "inval", 31 0, v0x12a0430_0;  alias, 1 drivers
v0x1298240_0 .var "outval", 31 0;
E_0x12980c0 .event edge, v0x1298140_0;
S_0x1298380 .scope module, "alu" "ALU" 5 209, 7 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data_1"
    .port_info 1 /INPUT 32 "read_data_2_or_immediate"
    .port_info 2 /INPUT 3 "ALU_control"
    .port_info 3 /OUTPUT 32 "ALU_result"
v0x1298650_0 .net "ALU_control", 2 0, L_0x12afbd0;  alias, 1 drivers
v0x1298750_0 .var "ALU_result", 31 0;
v0x1298830_0 .net "read_data_1", 31 0, v0x12a52e0_0;  alias, 1 drivers
v0x1298920_0 .net "read_data_2_or_immediate", 31 0, v0x12a61f0_0;  alias, 1 drivers
E_0x12985f0 .event edge, v0x1298650_0, v0x1298830_0, v0x1298920_0;
S_0x1298ab0 .scope module, "control" "control" 5 127, 8 3 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "vreg"
    .port_info 2 /INPUT 32 "str"
    .port_info 3 /OUTPUT 1 "RegDst"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUop"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "ALUSrc"
    .port_info 11 /OUTPUT 1 "MemWrite"
v0x1298e90_0 .var "ALUSrc", 0 0;
v0x1298f70_0 .var "ALUop", 2 0;
v0x1299050_0 .var "Branch", 0 0;
v0x1299120_0 .var "Jump", 0 0;
v0x12991e0_0 .var "MemRead", 0 0;
v0x12992f0_0 .var "MemToReg", 0 0;
v0x12993b0_0 .var "MemWrite", 0 0;
v0x1299470_0 .var "RegDst", 0 0;
v0x1299530_0 .var "RegWrite", 0 0;
v0x1299680_0 .net "funct", 5 0, L_0x12af280;  1 drivers
v0x1299760_0 .net "instr", 31 0, v0x129f860_0;  alias, 1 drivers
v0x1299840_0 .net "opcode", 5 0, L_0x12af1e0;  1 drivers
v0x1299920_0 .net "str", 31 0, L_0x12c0650;  alias, 1 drivers
v0x1299a00_0 .net "vreg", 31 0, L_0x12af5c0;  alias, 1 drivers
E_0x1298e20/0 .event edge, v0x1299840_0, v0x1299760_0, v0x1299680_0, v0x1299a00_0;
E_0x1298e20/1 .event edge, v0x1299920_0;
E_0x1298e20 .event/or E_0x1298e20/0, E_0x1298e20/1;
L_0x12af1e0 .part v0x129f860_0, 26, 6;
L_0x12af280 .part v0x129f860_0, 0, 6;
S_0x1299cd0 .scope module, "dm" "data_memory" 5 230, 9 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 32 "std_out_address"
    .port_info 6 /OUTPUT 32 "read_data"
    .port_info 7 /OUTPUT 32 "std_out"
L_0x12c0650 .functor BUFZ 32, L_0x12c0880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1299ff0_0 .net *"_s0", 31 0, L_0x12b04d0;  1 drivers
L_0x7f9b6435b060 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x129a0f0_0 .net/2s *"_s10", 31 0, L_0x7f9b6435b060;  1 drivers
v0x129a1d0_0 .net *"_s12", 31 0, L_0x12c0920;  1 drivers
L_0x7f9b6435b018 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x129a290_0 .net/2s *"_s2", 31 0, L_0x7f9b6435b018;  1 drivers
v0x129a370_0 .net *"_s4", 31 0, L_0x12c05b0;  1 drivers
v0x129a4a0_0 .net *"_s8", 31 0, L_0x12c0880;  1 drivers
v0x129a580_0 .net "address", 31 0, v0x12a2b90_0;  alias, 1 drivers
v0x129a660_0 .net "clk", 0 0, v0x12ae8b0_0;  alias, 1 drivers
v0x129a720_0 .net "mem_read", 0 0, v0x12991e0_0;  alias, 1 drivers
v0x129a850_0 .net "mem_write", 0 0, v0x12a31c0_0;  alias, 1 drivers
v0x129a8f0 .array "mymem", 1052672 1048576, 31 0;
v0x129a9b0_0 .net "read_data", 31 0, L_0x12c06c0;  alias, 1 drivers
v0x129aa90_0 .net "std_out", 31 0, L_0x12c0650;  alias, 1 drivers
v0x129ab80_0 .net "std_out_address", 31 0, v0x12a8b00_4;  alias, 1 drivers
v0x129ac40_0 .net "write_data", 31 0, v0x12a3640_0;  alias, 1 drivers
E_0x1299f70 .event posedge, v0x129a660_0;
L_0x12b04d0 .array/port v0x129a8f0, L_0x12c05b0;
L_0x12c05b0 .arith/sub 32, v0x12a2b90_0, L_0x7f9b6435b018;
L_0x12c06c0 .functor MUXZ 32, L_0x12b04d0, v0x12a3640_0, v0x12a31c0_0, C4<>;
L_0x12c0880 .array/port v0x129a8f0, L_0x12c0920;
L_0x12c0920 .arith/sub 32, v0x12a8b00_4, L_0x7f9b6435b060;
S_0x129ae20 .scope module, "ex_reg" "ex_reg" 5 164, 10 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rd1d"
    .port_info 2 /INPUT 32 "rd2d"
    .port_info 3 /INPUT 32 "signimmd"
    .port_info 4 /INPUT 1 "flushe"
    .port_info 5 /INPUT 1 "regwrited"
    .port_info 6 /INPUT 1 "memtoregd"
    .port_info 7 /INPUT 1 "memwrited"
    .port_info 8 /INPUT 1 "alusrcd"
    .port_info 9 /INPUT 1 "regdstd"
    .port_info 10 /INPUT 1 "branchd"
    .port_info 11 /INPUT 3 "alucontrold"
    .port_info 12 /INPUT 5 "rsd"
    .port_info 13 /INPUT 5 "rtd"
    .port_info 14 /INPUT 5 "rdd"
    .port_info 15 /OUTPUT 1 "regwritee"
    .port_info 16 /OUTPUT 1 "memtorege"
    .port_info 17 /OUTPUT 1 "memwritee"
    .port_info 18 /OUTPUT 1 "alusrce"
    .port_info 19 /OUTPUT 1 "regdste"
    .port_info 20 /OUTPUT 3 "alucontrole"
    .port_info 21 /OUTPUT 32 "rd1e"
    .port_info 22 /OUTPUT 32 "rd2e"
    .port_info 23 /OUTPUT 32 "signimme"
    .port_info 24 /OUTPUT 5 "rse"
    .port_info 25 /OUTPUT 5 "rte"
    .port_info 26 /OUTPUT 5 "rde"
L_0x12af880 .functor BUFZ 1, v0x129c9e0_0, C4<0>, C4<0>, C4<0>;
L_0x12af980 .functor BUFZ 1, v0x129bb20_0, C4<0>, C4<0>, C4<0>;
L_0x12afa80 .functor BUFZ 1, v0x129bd30_0, C4<0>, C4<0>, C4<0>;
L_0x12afaf0 .functor BUFZ 1, v0x129b620_0, C4<0>, C4<0>, C4<0>;
L_0x12afb60 .functor BUFZ 1, v0x129c7b0_0, C4<0>, C4<0>, C4<0>;
L_0x12afbd0 .functor BUFZ 3, v0x129b360_0, C4<000>, C4<000>, C4<000>;
L_0x12afc40 .functor BUFZ 32, v0x129c020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12afcb0 .functor BUFZ 32, v0x129c350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12afd20 .functor BUFZ 32, v0x129d260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12afd90 .functor BUFZ 5, v0x129cc10_0, C4<00000>, C4<00000>, C4<00000>;
L_0x12afe00 .functor BUFZ 5, v0x129c100_0, C4<00000>, C4<00000>, C4<00000>;
L_0x12aff00 .functor BUFZ 5, v0x129bf40_0, C4<00000>, C4<00000>, C4<00000>;
v0x129b360_0 .var "alucontrol", 2 0;
v0x129b460_0 .net "alucontrold", 2 0, v0x1298f70_0;  alias, 1 drivers
v0x129b520_0 .net "alucontrole", 2 0, L_0x12afbd0;  alias, 1 drivers
v0x129b620_0 .var "alusrc", 0 0;
v0x129b6c0_0 .net "alusrcd", 0 0, v0x1298e90_0;  alias, 1 drivers
v0x129b7b0_0 .net "alusrce", 0 0, L_0x12afaf0;  alias, 1 drivers
v0x129b850_0 .net "branchd", 0 0, v0x1299050_0;  alias, 1 drivers
v0x129b920_0 .net "clk", 0 0, v0x12ae8b0_0;  alias, 1 drivers
v0x129b9f0_0 .net "flushe", 0 0, v0x129de90_0;  alias, 1 drivers
v0x129bb20_0 .var "memtoreg", 0 0;
v0x129bbc0_0 .net "memtoregd", 0 0, v0x12992f0_0;  alias, 1 drivers
v0x129bc90_0 .net "memtorege", 0 0, L_0x12af980;  alias, 1 drivers
v0x129bd30_0 .var "memwrite", 0 0;
v0x129bdd0_0 .net "memwrited", 0 0, v0x12993b0_0;  alias, 1 drivers
v0x129bea0_0 .net "memwritee", 0 0, L_0x12afa80;  alias, 1 drivers
v0x129bf40_0 .var "rd", 4 0;
v0x129c020_0 .var "rd1", 31 0;
v0x129c1d0_0 .net "rd1d", 31 0, L_0x12a2f00;  alias, 1 drivers
v0x129c270_0 .net "rd1e", 31 0, L_0x12afc40;  alias, 1 drivers
v0x129c350_0 .var "rd2", 31 0;
v0x129c430_0 .net "rd2d", 31 0, L_0x12af4c0;  alias, 1 drivers
v0x129c510_0 .net "rd2e", 31 0, L_0x12afcb0;  alias, 1 drivers
v0x129c5f0_0 .net "rdd", 4 0, L_0x12aea60;  alias, 1 drivers
v0x129c6d0_0 .net "rde", 4 0, L_0x12aff00;  alias, 1 drivers
v0x129c7b0_0 .var "regdst", 0 0;
v0x129c870_0 .net "regdstd", 0 0, v0x1299470_0;  alias, 1 drivers
v0x129c940_0 .net "regdste", 0 0, L_0x12afb60;  alias, 1 drivers
v0x129c9e0_0 .var "regwrite", 0 0;
v0x129caa0_0 .net "regwrited", 0 0, v0x1299530_0;  alias, 1 drivers
v0x129cb70_0 .net "regwritee", 0 0, L_0x12af880;  alias, 1 drivers
v0x129cc10_0 .var "rs", 4 0;
v0x129ccf0_0 .net "rsd", 4 0, L_0x12aeb00;  alias, 1 drivers
v0x129cdd0_0 .net "rse", 4 0, L_0x12afd90;  alias, 1 drivers
v0x129c100_0 .var "rt", 4 0;
v0x129d0a0_0 .net "rtd", 4 0, L_0x12aeba0;  alias, 1 drivers
v0x129d180_0 .net "rte", 4 0, L_0x12afe00;  alias, 1 drivers
v0x129d260_0 .var "signimm", 31 0;
v0x129d340_0 .net "signimmd", 31 0, v0x12a4200_0;  alias, 1 drivers
v0x129d420_0 .net "signimme", 31 0, L_0x12afd20;  alias, 1 drivers
S_0x129d940 .scope module, "hazard" "hazard" 5 259, 11 4 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BranchD"
    .port_info 1 /INPUT 1 "MemtoRegE"
    .port_info 2 /INPUT 1 "RegWriteE"
    .port_info 3 /INPUT 1 "MemtoRegM"
    .port_info 4 /INPUT 1 "RegWriteM"
    .port_info 5 /INPUT 1 "RegWriteW"
    .port_info 6 /INPUT 5 "RsD"
    .port_info 7 /INPUT 5 "RtD"
    .port_info 8 /INPUT 5 "RsE"
    .port_info 9 /INPUT 5 "RtE"
    .port_info 10 /INPUT 5 "WriteRegE"
    .port_info 11 /INPUT 5 "WriteRegM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /OUTPUT 1 "StallF"
    .port_info 14 /OUTPUT 1 "StallD"
    .port_info 15 /OUTPUT 1 "ForwardAD"
    .port_info 16 /OUTPUT 1 "ForwardBD"
    .port_info 17 /OUTPUT 1 "FlushE"
    .port_info 18 /OUTPUT 2 "ForwardAE"
    .port_info 19 /OUTPUT 2 "ForwardBE"
v0x129dd80_0 .net "BranchD", 0 0, v0x1299050_0;  alias, 1 drivers
v0x129de90_0 .var "FlushE", 0 0;
v0x129df50_0 .var "ForwardAD", 0 0;
v0x129e020_0 .var "ForwardAE", 1 0;
v0x129e0c0_0 .var "ForwardBD", 0 0;
v0x129e1d0_0 .var "ForwardBE", 1 0;
v0x129e2b0_0 .net "MemtoRegE", 0 0, L_0x12af980;  alias, 1 drivers
v0x129e350_0 .net "MemtoRegM", 0 0, L_0x12b00e0;  alias, 1 drivers
v0x129e3f0_0 .net "RegWriteE", 0 0, L_0x12af880;  alias, 1 drivers
v0x129e550_0 .net "RegWriteM", 0 0, L_0x12affe0;  alias, 1 drivers
v0x129e5f0_0 .net "RegWriteW", 0 0, L_0x12c0aa0;  alias, 1 drivers
v0x129e6b0_0 .net "RsD", 4 0, L_0x12aeb00;  alias, 1 drivers
v0x129e7a0_0 .net "RsE", 4 0, L_0x12afd90;  alias, 1 drivers
v0x129e870_0 .net "RtD", 4 0, L_0x12aeba0;  alias, 1 drivers
v0x129e940_0 .net "RtE", 4 0, L_0x12afe00;  alias, 1 drivers
v0x129ea10_0 .var "StallD", 0 0;
v0x129eab0_0 .var "StallF", 0 0;
v0x129ec60_0 .net "WriteRegE", 4 0, v0x12a4ae0_0;  alias, 1 drivers
v0x129ed00_0 .net "WriteRegM", 4 0, L_0x12b03d0;  alias, 1 drivers
v0x129edc0_0 .net "WriteRegW", 4 0, L_0x12c0cf0;  alias, 1 drivers
v0x129eea0_0 .var "branchstall", 0 0;
v0x129ef60_0 .var "branchstall_1", 0 0;
v0x129f020_0 .var "branchstall_2", 0 0;
v0x129f0e0_0 .var "lwstall", 0 0;
E_0x129dcb0/0 .event edge, v0x129d180_0, v0x129ccf0_0, v0x129d0a0_0, v0x129bc90_0;
E_0x129dcb0/1 .event edge, v0x1299050_0, v0x129cb70_0, v0x129ec60_0, v0x129e350_0;
E_0x129dcb0/2 .event edge, v0x129ed00_0, v0x129ef60_0, v0x129f020_0, v0x129f0e0_0;
E_0x129dcb0/3 .event edge, v0x129eea0_0, v0x129e550_0, v0x129cdd0_0, v0x129edc0_0;
E_0x129dcb0/4 .event edge, v0x129e5f0_0;
E_0x129dcb0 .event/or E_0x129dcb0/0, E_0x129dcb0/1, E_0x129dcb0/2, E_0x129dcb0/3, E_0x129dcb0/4;
S_0x129f4d0 .scope module, "id_reg" "id_reg" 5 120, 12 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcp4f"
    .port_info 2 /INPUT 32 "rd"
    .port_info 3 /INPUT 1 "stalld"
    .port_info 4 /INPUT 1 "clr"
    .port_info 5 /OUTPUT 32 "instrD"
    .port_info 6 /OUTPUT 32 "pcp4D"
L_0x12af060 .functor BUFZ 32, v0x129fa10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x129f700_0 .net "clk", 0 0, v0x12ae8b0_0;  alias, 1 drivers
v0x129f7a0_0 .net "clr", 0 0, L_0x12af170;  1 drivers
v0x129f860_0 .var "instr", 31 0;
v0x129f920_0 .net "instrD", 31 0, v0x129f860_0;  alias, 1 drivers
v0x129fa10_0 .var "pcp4", 31 0;
v0x129fb20_0 .net "pcp4D", 31 0, L_0x12af060;  alias, 1 drivers
v0x129fc00_0 .net "pcp4f", 31 0, v0x1298240_0;  alias, 1 drivers
v0x129fcc0_0 .net "rd", 31 0, L_0x12aee50;  alias, 1 drivers
v0x129fd80_0 .net "stalld", 0 0, v0x129ea10_0;  alias, 1 drivers
S_0x129ffe0 .scope module, "if_reg" "if_reg" 5 108, 13 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcadd"
    .port_info 2 /INPUT 1 "stallf"
    .port_info 3 /OUTPUT 32 "pcfetch"
v0x12a0190_0 .net "clk", 0 0, v0x12ae8b0_0;  alias, 1 drivers
v0x12a0250_0 .net "pcadd", 31 0, v0x12a76f0_0;  alias, 1 drivers
v0x12a0330_0 .net "pcfetch", 31 0, v0x12a0430_0;  alias, 1 drivers
v0x12a0430_0 .var "pcreg", 31 0;
v0x12a04f0_0 .net "stallf", 0 0, v0x129eab0_0;  alias, 1 drivers
S_0x12a0670 .scope module, "im" "inst_memory" 5 112, 14 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "read_addr"
    .port_info 1 /OUTPUT 32 "memout"
L_0x12aee50 .functor BUFZ 32, v0x12a26d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12a0df0_0 .net "memout", 31 0, L_0x12aee50;  alias, 1 drivers
v0x12a0e90 .array "mymem", 1048720 1048576, 31 0;
v0x12a25e0_0 .net "read_addr", 29 0, L_0x12aeec0;  1 drivers
v0x12a26d0_0 .var "regout", 31 0;
v0x12a0e90_0 .array/port v0x12a0e90, 0;
v0x12a0e90_1 .array/port v0x12a0e90, 1;
v0x12a0e90_2 .array/port v0x12a0e90, 2;
E_0x12a08f0/0 .event edge, v0x12a25e0_0, v0x12a0e90_0, v0x12a0e90_1, v0x12a0e90_2;
v0x12a0e90_3 .array/port v0x12a0e90, 3;
v0x12a0e90_4 .array/port v0x12a0e90, 4;
v0x12a0e90_5 .array/port v0x12a0e90, 5;
v0x12a0e90_6 .array/port v0x12a0e90, 6;
E_0x12a08f0/1 .event edge, v0x12a0e90_3, v0x12a0e90_4, v0x12a0e90_5, v0x12a0e90_6;
v0x12a0e90_7 .array/port v0x12a0e90, 7;
v0x12a0e90_8 .array/port v0x12a0e90, 8;
v0x12a0e90_9 .array/port v0x12a0e90, 9;
v0x12a0e90_10 .array/port v0x12a0e90, 10;
E_0x12a08f0/2 .event edge, v0x12a0e90_7, v0x12a0e90_8, v0x12a0e90_9, v0x12a0e90_10;
v0x12a0e90_11 .array/port v0x12a0e90, 11;
v0x12a0e90_12 .array/port v0x12a0e90, 12;
v0x12a0e90_13 .array/port v0x12a0e90, 13;
v0x12a0e90_14 .array/port v0x12a0e90, 14;
E_0x12a08f0/3 .event edge, v0x12a0e90_11, v0x12a0e90_12, v0x12a0e90_13, v0x12a0e90_14;
v0x12a0e90_15 .array/port v0x12a0e90, 15;
v0x12a0e90_16 .array/port v0x12a0e90, 16;
v0x12a0e90_17 .array/port v0x12a0e90, 17;
v0x12a0e90_18 .array/port v0x12a0e90, 18;
E_0x12a08f0/4 .event edge, v0x12a0e90_15, v0x12a0e90_16, v0x12a0e90_17, v0x12a0e90_18;
v0x12a0e90_19 .array/port v0x12a0e90, 19;
v0x12a0e90_20 .array/port v0x12a0e90, 20;
v0x12a0e90_21 .array/port v0x12a0e90, 21;
v0x12a0e90_22 .array/port v0x12a0e90, 22;
E_0x12a08f0/5 .event edge, v0x12a0e90_19, v0x12a0e90_20, v0x12a0e90_21, v0x12a0e90_22;
v0x12a0e90_23 .array/port v0x12a0e90, 23;
v0x12a0e90_24 .array/port v0x12a0e90, 24;
v0x12a0e90_25 .array/port v0x12a0e90, 25;
v0x12a0e90_26 .array/port v0x12a0e90, 26;
E_0x12a08f0/6 .event edge, v0x12a0e90_23, v0x12a0e90_24, v0x12a0e90_25, v0x12a0e90_26;
v0x12a0e90_27 .array/port v0x12a0e90, 27;
v0x12a0e90_28 .array/port v0x12a0e90, 28;
v0x12a0e90_29 .array/port v0x12a0e90, 29;
v0x12a0e90_30 .array/port v0x12a0e90, 30;
E_0x12a08f0/7 .event edge, v0x12a0e90_27, v0x12a0e90_28, v0x12a0e90_29, v0x12a0e90_30;
v0x12a0e90_31 .array/port v0x12a0e90, 31;
v0x12a0e90_32 .array/port v0x12a0e90, 32;
v0x12a0e90_33 .array/port v0x12a0e90, 33;
v0x12a0e90_34 .array/port v0x12a0e90, 34;
E_0x12a08f0/8 .event edge, v0x12a0e90_31, v0x12a0e90_32, v0x12a0e90_33, v0x12a0e90_34;
v0x12a0e90_35 .array/port v0x12a0e90, 35;
v0x12a0e90_36 .array/port v0x12a0e90, 36;
v0x12a0e90_37 .array/port v0x12a0e90, 37;
v0x12a0e90_38 .array/port v0x12a0e90, 38;
E_0x12a08f0/9 .event edge, v0x12a0e90_35, v0x12a0e90_36, v0x12a0e90_37, v0x12a0e90_38;
v0x12a0e90_39 .array/port v0x12a0e90, 39;
v0x12a0e90_40 .array/port v0x12a0e90, 40;
v0x12a0e90_41 .array/port v0x12a0e90, 41;
v0x12a0e90_42 .array/port v0x12a0e90, 42;
E_0x12a08f0/10 .event edge, v0x12a0e90_39, v0x12a0e90_40, v0x12a0e90_41, v0x12a0e90_42;
v0x12a0e90_43 .array/port v0x12a0e90, 43;
v0x12a0e90_44 .array/port v0x12a0e90, 44;
v0x12a0e90_45 .array/port v0x12a0e90, 45;
v0x12a0e90_46 .array/port v0x12a0e90, 46;
E_0x12a08f0/11 .event edge, v0x12a0e90_43, v0x12a0e90_44, v0x12a0e90_45, v0x12a0e90_46;
v0x12a0e90_47 .array/port v0x12a0e90, 47;
v0x12a0e90_48 .array/port v0x12a0e90, 48;
v0x12a0e90_49 .array/port v0x12a0e90, 49;
v0x12a0e90_50 .array/port v0x12a0e90, 50;
E_0x12a08f0/12 .event edge, v0x12a0e90_47, v0x12a0e90_48, v0x12a0e90_49, v0x12a0e90_50;
v0x12a0e90_51 .array/port v0x12a0e90, 51;
v0x12a0e90_52 .array/port v0x12a0e90, 52;
v0x12a0e90_53 .array/port v0x12a0e90, 53;
v0x12a0e90_54 .array/port v0x12a0e90, 54;
E_0x12a08f0/13 .event edge, v0x12a0e90_51, v0x12a0e90_52, v0x12a0e90_53, v0x12a0e90_54;
v0x12a0e90_55 .array/port v0x12a0e90, 55;
v0x12a0e90_56 .array/port v0x12a0e90, 56;
v0x12a0e90_57 .array/port v0x12a0e90, 57;
v0x12a0e90_58 .array/port v0x12a0e90, 58;
E_0x12a08f0/14 .event edge, v0x12a0e90_55, v0x12a0e90_56, v0x12a0e90_57, v0x12a0e90_58;
v0x12a0e90_59 .array/port v0x12a0e90, 59;
v0x12a0e90_60 .array/port v0x12a0e90, 60;
v0x12a0e90_61 .array/port v0x12a0e90, 61;
v0x12a0e90_62 .array/port v0x12a0e90, 62;
E_0x12a08f0/15 .event edge, v0x12a0e90_59, v0x12a0e90_60, v0x12a0e90_61, v0x12a0e90_62;
v0x12a0e90_63 .array/port v0x12a0e90, 63;
v0x12a0e90_64 .array/port v0x12a0e90, 64;
v0x12a0e90_65 .array/port v0x12a0e90, 65;
v0x12a0e90_66 .array/port v0x12a0e90, 66;
E_0x12a08f0/16 .event edge, v0x12a0e90_63, v0x12a0e90_64, v0x12a0e90_65, v0x12a0e90_66;
v0x12a0e90_67 .array/port v0x12a0e90, 67;
v0x12a0e90_68 .array/port v0x12a0e90, 68;
v0x12a0e90_69 .array/port v0x12a0e90, 69;
v0x12a0e90_70 .array/port v0x12a0e90, 70;
E_0x12a08f0/17 .event edge, v0x12a0e90_67, v0x12a0e90_68, v0x12a0e90_69, v0x12a0e90_70;
v0x12a0e90_71 .array/port v0x12a0e90, 71;
v0x12a0e90_72 .array/port v0x12a0e90, 72;
v0x12a0e90_73 .array/port v0x12a0e90, 73;
v0x12a0e90_74 .array/port v0x12a0e90, 74;
E_0x12a08f0/18 .event edge, v0x12a0e90_71, v0x12a0e90_72, v0x12a0e90_73, v0x12a0e90_74;
v0x12a0e90_75 .array/port v0x12a0e90, 75;
v0x12a0e90_76 .array/port v0x12a0e90, 76;
v0x12a0e90_77 .array/port v0x12a0e90, 77;
v0x12a0e90_78 .array/port v0x12a0e90, 78;
E_0x12a08f0/19 .event edge, v0x12a0e90_75, v0x12a0e90_76, v0x12a0e90_77, v0x12a0e90_78;
v0x12a0e90_79 .array/port v0x12a0e90, 79;
v0x12a0e90_80 .array/port v0x12a0e90, 80;
v0x12a0e90_81 .array/port v0x12a0e90, 81;
v0x12a0e90_82 .array/port v0x12a0e90, 82;
E_0x12a08f0/20 .event edge, v0x12a0e90_79, v0x12a0e90_80, v0x12a0e90_81, v0x12a0e90_82;
v0x12a0e90_83 .array/port v0x12a0e90, 83;
v0x12a0e90_84 .array/port v0x12a0e90, 84;
v0x12a0e90_85 .array/port v0x12a0e90, 85;
v0x12a0e90_86 .array/port v0x12a0e90, 86;
E_0x12a08f0/21 .event edge, v0x12a0e90_83, v0x12a0e90_84, v0x12a0e90_85, v0x12a0e90_86;
v0x12a0e90_87 .array/port v0x12a0e90, 87;
v0x12a0e90_88 .array/port v0x12a0e90, 88;
v0x12a0e90_89 .array/port v0x12a0e90, 89;
v0x12a0e90_90 .array/port v0x12a0e90, 90;
E_0x12a08f0/22 .event edge, v0x12a0e90_87, v0x12a0e90_88, v0x12a0e90_89, v0x12a0e90_90;
v0x12a0e90_91 .array/port v0x12a0e90, 91;
v0x12a0e90_92 .array/port v0x12a0e90, 92;
v0x12a0e90_93 .array/port v0x12a0e90, 93;
v0x12a0e90_94 .array/port v0x12a0e90, 94;
E_0x12a08f0/23 .event edge, v0x12a0e90_91, v0x12a0e90_92, v0x12a0e90_93, v0x12a0e90_94;
v0x12a0e90_95 .array/port v0x12a0e90, 95;
v0x12a0e90_96 .array/port v0x12a0e90, 96;
v0x12a0e90_97 .array/port v0x12a0e90, 97;
v0x12a0e90_98 .array/port v0x12a0e90, 98;
E_0x12a08f0/24 .event edge, v0x12a0e90_95, v0x12a0e90_96, v0x12a0e90_97, v0x12a0e90_98;
v0x12a0e90_99 .array/port v0x12a0e90, 99;
v0x12a0e90_100 .array/port v0x12a0e90, 100;
v0x12a0e90_101 .array/port v0x12a0e90, 101;
v0x12a0e90_102 .array/port v0x12a0e90, 102;
E_0x12a08f0/25 .event edge, v0x12a0e90_99, v0x12a0e90_100, v0x12a0e90_101, v0x12a0e90_102;
v0x12a0e90_103 .array/port v0x12a0e90, 103;
v0x12a0e90_104 .array/port v0x12a0e90, 104;
v0x12a0e90_105 .array/port v0x12a0e90, 105;
v0x12a0e90_106 .array/port v0x12a0e90, 106;
E_0x12a08f0/26 .event edge, v0x12a0e90_103, v0x12a0e90_104, v0x12a0e90_105, v0x12a0e90_106;
v0x12a0e90_107 .array/port v0x12a0e90, 107;
v0x12a0e90_108 .array/port v0x12a0e90, 108;
v0x12a0e90_109 .array/port v0x12a0e90, 109;
v0x12a0e90_110 .array/port v0x12a0e90, 110;
E_0x12a08f0/27 .event edge, v0x12a0e90_107, v0x12a0e90_108, v0x12a0e90_109, v0x12a0e90_110;
v0x12a0e90_111 .array/port v0x12a0e90, 111;
v0x12a0e90_112 .array/port v0x12a0e90, 112;
v0x12a0e90_113 .array/port v0x12a0e90, 113;
v0x12a0e90_114 .array/port v0x12a0e90, 114;
E_0x12a08f0/28 .event edge, v0x12a0e90_111, v0x12a0e90_112, v0x12a0e90_113, v0x12a0e90_114;
v0x12a0e90_115 .array/port v0x12a0e90, 115;
v0x12a0e90_116 .array/port v0x12a0e90, 116;
v0x12a0e90_117 .array/port v0x12a0e90, 117;
v0x12a0e90_118 .array/port v0x12a0e90, 118;
E_0x12a08f0/29 .event edge, v0x12a0e90_115, v0x12a0e90_116, v0x12a0e90_117, v0x12a0e90_118;
v0x12a0e90_119 .array/port v0x12a0e90, 119;
v0x12a0e90_120 .array/port v0x12a0e90, 120;
v0x12a0e90_121 .array/port v0x12a0e90, 121;
v0x12a0e90_122 .array/port v0x12a0e90, 122;
E_0x12a08f0/30 .event edge, v0x12a0e90_119, v0x12a0e90_120, v0x12a0e90_121, v0x12a0e90_122;
v0x12a0e90_123 .array/port v0x12a0e90, 123;
v0x12a0e90_124 .array/port v0x12a0e90, 124;
v0x12a0e90_125 .array/port v0x12a0e90, 125;
v0x12a0e90_126 .array/port v0x12a0e90, 126;
E_0x12a08f0/31 .event edge, v0x12a0e90_123, v0x12a0e90_124, v0x12a0e90_125, v0x12a0e90_126;
v0x12a0e90_127 .array/port v0x12a0e90, 127;
v0x12a0e90_128 .array/port v0x12a0e90, 128;
v0x12a0e90_129 .array/port v0x12a0e90, 129;
v0x12a0e90_130 .array/port v0x12a0e90, 130;
E_0x12a08f0/32 .event edge, v0x12a0e90_127, v0x12a0e90_128, v0x12a0e90_129, v0x12a0e90_130;
v0x12a0e90_131 .array/port v0x12a0e90, 131;
v0x12a0e90_132 .array/port v0x12a0e90, 132;
v0x12a0e90_133 .array/port v0x12a0e90, 133;
v0x12a0e90_134 .array/port v0x12a0e90, 134;
E_0x12a08f0/33 .event edge, v0x12a0e90_131, v0x12a0e90_132, v0x12a0e90_133, v0x12a0e90_134;
v0x12a0e90_135 .array/port v0x12a0e90, 135;
v0x12a0e90_136 .array/port v0x12a0e90, 136;
v0x12a0e90_137 .array/port v0x12a0e90, 137;
v0x12a0e90_138 .array/port v0x12a0e90, 138;
E_0x12a08f0/34 .event edge, v0x12a0e90_135, v0x12a0e90_136, v0x12a0e90_137, v0x12a0e90_138;
v0x12a0e90_139 .array/port v0x12a0e90, 139;
v0x12a0e90_140 .array/port v0x12a0e90, 140;
v0x12a0e90_141 .array/port v0x12a0e90, 141;
v0x12a0e90_142 .array/port v0x12a0e90, 142;
E_0x12a08f0/35 .event edge, v0x12a0e90_139, v0x12a0e90_140, v0x12a0e90_141, v0x12a0e90_142;
v0x12a0e90_143 .array/port v0x12a0e90, 143;
v0x12a0e90_144 .array/port v0x12a0e90, 144;
E_0x12a08f0/36 .event edge, v0x12a0e90_143, v0x12a0e90_144;
E_0x12a08f0 .event/or E_0x12a08f0/0, E_0x12a08f0/1, E_0x12a08f0/2, E_0x12a08f0/3, E_0x12a08f0/4, E_0x12a08f0/5, E_0x12a08f0/6, E_0x12a08f0/7, E_0x12a08f0/8, E_0x12a08f0/9, E_0x12a08f0/10, E_0x12a08f0/11, E_0x12a08f0/12, E_0x12a08f0/13, E_0x12a08f0/14, E_0x12a08f0/15, E_0x12a08f0/16, E_0x12a08f0/17, E_0x12a08f0/18, E_0x12a08f0/19, E_0x12a08f0/20, E_0x12a08f0/21, E_0x12a08f0/22, E_0x12a08f0/23, E_0x12a08f0/24, E_0x12a08f0/25, E_0x12a08f0/26, E_0x12a08f0/27, E_0x12a08f0/28, E_0x12a08f0/29, E_0x12a08f0/30, E_0x12a08f0/31, E_0x12a08f0/32, E_0x12a08f0/33, E_0x12a08f0/34, E_0x12a08f0/35, E_0x12a08f0/36;
S_0x12a2810 .scope module, "mem_reg" "mem_reg" 5 216, 15 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "aluoute"
    .port_info 2 /INPUT 32 "writedatae"
    .port_info 3 /INPUT 1 "regwritee"
    .port_info 4 /INPUT 1 "memtorege"
    .port_info 5 /INPUT 1 "memwritee"
    .port_info 6 /INPUT 5 "writerege"
    .port_info 7 /OUTPUT 1 "regwritem"
    .port_info 8 /OUTPUT 1 "memtoregm"
    .port_info 9 /OUTPUT 1 "memwritem"
    .port_info 10 /OUTPUT 32 "aluoutm"
    .port_info 11 /OUTPUT 32 "writedatam"
    .port_info 12 /OUTPUT 5 "writeregm"
L_0x12affe0 .functor BUFZ 1, v0x12a3460_0, C4<0>, C4<0>, C4<0>;
L_0x12b00e0 .functor BUFZ 1, v0x12a2f90_0, C4<0>, C4<0>, C4<0>;
L_0x12b03d0 .functor BUFZ 5, v0x12a3890_0, C4<00000>, C4<00000>, C4<00000>;
v0x12a2b90_0 .var "aluout", 31 0;
v0x12a2c70_0 .net "aluoute", 31 0, v0x1298750_0;  alias, 1 drivers
v0x12a2d60_0 .net "aluoutm", 31 0, v0x12a2b90_0;  alias, 1 drivers
v0x12a2e60_0 .net "clk", 0 0, v0x12ae8b0_0;  alias, 1 drivers
v0x12a2f90_0 .var "memtoreg", 0 0;
v0x12a3030_0 .net "memtorege", 0 0, L_0x12af980;  alias, 1 drivers
v0x12a3120_0 .net "memtoregm", 0 0, L_0x12b00e0;  alias, 1 drivers
v0x12a31c0_0 .var "memwrite", 0 0;
v0x12a3260_0 .net "memwritee", 0 0, L_0x12afa80;  alias, 1 drivers
v0x12a3390_0 .net "memwritem", 0 0, v0x12a31c0_0;  alias, 1 drivers
v0x12a3460_0 .var "regwrite", 0 0;
v0x12a3500_0 .net "regwritee", 0 0, L_0x12af880;  alias, 1 drivers
v0x12a35a0_0 .net "regwritem", 0 0, L_0x12affe0;  alias, 1 drivers
v0x12a3640_0 .var "writedata", 31 0;
v0x12a36e0_0 .net "writedatae", 31 0, v0x12a5ad0_0;  alias, 1 drivers
v0x12a37a0_0 .net "writedatam", 31 0, v0x12a3640_0;  alias, 1 drivers
v0x12a3890_0 .var "writereg", 4 0;
v0x12a3a40_0 .net "writerege", 4 0, v0x12a4ae0_0;  alias, 1 drivers
v0x12a3ae0_0 .net "writeregm", 4 0, L_0x12b03d0;  alias, 1 drivers
S_0x12a3d80 .scope module, "multi" "idmultipurpose" 5 157, 6 6 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst_low_16"
    .port_info 1 /INPUT 32 "PCPlus4D"
    .port_info 2 /OUTPUT 32 "SignImmD"
    .port_info 3 /OUTPUT 32 "PCBranchD"
v0x12a4010_0 .var "PCBranchD", 31 0;
v0x12a4110_0 .net "PCPlus4D", 31 0, L_0x12af060;  alias, 1 drivers
v0x12a4200_0 .var "SignImmD", 31 0;
v0x12a4300_0 .var "extended", 31 0;
v0x12a43a0_0 .net "inst_low_16", 15 0, L_0x12af7e0;  1 drivers
v0x12a44d0_0 .var "left_shift", 31 0;
E_0x12a3f80 .event edge, v0x12a43a0_0, v0x12a4300_0, v0x12a44d0_0, v0x129fb20_0;
S_0x12a4630 .scope module, "mux_ex1" "mux_5" 5 191, 2 37 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
v0x12a48f0_0 .net "in1", 4 0, L_0x12afe00;  alias, 1 drivers
v0x12a4a20_0 .net "in2", 4 0, L_0x12aff00;  alias, 1 drivers
v0x12a4ae0_0 .var "out", 4 0;
v0x12a4c00_0 .net "select", 0 0, L_0x12afb60;  alias, 1 drivers
E_0x12a4870 .event edge, v0x129c940_0, v0x129d180_0, v0x129c6d0_0;
S_0x12a4d10 .scope module, "mux_ex2" "threemux" 5 195, 2 46 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x12a4ff0_0 .net "in1", 31 0, L_0x12afc40;  alias, 1 drivers
v0x12a5100_0 .net "in2", 31 0, v0x12a7dc0_0;  alias, 1 drivers
v0x12a51c0_0 .net "in3", 31 0, v0x12a2b90_0;  alias, 1 drivers
v0x12a52e0_0 .var "out", 31 0;
v0x12a53a0_0 .net "select", 1 0, v0x129e020_0;  alias, 1 drivers
E_0x12a4f60 .event edge, v0x129e020_0, v0x129c270_0, v0x12a5100_0, v0x129a580_0;
S_0x12a5540 .scope module, "mux_ex3" "threemux" 5 200, 2 46 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x12a5820_0 .net "in1", 31 0, L_0x12afcb0;  alias, 1 drivers
v0x12a5930_0 .net "in2", 31 0, v0x12a7dc0_0;  alias, 1 drivers
v0x12a5a00_0 .net "in3", 31 0, v0x12a2b90_0;  alias, 1 drivers
v0x12a5ad0_0 .var "out", 31 0;
v0x12a5ba0_0 .net "select", 1 0, v0x129e1d0_0;  alias, 1 drivers
E_0x12a5790 .event edge, v0x129e1d0_0, v0x129c510_0, v0x12a5100_0, v0x129a580_0;
S_0x12a5d40 .scope module, "mux_ex4" "mux" 5 205, 2 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x12a6000_0 .net "in1", 31 0, v0x12a5ad0_0;  alias, 1 drivers
v0x12a6130_0 .net "in2", 31 0, L_0x12afd20;  alias, 1 drivers
v0x12a61f0_0 .var "out", 31 0;
v0x12a62f0_0 .net "select", 0 0, L_0x12afaf0;  alias, 1 drivers
E_0x12a5f80 .event edge, v0x129b7b0_0, v0x12a36e0_0, v0x129d420_0;
S_0x12a6410 .scope module, "mux_id1" "mux" 5 149, 2 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x12a66d0_0 .net "in1", 31 0, L_0x12a2f00;  alias, 1 drivers
v0x12a67e0_0 .net "in2", 31 0, v0x12a2b90_0;  alias, 1 drivers
v0x12a6930_0 .var "out", 31 0;
v0x12a69f0_0 .net "select", 0 0, v0x129df50_0;  alias, 1 drivers
E_0x12a6650 .event edge, v0x129df50_0, v0x129c1d0_0, v0x129a580_0;
S_0x12a6b50 .scope module, "mux_id2" "mux" 5 153, 2 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x12a6e40_0 .net "in1", 31 0, L_0x12af4c0;  alias, 1 drivers
v0x12a6f50_0 .net "in2", 31 0, v0x12a2b90_0;  alias, 1 drivers
v0x12a6ff0_0 .var "out", 31 0;
v0x12a70e0_0 .net "select", 0 0, v0x129e0c0_0;  alias, 1 drivers
E_0x12a6de0 .event edge, v0x129e0c0_0, v0x129c430_0, v0x129a580_0;
S_0x12a7240 .scope module, "mux_if" "mux_ini" 5 104, 2 25 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x12a7500_0 .net "in1", 31 0, v0x1298240_0;  alias, 1 drivers
v0x12a7630_0 .net "in2", 31 0, v0x12a4010_0;  alias, 1 drivers
v0x12a76f0_0 .var "out", 31 0;
v0x12a77f0_0 .net "select", 0 0, L_0x12aece0;  1 drivers
E_0x12a7480 .event edge, v0x12a77f0_0, v0x1298240_0, v0x12a4010_0;
S_0x12a7920 .scope module, "mux_wb" "mux" 5 252, 2 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x12a7be0_0 .net "in1", 31 0, L_0x12c0c10;  alias, 1 drivers
v0x12a7ce0_0 .net "in2", 31 0, L_0x12c0c80;  alias, 1 drivers
v0x12a7dc0_0 .var "out", 31 0;
v0x12a7ee0_0 .net "select", 0 0, L_0x12c0ba0;  alias, 1 drivers
E_0x12a7b60 .event edge, v0x12a7ee0_0, v0x12a7be0_0, v0x12a7ce0_0;
S_0x12a8020 .scope module, "registers" "registers" 5 139, 16 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg_1"
    .port_info 2 /INPUT 5 "read_reg_2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "reg_write"
    .port_info 6 /OUTPUT 32 "read_data_1"
    .port_info 7 /OUTPUT 32 "read_data_2"
    .port_info 8 /OUTPUT 32 "sys_call_reg"
    .port_info 9 /OUTPUT 32 "std_out_address"
L_0x12a2f00 .functor BUFZ 32, v0x12a8490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12af4c0 .functor BUFZ 32, v0x12a8570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12a8b00_2 .array/port v0x12a8b00, 2;
L_0x12af5c0 .functor BUFZ 32, v0x12a8b00_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12a83d0_0 .net "clk", 0 0, v0x12ae8b0_0;  alias, 1 drivers
v0x12a8490_0 .var "data1", 31 0;
v0x12a8570_0 .var "data2", 31 0;
v0x12a8630_0 .net "read_data_1", 31 0, L_0x12a2f00;  alias, 1 drivers
v0x12a8740_0 .net "read_data_2", 31 0, L_0x12af4c0;  alias, 1 drivers
v0x12a88a0_0 .net "read_reg_1", 4 0, L_0x12af6a0;  1 drivers
v0x12a8980_0 .net "read_reg_2", 4 0, L_0x12af740;  1 drivers
v0x12a8a60_0 .net "reg_write", 0 0, L_0x12c0aa0;  alias, 1 drivers
v0x12a8b00 .array "register_file", 0 31, 31 0;
v0x12a9140_0 .net "std_out_address", 31 0, v0x12a8b00_4;  alias, 1 drivers
v0x12a9200_0 .net "sys_call_reg", 31 0, L_0x12af5c0;  alias, 1 drivers
v0x12a92a0_0 .net "write_data", 31 0, v0x12a7dc0_0;  alias, 1 drivers
v0x12a9340_0 .net "write_reg", 4 0, L_0x12c0cf0;  alias, 1 drivers
E_0x12a8350 .event negedge, v0x129a660_0;
S_0x12a95b0 .scope module, "wb" "wb_reg" 5 241, 17 1 0, S_0x1297be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rdm"
    .port_info 2 /INPUT 32 "aluoutm"
    .port_info 3 /INPUT 1 "regwritem"
    .port_info 4 /INPUT 1 "memtoregm"
    .port_info 5 /INPUT 5 "writeregm"
    .port_info 6 /OUTPUT 1 "regwritew"
    .port_info 7 /OUTPUT 1 "memtoregw"
    .port_info 8 /OUTPUT 32 "rdw"
    .port_info 9 /OUTPUT 32 "aluoutw"
    .port_info 10 /OUTPUT 5 "writeregw"
L_0x12c0aa0 .functor BUFZ 1, v0x12aa100_0, C4<0>, C4<0>, C4<0>;
L_0x12c0ba0 .functor BUFZ 1, v0x12a9ba0_0, C4<0>, C4<0>, C4<0>;
L_0x12c0c10 .functor BUFZ 32, v0x12a9840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c0c80 .functor BUFZ 32, v0x12a9e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c0cf0 .functor BUFZ 5, v0x12aa330_0, C4<00000>, C4<00000>, C4<00000>;
v0x12a9840_0 .var "aluout", 31 0;
v0x12a9940_0 .net "aluoutm", 31 0, v0x12a2b90_0;  alias, 1 drivers
v0x12a9a00_0 .net "aluoutw", 31 0, L_0x12c0c10;  alias, 1 drivers
v0x12a9b00_0 .net "clk", 0 0, v0x12ae8b0_0;  alias, 1 drivers
v0x12a9ba0_0 .var "memtoreg", 0 0;
v0x12a9c90_0 .net "memtoregm", 0 0, L_0x12b00e0;  alias, 1 drivers
v0x12a9d80_0 .net "memtoregw", 0 0, L_0x12c0ba0;  alias, 1 drivers
v0x12a9e20_0 .var "rd", 31 0;
v0x12a9ee0_0 .net "rdm", 31 0, L_0x12c06c0;  alias, 1 drivers
v0x12aa030_0 .net "rdw", 31 0, L_0x12c0c80;  alias, 1 drivers
v0x12aa100_0 .var "regwrite", 0 0;
v0x12aa1a0_0 .net "regwritem", 0 0, L_0x12affe0;  alias, 1 drivers
v0x12aa240_0 .net "regwritew", 0 0, L_0x12c0aa0;  alias, 1 drivers
v0x12aa330_0 .var "writereg", 4 0;
v0x12aa410_0 .net "writeregm", 4 0, L_0x12b03d0;  alias, 1 drivers
v0x12aa520_0 .net "writeregw", 4 0, L_0x12c0cf0;  alias, 1 drivers
    .scope S_0x12552d0;
T_0 ;
    %wait E_0x126d7a0;
    %load/vec4 v0x12973a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x1273690_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x12971d0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x12972b0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1256310;
T_1 ;
    %vpi_call 2 18 "$monitor", v0x1297510_0, v0x12975f0_0, v0x12977c0_0, v0x12976c0_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1297510_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x12975f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12977c0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1257360;
T_2 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0x1297990_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x1257360;
T_3 ;
    %wait E_0x1297890;
    %load/vec4 v0x1297a70_0;
    %store/vec4 v0x1297990_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12a7240;
T_4 ;
    %pushi/vec4 4194352, 0, 32;
    %assign/vec4 v0x12a76f0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x12a7240;
T_5 ;
    %wait E_0x12a7480;
    %load/vec4 v0x12a77f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x12a7500_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x12a7630_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x12a76f0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x129ffe0;
T_6 ;
    %pushi/vec4 1048584, 0, 32;
    %store/vec4 v0x12a0430_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x129ffe0;
T_7 ;
    %wait E_0x1299f70;
    %load/vec4 v0x12a04f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12a0250_0;
    %store/vec4 v0x12a0430_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12a0670;
T_8 ;
    %vpi_call 14 11 "$readmemh", "hello.s", v0x12a0e90 {0 0 0};
    %vpi_call 14 13 "$display", "this is %x", &A<v0x12a0e90, 0> {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x12a0670;
T_9 ;
    %wait E_0x12a08f0;
    %load/vec4 v0x12a25e0_0;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x12a0e90, 4;
    %store/vec4 v0x12a26d0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1297e70;
T_10 ;
    %wait E_0x12980c0;
    %load/vec4 v0x1298140_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1298240_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x129f4d0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129f860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129fa10_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x129f4d0;
T_12 ;
    %wait E_0x1299f70;
    %load/vec4 v0x129fd80_0;
    %nor/r;
    %load/vec4 v0x129f7a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x129fcc0_0;
    %assign/vec4 v0x129f860_0, 0;
    %load/vec4 v0x129fc00_0;
    %assign/vec4 v0x129fa10_0, 0;
T_12.0 ;
    %load/vec4 v0x129f7a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x129f860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x129fa10_0, 0;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1298ab0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1299470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1299120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1299050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12991e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12992f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1298f70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1299530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1298e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12993b0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x1298ab0;
T_14 ;
    %wait E_0x1298e20;
    %load/vec4 v0x1299840_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %vpi_call 8 145 "$display", "%b: That's not a supported instruction!", v0x1299840_0 {0 0 0};
    %jmp T_14.13;
T_14.0 ;
    %vpi_call 8 35 "$display", "%b: ADDI", v0x1299840_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1298e90_0, 0;
    %jmp T_14.13;
T_14.1 ;
    %vpi_call 8 41 "$display", "%b: ORI", v0x1299840_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1298e90_0, 0;
    %jmp T_14.13;
T_14.2 ;
    %vpi_call 8 47 "$display", "%b: LW", v0x1299840_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12991e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12992f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1298e90_0, 0;
    %jmp T_14.13;
T_14.3 ;
    %vpi_call 8 55 "$display", "%b: SW", v0x1299840_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1298e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12993b0_0, 0;
    %jmp T_14.13;
T_14.4 ;
    %vpi_call 8 61 "$display", "%b: BEQ", v0x1299840_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299050_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %jmp T_14.13;
T_14.5 ;
    %vpi_call 8 66 "$display", "%b: BNE", v0x1299840_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299050_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %jmp T_14.13;
T_14.6 ;
    %vpi_call 8 71 "$display", "%b: J", v0x1299840_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299120_0, 0;
    %jmp T_14.13;
T_14.7 ;
    %vpi_call 8 75 "$display", "%b: JAL", v0x1299840_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299120_0, 0;
    %jmp T_14.13;
T_14.8 ;
    %vpi_call 8 79 "$display", "%b: ADDIU", v0x1299840_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1298e90_0, 0;
    %jmp T_14.13;
T_14.9 ;
    %vpi_call 8 85 "$display", "%b: SLTIU", v0x1299840_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1298e90_0, 0;
    %jmp T_14.13;
T_14.10 ;
    %vpi_call 8 91 "$display", "%b: LUI", v0x1299840_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1298e90_0, 0;
    %jmp T_14.13;
T_14.11 ;
    %vpi_call 8 97 "$display", "%b, %x: SPECIAL", v0x1299840_0, v0x1299760_0 {0 0 0};
    %load/vec4 v0x1299680_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %vpi_call 8 141 "$display", "funct: %b: That's not a supported funct!", v0x1299680_0 {0 0 0};
    %jmp T_14.22;
T_14.14 ;
    %vpi_call 8 100 "$display", "funct: %b: ADD", v0x1299680_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299470_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299530_0, 0;
    %jmp T_14.22;
T_14.15 ;
    %vpi_call 8 106 "$display", "funct: %b: SUB", v0x1299680_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299470_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299530_0, 0;
    %jmp T_14.22;
T_14.16 ;
    %vpi_call 8 112 "$display", "funct: %b: AND", v0x1299680_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299470_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299530_0, 0;
    %jmp T_14.22;
T_14.17 ;
    %vpi_call 8 118 "$display", "funct: %b: OR", v0x1299680_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299470_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299530_0, 0;
    %jmp T_14.22;
T_14.18 ;
    %vpi_call 8 124 "$display", "funct: %b: SLT", v0x1299680_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299470_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1298f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299530_0, 0;
    %jmp T_14.22;
T_14.19 ;
    %vpi_call 8 130 "$display", "funct: %b: JR", v0x1299680_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1299120_0, 0;
    %jmp T_14.22;
T_14.20 ;
    %load/vec4 v0x1299a00_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %vpi_call 8 137 "$display", "Syscall, but not a supported one!" {0 0 0};
    %jmp T_14.26;
T_14.23 ;
    %vpi_call 8 135 "$display", "%s", v0x1299920_0 {0 0 0};
    %jmp T_14.26;
T_14.24 ;
    %vpi_call 8 136 "$finish" {0 0 0};
    %jmp T_14.26;
T_14.26 ;
    %pop/vec4 1;
    %jmp T_14.22;
T_14.22 ;
    %pop/vec4 1;
    %jmp T_14.13;
T_14.13 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x12a8020;
T_15 ;
    %vpi_call 16 19 "$monitor", "registerfile: sp = %x %x %x", &A<v0x12a8b00, 29>, v0x12a92a0_0, v0x12a9340_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a8b00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a8490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a8570_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x12a8020;
T_16 ;
    %wait E_0x1299f70;
    %load/vec4 v0x12a8a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x12a92a0_0;
    %load/vec4 v0x12a9340_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12a8b00, 4, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12a8020;
T_17 ;
    %wait E_0x12a8350;
    %load/vec4 v0x12a88a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12a8b00, 4;
    %store/vec4 v0x12a8490_0, 0, 32;
    %load/vec4 v0x12a8980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12a8b00, 4;
    %store/vec4 v0x12a8570_0, 0, 32;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12a6410;
T_18 ;
    %wait E_0x12a6650;
    %load/vec4 v0x12a69f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x12a66d0_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x12a67e0_0;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x12a6930_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x12a6b50;
T_19 ;
    %wait E_0x12a6de0;
    %load/vec4 v0x12a70e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %load/vec4 v0x12a6e40_0;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x12a6f50_0;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x12a6ff0_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x12a3d80;
T_20 ;
    %wait E_0x12a3f80;
    %load/vec4 v0x12a43a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12a43a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12a4300_0, 0, 32;
    %load/vec4 v0x12a4300_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12a44d0_0, 0, 32;
    %load/vec4 v0x12a4300_0;
    %store/vec4 v0x12a4200_0, 0, 32;
    %load/vec4 v0x12a44d0_0;
    %load/vec4 v0x12a4110_0;
    %add;
    %store/vec4 v0x12a4010_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x129ae20;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129c020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129c350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129d260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129c9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129bb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129bd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129b620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129c7b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x129b360_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x129cc10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x129c100_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x129bf40_0, 0, 5;
    %end;
    .thread T_21;
    .scope S_0x129ae20;
T_22 ;
    %wait E_0x1299f70;
    %load/vec4 v0x129b9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x129caa0_0;
    %store/vec4 v0x129c9e0_0, 0, 1;
    %load/vec4 v0x129bbc0_0;
    %store/vec4 v0x129bb20_0, 0, 1;
    %load/vec4 v0x129bdd0_0;
    %store/vec4 v0x129bd30_0, 0, 1;
    %load/vec4 v0x129b6c0_0;
    %store/vec4 v0x129b620_0, 0, 1;
    %load/vec4 v0x129c870_0;
    %store/vec4 v0x129c7b0_0, 0, 1;
    %load/vec4 v0x129b460_0;
    %store/vec4 v0x129b360_0, 0, 3;
    %load/vec4 v0x129c1d0_0;
    %store/vec4 v0x129c020_0, 0, 32;
    %load/vec4 v0x129c430_0;
    %store/vec4 v0x129c350_0, 0, 32;
    %load/vec4 v0x129d340_0;
    %store/vec4 v0x129d260_0, 0, 32;
    %load/vec4 v0x129ccf0_0;
    %store/vec4 v0x129cc10_0, 0, 5;
    %load/vec4 v0x129d0a0_0;
    %store/vec4 v0x129c100_0, 0, 5;
    %load/vec4 v0x129c5f0_0;
    %store/vec4 v0x129bf40_0, 0, 5;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129c9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129bb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129bd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129b620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129c7b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x129b360_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129c020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129c350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129d260_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x129cc10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x129c100_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x129bf40_0, 0, 5;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12a4630;
T_23 ;
    %wait E_0x12a4870;
    %load/vec4 v0x12a4c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %load/vec4 v0x12a48f0_0;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x12a4a20_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0x12a4ae0_0, 0, 5;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x12a4d10;
T_24 ;
    %wait E_0x12a4f60;
    %load/vec4 v0x12a53a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %vpi_call 2 56 "$display", "Error in threemux" {0 0 0};
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x12a4ff0_0;
    %store/vec4 v0x12a52e0_0, 0, 32;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x12a5100_0;
    %store/vec4 v0x12a52e0_0, 0, 32;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x12a51c0_0;
    %store/vec4 v0x12a52e0_0, 0, 32;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x12a5540;
T_25 ;
    %wait E_0x12a5790;
    %load/vec4 v0x12a5ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %vpi_call 2 56 "$display", "Error in threemux" {0 0 0};
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0x12a5820_0;
    %store/vec4 v0x12a5ad0_0, 0, 32;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0x12a5930_0;
    %store/vec4 v0x12a5ad0_0, 0, 32;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0x12a5a00_0;
    %store/vec4 v0x12a5ad0_0, 0, 32;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x12a5d40;
T_26 ;
    %wait E_0x12a5f80;
    %load/vec4 v0x12a62f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v0x12a6000_0;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x12a6130_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x12a61f0_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1298380;
T_27 ;
    %wait E_0x12985f0;
    %load/vec4 v0x1298650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %vpi_call 7 22 "$display", "That's not a supported ALUop!" {0 0 0};
    %jmp T_27.6;
T_27.0 ;
    %load/vec4 v0x1298830_0;
    %load/vec4 v0x1298920_0;
    %and;
    %store/vec4 v0x1298750_0, 0, 32;
    %jmp T_27.6;
T_27.1 ;
    %load/vec4 v0x1298830_0;
    %load/vec4 v0x1298920_0;
    %or;
    %store/vec4 v0x1298750_0, 0, 32;
    %jmp T_27.6;
T_27.2 ;
    %load/vec4 v0x1298830_0;
    %load/vec4 v0x1298920_0;
    %add;
    %store/vec4 v0x1298750_0, 0, 32;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0x1298830_0;
    %load/vec4 v0x1298920_0;
    %sub;
    %store/vec4 v0x1298750_0, 0, 32;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0x1298830_0;
    %load/vec4 v0x1298920_0;
    %cmp/u;
    %jmp/0xz  T_27.7, 5;
    %load/vec4 v0x1298830_0;
    %store/vec4 v0x1298750_0, 0, 32;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x1298920_0;
    %store/vec4 v0x1298750_0, 0, 32;
T_27.8 ;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x12a2810;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a2b90_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12a3890_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a2f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a31c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12a3890_0, 0, 5;
    %end;
    .thread T_28;
    .scope S_0x12a2810;
T_29 ;
    %wait E_0x1299f70;
    %load/vec4 v0x12a3500_0;
    %store/vec4 v0x12a3460_0, 0, 1;
    %load/vec4 v0x12a3030_0;
    %store/vec4 v0x12a2f90_0, 0, 1;
    %load/vec4 v0x12a3260_0;
    %store/vec4 v0x12a31c0_0, 0, 1;
    %load/vec4 v0x12a2c70_0;
    %store/vec4 v0x12a2b90_0, 0, 32;
    %load/vec4 v0x12a36e0_0;
    %store/vec4 v0x12a3640_0, 0, 32;
    %load/vec4 v0x12a3a40_0;
    %store/vec4 v0x12a3890_0, 0, 5;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1299cd0;
T_30 ;
    %vpi_call 9 14 "$readmemh", "hello.s", v0x129a8f0 {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x1299cd0;
T_31 ;
    %wait E_0x1299f70;
    %load/vec4 v0x129a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x129ac40_0;
    %load/vec4 v0x129a580_0;
    %subi 1048576, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x129a8f0, 0, 4;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x12a95b0;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a9840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a9e20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12aa100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a9ba0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12aa330_0, 0, 5;
    %end;
    .thread T_32;
    .scope S_0x12a95b0;
T_33 ;
    %wait E_0x1299f70;
    %load/vec4 v0x12aa1a0_0;
    %store/vec4 v0x12aa100_0, 0, 1;
    %load/vec4 v0x12a9c90_0;
    %store/vec4 v0x12a9ba0_0, 0, 1;
    %load/vec4 v0x12a9940_0;
    %store/vec4 v0x12a9840_0, 0, 32;
    %load/vec4 v0x12a9ee0_0;
    %store/vec4 v0x12a9e20_0, 0, 32;
    %load/vec4 v0x12aa410_0;
    %store/vec4 v0x12aa330_0, 0, 5;
    %jmp T_33;
    .thread T_33;
    .scope S_0x12a7920;
T_34 ;
    %wait E_0x12a7b60;
    %load/vec4 v0x12a7ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_34.0, 8;
    %load/vec4 v0x12a7be0_0;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %load/vec4 v0x12a7ce0_0;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %store/vec4 v0x12a7dc0_0, 0, 32;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x129d940;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129f0e0_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x129d940;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129eea0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x129d940;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129ef60_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x129d940;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129f020_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x129d940;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129eab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129df50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129e0c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x129e020_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x129e1d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129de90_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x129d940;
T_40 ;
    %wait E_0x129dcb0;
    %load/vec4 v0x129e940_0;
    %load/vec4 v0x129e6b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x129e940_0;
    %load/vec4 v0x129e870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x129e2b0_0;
    %and;
    %store/vec4 v0x129f0e0_0, 0, 1;
    %load/vec4 v0x129dd80_0;
    %load/vec4 v0x129e3f0_0;
    %and;
    %load/vec4 v0x129ec60_0;
    %load/vec4 v0x129e6b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x129ec60_0;
    %load/vec4 v0x129e870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x129ef60_0, 0, 1;
    %load/vec4 v0x129dd80_0;
    %load/vec4 v0x129e350_0;
    %and;
    %load/vec4 v0x129ed00_0;
    %load/vec4 v0x129e6b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x129ed00_0;
    %load/vec4 v0x129e870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x129f020_0, 0, 1;
    %load/vec4 v0x129ef60_0;
    %load/vec4 v0x129f020_0;
    %or;
    %store/vec4 v0x129eea0_0, 0, 1;
    %load/vec4 v0x129f0e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x129eea0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_40.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129eab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129ea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129de90_0, 0, 1;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129eab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129de90_0, 0, 1;
T_40.1 ;
    %load/vec4 v0x129e6b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x129e6b0_0;
    %load/vec4 v0x129ed00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x129e550_0;
    %and;
    %store/vec4 v0x129df50_0, 0, 1;
    %load/vec4 v0x129e870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x129e870_0;
    %load/vec4 v0x129ed00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x129e550_0;
    %and;
    %store/vec4 v0x129e0c0_0, 0, 1;
    %load/vec4 v0x129e7a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x129e7a0_0;
    %load/vec4 v0x129ed00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x129e550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x129e020_0, 0, 2;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x129e7a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x129e7a0_0;
    %load/vec4 v0x129edc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x129e5f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x129e020_0, 0, 2;
    %jmp T_40.5;
T_40.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x129e020_0, 0, 2;
T_40.5 ;
T_40.3 ;
    %load/vec4 v0x129e940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x129e940_0;
    %load/vec4 v0x129ed00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x129e550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x129e1d0_0, 0, 2;
    %jmp T_40.7;
T_40.6 ;
    %load/vec4 v0x129e940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x129e940_0;
    %load/vec4 v0x129edc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x129e5f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x129e1d0_0, 0, 2;
    %jmp T_40.9;
T_40.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x129e1d0_0, 0, 2;
T_40.9 ;
T_40.7 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1297be0;
T_41 ;
    %end;
    .thread T_41;
    .scope S_0x1297be0;
T_42 ;
    %wait E_0x1297df0;
    %vpi_call 5 96 "$display", $time, "WriteRegW = %x, ResultW = %x, RegWriteW = %x ReadDataW = %x ALUOutW = %x MemtoRegW = %x PC = %x", v0x12ae1c0_0, v0x12ad030_0, v0x12acf90_0, v0x12aca70_0, v0x12aabe0_0, v0x12abd80_0, v0x12abe70_0 {0 0 0};
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1254e80;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae8b0_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x1254e80;
T_44 ;
    %load/vec4 v0x12ae8b0_0;
    %inv;
    %assign/vec4 v0x12ae8b0_0, 0;
    %delay 5, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1254e80;
T_45 ;
    %delay 400, 0;
    %vpi_call 4 12 "$finish" {0 0 0};
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "mux.v";
    "pc.v";
    "test_cpu.v";
    "cpu.v";
    "add4.v";
    "ALU.v";
    "control.v";
    "data_memory.v";
    "ex_reg.v";
    "hazard_unit.v";
    "id_reg.v";
    "if_reg.v";
    "inst_memory.v";
    "mem_reg.v";
    "registers.v";
    "wb_reg.v";
