---
base_dir:     ~/projects/ibuilder_project
board:        sim
image_id:     256
project_name: dionysus_gpio
TEMPLATE:     wishbone_template.json
INTERFACE:
  filename:   ft_master_interface.v
  bind:
    i_ftdi_clk:
      loc:                ftdi_clk
      direction:          input

      io_ftdi_data[7:0]:
        loc:              d[7:0]
        direction:        inout

      i_ftdi_txe_n:
        loc:              txe_n
        direction:        input

      o_ftdi_wr_n:
        loc:              wr_n
        direction:        output

      i_ftdi_rde_n:
        loc:              rxe_n
        direction:        input

      o_ftdi_rd_n:
        loc:              rd_n
        direction:        output

      o_ftdi_oe_n:
        loc:              oe_n
        direction:        output

      o_ftdi_siwu:
        loc:              siwua
        direction:        output

      i_ftdi_suspend_n:
        loc:              suspend_n
        direction:        input

SLAVES:
  gpio1:
    filename:             wb_gpio.v
    unique_id:            1
    bind:
      gpio_out[1:0]:
        loc:              led[1:0]
        direction:        output
      gpio_in[3:2]:
        loc:              button[1:0]
        direction:        input

  gpio2:
    filename:             wb_gpio.v
    unique_id:            2
    bind:
      gpio_out[1:0]:
        loc:              s[1:0]
        direction:        output

      gpio_in[3:2]:
        loc:              s[3:2]
        direction:        input

MEMORY:
  mem1:
    filename:             wb_sdram.v
    bind:
      o_sdram_clk:
        loc:              sdram_clk
        direction:        output

      o_sdram_cke:
        loc:              cke
        direction:        output

      o_sdram_cs_n:
        loc:              cs_n
        direction:        output

      o_sdram_ras:
        loc:              ras
        direction:        output

      o_sdram_cas:
        loc:              cas
        direction:        output

      o_sdram_we:
        loc:              we
        direction:        output

      o_sdram_bank[1:0]:
        loc:              ba[1:0]
        direction:        output

      o_sdram_addr[11:0]:
        loc:              a[11:0]
        direction:        output

      io_sdram_data[15:0]:
        loc:              dq[15:0]
        direction:        inout

      o_sdram_data_mask[1]:
        loc:              dqmh
        direction:        output

      o_sdram_data_mask[0]:
        loc:              dqml
        direction:        output

bind:
  clk:
    direction:    input
    loc:          clk
  rst:
    direction:    input
    loc:          rst


  constraint_files: []

...

