/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [20:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_1z;
  wire [27:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire [5:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[128] ^ in_data[163];
  assign celloutsig_1_8z = celloutsig_1_5z[1] ^ celloutsig_1_7z[6];
  assign celloutsig_0_8z = celloutsig_0_2z[0] ^ celloutsig_0_6z;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_13z = { celloutsig_0_4z[11:9], celloutsig_0_1z, celloutsig_0_7z } === celloutsig_0_2z[8:2];
  assign celloutsig_0_5z = { in_data[13:6], celloutsig_0_1z, celloutsig_0_0z } >= { celloutsig_0_4z[5:4], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_2z[5:1] >= celloutsig_1_2z[8:4];
  assign celloutsig_1_16z = { celloutsig_1_1z, celloutsig_1_11z } >= { celloutsig_1_11z[2:0], 1'h1, celloutsig_1_5z };
  assign celloutsig_1_18z = { in_data[170:165], celloutsig_1_0z, celloutsig_1_6z[15:11], 11'h7ff } >= { celloutsig_1_1z[2:1], 2'h3, celloutsig_1_10z[1:0], celloutsig_1_0z, celloutsig_1_6z[15:11], 11'h7ff };
  assign celloutsig_0_10z = celloutsig_0_2z <= celloutsig_0_4z[11:3];
  assign celloutsig_1_19z = { celloutsig_1_7z[5:1], celloutsig_1_16z } % { 1'h1, celloutsig_1_2z[6:2] };
  assign celloutsig_0_1z = celloutsig_0_0z[2:0] % { 1'h1, in_data[19:18] };
  assign celloutsig_0_11z = in_data[68:61] * celloutsig_0_9z[10:3];
  assign celloutsig_0_2z = { celloutsig_0_1z[0], celloutsig_0_1z, celloutsig_0_0z } * in_data[91:83];
  assign celloutsig_1_1z = - { in_data[135:134], celloutsig_1_0z };
  assign celloutsig_1_2z = - { in_data[114:105], celloutsig_1_0z };
  assign celloutsig_1_5z = - celloutsig_1_1z;
  assign celloutsig_1_11z = - { 1'h1, celloutsig_1_10z[1:0], celloutsig_1_4z };
  assign celloutsig_0_9z = - { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_7z = ~ in_data[164:157];
  assign celloutsig_0_6z = & in_data[42:33];
  assign celloutsig_0_7z = & { celloutsig_0_5z, celloutsig_0_4z[6:5] };
  assign celloutsig_0_66z = ~^ celloutsig_0_11z[4:2];
  assign celloutsig_0_16z = { celloutsig_0_4z[8:1], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_10z } >> { in_data[60:58], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_23z = { celloutsig_0_11z[7:5], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_0z } >> { celloutsig_0_16z[13:0], _00_, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[17:13] <<< in_data[61:57];
  assign celloutsig_0_67z = celloutsig_0_4z[5:0] <<< celloutsig_0_23z[22:17];
  assign celloutsig_0_4z = { celloutsig_0_1z[2:1], celloutsig_0_3z, celloutsig_0_2z } ~^ in_data[67:56];
  assign celloutsig_0_12z = { celloutsig_0_11z[1:0], celloutsig_0_7z, celloutsig_0_2z } ~^ { in_data[74:70], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_9z ~^ { celloutsig_0_9z[5:0], celloutsig_0_0z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z[4] & celloutsig_0_1z[0]) | (celloutsig_0_1z[1] & celloutsig_0_0z[1]));
  assign celloutsig_1_6z[15:11] = celloutsig_1_2z[6:2] ~^ in_data[165:161];
  assign celloutsig_1_10z[1:0] = { celloutsig_1_8z, celloutsig_1_0z } ~^ celloutsig_1_2z[1:0];
  assign celloutsig_1_10z[3:2] = 2'h3;
  assign celloutsig_1_6z[10:0] = 11'h7ff;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
