// Seed: 3546710806
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_6;
  id_7(
      1, 1 - id_3
  );
  always id_4 = id_5[1 : 1];
  initial $display;
  assign module_1.type_0 = 0;
  wire id_8, id_9;
  wire id_10, id_11;
  wire id_12;
  tri  id_13;
  wire id_14;
  assign id_6.id_2 = 1;
  wire id_15;
  assign id_13 = 1 - 1;
endmodule
macromodule module_1 (
    output wand id_0,
    output supply0 id_1,
    output supply0 id_2
);
  assign id_0 = id_4;
  logic [7:0] id_5;
  supply1 id_6 = "" || 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_5
  );
  id_7(
      id_5
  );
  initial id_5[1] <= 1;
  assign id_1 = id_4;
endmodule
