// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pool5_pool5_Pipeline_L5_L6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY,
        m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID,
        m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA,
        m_axi_gmem_0_RLAST,
        m_axi_gmem_0_RID,
        m_axi_gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER,
        m_axi_gmem_0_RRESP,
        m_axi_gmem_0_BVALID,
        m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP,
        m_axi_gmem_0_BID,
        m_axi_gmem_0_BUSER,
        p_reload,
        mux_case_1291_reload,
        mux_case_1084_reload,
        mux_case_877_reload,
        mux_case_670_reload,
        mux_case_463_reload,
        mux_case_256_reload,
        mux_case_1149_reload,
        mux_case_942_reload,
        mux_case_735_reload,
        mux_case_528_reload,
        mux_case_321_reload,
        mux_case_114_reload,
        empty_13,
        empty_14,
        empty,
        sext_ln51,
        phi_mul,
        inp_img,
        line_buffer_2D_1_out,
        line_buffer_2D_1_out_ap_vld,
        mux_case_12_out_i,
        mux_case_12_out_o,
        mux_case_12_out_o_ap_vld,
        mux_case_10_out_i,
        mux_case_10_out_o,
        mux_case_10_out_o_ap_vld,
        mux_case_8_out_i,
        mux_case_8_out_o,
        mux_case_8_out_o_ap_vld,
        mux_case_6_out_i,
        mux_case_6_out_o,
        mux_case_6_out_o_ap_vld,
        mux_case_4_out_i,
        mux_case_4_out_o,
        mux_case_4_out_o_ap_vld,
        line_buffer_2D_3_out,
        line_buffer_2D_3_out_ap_vld,
        mux_case_11_out_i,
        mux_case_11_out_o,
        mux_case_11_out_o_ap_vld,
        mux_case_9_out_i,
        mux_case_9_out_o,
        mux_case_9_out_o_ap_vld,
        mux_case_7_out_i,
        mux_case_7_out_o,
        mux_case_7_out_o_ap_vld,
        mux_case_5_out_i,
        mux_case_5_out_o,
        mux_case_5_out_o_ap_vld,
        mux_case_3_out_i,
        mux_case_3_out_o,
        mux_case_3_out_o_ap_vld,
        line_buffer_2D_2_out,
        line_buffer_2D_2_out_ap_vld,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_0_AWVALID;
input   m_axi_gmem_0_AWREADY;
output  [63:0] m_axi_gmem_0_AWADDR;
output  [0:0] m_axi_gmem_0_AWID;
output  [31:0] m_axi_gmem_0_AWLEN;
output  [2:0] m_axi_gmem_0_AWSIZE;
output  [1:0] m_axi_gmem_0_AWBURST;
output  [1:0] m_axi_gmem_0_AWLOCK;
output  [3:0] m_axi_gmem_0_AWCACHE;
output  [2:0] m_axi_gmem_0_AWPROT;
output  [3:0] m_axi_gmem_0_AWQOS;
output  [3:0] m_axi_gmem_0_AWREGION;
output  [0:0] m_axi_gmem_0_AWUSER;
output   m_axi_gmem_0_WVALID;
input   m_axi_gmem_0_WREADY;
output  [31:0] m_axi_gmem_0_WDATA;
output  [3:0] m_axi_gmem_0_WSTRB;
output   m_axi_gmem_0_WLAST;
output  [0:0] m_axi_gmem_0_WID;
output  [0:0] m_axi_gmem_0_WUSER;
output   m_axi_gmem_0_ARVALID;
input   m_axi_gmem_0_ARREADY;
output  [63:0] m_axi_gmem_0_ARADDR;
output  [0:0] m_axi_gmem_0_ARID;
output  [31:0] m_axi_gmem_0_ARLEN;
output  [2:0] m_axi_gmem_0_ARSIZE;
output  [1:0] m_axi_gmem_0_ARBURST;
output  [1:0] m_axi_gmem_0_ARLOCK;
output  [3:0] m_axi_gmem_0_ARCACHE;
output  [2:0] m_axi_gmem_0_ARPROT;
output  [3:0] m_axi_gmem_0_ARQOS;
output  [3:0] m_axi_gmem_0_ARREGION;
output  [0:0] m_axi_gmem_0_ARUSER;
input   m_axi_gmem_0_RVALID;
output   m_axi_gmem_0_RREADY;
input  [31:0] m_axi_gmem_0_RDATA;
input   m_axi_gmem_0_RLAST;
input  [0:0] m_axi_gmem_0_RID;
input  [8:0] m_axi_gmem_0_RFIFONUM;
input  [0:0] m_axi_gmem_0_RUSER;
input  [1:0] m_axi_gmem_0_RRESP;
input   m_axi_gmem_0_BVALID;
output   m_axi_gmem_0_BREADY;
input  [1:0] m_axi_gmem_0_BRESP;
input  [0:0] m_axi_gmem_0_BID;
input  [0:0] m_axi_gmem_0_BUSER;
input  [31:0] p_reload;
input  [31:0] mux_case_1291_reload;
input  [31:0] mux_case_1084_reload;
input  [31:0] mux_case_877_reload;
input  [31:0] mux_case_670_reload;
input  [31:0] mux_case_463_reload;
input  [31:0] mux_case_256_reload;
input  [31:0] mux_case_1149_reload;
input  [31:0] mux_case_942_reload;
input  [31:0] mux_case_735_reload;
input  [31:0] mux_case_528_reload;
input  [31:0] mux_case_321_reload;
input  [31:0] mux_case_114_reload;
input  [31:0] empty_13;
input  [31:0] empty_14;
input  [31:0] empty;
input  [61:0] sext_ln51;
input  [15:0] phi_mul;
input  [63:0] inp_img;
output  [31:0] line_buffer_2D_1_out;
output   line_buffer_2D_1_out_ap_vld;
input  [31:0] mux_case_12_out_i;
output  [31:0] mux_case_12_out_o;
output   mux_case_12_out_o_ap_vld;
input  [31:0] mux_case_10_out_i;
output  [31:0] mux_case_10_out_o;
output   mux_case_10_out_o_ap_vld;
input  [31:0] mux_case_8_out_i;
output  [31:0] mux_case_8_out_o;
output   mux_case_8_out_o_ap_vld;
input  [31:0] mux_case_6_out_i;
output  [31:0] mux_case_6_out_o;
output   mux_case_6_out_o_ap_vld;
input  [31:0] mux_case_4_out_i;
output  [31:0] mux_case_4_out_o;
output   mux_case_4_out_o_ap_vld;
output  [31:0] line_buffer_2D_3_out;
output   line_buffer_2D_3_out_ap_vld;
input  [31:0] mux_case_11_out_i;
output  [31:0] mux_case_11_out_o;
output   mux_case_11_out_o_ap_vld;
input  [31:0] mux_case_9_out_i;
output  [31:0] mux_case_9_out_o;
output   mux_case_9_out_o_ap_vld;
input  [31:0] mux_case_7_out_i;
output  [31:0] mux_case_7_out_o;
output   mux_case_7_out_o_ap_vld;
input  [31:0] mux_case_5_out_i;
output  [31:0] mux_case_5_out_o;
output   mux_case_5_out_o_ap_vld;
input  [31:0] mux_case_3_out_i;
output  [31:0] mux_case_3_out_o;
output   mux_case_3_out_o_ap_vld;
output  [31:0] line_buffer_2D_2_out;
output   line_buffer_2D_2_out_ap_vld;
output  [31:0] p_out;
output   p_out_ap_vld;
output  [31:0] p_out1;
output   p_out1_ap_vld;
output  [31:0] p_out2;
output   p_out2_ap_vld;

reg ap_idle;
reg m_axi_gmem_0_WVALID;
reg m_axi_gmem_0_ARVALID;
reg[63:0] m_axi_gmem_0_ARADDR;
reg[31:0] m_axi_gmem_0_ARLEN;
reg m_axi_gmem_0_RREADY;
reg line_buffer_2D_1_out_ap_vld;
reg[31:0] mux_case_12_out_o;
reg mux_case_12_out_o_ap_vld;
reg[31:0] mux_case_10_out_o;
reg mux_case_10_out_o_ap_vld;
reg[31:0] mux_case_8_out_o;
reg mux_case_8_out_o_ap_vld;
reg[31:0] mux_case_6_out_o;
reg mux_case_6_out_o_ap_vld;
reg[31:0] mux_case_4_out_o;
reg mux_case_4_out_o_ap_vld;
reg line_buffer_2D_3_out_ap_vld;
reg[31:0] mux_case_11_out_o;
reg mux_case_11_out_o_ap_vld;
reg[31:0] mux_case_9_out_o;
reg mux_case_9_out_o_ap_vld;
reg[31:0] mux_case_7_out_o;
reg mux_case_7_out_o_ap_vld;
reg[31:0] mux_case_5_out_o;
reg mux_case_5_out_o_ap_vld;
reg[31:0] mux_case_3_out_o;
reg mux_case_3_out_o_ap_vld;
reg line_buffer_2D_2_out_ap_vld;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
reg   [0:0] icmp_ln68_reg_2165;
reg   [0:0] icmp_ln68_reg_2165_pp0_iter1_reg;
reg   [0:0] icmp_ln76_reg_2192;
reg   [0:0] icmp_ln76_reg_2192_pp0_iter1_reg;
reg    ap_predicate_op177_read_state12;
reg    ap_block_state12_pp0_stage5_iter1_grp9;
reg    ap_block_pp0_stage5_subdone_grp9_done_reg;
reg    ap_block_pp0_stage5_subdone_grp9;
reg    ap_block_pp0_stage5_subdone;
reg    ap_predicate_op179_read_state12;
reg    ap_block_state12_pp0_stage5_iter1_grp10;
reg    ap_block_pp0_stage5_subdone_grp10_done_reg;
reg    ap_block_pp0_stage5_subdone_grp10;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp15;
reg    ap_block_pp0_stage1_subdone_grp15_done_reg;
reg    ap_block_pp0_stage1_subdone_grp15;
reg    ap_block_pp0_stage1_subdone;
reg    gmem_blk_n_AR;
wire    ap_block_pp0_stage1_grp2;
reg    ap_block_pp0_stage1_subdone_grp2_done_reg;
reg    ap_block_pp0_stage1_subdone_grp2;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp6;
reg    ap_block_pp0_stage3_subdone_grp6_done_reg;
reg    ap_block_pp0_stage3_subdone_grp6;
reg    ap_block_pp0_stage3_subdone;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp8;
reg    ap_block_pp0_stage4_subdone_grp8_done_reg;
reg    ap_block_pp0_stage4_subdone_grp8;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_grp10;
wire    ap_block_pp0_stage4_grp4;
reg    ap_block_pp0_stage4_subdone_grp4_done_reg;
reg    ap_block_pp0_stage4_subdone_grp4;
wire    ap_block_pp0_stage0_grp11;
wire    ap_block_pp0_stage1_grp13;
reg   [0:0] icmp_ln68_reg_2165_pp0_iter2_reg;
reg   [0:0] icmp_ln76_reg_2192_pp0_iter2_reg;
reg    ap_block_pp0_stage1_subdone_grp13_done_reg;
reg    ap_block_pp0_stage1_subdone_grp13;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp14;
wire    ap_block_pp0_stage1_grp1;
reg    ap_block_pp0_stage1_subdone_grp1_done_reg;
reg    ap_block_pp0_stage1_subdone_grp1;
wire    ap_block_pp0_stage3_grp5;
reg    ap_block_pp0_stage3_subdone_grp5_done_reg;
reg    ap_block_pp0_stage3_subdone_grp5;
wire    ap_block_pp0_stage4_grp7;
reg    ap_block_pp0_stage4_subdone_grp7_done_reg;
reg    ap_block_pp0_stage4_subdone_grp7;
wire    ap_block_pp0_stage3_grp3;
reg    ap_block_pp0_stage3_subdone_grp3_done_reg;
reg    ap_block_pp0_stage3_subdone_grp3;
wire    ap_block_pp0_stage5_grp9;
reg   [31:0] tmp_reg_396;
reg   [31:0] tmp_16_reg_414;
reg   [31:0] tmp_16_reg_414_pp0_iter3_reg;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
reg   [31:0] tmp_14_reg_432;
reg   [31:0] tmp_14_reg_432_pp0_iter3_reg;
reg   [31:0] tmp_12_reg_450;
reg   [31:0] tmp_10_reg_468;
reg   [31:0] tmp_8_reg_486;
reg   [31:0] tmp_6_reg_504;
reg   [31:0] tmp_2_reg_522;
reg   [31:0] tmp_4_reg_540;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_predicate_op181_read_state13;
reg    ap_predicate_op182_read_state13;
reg    ap_block_state13_pp0_stage0_iter2_grp11;
reg    ap_block_pp0_stage0_11001_grp11;
wire   [0:0] icmp_ln68_fu_693_p2;
reg   [0:0] icmp_ln68_reg_2165_pp0_iter3_reg;
wire   [3:0] select_ln71_1_fu_728_p3;
reg   [3:0] select_ln71_1_reg_2169;
reg   [3:0] select_ln71_1_reg_2169_pp0_iter1_reg;
reg   [3:0] select_ln71_1_reg_2169_pp0_iter2_reg;
wire   [7:0] empty_27_fu_754_p2;
reg   [7:0] empty_27_reg_2175;
reg   [63:0] gmem_addr_1_reg_2181;
wire   [15:0] zext_ln76_fu_838_p1;
reg   [15:0] zext_ln76_reg_2187;
wire   [0:0] icmp_ln76_fu_866_p2;
reg   [63:0] gmem_addr_3_reg_2196;
reg   [63:0] gmem_addr_4_reg_2202;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg    ap_block_pp0_stage2_subdone;
reg   [63:0] gmem_addr_2_reg_2208;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
reg   [31:0] gmem_addr_3_read_reg_2214;
reg    ap_predicate_op169_read_state10;
reg    ap_block_state10_pp0_stage3_iter1_grp5;
reg    ap_block_pp0_stage3_11001_grp5;
reg   [31:0] gmem_addr_1_read_reg_2219;
reg    ap_predicate_op171_read_state10;
reg    ap_block_state10_pp0_stage3_iter1_grp6;
reg    ap_block_pp0_stage3_11001_grp6;
reg   [31:0] gmem_addr_3_read_1_reg_2224;
reg    ap_predicate_op173_read_state11;
reg    ap_block_state11_pp0_stage4_iter1_grp7;
reg    ap_block_pp0_stage4_11001_grp7;
reg   [31:0] gmem_addr_1_read_1_reg_2229;
reg    ap_predicate_op175_read_state11;
reg    ap_block_state11_pp0_stage4_iter1_grp8;
reg    ap_block_pp0_stage4_11001_grp8;
wire   [31:0] line_buffer_2D_21_fu_1031_p1;
reg   [31:0] line_buffer_2D_21_reg_2234;
reg    ap_block_pp0_stage5_11001_grp9;
reg   [31:0] gmem_addr_1_read_2_reg_2248;
reg    ap_block_pp0_stage5_11001_grp10;
reg   [31:0] gmem_addr_4_read_1_reg_2253;
reg   [31:0] gmem_addr_2_read_reg_2258;
reg   [31:0] gmem_addr_2_read_1_reg_2263;
reg    ap_predicate_op183_read_state14;
reg    ap_block_state14_pp0_stage1_iter2_grp13;
reg    ap_block_pp0_stage1_11001_grp13;
reg   [31:0] p_load58_reg_2268;
reg   [31:0] p_load57_reg_2278;
reg   [31:0] p_load_reg_2288;
wire   [31:0] line_buffer_2D_18_fu_1084_p13;
wire   [31:0] line_buffer_2D_19_fu_1111_p1;
wire   [31:0] line_buffer_2D_20_fu_1114_p1;
wire   [31:0] line_buffer_2D_22_fu_1117_p1;
wire   [31:0] line_buffer_2D_10_fu_1120_p13;
reg   [31:0] gmem_addr_2_read_2_reg_2343;
reg    ap_predicate_op217_read_state15;
reg    ap_block_state15_pp0_stage2_iter2_grp14;
reg    ap_block_pp0_stage2_11001_grp14;
reg   [31:0] line_buffer_2D_4_reg_2348;
reg   [31:0] line_buffer_2D_5_reg_2354;
reg   [31:0] line_buffer_2D_3_reg_2360;
wire   [31:0] line_buffer_2D_6_fu_1212_p1;
wire   [31:0] line_buffer_2D_7_fu_1215_p1;
wire   [31:0] line_buffer_2D_8_fu_1218_p1;
wire   [31:0] line_buffer_2D_9_fu_1221_p1;
wire   [31:0] line_buffer_2D_16_fu_1224_p1;
wire   [31:0] line_buffer_2D_17_fu_1227_p1;
wire   [31:0] tmp_48_fu_1287_p3;
reg   [31:0] tmp_48_reg_2395;
wire   [31:0] tmp_49_fu_1389_p3;
reg   [31:0] tmp_49_reg_2402;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
wire   [31:0] tmp_50_fu_1485_p3;
reg   [31:0] tmp_50_reg_2409;
wire   [31:0] tmp_51_fu_1576_p3;
reg   [31:0] tmp_51_reg_2416;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire   [31:0] tmp_52_fu_1667_p3;
reg   [31:0] tmp_52_reg_2423;
wire   [31:0] tmp_53_fu_1758_p3;
reg   [31:0] tmp_53_reg_2430;
wire   [31:0] tmp_54_fu_1849_p3;
reg   [31:0] tmp_54_reg_2437;
wire   [31:0] tmp_55_fu_1940_p3;
reg   [31:0] tmp_55_reg_2444;
wire   [31:0] tmp_56_fu_2031_p3;
reg   [31:0] tmp_56_reg_2451;
reg    ap_predicate_op147_readreq_state4;
reg    ap_block_state4_io_grp3;
reg    ap_condition_exit_pp0_iter2_stage3;
reg    ap_predicate_op123_readreq_state2;
reg    ap_block_state2_io_grp1;
reg    ap_predicate_op124_readreq_state2;
reg    ap_block_state2_io_grp2;
reg   [31:0] ap_phi_mux_tmp_phi_fu_399_p12;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_reg_396;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_reg_396;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_reg_396;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_pred807_state15;
reg    ap_predicate_pred816_state15;
reg    ap_predicate_pred822_state15;
reg    ap_predicate_pred828_state15;
reg    ap_predicate_pred834_state15;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_16_reg_414;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_16_reg_414;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_16_reg_414;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_14_reg_432;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_14_reg_432;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_14_reg_432;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_12_reg_450;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_12_reg_450;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_12_reg_450;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_10_reg_468;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_10_reg_468;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_10_reg_468;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_8_reg_486;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_8_reg_486;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_8_reg_486;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_6_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_6_reg_504;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_6_reg_504;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_2_reg_522;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_2_reg_522;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_2_reg_522;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_4_reg_540;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_4_reg_540;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_4_reg_540;
wire  signed [63:0] p_cast8_cast_fu_820_p1;
wire  signed [63:0] sext_ln126_fu_882_p1;
wire  signed [63:0] sext_ln126_1_fu_970_p1;
wire    ap_block_pp0_stage2_grp0;
wire  signed [63:0] p_cast9_cast_fu_1021_p1;
wire    ap_block_pp0_stage3_grp0;
reg    ap_block_pp0_stage1_11001_grp1;
reg    ap_block_pp0_stage1_11001_grp2;
reg    ap_block_pp0_stage3_11001_grp3;
reg    ap_predicate_op152_readreq_state5;
reg    ap_block_state5_io_grp4;
reg    ap_block_pp0_stage4_11001_grp4;
reg    ap_block_pp0_stage1_11001_grp15;
wire    ap_block_pp0_stage1_01001_grp15;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_block_pp0_stage5_11001;
reg    ap_condition_exit_pp0_iter3_stage1;
reg    ap_idle_pp0_0to2;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
wire    ap_block_pp0_stage1_grp0;
wire    ap_loop_init;
wire    ap_block_pp0_stage0_grp0;
reg   [3:0] col_fu_186;
wire   [3:0] add_ln71_fu_892_p2;
reg   [3:0] ap_sig_allocacmp_col_load;
reg   [2:0] indvar139_fu_190;
wire   [2:0] add_ln71_1_fu_898_p2;
reg   [2:0] ap_sig_allocacmp_indvar139_load;
reg   [2:0] indvar_fu_194;
wire   [2:0] select_ln68_fu_742_p3;
reg   [2:0] ap_sig_allocacmp_indvar_load;
reg   [5:0] indvar_flatten_fu_198;
wire   [5:0] add_ln68_fu_699_p2;
reg   [5:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [31:0] line_buffer_2D_fu_202;
reg   [31:0] line_buffer_2D_2_fu_206;
reg   [31:0] line_buffer_2D_1_fu_210;
reg   [31:0] empty_22_fu_214;
reg   [31:0] empty_23_fu_218;
reg   [31:0] empty_24_fu_222;
reg   [31:0] grp_fu_558_p0;
reg   [31:0] grp_fu_558_p1;
wire    ap_block_pp0_stage4_grp0;
wire    ap_block_pp0_stage5_grp0;
reg   [31:0] grp_fu_569_p0;
reg   [31:0] grp_fu_569_p1;
wire   [0:0] icmp_ln71_fu_714_p2;
wire   [2:0] add_ln68_1_fu_736_p2;
wire   [2:0] empty_27_fu_754_p0;
wire   [5:0] empty_27_fu_754_p1;
wire   [7:0] tmp2_fu_760_p2;
wire   [15:0] tmp2_cast_fu_766_p1;
wire   [15:0] empty_30_fu_770_p2;
wire   [17:0] tmp_3_fu_776_p3;
wire   [63:0] p_cast12_fu_784_p1;
wire   [7:0] tmp4_fu_794_p2;
wire   [15:0] tmp4_cast_fu_800_p1;
wire   [63:0] empty_31_fu_788_p2;
wire   [61:0] p_cast8_fu_810_p4;
wire   [2:0] select_ln71_fu_720_p3;
wire   [3:0] shl_ln_fu_830_p3;
wire   [15:0] empty_33_fu_804_p2;
wire   [15:0] add_ln76_2_fu_842_p2;
wire   [17:0] shl_ln76_2_fu_848_p3;
wire   [63:0] zext_ln76_2_fu_856_p1;
wire   [63:0] add_ln76_3_fu_860_p2;
wire   [61:0] trunc_ln2_fu_872_p4;
wire   [7:0] tmp3_fu_924_p2;
wire   [15:0] tmp3_cast_fu_929_p1;
wire   [15:0] empty_32_fu_933_p2;
wire   [15:0] add_ln76_fu_938_p2;
wire   [17:0] shl_ln76_1_fu_943_p3;
wire   [63:0] zext_ln76_1_fu_951_p1;
wire   [63:0] add_ln76_1_fu_955_p2;
wire   [61:0] trunc_ln126_1_fu_960_p4;
wire   [7:0] tmp1_fu_980_p2;
wire   [15:0] tmp1_cast_fu_985_p1;
wire   [15:0] empty_28_fu_989_p2;
wire   [17:0] tmp_1_fu_994_p3;
wire   [63:0] p_cast11_fu_1002_p1;
wire   [63:0] empty_29_fu_1006_p2;
wire   [61:0] p_cast9_fu_1011_p4;
wire   [31:0] line_buffer_2D_18_fu_1084_p11;
wire   [31:0] line_buffer_2D_10_fu_1120_p11;
wire   [31:0] bitcast_ln156_fu_1245_p1;
wire   [7:0] tmp_s_fu_1249_p4;
wire   [22:0] trunc_ln156_fu_1259_p1;
wire   [0:0] icmp_ln156_1_fu_1269_p2;
wire   [0:0] icmp_ln156_fu_1263_p2;
wire   [0:0] or_ln156_fu_1275_p2;
wire   [0:0] grp_fu_558_p2;
wire   [0:0] and_ln156_fu_1281_p2;
wire   [31:0] bitcast_ln156_1_fu_1306_p1;
wire   [31:0] bitcast_ln156_2_fu_1324_p1;
wire   [7:0] tmp_9_fu_1310_p4;
wire   [22:0] trunc_ln156_1_fu_1320_p1;
wire   [0:0] icmp_ln156_3_fu_1347_p2;
wire   [0:0] icmp_ln156_2_fu_1341_p2;
wire   [7:0] tmp_7_fu_1327_p4;
wire   [22:0] trunc_ln156_2_fu_1337_p1;
wire   [0:0] icmp_ln156_5_fu_1365_p2;
wire   [0:0] icmp_ln156_4_fu_1359_p2;
wire   [0:0] or_ln156_1_fu_1353_p2;
wire   [0:0] or_ln156_2_fu_1371_p2;
wire   [0:0] and_ln156_1_fu_1377_p2;
wire   [0:0] and_ln156_2_fu_1383_p2;
wire   [31:0] bitcast_ln156_3_fu_1402_p1;
wire   [31:0] bitcast_ln156_4_fu_1420_p1;
wire   [7:0] tmp_13_fu_1406_p4;
wire   [22:0] trunc_ln156_3_fu_1416_p1;
wire   [0:0] icmp_ln156_7_fu_1443_p2;
wire   [0:0] icmp_ln156_6_fu_1437_p2;
wire   [7:0] tmp_15_fu_1423_p4;
wire   [22:0] trunc_ln156_4_fu_1433_p1;
wire   [0:0] icmp_ln156_9_fu_1461_p2;
wire   [0:0] icmp_ln156_8_fu_1455_p2;
wire   [0:0] or_ln156_3_fu_1449_p2;
wire   [0:0] or_ln156_4_fu_1467_p2;
wire   [0:0] and_ln156_3_fu_1473_p2;
wire   [0:0] and_ln156_4_fu_1479_p2;
wire   [31:0] bitcast_ln156_5_fu_1493_p1;
wire   [31:0] bitcast_ln156_6_fu_1511_p1;
wire   [7:0] tmp_18_fu_1497_p4;
wire   [22:0] trunc_ln156_5_fu_1507_p1;
wire   [0:0] icmp_ln156_11_fu_1534_p2;
wire   [0:0] icmp_ln156_10_fu_1528_p2;
wire   [7:0] tmp_19_fu_1514_p4;
wire   [22:0] trunc_ln156_6_fu_1524_p1;
wire   [0:0] icmp_ln156_13_fu_1552_p2;
wire   [0:0] icmp_ln156_12_fu_1546_p2;
wire   [0:0] or_ln156_5_fu_1540_p2;
wire   [0:0] or_ln156_6_fu_1558_p2;
wire   [0:0] and_ln156_5_fu_1564_p2;
wire   [0:0] and_ln156_6_fu_1570_p2;
wire   [31:0] bitcast_ln156_7_fu_1584_p1;
wire   [31:0] bitcast_ln156_8_fu_1602_p1;
wire   [7:0] tmp_21_fu_1588_p4;
wire   [22:0] trunc_ln156_7_fu_1598_p1;
wire   [0:0] icmp_ln156_15_fu_1625_p2;
wire   [0:0] icmp_ln156_14_fu_1619_p2;
wire   [7:0] tmp_22_fu_1605_p4;
wire   [22:0] trunc_ln156_8_fu_1615_p1;
wire   [0:0] icmp_ln156_17_fu_1643_p2;
wire   [0:0] icmp_ln156_16_fu_1637_p2;
wire   [0:0] or_ln156_7_fu_1631_p2;
wire   [0:0] or_ln156_8_fu_1649_p2;
wire   [0:0] and_ln156_7_fu_1655_p2;
wire   [0:0] and_ln156_8_fu_1661_p2;
wire   [31:0] bitcast_ln156_9_fu_1675_p1;
wire   [31:0] bitcast_ln156_10_fu_1693_p1;
wire   [7:0] tmp_24_fu_1679_p4;
wire   [22:0] trunc_ln156_9_fu_1689_p1;
wire   [0:0] icmp_ln156_19_fu_1716_p2;
wire   [0:0] icmp_ln156_18_fu_1710_p2;
wire   [7:0] tmp_25_fu_1696_p4;
wire   [22:0] trunc_ln156_10_fu_1706_p1;
wire   [0:0] icmp_ln156_21_fu_1734_p2;
wire   [0:0] icmp_ln156_20_fu_1728_p2;
wire   [0:0] or_ln156_9_fu_1722_p2;
wire   [0:0] or_ln156_10_fu_1740_p2;
wire   [0:0] and_ln156_9_fu_1746_p2;
wire   [0:0] and_ln156_10_fu_1752_p2;
wire   [31:0] bitcast_ln156_11_fu_1766_p1;
wire   [31:0] bitcast_ln156_12_fu_1784_p1;
wire   [7:0] tmp_27_fu_1770_p4;
wire   [22:0] trunc_ln156_11_fu_1780_p1;
wire   [0:0] icmp_ln156_23_fu_1807_p2;
wire   [0:0] icmp_ln156_22_fu_1801_p2;
wire   [7:0] tmp_28_fu_1787_p4;
wire   [22:0] trunc_ln156_12_fu_1797_p1;
wire   [0:0] icmp_ln156_25_fu_1825_p2;
wire   [0:0] icmp_ln156_24_fu_1819_p2;
wire   [0:0] or_ln156_11_fu_1813_p2;
wire   [0:0] or_ln156_12_fu_1831_p2;
wire   [0:0] and_ln156_11_fu_1837_p2;
wire   [0:0] grp_fu_569_p2;
wire   [0:0] and_ln156_12_fu_1843_p2;
wire   [31:0] bitcast_ln156_13_fu_1857_p1;
wire   [31:0] bitcast_ln156_14_fu_1875_p1;
wire   [7:0] tmp_30_fu_1861_p4;
wire   [22:0] trunc_ln156_13_fu_1871_p1;
wire   [0:0] icmp_ln156_27_fu_1898_p2;
wire   [0:0] icmp_ln156_26_fu_1892_p2;
wire   [7:0] tmp_31_fu_1878_p4;
wire   [22:0] trunc_ln156_14_fu_1888_p1;
wire   [0:0] icmp_ln156_29_fu_1916_p2;
wire   [0:0] icmp_ln156_28_fu_1910_p2;
wire   [0:0] or_ln156_13_fu_1904_p2;
wire   [0:0] or_ln156_14_fu_1922_p2;
wire   [0:0] and_ln156_13_fu_1928_p2;
wire   [0:0] and_ln156_14_fu_1934_p2;
wire   [31:0] bitcast_ln156_15_fu_1948_p1;
wire   [31:0] bitcast_ln156_16_fu_1966_p1;
wire   [7:0] tmp_33_fu_1952_p4;
wire   [22:0] trunc_ln156_15_fu_1962_p1;
wire   [0:0] icmp_ln156_31_fu_1989_p2;
wire   [0:0] icmp_ln156_30_fu_1983_p2;
wire   [7:0] tmp_34_fu_1969_p4;
wire   [22:0] trunc_ln156_16_fu_1979_p1;
wire   [0:0] icmp_ln156_33_fu_2007_p2;
wire   [0:0] icmp_ln156_32_fu_2001_p2;
wire   [0:0] or_ln156_15_fu_1995_p2;
wire   [0:0] or_ln156_16_fu_2013_p2;
wire   [0:0] and_ln156_15_fu_2019_p2;
wire   [0:0] and_ln156_16_fu_2025_p2;
reg    grp_fu_558_ce;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage3_00001_grp0;
wire    ap_block_pp0_stage4_00001_grp0;
wire    ap_block_pp0_stage5_00001_grp0;
wire    ap_block_pp0_stage0_00001_grp0;
wire    ap_block_pp0_stage1_00001_grp0;
wire    ap_block_pp0_stage2_00001_grp0;
reg    grp_fu_569_ce;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_pp0_stage4_11001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0_1to4;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [7:0] empty_27_fu_754_p00;
reg    ap_condition_2091;
reg    ap_condition_2096;
reg    ap_condition_2101;
reg    ap_condition_2106;
reg    ap_condition_688;
wire   [3:0] line_buffer_2D_18_fu_1084_p1;
wire   [3:0] line_buffer_2D_18_fu_1084_p3;
wire  signed [3:0] line_buffer_2D_18_fu_1084_p5;
wire  signed [3:0] line_buffer_2D_18_fu_1084_p7;
wire  signed [3:0] line_buffer_2D_18_fu_1084_p9;
wire   [3:0] line_buffer_2D_10_fu_1120_p1;
wire   [3:0] line_buffer_2D_10_fu_1120_p3;
wire  signed [3:0] line_buffer_2D_10_fu_1120_p5;
wire  signed [3:0] line_buffer_2D_10_fu_1120_p7;
wire  signed [3:0] line_buffer_2D_10_fu_1120_p9;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp10_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp15_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp6_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp8_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp13_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp7_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 col_fu_186 = 4'd0;
#0 indvar139_fu_190 = 3'd0;
#0 indvar_fu_194 = 3'd0;
#0 indvar_flatten_fu_198 = 6'd0;
#0 line_buffer_2D_fu_202 = 32'd0;
#0 line_buffer_2D_2_fu_206 = 32'd0;
#0 line_buffer_2D_1_fu_210 = 32'd0;
#0 empty_22_fu_214 = 32'd0;
#0 empty_23_fu_218 = 32'd0;
#0 empty_24_fu_222 = 32'd0;
#0 ap_done_reg = 1'b0;
end

pool5_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_558_p0),
    .din1(grp_fu_558_p1),
    .ce(grp_fu_558_ce),
    .opcode(5'd2),
    .dout(grp_fu_558_p2)
);

pool5_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_569_p0),
    .din1(grp_fu_569_p1),
    .ce(grp_fu_569_ce),
    .opcode(5'd2),
    .dout(grp_fu_569_p2)
);

pool5_mul_3ns_6ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mul_3ns_6ns_8_1_1_U31(
    .din0(empty_27_fu_754_p0),
    .din1(empty_27_fu_754_p1),
    .dout(empty_27_fu_754_p2)
);

(* dissolve_hierarchy = "yes" *) pool5_sparsemux_11_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h4 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h6 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'hA ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'hC ),
    .din4_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_11_4_32_1_1_U32(
    .din0(mux_case_3_out_i),
    .din1(mux_case_5_out_i),
    .din2(mux_case_7_out_i),
    .din3(mux_case_9_out_i),
    .din4(mux_case_11_out_i),
    .def(line_buffer_2D_18_fu_1084_p11),
    .sel(select_ln71_1_reg_2169_pp0_iter2_reg),
    .dout(line_buffer_2D_18_fu_1084_p13)
);

(* dissolve_hierarchy = "yes" *) pool5_sparsemux_11_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h4 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h6 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'hA ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'hC ),
    .din4_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_11_4_32_1_1_U33(
    .din0(mux_case_4_out_i),
    .din1(mux_case_6_out_i),
    .din2(mux_case_8_out_i),
    .din3(mux_case_10_out_i),
    .din4(mux_case_12_out_i),
    .def(line_buffer_2D_10_fu_1120_p11),
    .sel(select_ln71_1_reg_2169_pp0_iter2_reg),
    .dout(line_buffer_2D_10_fu_1120_p13)
);

pool5_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp13_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp13_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp13)) begin
                ap_block_pp0_stage1_subdone_grp13_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp15_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp15_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp15)) begin
                ap_block_pp0_stage1_subdone_grp15_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp1)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp2)) begin
                ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp3)) begin
                ap_block_pp0_stage3_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp5)) begin
                ap_block_pp0_stage3_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp6)) begin
                ap_block_pp0_stage3_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp4)) begin
                ap_block_pp0_stage4_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp7_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp7_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp7)) begin
                ap_block_pp0_stage4_subdone_grp7_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp8_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp8_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp8)) begin
                ap_block_pp0_stage4_subdone_grp8_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp10_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp10_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp10)) begin
                ap_block_pp0_stage5_subdone_grp10_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp9_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp9)) begin
                ap_block_pp0_stage5_subdone_grp9_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage3)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage1) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage1) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage1) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_10_reg_468 <= line_buffer_2D_8_fu_1218_p1;
    end else if ((((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_10_reg_468 <= line_buffer_2D_20_fu_1114_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_10_reg_468 <= ap_phi_reg_pp0_iter1_tmp_10_reg_468;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_12_reg_450 <= line_buffer_2D_9_fu_1221_p1;
    end else if ((((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_12_reg_450 <= empty_24_fu_222;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_12_reg_450 <= ap_phi_reg_pp0_iter1_tmp_12_reg_450;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_14_reg_432 <= line_buffer_2D_16_fu_1224_p1;
    end else if ((((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_14_reg_432 <= line_buffer_2D_21_reg_2234;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_14_reg_432 <= ap_phi_reg_pp0_iter1_tmp_14_reg_432;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_16_reg_414 <= line_buffer_2D_17_fu_1227_p1;
    end else if ((((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_16_reg_414 <= line_buffer_2D_22_fu_1117_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_16_reg_414 <= ap_phi_reg_pp0_iter1_tmp_16_reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_2_reg_522 <= line_buffer_2D_fu_202;
    end else if ((((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_2_reg_522 <= line_buffer_2D_18_fu_1084_p13;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_2_reg_522 <= ap_phi_reg_pp0_iter1_tmp_2_reg_522;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_4_reg_540 <= line_buffer_2D_2_fu_206;
    end else if ((((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_4_reg_540 <= line_buffer_2D_10_fu_1120_p13;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_4_reg_540 <= ap_phi_reg_pp0_iter1_tmp_4_reg_540;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_6_reg_504 <= line_buffer_2D_6_fu_1212_p1;
    end else if ((((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_6_reg_504 <= empty_23_fu_218;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_6_reg_504 <= ap_phi_reg_pp0_iter1_tmp_6_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_8_reg_486 <= line_buffer_2D_7_fu_1215_p1;
    end else if ((((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_8_reg_486 <= line_buffer_2D_19_fu_1111_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_8_reg_486 <= ap_phi_reg_pp0_iter1_tmp_8_reg_486;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        ap_phi_reg_pp0_iter2_tmp_reg_396 <= empty_22_fu_214;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_tmp_reg_396 <= ap_phi_reg_pp0_iter1_tmp_reg_396;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11))) begin
        if (((icmp_ln68_fu_693_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            col_fu_186 <= add_ln71_fu_892_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_fu_186 <= 4'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1))) begin
        empty_22_fu_214 <= empty;
    end else if (((icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        empty_22_fu_214 <= ap_phi_reg_pp0_iter2_tmp_4_reg_540;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1))) begin
        empty_23_fu_218 <= empty_14;
    end else if (((icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        empty_23_fu_218 <= ap_phi_reg_pp0_iter2_tmp_10_reg_468;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1))) begin
        empty_24_fu_222 <= empty_13;
    end else if (((icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        empty_24_fu_222 <= ap_phi_reg_pp0_iter2_tmp_16_reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11))) begin
        if (((icmp_ln68_fu_693_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar139_fu_190 <= add_ln71_1_fu_898_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar139_fu_190 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11))) begin
        if (((icmp_ln68_fu_693_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_198 <= add_ln68_fu_699_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_198 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11))) begin
        if (((icmp_ln68_fu_693_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_fu_194 <= select_ln68_fu_742_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_fu_194 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1))) begin
        line_buffer_2D_1_fu_210 <= p_reload;
    end else if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        line_buffer_2D_1_fu_210 <= line_buffer_2D_9_fu_1221_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1))) begin
        line_buffer_2D_2_fu_206 <= mux_case_256_reload;
    end else if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        line_buffer_2D_2_fu_206 <= line_buffer_2D_17_fu_1227_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1))) begin
        line_buffer_2D_fu_202 <= mux_case_114_reload;
    end else if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        line_buffer_2D_fu_202 <= line_buffer_2D_16_fu_1224_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_688)) begin
        if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0))) begin
            tmp_reg_396 <= line_buffer_2D_1_fu_210;
        end else if ((1'b1 == 1'b1)) begin
            tmp_reg_396 <= ap_phi_reg_pp0_iter2_tmp_reg_396;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_tmp_10_reg_468 <= ap_phi_reg_pp0_iter0_tmp_10_reg_468;
        ap_phi_reg_pp0_iter1_tmp_12_reg_450 <= ap_phi_reg_pp0_iter0_tmp_12_reg_450;
        ap_phi_reg_pp0_iter1_tmp_14_reg_432 <= ap_phi_reg_pp0_iter0_tmp_14_reg_432;
        ap_phi_reg_pp0_iter1_tmp_16_reg_414 <= ap_phi_reg_pp0_iter0_tmp_16_reg_414;
        ap_phi_reg_pp0_iter1_tmp_2_reg_522 <= ap_phi_reg_pp0_iter0_tmp_2_reg_522;
        ap_phi_reg_pp0_iter1_tmp_4_reg_540 <= ap_phi_reg_pp0_iter0_tmp_4_reg_540;
        ap_phi_reg_pp0_iter1_tmp_6_reg_504 <= ap_phi_reg_pp0_iter0_tmp_6_reg_504;
        ap_phi_reg_pp0_iter1_tmp_8_reg_486 <= ap_phi_reg_pp0_iter0_tmp_8_reg_486;
        ap_phi_reg_pp0_iter1_tmp_reg_396 <= ap_phi_reg_pp0_iter0_tmp_reg_396;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_predicate_pred807_state15 <= (~(select_ln71_1_reg_2169_pp0_iter2_reg == 4'd8) & ~(select_ln71_1_reg_2169_pp0_iter2_reg == 4'd6) & ~(select_ln71_1_reg_2169_pp0_iter2_reg == 4'd4) & ~(select_ln71_1_reg_2169_pp0_iter2_reg == 4'd10) & (icmp_ln76_reg_2192_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0));
        ap_predicate_pred816_state15 <= ((select_ln71_1_reg_2169_pp0_iter2_reg == 4'd10) & (icmp_ln76_reg_2192_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0));
        ap_predicate_pred822_state15 <= ((select_ln71_1_reg_2169_pp0_iter2_reg == 4'd6) & (icmp_ln76_reg_2192_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0));
        ap_predicate_pred828_state15 <= ((select_ln71_1_reg_2169_pp0_iter2_reg == 4'd4) & (icmp_ln76_reg_2192_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0));
        ap_predicate_pred834_state15 <= ((select_ln71_1_reg_2169_pp0_iter2_reg == 4'd8) & (icmp_ln76_reg_2192_pp0_iter2_reg == 1'd0) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11))) begin
        empty_27_reg_2175 <= empty_27_fu_754_p2;
        gmem_addr_1_reg_2181 <= p_cast8_cast_fu_820_p1;
        gmem_addr_3_reg_2196 <= sext_ln126_fu_882_p1;
        icmp_ln68_reg_2165 <= icmp_ln68_fu_693_p2;
        icmp_ln68_reg_2165_pp0_iter1_reg <= icmp_ln68_reg_2165;
        icmp_ln68_reg_2165_pp0_iter2_reg <= icmp_ln68_reg_2165_pp0_iter1_reg;
        icmp_ln68_reg_2165_pp0_iter3_reg <= icmp_ln68_reg_2165_pp0_iter2_reg;
        icmp_ln76_reg_2192 <= icmp_ln76_fu_866_p2;
        icmp_ln76_reg_2192_pp0_iter1_reg <= icmp_ln76_reg_2192;
        icmp_ln76_reg_2192_pp0_iter2_reg <= icmp_ln76_reg_2192_pp0_iter1_reg;
        select_ln71_1_reg_2169 <= select_ln71_1_fu_728_p3;
        select_ln71_1_reg_2169_pp0_iter1_reg <= select_ln71_1_reg_2169;
        select_ln71_1_reg_2169_pp0_iter2_reg <= select_ln71_1_reg_2169_pp0_iter1_reg;
        zext_ln76_reg_2187[3 : 1] <= zext_ln76_fu_838_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp8) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg))) begin
        gmem_addr_1_read_1_reg_2229 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg))) begin
        gmem_addr_1_read_2_reg_2248 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp6) & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg))) begin
        gmem_addr_1_read_reg_2219 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg))) begin
        gmem_addr_2_read_1_reg_2263 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp14))) begin
        gmem_addr_2_read_2_reg_2343 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11))) begin
        gmem_addr_2_read_reg_2258 <= m_axi_gmem_0_RDATA;
        gmem_addr_4_read_1_reg_2253 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        gmem_addr_2_reg_2208 <= p_cast9_cast_fu_1021_p1;
        tmp_53_reg_2430 <= tmp_53_fu_1758_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp7) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg))) begin
        gmem_addr_3_read_1_reg_2224 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp5) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg))) begin
        gmem_addr_3_read_reg_2214 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        gmem_addr_4_reg_2202 <= sext_ln126_1_fu_970_p1;
        tmp_52_reg_2423 <= tmp_52_fu_1667_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg))) begin
        line_buffer_2D_21_reg_2234 <= line_buffer_2D_21_fu_1031_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        line_buffer_2D_3_reg_2360 <= line_buffer_2D_1_fu_210;
        line_buffer_2D_4_reg_2348 <= line_buffer_2D_fu_202;
        line_buffer_2D_5_reg_2354 <= line_buffer_2D_2_fu_206;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        p_load57_reg_2278 <= empty_23_fu_218;
        p_load58_reg_2268 <= empty_22_fu_214;
        p_load_reg_2288 <= empty_24_fu_222;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        tmp_10_reg_468 <= ap_phi_reg_pp0_iter2_tmp_10_reg_468;
        tmp_12_reg_450 <= ap_phi_reg_pp0_iter2_tmp_12_reg_450;
        tmp_14_reg_432 <= ap_phi_reg_pp0_iter2_tmp_14_reg_432;
        tmp_16_reg_414 <= ap_phi_reg_pp0_iter2_tmp_16_reg_414;
        tmp_2_reg_522 <= ap_phi_reg_pp0_iter2_tmp_2_reg_522;
        tmp_6_reg_504 <= ap_phi_reg_pp0_iter2_tmp_6_reg_504;
        tmp_8_reg_486 <= ap_phi_reg_pp0_iter2_tmp_8_reg_486;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        tmp_14_reg_432_pp0_iter3_reg <= tmp_14_reg_432;
        tmp_16_reg_414_pp0_iter3_reg <= tmp_16_reg_414;
        tmp_48_reg_2395 <= tmp_48_fu_1287_p3;
        tmp_54_reg_2437 <= tmp_54_fu_1849_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        tmp_49_reg_2402 <= tmp_49_fu_1389_p3;
        tmp_55_reg_2444 <= tmp_55_fu_1940_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        tmp_4_reg_540 <= ap_phi_reg_pp0_iter2_tmp_4_reg_540;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        tmp_50_reg_2409 <= tmp_50_fu_1485_p3;
        tmp_56_reg_2451 <= tmp_56_fu_2031_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        tmp_51_reg_2416 <= tmp_51_fu_1576_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (icmp_ln68_reg_2165 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2165_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_condition_exit_pp0_iter2_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2165_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_condition_exit_pp0_iter3_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0))) begin
        ap_phi_mux_tmp_phi_fu_399_p12 = line_buffer_2D_1_fu_210;
    end else begin
        ap_phi_mux_tmp_phi_fu_399_p12 = ap_phi_reg_pp0_iter2_tmp_reg_396;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp11) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_col_load = 4'd2;
    end else begin
        ap_sig_allocacmp_col_load = col_fu_186;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp11) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar139_load = 3'd0;
    end else begin
        ap_sig_allocacmp_indvar139_load = indvar139_fu_190;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp11) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 6'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_198;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp11) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_load = 3'd0;
    end else begin
        ap_sig_allocacmp_indvar_load = indvar_fu_194;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage4_grp4) & (icmp_ln76_reg_2192 == 1'd1) & (icmp_ln68_reg_2165 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_grp3) & (icmp_ln76_reg_2192 == 1'd0) & (icmp_ln68_reg_2165 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage1_grp1) & (icmp_ln76_reg_2192 == 1'd0) & (icmp_ln68_reg_2165 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_grp2) & (icmp_ln76_reg_2192 == 1'd1) & (icmp_ln68_reg_2165 == 1'd0)))) begin
        gmem_blk_n_AR = m_axi_gmem_0_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp14)) | ((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage1_grp13)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp11) & (icmp_ln76_reg_2192_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp11) & (icmp_ln76_reg_2192_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg) & (ap_predicate_op177_read_state12 
    == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op179_read_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage5_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage4_grp7) & (icmp_ln76_reg_2192_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage4_grp8) & (icmp_ln76_reg_2192_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage3_grp5) & (icmp_ln76_reg_2192_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) 
    & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage3_grp6) & (icmp_ln76_reg_2192_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0)))) begin
        gmem_blk_n_R = m_axi_gmem_0_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage1_grp15))) begin
        gmem_blk_n_W = m_axi_gmem_0_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_558_ce = 1'b1;
    end else begin
        grp_fu_558_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        grp_fu_558_p0 = tmp_10_reg_468;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp0))) begin
        grp_fu_558_p0 = tmp_8_reg_486;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        grp_fu_558_p0 = tmp_6_reg_504;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
        grp_fu_558_p0 = ap_phi_reg_pp0_iter2_tmp_4_reg_540;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
        grp_fu_558_p0 = ap_phi_reg_pp0_iter2_tmp_2_reg_522;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
        grp_fu_558_p0 = ap_phi_mux_tmp_phi_fu_399_p12;
    end else begin
        grp_fu_558_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        grp_fu_558_p1 = tmp_52_fu_1667_p3;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp0))) begin
        grp_fu_558_p1 = tmp_51_fu_1576_p3;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        grp_fu_558_p1 = tmp_50_fu_1485_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
        grp_fu_558_p1 = tmp_49_fu_1389_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
        grp_fu_558_p1 = tmp_48_fu_1287_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
        grp_fu_558_p1 = 32'd0;
    end else begin
        grp_fu_558_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_569_ce = 1'b1;
    end else begin
        grp_fu_569_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
            grp_fu_569_p0 = tmp_16_reg_414_pp0_iter3_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
            grp_fu_569_p0 = tmp_14_reg_432;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
            grp_fu_569_p0 = tmp_12_reg_450;
        end else begin
            grp_fu_569_p0 = 'bx;
        end
    end else begin
        grp_fu_569_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
            grp_fu_569_p1 = tmp_55_fu_1940_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
            grp_fu_569_p1 = tmp_54_fu_1849_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
            grp_fu_569_p1 = tmp_53_fu_1758_p3;
        end else begin
            grp_fu_569_p1 = 'bx;
        end
    end else begin
        grp_fu_569_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2165_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        line_buffer_2D_1_out_ap_vld = 1'b1;
    end else begin
        line_buffer_2D_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2165_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        line_buffer_2D_2_out_ap_vld = 1'b1;
    end else begin
        line_buffer_2D_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2165_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        line_buffer_2D_3_out_ap_vld = 1'b1;
    end else begin
        line_buffer_2D_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if ((1'b1 == ap_condition_2106)) begin
            m_axi_gmem_0_ARADDR = gmem_addr_2_reg_2208;
        end else if ((1'b1 == ap_condition_2101)) begin
            m_axi_gmem_0_ARADDR = gmem_addr_4_reg_2202;
        end else if ((1'b1 == ap_condition_2096)) begin
            m_axi_gmem_0_ARADDR = gmem_addr_1_reg_2181;
        end else if ((1'b1 == ap_condition_2091)) begin
            m_axi_gmem_0_ARADDR = gmem_addr_3_reg_2196;
        end else begin
            m_axi_gmem_0_ARADDR = 'bx;
        end
    end else begin
        m_axi_gmem_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op152_readreq_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001_grp4) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg)) | ((ap_predicate_op124_readreq_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg)))) begin
        m_axi_gmem_0_ARLEN = 64'd3;
    end else if ((((ap_predicate_op123_readreq_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg)) | ((ap_predicate_op147_readreq_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001_grp3) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg)))) begin
        m_axi_gmem_0_ARLEN = 64'd2;
    end else begin
        m_axi_gmem_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op152_readreq_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001_grp4) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg)) | ((ap_predicate_op124_readreq_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg)) | ((ap_predicate_op123_readreq_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg)) | ((ap_predicate_op147_readreq_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001_grp3) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg)))) begin
        m_axi_gmem_0_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op217_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp14)) | ((ap_predicate_op183_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg)) | ((ap_predicate_op175_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp8) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg)) | ((ap_predicate_op173_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp7) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg)) | ((ap_predicate_op171_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp6) & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg)) | ((ap_predicate_op169_read_state10 
    == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp5) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg)) | ((ap_predicate_op182_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11)) | ((ap_predicate_op181_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg) & (ap_predicate_op177_read_state12 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op179_read_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg)))) begin
        m_axi_gmem_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp15) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg))) begin
        m_axi_gmem_0_WVALID = 1'b1;
    end else begin
        m_axi_gmem_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1))) begin
        mux_case_10_out_o = mux_case_1084_reload;
    end else if (((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_10_out_o = line_buffer_2D_22_fu_1117_p1;
    end else begin
        mux_case_10_out_o = mux_case_10_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1)))) begin
        mux_case_10_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_10_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1))) begin
        mux_case_11_out_o = mux_case_1149_reload;
    end else if (((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_11_out_o = line_buffer_2D_21_reg_2234;
    end else begin
        mux_case_11_out_o = mux_case_11_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1)))) begin
        mux_case_11_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_11_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1))) begin
        mux_case_12_out_o = mux_case_1291_reload;
    end else if (((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_12_out_o = line_buffer_2D_22_fu_1117_p1;
    end else begin
        mux_case_12_out_o = mux_case_12_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred807_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1)))) begin
        mux_case_12_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_12_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1))) begin
        mux_case_3_out_o = mux_case_321_reload;
    end else if (((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_3_out_o = line_buffer_2D_21_reg_2234;
    end else begin
        mux_case_3_out_o = mux_case_3_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1)))) begin
        mux_case_3_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_3_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1))) begin
        mux_case_4_out_o = mux_case_463_reload;
    end else if (((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_4_out_o = line_buffer_2D_22_fu_1117_p1;
    end else begin
        mux_case_4_out_o = mux_case_4_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred828_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1)))) begin
        mux_case_4_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_4_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1))) begin
        mux_case_5_out_o = mux_case_528_reload;
    end else if (((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_5_out_o = line_buffer_2D_21_reg_2234;
    end else begin
        mux_case_5_out_o = mux_case_5_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1)))) begin
        mux_case_5_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_5_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1))) begin
        mux_case_6_out_o = mux_case_670_reload;
    end else if (((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_6_out_o = line_buffer_2D_22_fu_1117_p1;
    end else begin
        mux_case_6_out_o = mux_case_6_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred822_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1)))) begin
        mux_case_6_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_6_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1))) begin
        mux_case_7_out_o = mux_case_735_reload;
    end else if (((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_7_out_o = line_buffer_2D_21_reg_2234;
    end else begin
        mux_case_7_out_o = mux_case_7_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1)))) begin
        mux_case_7_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_7_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1))) begin
        mux_case_8_out_o = mux_case_877_reload;
    end else if (((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_8_out_o = line_buffer_2D_22_fu_1117_p1;
    end else begin
        mux_case_8_out_o = mux_case_8_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred834_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1)))) begin
        mux_case_8_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_8_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1))) begin
        mux_case_9_out_o = mux_case_942_reload;
    end else if (((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        mux_case_9_out_o = line_buffer_2D_21_reg_2234;
    end else begin
        mux_case_9_out_o = mux_case_9_out_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred816_state15 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1)))) begin
        mux_case_9_out_o_ap_vld = 1'b1;
    end else begin
        mux_case_9_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2165_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2165_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2165_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter3_stage1) & (ap_idle_pp0_0to2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln68_1_fu_736_p2 = (ap_sig_allocacmp_indvar_load + 3'd1);

assign add_ln68_fu_699_p2 = (ap_sig_allocacmp_indvar_flatten_load + 6'd1);

assign add_ln71_1_fu_898_p2 = (select_ln71_fu_720_p3 + 3'd1);

assign add_ln71_fu_892_p2 = (select_ln71_1_fu_728_p3 + 4'd2);

assign add_ln76_1_fu_955_p2 = (zext_ln76_1_fu_951_p1 + inp_img);

assign add_ln76_2_fu_842_p2 = (empty_33_fu_804_p2 + zext_ln76_fu_838_p1);

assign add_ln76_3_fu_860_p2 = (zext_ln76_2_fu_856_p1 + inp_img);

assign add_ln76_fu_938_p2 = (empty_32_fu_933_p2 + zext_ln76_reg_2187);

assign and_ln156_10_fu_1752_p2 = (grp_fu_558_p2 & and_ln156_9_fu_1746_p2);

assign and_ln156_11_fu_1837_p2 = (or_ln156_12_fu_1831_p2 & or_ln156_11_fu_1813_p2);

assign and_ln156_12_fu_1843_p2 = (grp_fu_569_p2 & and_ln156_11_fu_1837_p2);

assign and_ln156_13_fu_1928_p2 = (or_ln156_14_fu_1922_p2 & or_ln156_13_fu_1904_p2);

assign and_ln156_14_fu_1934_p2 = (grp_fu_569_p2 & and_ln156_13_fu_1928_p2);

assign and_ln156_15_fu_2019_p2 = (or_ln156_16_fu_2013_p2 & or_ln156_15_fu_1995_p2);

assign and_ln156_16_fu_2025_p2 = (grp_fu_569_p2 & and_ln156_15_fu_2019_p2);

assign and_ln156_1_fu_1377_p2 = (or_ln156_2_fu_1371_p2 & or_ln156_1_fu_1353_p2);

assign and_ln156_2_fu_1383_p2 = (grp_fu_558_p2 & and_ln156_1_fu_1377_p2);

assign and_ln156_3_fu_1473_p2 = (or_ln156_4_fu_1467_p2 & or_ln156_3_fu_1449_p2);

assign and_ln156_4_fu_1479_p2 = (grp_fu_558_p2 & and_ln156_3_fu_1473_p2);

assign and_ln156_5_fu_1564_p2 = (or_ln156_6_fu_1558_p2 & or_ln156_5_fu_1540_p2);

assign and_ln156_6_fu_1570_p2 = (grp_fu_558_p2 & and_ln156_5_fu_1564_p2);

assign and_ln156_7_fu_1655_p2 = (or_ln156_8_fu_1649_p2 & or_ln156_7_fu_1631_p2);

assign and_ln156_8_fu_1661_p2 = (grp_fu_558_p2 & and_ln156_7_fu_1655_p2);

assign and_ln156_9_fu_1746_p2 = (or_ln156_9_fu_1722_p2 & or_ln156_10_fu_1740_p2);

assign and_ln156_fu_1281_p2 = (or_ln156_fu_1275_p2 & grp_fu_558_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter2_grp11));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp11 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter2_grp11));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter2_grp11));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001_grp15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((m_axi_gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage1_iter2_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state2_io_grp2) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg)) | ((1'b1 == ap_block_state2_io_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg)))));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = ((1'b1 == ap_block_state2_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp13 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage1_iter2_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp15 = ((m_axi_gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp2 = ((1'b1 == ap_block_state2_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((m_axi_gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage1_iter2_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state2_io_grp2) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg)) | ((1'b1 == ap_block_state2_io_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg)))));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp1 = ((1'b1 == ap_block_state2_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp13 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage1_iter2_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp15 = ((m_axi_gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp2 = ((1'b1 == ap_block_state2_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg));
end

assign ap_block_pp0_stage2_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage2_iter2_grp14));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp14 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage2_iter2_grp14));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage2_iter2_grp14));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((1'b1 == ap_block_state4_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state10_pp0_stage3_iter1_grp6) & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg)) | ((1'b1 == ap_block_state10_pp0_stage3_iter1_grp5) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg)))));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp3 = ((1'b1 == ap_block_state4_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp5 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage3_iter1_grp5) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp6 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage3_iter1_grp6) & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((1'b1 == ap_block_state4_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state10_pp0_stage3_iter1_grp6) & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg)) | ((1'b1 == ap_block_state10_pp0_stage3_iter1_grp5) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg)))));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp3 = ((1'b1 == ap_block_state4_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp5 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage3_iter1_grp5) & (1'b0 == ap_block_pp0_stage3_subdone_grp5_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp6 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage3_iter1_grp6) & (1'b0 == ap_block_pp0_stage3_subdone_grp6_done_reg));
end

assign ap_block_pp0_stage4_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((1'b1 == ap_block_state5_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state11_pp0_stage4_iter1_grp8) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg)) | ((1'b1 == ap_block_state11_pp0_stage4_iter1_grp7) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg)))));
end

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp4 = ((1'b1 == ap_block_state5_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp7 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage4_iter1_grp7) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp8 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage4_iter1_grp8) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((1'b1 == ap_block_state5_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state11_pp0_stage4_iter1_grp8) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg)) | ((1'b1 == ap_block_state11_pp0_stage4_iter1_grp7) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg)))));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp4 = ((1'b1 == ap_block_state5_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp7 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage4_iter1_grp7) & (1'b0 == ap_block_pp0_stage4_subdone_grp7_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp8 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage4_iter1_grp8) & (1'b0 == ap_block_pp0_stage4_subdone_grp8_done_reg));
end

assign ap_block_pp0_stage5_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state12_pp0_stage5_iter1_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg)) | ((1'b1 == ap_block_state12_pp0_stage5_iter1_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg))));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp10 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage5_iter1_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp9 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage5_iter1_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state12_pp0_stage5_iter1_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg)) | ((1'b1 == ap_block_state12_pp0_stage5_iter1_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg))));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp10 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage5_iter1_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp9 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage5_iter1_grp9) & (1'b0 == ap_block_pp0_stage5_subdone_grp9_done_reg));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1_grp5 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op169_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage3_iter1_grp6 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op171_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state11_pp0_stage4_iter1_grp7 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op173_read_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state11_pp0_stage4_iter1_grp8 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op175_read_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp0_stage5_iter1_grp10 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op179_read_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp0_stage5_iter1_grp9 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op177_read_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter2_grp11 = (((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op182_read_state13 == 1'b1)) | ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op181_read_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_state14_pp0_stage1_iter2_grp13 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op183_read_state14 == 1'b1));
end

always @ (*) begin
    ap_block_state15_pp0_stage2_iter2_grp14 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op217_read_state15 == 1'b1));
end

always @ (*) begin
    ap_block_state2_io_grp1 = ((ap_predicate_op123_readreq_state2 == 1'b1) & (m_axi_gmem_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state2_io_grp2 = ((ap_predicate_op124_readreq_state2 == 1'b1) & (m_axi_gmem_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state4_io_grp3 = ((ap_predicate_op147_readreq_state4 == 1'b1) & (m_axi_gmem_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state5_io_grp4 = ((ap_predicate_op152_readreq_state5 == 1'b1) & (m_axi_gmem_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_condition_2091 = ((ap_predicate_op123_readreq_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_condition_2096 = ((ap_predicate_op124_readreq_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg));
end

always @ (*) begin
    ap_condition_2101 = ((ap_predicate_op147_readreq_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp3) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg));
end

always @ (*) begin
    ap_condition_2106 = ((ap_predicate_op152_readreq_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp4) & (1'b0 == ap_block_pp0_stage4_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_condition_688 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign ap_phi_reg_pp0_iter0_tmp_10_reg_468 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_12_reg_450 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_14_reg_432 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_16_reg_414 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_2_reg_522 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_4_reg_540 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_6_reg_504 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_8_reg_486 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_reg_396 = 'bx;

always @ (*) begin
    ap_predicate_op123_readreq_state2 = ((icmp_ln76_reg_2192 == 1'd0) & (icmp_ln68_reg_2165 == 1'd0));
end

always @ (*) begin
    ap_predicate_op124_readreq_state2 = ((icmp_ln76_reg_2192 == 1'd1) & (icmp_ln68_reg_2165 == 1'd0));
end

always @ (*) begin
    ap_predicate_op147_readreq_state4 = ((icmp_ln76_reg_2192 == 1'd0) & (icmp_ln68_reg_2165 == 1'd0));
end

always @ (*) begin
    ap_predicate_op152_readreq_state5 = ((icmp_ln76_reg_2192 == 1'd1) & (icmp_ln68_reg_2165 == 1'd0));
end

always @ (*) begin
    ap_predicate_op169_read_state10 = ((icmp_ln76_reg_2192_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op171_read_state10 = ((icmp_ln76_reg_2192_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op173_read_state11 = ((icmp_ln76_reg_2192_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op175_read_state11 = ((icmp_ln76_reg_2192_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op177_read_state12 = ((icmp_ln76_reg_2192_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op179_read_state12 = ((icmp_ln76_reg_2192_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op181_read_state13 = ((icmp_ln76_reg_2192_pp0_iter1_reg == 1'd0) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op182_read_state13 = ((icmp_ln76_reg_2192_pp0_iter1_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op183_read_state14 = ((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op217_read_state15 = ((icmp_ln76_reg_2192_pp0_iter2_reg == 1'd1) & (icmp_ln68_reg_2165_pp0_iter2_reg == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign bitcast_ln156_10_fu_1693_p1 = tmp_52_reg_2423;

assign bitcast_ln156_11_fu_1766_p1 = tmp_12_reg_450;

assign bitcast_ln156_12_fu_1784_p1 = tmp_53_reg_2430;

assign bitcast_ln156_13_fu_1857_p1 = tmp_14_reg_432_pp0_iter3_reg;

assign bitcast_ln156_14_fu_1875_p1 = tmp_54_reg_2437;

assign bitcast_ln156_15_fu_1948_p1 = tmp_16_reg_414_pp0_iter3_reg;

assign bitcast_ln156_16_fu_1966_p1 = tmp_55_reg_2444;

assign bitcast_ln156_1_fu_1306_p1 = tmp_2_reg_522;

assign bitcast_ln156_2_fu_1324_p1 = tmp_48_reg_2395;

assign bitcast_ln156_3_fu_1402_p1 = tmp_4_reg_540;

assign bitcast_ln156_4_fu_1420_p1 = tmp_49_reg_2402;

assign bitcast_ln156_5_fu_1493_p1 = tmp_6_reg_504;

assign bitcast_ln156_6_fu_1511_p1 = tmp_50_reg_2409;

assign bitcast_ln156_7_fu_1584_p1 = tmp_8_reg_486;

assign bitcast_ln156_8_fu_1602_p1 = tmp_51_reg_2416;

assign bitcast_ln156_9_fu_1675_p1 = tmp_10_reg_468;

assign bitcast_ln156_fu_1245_p1 = tmp_reg_396;

assign empty_27_fu_754_p0 = empty_27_fu_754_p00;

assign empty_27_fu_754_p00 = select_ln68_fu_742_p3;

assign empty_27_fu_754_p1 = 8'd26;

assign empty_28_fu_989_p2 = (tmp1_cast_fu_985_p1 + phi_mul);

assign empty_29_fu_1006_p2 = (p_cast11_fu_1002_p1 + inp_img);

assign empty_30_fu_770_p2 = (tmp2_cast_fu_766_p1 + phi_mul);

assign empty_31_fu_788_p2 = (p_cast12_fu_784_p1 + inp_img);

assign empty_32_fu_933_p2 = (tmp3_cast_fu_929_p1 + phi_mul);

assign empty_33_fu_804_p2 = (tmp4_cast_fu_800_p1 + phi_mul);

assign icmp_ln156_10_fu_1528_p2 = ((tmp_18_fu_1497_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_11_fu_1534_p2 = ((trunc_ln156_5_fu_1507_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_12_fu_1546_p2 = ((tmp_19_fu_1514_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_13_fu_1552_p2 = ((trunc_ln156_6_fu_1524_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_14_fu_1619_p2 = ((tmp_21_fu_1588_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_15_fu_1625_p2 = ((trunc_ln156_7_fu_1598_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_16_fu_1637_p2 = ((tmp_22_fu_1605_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_17_fu_1643_p2 = ((trunc_ln156_8_fu_1615_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_18_fu_1710_p2 = ((tmp_24_fu_1679_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_19_fu_1716_p2 = ((trunc_ln156_9_fu_1689_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_1_fu_1269_p2 = ((trunc_ln156_fu_1259_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_20_fu_1728_p2 = ((tmp_25_fu_1696_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_21_fu_1734_p2 = ((trunc_ln156_10_fu_1706_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_22_fu_1801_p2 = ((tmp_27_fu_1770_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_23_fu_1807_p2 = ((trunc_ln156_11_fu_1780_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_24_fu_1819_p2 = ((tmp_28_fu_1787_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_25_fu_1825_p2 = ((trunc_ln156_12_fu_1797_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_26_fu_1892_p2 = ((tmp_30_fu_1861_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_27_fu_1898_p2 = ((trunc_ln156_13_fu_1871_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_28_fu_1910_p2 = ((tmp_31_fu_1878_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_29_fu_1916_p2 = ((trunc_ln156_14_fu_1888_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_2_fu_1341_p2 = ((tmp_9_fu_1310_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_30_fu_1983_p2 = ((tmp_33_fu_1952_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_31_fu_1989_p2 = ((trunc_ln156_15_fu_1962_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_32_fu_2001_p2 = ((tmp_34_fu_1969_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_33_fu_2007_p2 = ((trunc_ln156_16_fu_1979_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_3_fu_1347_p2 = ((trunc_ln156_1_fu_1320_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_4_fu_1359_p2 = ((tmp_7_fu_1327_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_5_fu_1365_p2 = ((trunc_ln156_2_fu_1337_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_6_fu_1437_p2 = ((tmp_13_fu_1406_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_7_fu_1443_p2 = ((trunc_ln156_3_fu_1416_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_8_fu_1455_p2 = ((tmp_15_fu_1423_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln156_9_fu_1461_p2 = ((trunc_ln156_4_fu_1433_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_1263_p2 = ((tmp_s_fu_1249_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_693_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_714_p2 = ((ap_sig_allocacmp_indvar139_load == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_866_p2 = ((select_ln71_1_fu_728_p3 == 4'd2) ? 1'b1 : 1'b0);

assign line_buffer_2D_10_fu_1120_p11 = 'bx;

assign line_buffer_2D_16_fu_1224_p1 = gmem_addr_2_read_1_reg_2263;

assign line_buffer_2D_17_fu_1227_p1 = gmem_addr_2_read_2_reg_2343;

assign line_buffer_2D_18_fu_1084_p11 = 'bx;

assign line_buffer_2D_19_fu_1111_p1 = gmem_addr_3_read_reg_2214;

assign line_buffer_2D_1_out = line_buffer_2D_3_reg_2360;

assign line_buffer_2D_20_fu_1114_p1 = gmem_addr_3_read_1_reg_2224;

assign line_buffer_2D_21_fu_1031_p1 = m_axi_gmem_0_RDATA;

assign line_buffer_2D_22_fu_1117_p1 = gmem_addr_4_read_1_reg_2253;

assign line_buffer_2D_2_out = line_buffer_2D_4_reg_2348;

assign line_buffer_2D_3_out = line_buffer_2D_5_reg_2354;

assign line_buffer_2D_6_fu_1212_p1 = gmem_addr_1_read_reg_2219;

assign line_buffer_2D_7_fu_1215_p1 = gmem_addr_1_read_1_reg_2229;

assign line_buffer_2D_8_fu_1218_p1 = gmem_addr_1_read_2_reg_2248;

assign line_buffer_2D_9_fu_1221_p1 = gmem_addr_2_read_reg_2258;

assign m_axi_gmem_0_ARBURST = 2'd0;

assign m_axi_gmem_0_ARCACHE = 4'd0;

assign m_axi_gmem_0_ARID = 1'd0;

assign m_axi_gmem_0_ARLOCK = 2'd0;

assign m_axi_gmem_0_ARPROT = 3'd0;

assign m_axi_gmem_0_ARQOS = 4'd0;

assign m_axi_gmem_0_ARREGION = 4'd0;

assign m_axi_gmem_0_ARSIZE = 3'd0;

assign m_axi_gmem_0_ARUSER = 1'd0;

assign m_axi_gmem_0_AWADDR = 64'd0;

assign m_axi_gmem_0_AWBURST = 2'd0;

assign m_axi_gmem_0_AWCACHE = 4'd0;

assign m_axi_gmem_0_AWID = 1'd0;

assign m_axi_gmem_0_AWLEN = 32'd0;

assign m_axi_gmem_0_AWLOCK = 2'd0;

assign m_axi_gmem_0_AWPROT = 3'd0;

assign m_axi_gmem_0_AWQOS = 4'd0;

assign m_axi_gmem_0_AWREGION = 4'd0;

assign m_axi_gmem_0_AWSIZE = 3'd0;

assign m_axi_gmem_0_AWUSER = 1'd0;

assign m_axi_gmem_0_AWVALID = 1'b0;

assign m_axi_gmem_0_BREADY = 1'b0;

assign m_axi_gmem_0_WDATA = tmp_56_reg_2451;

assign m_axi_gmem_0_WID = 1'd0;

assign m_axi_gmem_0_WLAST = 1'b0;

assign m_axi_gmem_0_WSTRB = 4'd15;

assign m_axi_gmem_0_WUSER = 1'd0;

assign or_ln156_10_fu_1740_p2 = (icmp_ln156_21_fu_1734_p2 | icmp_ln156_20_fu_1728_p2);

assign or_ln156_11_fu_1813_p2 = (icmp_ln156_23_fu_1807_p2 | icmp_ln156_22_fu_1801_p2);

assign or_ln156_12_fu_1831_p2 = (icmp_ln156_25_fu_1825_p2 | icmp_ln156_24_fu_1819_p2);

assign or_ln156_13_fu_1904_p2 = (icmp_ln156_27_fu_1898_p2 | icmp_ln156_26_fu_1892_p2);

assign or_ln156_14_fu_1922_p2 = (icmp_ln156_29_fu_1916_p2 | icmp_ln156_28_fu_1910_p2);

assign or_ln156_15_fu_1995_p2 = (icmp_ln156_31_fu_1989_p2 | icmp_ln156_30_fu_1983_p2);

assign or_ln156_16_fu_2013_p2 = (icmp_ln156_33_fu_2007_p2 | icmp_ln156_32_fu_2001_p2);

assign or_ln156_1_fu_1353_p2 = (icmp_ln156_3_fu_1347_p2 | icmp_ln156_2_fu_1341_p2);

assign or_ln156_2_fu_1371_p2 = (icmp_ln156_5_fu_1365_p2 | icmp_ln156_4_fu_1359_p2);

assign or_ln156_3_fu_1449_p2 = (icmp_ln156_7_fu_1443_p2 | icmp_ln156_6_fu_1437_p2);

assign or_ln156_4_fu_1467_p2 = (icmp_ln156_9_fu_1461_p2 | icmp_ln156_8_fu_1455_p2);

assign or_ln156_5_fu_1540_p2 = (icmp_ln156_11_fu_1534_p2 | icmp_ln156_10_fu_1528_p2);

assign or_ln156_6_fu_1558_p2 = (icmp_ln156_13_fu_1552_p2 | icmp_ln156_12_fu_1546_p2);

assign or_ln156_7_fu_1631_p2 = (icmp_ln156_15_fu_1625_p2 | icmp_ln156_14_fu_1619_p2);

assign or_ln156_8_fu_1649_p2 = (icmp_ln156_17_fu_1643_p2 | icmp_ln156_16_fu_1637_p2);

assign or_ln156_9_fu_1722_p2 = (icmp_ln156_19_fu_1716_p2 | icmp_ln156_18_fu_1710_p2);

assign or_ln156_fu_1275_p2 = (icmp_ln156_fu_1263_p2 | icmp_ln156_1_fu_1269_p2);

assign p_cast11_fu_1002_p1 = tmp_1_fu_994_p3;

assign p_cast12_fu_784_p1 = tmp_3_fu_776_p3;

assign p_cast8_cast_fu_820_p1 = $signed(p_cast8_fu_810_p4);

assign p_cast8_fu_810_p4 = {{empty_31_fu_788_p2[63:2]}};

assign p_cast9_cast_fu_1021_p1 = $signed(p_cast9_fu_1011_p4);

assign p_cast9_fu_1011_p4 = {{empty_29_fu_1006_p2[63:2]}};

assign p_out = p_load_reg_2288;

assign p_out1 = p_load57_reg_2278;

assign p_out2 = p_load58_reg_2268;

assign select_ln68_fu_742_p3 = ((icmp_ln71_fu_714_p2[0:0] == 1'b1) ? add_ln68_1_fu_736_p2 : ap_sig_allocacmp_indvar_load);

assign select_ln71_1_fu_728_p3 = ((icmp_ln71_fu_714_p2[0:0] == 1'b1) ? 4'd2 : ap_sig_allocacmp_col_load);

assign select_ln71_fu_720_p3 = ((icmp_ln71_fu_714_p2[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_indvar139_load);

assign sext_ln126_1_fu_970_p1 = $signed(trunc_ln126_1_fu_960_p4);

assign sext_ln126_fu_882_p1 = $signed(trunc_ln2_fu_872_p4);

assign shl_ln76_1_fu_943_p3 = {{add_ln76_fu_938_p2}, {2'd0}};

assign shl_ln76_2_fu_848_p3 = {{add_ln76_2_fu_842_p2}, {2'd0}};

assign shl_ln_fu_830_p3 = {{select_ln71_fu_720_p3}, {1'd0}};

assign tmp1_cast_fu_985_p1 = tmp1_fu_980_p2;

assign tmp1_fu_980_p2 = (empty_27_reg_2175 + 8'd26);

assign tmp2_cast_fu_766_p1 = tmp2_fu_760_p2;

assign tmp2_fu_760_p2 = (empty_27_fu_754_p2 + 8'd13);

assign tmp3_cast_fu_929_p1 = tmp3_fu_924_p2;

assign tmp3_fu_924_p2 = (empty_27_reg_2175 + 8'd27);

assign tmp4_cast_fu_800_p1 = tmp4_fu_794_p2;

assign tmp4_fu_794_p2 = (empty_27_fu_754_p2 + 8'd14);

assign tmp_13_fu_1406_p4 = {{bitcast_ln156_3_fu_1402_p1[30:23]}};

assign tmp_15_fu_1423_p4 = {{bitcast_ln156_4_fu_1420_p1[30:23]}};

assign tmp_18_fu_1497_p4 = {{bitcast_ln156_5_fu_1493_p1[30:23]}};

assign tmp_19_fu_1514_p4 = {{bitcast_ln156_6_fu_1511_p1[30:23]}};

assign tmp_1_fu_994_p3 = {{empty_28_fu_989_p2}, {2'd0}};

assign tmp_21_fu_1588_p4 = {{bitcast_ln156_7_fu_1584_p1[30:23]}};

assign tmp_22_fu_1605_p4 = {{bitcast_ln156_8_fu_1602_p1[30:23]}};

assign tmp_24_fu_1679_p4 = {{bitcast_ln156_9_fu_1675_p1[30:23]}};

assign tmp_25_fu_1696_p4 = {{bitcast_ln156_10_fu_1693_p1[30:23]}};

assign tmp_27_fu_1770_p4 = {{bitcast_ln156_11_fu_1766_p1[30:23]}};

assign tmp_28_fu_1787_p4 = {{bitcast_ln156_12_fu_1784_p1[30:23]}};

assign tmp_30_fu_1861_p4 = {{bitcast_ln156_13_fu_1857_p1[30:23]}};

assign tmp_31_fu_1878_p4 = {{bitcast_ln156_14_fu_1875_p1[30:23]}};

assign tmp_33_fu_1952_p4 = {{bitcast_ln156_15_fu_1948_p1[30:23]}};

assign tmp_34_fu_1969_p4 = {{bitcast_ln156_16_fu_1966_p1[30:23]}};

assign tmp_3_fu_776_p3 = {{empty_30_fu_770_p2}, {2'd0}};

assign tmp_48_fu_1287_p3 = ((and_ln156_fu_1281_p2[0:0] == 1'b1) ? tmp_reg_396 : 32'd0);

assign tmp_49_fu_1389_p3 = ((and_ln156_2_fu_1383_p2[0:0] == 1'b1) ? tmp_2_reg_522 : tmp_48_reg_2395);

assign tmp_50_fu_1485_p3 = ((and_ln156_4_fu_1479_p2[0:0] == 1'b1) ? tmp_4_reg_540 : tmp_49_reg_2402);

assign tmp_51_fu_1576_p3 = ((and_ln156_6_fu_1570_p2[0:0] == 1'b1) ? tmp_6_reg_504 : tmp_50_reg_2409);

assign tmp_52_fu_1667_p3 = ((and_ln156_8_fu_1661_p2[0:0] == 1'b1) ? tmp_8_reg_486 : tmp_51_reg_2416);

assign tmp_53_fu_1758_p3 = ((and_ln156_10_fu_1752_p2[0:0] == 1'b1) ? tmp_10_reg_468 : tmp_52_reg_2423);

assign tmp_54_fu_1849_p3 = ((and_ln156_12_fu_1843_p2[0:0] == 1'b1) ? tmp_12_reg_450 : tmp_53_reg_2430);

assign tmp_55_fu_1940_p3 = ((and_ln156_14_fu_1934_p2[0:0] == 1'b1) ? tmp_14_reg_432_pp0_iter3_reg : tmp_54_reg_2437);

assign tmp_56_fu_2031_p3 = ((and_ln156_16_fu_2025_p2[0:0] == 1'b1) ? tmp_16_reg_414_pp0_iter3_reg : tmp_55_reg_2444);

assign tmp_7_fu_1327_p4 = {{bitcast_ln156_2_fu_1324_p1[30:23]}};

assign tmp_9_fu_1310_p4 = {{bitcast_ln156_1_fu_1306_p1[30:23]}};

assign tmp_s_fu_1249_p4 = {{bitcast_ln156_fu_1245_p1[30:23]}};

assign trunc_ln126_1_fu_960_p4 = {{add_ln76_1_fu_955_p2[63:2]}};

assign trunc_ln156_10_fu_1706_p1 = bitcast_ln156_10_fu_1693_p1[22:0];

assign trunc_ln156_11_fu_1780_p1 = bitcast_ln156_11_fu_1766_p1[22:0];

assign trunc_ln156_12_fu_1797_p1 = bitcast_ln156_12_fu_1784_p1[22:0];

assign trunc_ln156_13_fu_1871_p1 = bitcast_ln156_13_fu_1857_p1[22:0];

assign trunc_ln156_14_fu_1888_p1 = bitcast_ln156_14_fu_1875_p1[22:0];

assign trunc_ln156_15_fu_1962_p1 = bitcast_ln156_15_fu_1948_p1[22:0];

assign trunc_ln156_16_fu_1979_p1 = bitcast_ln156_16_fu_1966_p1[22:0];

assign trunc_ln156_1_fu_1320_p1 = bitcast_ln156_1_fu_1306_p1[22:0];

assign trunc_ln156_2_fu_1337_p1 = bitcast_ln156_2_fu_1324_p1[22:0];

assign trunc_ln156_3_fu_1416_p1 = bitcast_ln156_3_fu_1402_p1[22:0];

assign trunc_ln156_4_fu_1433_p1 = bitcast_ln156_4_fu_1420_p1[22:0];

assign trunc_ln156_5_fu_1507_p1 = bitcast_ln156_5_fu_1493_p1[22:0];

assign trunc_ln156_6_fu_1524_p1 = bitcast_ln156_6_fu_1511_p1[22:0];

assign trunc_ln156_7_fu_1598_p1 = bitcast_ln156_7_fu_1584_p1[22:0];

assign trunc_ln156_8_fu_1615_p1 = bitcast_ln156_8_fu_1602_p1[22:0];

assign trunc_ln156_9_fu_1689_p1 = bitcast_ln156_9_fu_1675_p1[22:0];

assign trunc_ln156_fu_1259_p1 = bitcast_ln156_fu_1245_p1[22:0];

assign trunc_ln2_fu_872_p4 = {{add_ln76_3_fu_860_p2[63:2]}};

assign zext_ln76_1_fu_951_p1 = shl_ln76_1_fu_943_p3;

assign zext_ln76_2_fu_856_p1 = shl_ln76_2_fu_848_p3;

assign zext_ln76_fu_838_p1 = shl_ln_fu_830_p3;

always @ (posedge ap_clk) begin
    zext_ln76_reg_2187[0] <= 1'b0;
    zext_ln76_reg_2187[15:4] <= 12'b000000000000;
end

endmodule //pool5_pool5_Pipeline_L5_L6
