set clock_constraint { \
    name clk \
    module duc \
    port ap_clk \
    period 2.71 \
    uncertainty 0.33875 \
}

set all_path {}

set false_path {}

