
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121425                       # Number of seconds simulated
sim_ticks                                121425387909                       # Number of ticks simulated
final_tick                               1175991915000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  14174                       # Simulator instruction rate (inst/s)
host_op_rate                                    17897                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1564669                       # Simulator tick rate (ticks/s)
host_mem_usage                               16878840                       # Number of bytes of host memory used
host_seconds                                 77604.50                       # Real time elapsed on the host
sim_insts                                  1100000000                       # Number of instructions simulated
sim_ops                                    1388882552                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       840320                       # Number of bytes read from this memory
system.physmem.bytes_read::total               841984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       589696                       # Number of bytes written to this memory
system.physmem.bytes_written::total            589696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         6565                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6578                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4607                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4607                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        13704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      6920464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6934168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        13704                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              13704                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4856447                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4856447                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4856447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        13704                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      6920464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               11790615                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                145768774                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         22764217                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     18765056                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2028274                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9210740                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          8713750                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2385709                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        89204                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    110864685                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              125097067                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            22764217                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11099459                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              26121634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6015732                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        3045081                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          12859530                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1678678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    143985087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.066695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.487140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        117863453     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1347451      0.94%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1915619      1.33%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2521040      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2827937      1.96%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2108024      1.46%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1214020      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1790013      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12397530      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    143985087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.156167                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.858188                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        109639486                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4679557                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          25652807                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         59780                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3953451                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3636864                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           239                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      150929557                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1325                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3953451                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        110395154                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1081396                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2233596                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          24960025                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1361460                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      149936778                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           649                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         273237                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        563689                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          469                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    209087802                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     700473725                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    700473725                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170749012                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         38338765                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        39563                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        22894                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4115608                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     14232690                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7405704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       121940                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1612509                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          145754003                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        39525                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         136357922                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        27530                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     21037745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     49716312                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6189                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    143985087                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.947028                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.506617                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     86309070     59.94%     59.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     23220260     16.13%     76.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12853186      8.93%     85.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8303153      5.77%     90.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7634437      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3040698      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1843481      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       526709      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       254093      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    143985087                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65105     22.60%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          96395     33.47%     56.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        126527     43.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     114485608     83.96%     83.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2083688      1.53%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12424835      9.11%     94.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7347122      5.39%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      136357922                       # Type of FU issued
system.switch_cpus.iq.rate                   0.935440                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              288027                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002112                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    417016485                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    166831612                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    133770494                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      136645949                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       332170                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2964762                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       183260                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           50                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3953451                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          810855                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        111584                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    145793528                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1332879                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      14232690                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7405704                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22857                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          85098                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          339                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1189253                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1148927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2338180                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     134524133                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12254743                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1833786                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19600145                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         18842683                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7345402                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.922860                       # Inst execution rate
system.switch_cpus.iew.wb_sent              133770719                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             133770494                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          78341332                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         212860136                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.917690                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.368041                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     22897906                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2061488                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    140031636                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.877690                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.684418                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     90214269     64.42%     64.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     23952657     17.11%     81.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      9406282      6.72%     88.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4840291      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4224010      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2029260      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1757634      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       827679      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2779554      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    140031636                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122904423                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18490372                       # Number of memory references committed
system.switch_cpus.commit.loads              11267928                       # Number of loads committed
system.switch_cpus.commit.membars               16668                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17627285                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110781810                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2779554                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            283054411                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           295558173                       # The number of ROB writes
system.switch_cpus.timesIdled                   46811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1783687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.457688                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.457688                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.686018                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.686018                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        606152342                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       185587123                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       141397800                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33336                       # number of misc regfile writes
system.l2.replacements                           6578                       # number of replacements
system.l2.tagsinuse                      16383.982614                       # Cycle average of tags in use
system.l2.total_refs                           647552                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22962                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.201028                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2178.997051                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      12.996256                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    3282.532774                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           10909.456533                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.132995                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000793                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.200350                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.665860                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        45847                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   45847                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            26554                       # number of Writeback hits
system.l2.Writeback_hits::total                 26554                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         45847                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45847                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        45847                       # number of overall hits
system.l2.overall_hits::total                   45847                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6562                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6575                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         6565                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6578                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         6565                       # number of overall misses
system.l2.overall_misses::total                  6578                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2404710                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1029353517                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1031758227                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       580048                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        580048                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2404710                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1029933565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1032338275                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2404710                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1029933565                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1032338275                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        52409                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               52422                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        26554                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             26554                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        52412                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52425                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        52412                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52425                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.125208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.125424                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.125258                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125474                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.125258                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125474                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 184977.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 156865.820939                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 156921.403346                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 193349.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 193349.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 184977.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 156882.492765                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 156938.016874                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 184977.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 156882.492765                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 156938.016874                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4607                       # number of writebacks
system.l2.writebacks::total                      4607                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6562                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6575                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         6565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6578                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         6565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6578                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1647502                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    646986466                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    648633968                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data       404713                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       404713                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1647502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    647391179                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    649038681                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1647502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    647391179                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    649038681                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.125208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.125424                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.125258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125474                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.125258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125474                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 126730.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 98595.925937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 98651.554068                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 134904.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 134904.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 126730.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 98612.517746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98668.087717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 126730.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 98612.517746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98668.087717                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                495.996250                       # Cycle average of tags in use
system.cpu.icache.total_refs               1012867131                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    496                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2042070.828629                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    12.996250                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.020827                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.794866                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     12859514                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12859514                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     12859514                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12859514                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     12859514                       # number of overall hits
system.cpu.icache.overall_hits::total        12859514                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3097755                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3097755                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3097755                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3097755                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3097755                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3097755                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     12859530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12859530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     12859530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12859530                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     12859530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12859530                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 193609.687500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 193609.687500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 193609.687500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 193609.687500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 193609.687500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 193609.687500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2512810                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2512810                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2512810                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2512810                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2512810                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2512810                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 193293.076923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 193293.076923                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 193293.076923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 193293.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 193293.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 193293.076923                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  52412                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                172317424                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  52668                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3271.766993                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   233.280649                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      22.719351                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.911253                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.088747                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      9124783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9124783                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7185202                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7185202                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17601                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17601                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16668                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     16309985                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16309985                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     16309985                       # number of overall hits
system.cpu.dcache.overall_hits::total        16309985                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       151336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151336                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         2900                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2900                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       154236                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         154236                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       154236                       # number of overall misses
system.cpu.dcache.overall_misses::total        154236                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  14665659210                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14665659210                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    449787719                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    449787719                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  15115446929                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15115446929                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  15115446929                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15115446929                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      9276119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9276119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     16464221                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16464221                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     16464221                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16464221                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.016315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016315                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000403                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000403                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009368                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009368                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009368                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009368                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 96907.934728                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96907.934728                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 155099.213448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 155099.213448                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 98002.067799                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 98002.067799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 98002.067799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 98002.067799                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       682219                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 97459.857143                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        26554                       # number of writebacks
system.cpu.dcache.writebacks::total             26554                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        98927                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        98927                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         2897                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2897                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       101824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       101824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       101824                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       101824                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        52409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52409                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        52412                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52412                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        52412                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52412                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   4084287728                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4084287728                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       604948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       604948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   4084892676                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4084892676                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   4084892676                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4084892676                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005650                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005650                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003183                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003183                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 77931.037188                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77931.037188                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 201649.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 201649.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 77938.118675                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77938.118675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 77938.118675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77938.118675                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
