// Seed: 764457877
module module_0;
  assign module_2.type_20 = 0;
  assign module_1.type_0  = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4
);
  always begin : LABEL_0
    id_4 = id_2;
  end
  wire id_6;
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri1 id_7,
    output tri1 id_8,
    input supply0 id_9,
    output wand id_10,
    input uwire id_11,
    output supply0 id_12,
    output wire id_13,
    input tri0 id_14,
    output tri id_15,
    output logic id_16,
    input tri1 id_17
);
  assign id_13 = id_14;
  initial id_16 <= id_6 == 1'b0;
  module_0 modCall_1 ();
endmodule
