# Content Addressable Memory (CAM) â€“ Verilog RTL Design

## ğŸ“Œ Overview

This project implements a Content Addressable Memory (CAM) in Verilog.
Unlike conventional RAM, which retrieves data using an address, CAM retrieves the address by searching the data content.

### In other words:

RAM: Input = Address â†’ Output = Data

CAM: Input = Data â†’ Output = Address (if match found)

This makes CAM highly suitable for applications requiring fast parallel searching.

## âš™ï¸ Features of the Design

4x4 CAM array (4 words of 4-bit data each)

Write operation to store data at a given address

Search operation for a given word

### Outputs:

match â†’ indicates if search word is present

match_addr â†’ returns the address of the matched word

## ğŸ§© Applications

High-speed IP routing tables in networking

Cache memory lookups

Pattern recognition and matching

Associative memory in AI accelerators

## Vivado Implementation  

<img width="1920" height="1200" alt="Image" src="https://github.com/user-attachments/assets/76b315e0-a91a-419f-b480-13efaf1bc3ef" />

<img width="1920" height="1200" alt="Image" src="https://github.com/user-attachments/assets/be566917-04ce-4c62-b7d5-96bd87e852e5" />

<img width="1920" height="1200" alt="Image" src="https://github.com/user-attachments/assets/7e1bf858-9f57-4c4d-8b0a-9dfb155268bb" />

<img width="1920" height="1200" alt="Image" src="https://github.com/user-attachments/assets/1f072d87-8fb6-488b-9c2a-a8a011d5de1d" />

## Contact me  : 
www.linkedin.com/in/
jagadeesh-bathula-246aba300
Vanity URL name
