
*** Running vivado
    with args -log Nanoprocessor_Interface.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nanoprocessor_Interface.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nanoprocessor_Interface.tcl -notrace
Command: synth_design -top Nanoprocessor_Interface -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 358.910 ; gain = 99.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor_Interface' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:44]
INFO: [Synth 8-3491] module 'Nanoprocessor' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:34' bound to instance 'NanoprocessorComponent' of component 'Nanoprocessor' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:45]
INFO: [Synth 8-3491] module 'Slooow_Ckk' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'SlowClk' of component 'Slooow_Ckk' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:169]
INFO: [Synth 8-638] synthesizing module 'Slooow_Ckk' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slooow_Ckk' (1#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Three_Bit_Adder' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:34' bound to instance 'Adder_3_Bit' of component 'Three_Bit_Adder' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:174]
INFO: [Synth 8-638] synthesizing module 'Three_Bit_Adder' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA0' of component 'HA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:57]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (2#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA1' of component 'HA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'FA' (3#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:61]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Three_Bit_Adder' (4#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:34' bound to instance 'Address_Selector' of component 'Mux_2_way_3_bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:182]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (5#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:42]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_Counter.vhd:5' bound to instance 'ProgramCounter' of component 'Program_Counter' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:189]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_Counter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (6#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_Counter.vhd:14]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd:35' bound to instance 'ProgramROM' of component 'Program_ROM' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (7#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'InstructionDecoder' of component 'Instruction_Decoder' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (8#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:34' bound to instance 'Mux_Register_InputSelect' of component 'Mux_2_way_4_bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (9#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:42]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:19' bound to instance 'RegisterBank' of component 'Register_Bank' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:223]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:37]
INFO: [Synth 8-3491] module 'Decoder_3_8' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_ZERO' of component 'Decoder_3_8' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_8' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_8' (10#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd:41]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_0' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (11#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:42]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_1' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:84]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_2' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:93]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_3' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:102]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_4' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:111]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_5' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:120]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_6' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:129]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_7' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (12#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:37]
INFO: [Synth 8-3491] module 'Mux_8_Way_4_Bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_Reg_A_AddSub' of component 'Mux_8_Way_4_Bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:238]
INFO: [Synth 8-638] synthesizing module 'Mux_8_Way_4_Bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_Way_4_Bit' (13#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:42]
INFO: [Synth 8-3491] module 'Mux_8_Way_4_Bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_Reg_B_AddSub' of component 'Mux_8_Way_4_Bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:251]
INFO: [Synth 8-3491] module 'Add_Sub' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:34' bound to instance 'Adder_Subtractor' of component 'Add_Sub' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:264]
INFO: [Synth 8-638] synthesizing module 'Add_Sub' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA0' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA1' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:73]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA2' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:82]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA3' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub' (14#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor' (15#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:45]
INFO: [Synth 8-3491] module 'Seven_segment_output_v1' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Seven_segment_output_v1.vhd:34' bound to instance 'SevenSegDisplay' of component 'Seven_segment_output_v1' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Seven_segment_output_v1' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Seven_segment_output_v1.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Seven_segment_output_v1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Seven_segment_output_v1' (16#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Seven_segment_output_v1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor_Interface' (17#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 414.254 ; gain = 154.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 414.254 ; gain = 154.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 414.254 ; gain = 154.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/constrs_1/imports/MP_Final/Nanoprocessor.xdc]
Finished Parsing XDC File [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/constrs_1/imports/MP_Final/Nanoprocessor.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/constrs_1/imports/MP_Final/Nanoprocessor.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nanoprocessor_Interface_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nanoprocessor_Interface_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 745.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 745.191 ; gain = 485.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 745.191 ; gain = 485.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 745.191 ; gain = 485.672
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Assembly_program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Load_Selector" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump_Flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 745.191 ; gain = 485.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slooow_Ckk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_way_3_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_Counter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     12 Bit        Muxes := 1     
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
Module Mux_2_way_4_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_3_8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module Register_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Add_Sub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "NanoprocessorComponent/RegisterBank/Decoder_3_to_8_ZERO/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "NanoprocessorComponent/SlowClk/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NanoprocessorComponent/SlowClk/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Nanoprocessor_Interface has port AN_Select[3] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor_Interface has port AN_Select[2] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor_Interface has port AN_Select[1] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor_Interface has port AN_Select[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'NanoprocessorComponent/RegisterBank/Reg_6/Q_reg[3]' (FDRE) to 'NanoprocessorComponent/RegisterBank/Reg_3/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'NanoprocessorComponent/RegisterBank/Reg_4/Q_reg[3]' (FDRE) to 'NanoprocessorComponent/RegisterBank/Reg_1/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'NanoprocessorComponent/RegisterBank/Reg_0/Q_reg[3]' (FDRE) to 'NanoprocessorComponent/RegisterBank/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'NanoprocessorComponent/RegisterBank/Reg_6/Q_reg[2]' (FDRE) to 'NanoprocessorComponent/RegisterBank/Reg_3/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'NanoprocessorComponent/RegisterBank/Reg_4/Q_reg[2]' (FDRE) to 'NanoprocessorComponent/RegisterBank/Reg_1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'NanoprocessorComponent/RegisterBank/Reg_0/Q_reg[2]' (FDRE) to 'NanoprocessorComponent/RegisterBank/Reg_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'NanoprocessorComponent/RegisterBank/Reg_6/Q_reg[1]' (FDRE) to 'NanoprocessorComponent/RegisterBank/Reg_3/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'NanoprocessorComponent/RegisterBank/Reg_4/Q_reg[1]' (FDRE) to 'NanoprocessorComponent/RegisterBank/Reg_1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'NanoprocessorComponent/RegisterBank/Reg_0/Q_reg[1]' (FDRE) to 'NanoprocessorComponent/RegisterBank/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'NanoprocessorComponent/RegisterBank/Reg_6/Q_reg[0]' (FDRE) to 'NanoprocessorComponent/RegisterBank/Reg_3/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'NanoprocessorComponent/RegisterBank/Reg_4/Q_reg[0]' (FDRE) to 'NanoprocessorComponent/RegisterBank/Reg_1/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NanoprocessorComponent/RegisterBank/Reg_0/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_0/Q_reg[0]) is unused and will be removed from module Nanoprocessor_Interface.
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_3/Q_reg[3]) is unused and will be removed from module Nanoprocessor_Interface.
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_1/Q_reg[3]) is unused and will be removed from module Nanoprocessor_Interface.
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_3/Q_reg[2]) is unused and will be removed from module Nanoprocessor_Interface.
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_1/Q_reg[2]) is unused and will be removed from module Nanoprocessor_Interface.
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_3/Q_reg[1]) is unused and will be removed from module Nanoprocessor_Interface.
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_1/Q_reg[1]) is unused and will be removed from module Nanoprocessor_Interface.
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_3/Q_reg[0]) is unused and will be removed from module Nanoprocessor_Interface.
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_1/Q_reg[0]) is unused and will be removed from module Nanoprocessor_Interface.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 745.191 ; gain = 485.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 745.191 ; gain = 485.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 760.105 ; gain = 500.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_5/Q_reg[3]) is unused and will be removed from module Nanoprocessor_Interface.
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_5/Q_reg[2]) is unused and will be removed from module Nanoprocessor_Interface.
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_5/Q_reg[1]) is unused and will be removed from module Nanoprocessor_Interface.
WARNING: [Synth 8-3332] Sequential element (NanoprocessorComponent/RegisterBank/Reg_5/Q_reg[0]) is unused and will be removed from module Nanoprocessor_Interface.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 761.402 ; gain = 501.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 761.402 ; gain = 501.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 761.402 ; gain = 501.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 761.402 ; gain = 501.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 761.402 ; gain = 501.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 761.402 ; gain = 501.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 761.402 ; gain = 501.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     5|
|5     |LUT4   |    12|
|6     |LUT5   |    15|
|7     |LUT6   |     6|
|8     |FDCE   |     3|
|9     |FDRE   |    42|
|10    |IBUF   |     2|
|11    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+----------------+------+
|      |Instance                 |Module          |Cells |
+------+-------------------------+----------------+------+
|1     |top                      |                |   112|
|2     |  NanoprocessorComponent |Nanoprocessor   |    92|
|3     |    ProgramCounter       |Program_Counter |    23|
|4     |    RegisterBank         |Register_Bank   |    15|
|5     |      Reg_2              |Register_4bit   |     4|
|6     |      Reg_7              |Register_4bit_0 |    11|
|7     |    SlowClk              |Slooow_Ckk      |    54|
+------+-------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 761.402 ; gain = 501.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 761.402 ; gain = 170.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 761.402 ; gain = 501.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 761.402 ; gain = 515.039
INFO: [Common 17-1381] The checkpoint 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.runs/synth_1/Nanoprocessor_Interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nanoprocessor_Interface_utilization_synth.rpt -pb Nanoprocessor_Interface_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 761.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 19 20:50:00 2025...
