sim: ** simulation statistics **
sim_num_insn                1000003 # total number of instructions committed
sim_num_refs                 395514 # total number of loads and stores committed
sim_num_loads                290652 # total number of loads committed
sim_num_stores          104862.0000 # total number of stores committed
sim_num_branches             139128 # total number of branches committed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate          1000003.0000 # simulation speed (in insts/sec)
sim_total_insn              1138393 # total number of instructions executed
sim_total_refs               453891 # total number of loads and stores executed
sim_total_loads              339257 # total number of loads executed
sim_total_stores        114634.0000 # total number of stores executed
sim_total_branches           155645 # total number of branches executed
sim_cycle                    817601 # total simulation time in cycles
sim_IPC                      1.2231 # instructions per cycle
sim_CPI                      0.8176 # cycles per instruction
sim_exec_BW                  1.3924 # total instructions (mis-spec + committed) per cycle
sim_IPB                      7.1876 # instruction per branch
IFQ_count                   1684534 # cumulative IFQ occupancy
IFQ_fcount                   374119 # cumulative IFQ full count
ifq_occupancy                2.0603 # avg IFQ occupancy (insn's)
ifq_rate                     1.3924 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.4797 # avg IFQ occupant latency (cycle's)
ifq_full                     0.4576 # fraction of time (cycle's) IFQ was full
RUU_count                   6515739 # cumulative RUU occupancy
RUU_fcount                   185131 # cumulative RUU full count
ruu_occupancy                7.9693 # avg RUU occupancy (insn's)
ruu_rate                     1.3924 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  5.7236 # avg RUU occupant latency (cycle's)
ruu_full                     0.2264 # fraction of time (cycle's) RUU was full
LSQ_count                   2622863 # cumulative LSQ occupancy
LSQ_fcount                    78095 # cumulative LSQ full count
lsq_occupancy                3.2080 # avg LSQ occupancy (insn's)
lsq_rate                     1.3924 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  2.3040 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0955 # fraction of time (cycle's) LSQ was full
sim_slip                    9651338 # total number of slip cycles
avg_sim_slip                 9.6513 # the average slip between issue and retirement
bpred_bimod.lookups          162543 # total number of bpred lookups
bpred_bimod.updates          139127 # total number of updates
bpred_bimod.addr_hits        121048 # total number of address-predicted hits
bpred_bimod.dir_hits         124547 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses            14580 # total number of misses
bpred_bimod.jr_hits            7625 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen           10057 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP          761 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP         3138 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.8701 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.8952 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.7582 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.2425 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes         8672 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops         7606 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP         6919 # total number of RAS predictions used
bpred_bimod.ras_hits.PP         6864 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9921 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses                1230609 # total number of accesses
il1.hits                    1182055 # total number of hits
il1.misses                    48554 # total number of misses
il1.replacements              48047 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0395 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0390 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                 414958 # total number of accesses
dl1.hits                     404748 # total number of hits
dl1.misses                    10210 # total number of misses
dl1.replacements               9698 # total number of replacements
dl1.writebacks                 3264 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0246 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0234 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0079 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                  62028 # total number of accesses
ul2.hits                      58718 # total number of hits
ul2.misses                     3310 # total number of misses
ul2.replacements                344 # total number of replacements
ul2.writebacks                   76 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0534 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0055 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0012 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses               1230609 # total number of accesses
itlb.hits                   1230406 # total number of hits
itlb.misses                     203 # total number of misses
itlb.replacements               142 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0001 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                417603 # total number of accesses
dtlb.hits                    417519 # total number of hits
dtlb.misses                      84 # total number of misses
dtlb.replacements                 1 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002e530 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  310 # total number of pages allocated
mem.page_mem                  2480k # total size of memory pages allocated
mem.ptab_misses                7470 # total first level page table misses
mem.ptab_accesses          19643878 # total page table accesses
mem.ptab_miss_rate           0.0004 # first level page table miss rate


