;buildInfoPackage: chisel3, version: 3.0.2, scalaVersion: 2.11.11, sbtVersion: 0.13.16, builtAtString: 2018-02-05 23:25:31.873, builtAtMillis: 1517873131873
circuit RF : 
  module RF : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip control : {internal : {wEnable : UInt<1>[1], rEnable : UInt<1>[1], wAddr : UInt<5>[1], rAddr : UInt<5>[1], bpSel : UInt<1>[1][1]}, external : {wEnable : UInt<1>[1], rEnable : UInt<1>[1], wAddr : UInt<5>[1], rAddr : UInt<5>[1], bpSel : UInt<1>[1][1]}}, flip wInternal : SInt<8>[1], flip wExternal : SInt<8>[1], rInternal : SInt<8>[1], rExternal : SInt<8>[1]}
    
    wire _T_133 : SInt<8>[32] @[PE.scala 76:57]
    _T_133[0] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[1] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[2] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[3] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[4] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[5] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[6] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[7] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[8] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[9] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[10] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[11] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[12] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[13] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[14] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[15] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[16] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[17] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[18] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[19] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[20] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[21] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[22] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[23] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[24] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[25] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[26] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[27] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[28] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[29] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[30] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    _T_133[31] <= asSInt(UInt<8>("h00")) @[PE.scala 76:57]
    reg dataRegister : SInt<8>[32], clock with : (reset => (reset, _T_133)) @[PE.scala 76:21]
    wire _T_339 : SInt<8>[1] @[PE.scala 81:46]
    _T_339[0] <= asSInt(UInt<8>("h00")) @[PE.scala 81:46]
    reg bpRegisterInt : SInt<8>[1], clock with : (reset => (reset, _T_339)) @[PE.scala 81:21]
    wire _T_359 : SInt<8>[1] @[PE.scala 83:46]
    _T_359[0] <= asSInt(UInt<8>("h00")) @[PE.scala 83:46]
    reg bpRegisterExt : SInt<8>[1], clock with : (reset => (reset, _T_359)) @[PE.scala 83:21]
    when io.control.internal.wEnable[0] : @[PE.scala 86:51]
      dataRegister[io.control.internal.wAddr[0]] <= io.wInternal[0] @[PE.scala 87:85]
      bpRegisterInt[0] <= io.wInternal[0] @[PE.scala 88:65]
      skip @[PE.scala 86:51]
    when io.control.external.wEnable[0] : @[PE.scala 93:51]
      dataRegister[io.control.external.wAddr[0]] <= io.wExternal[0] @[PE.scala 94:85]
      bpRegisterExt[0] <= io.wExternal[0] @[PE.scala 95:65]
      skip @[PE.scala 93:51]
    when io.control.internal.rEnable[0] : @[PE.scala 100:51]
      node _T_383 = eq(io.control.internal.bpSel[0][0], UInt<1>("h01")) @[PE.scala 104:68]
      node _T_385 = or(UInt<1>("h00"), _T_383) @[PE.scala 104:68]
      when _T_385 : @[PE.scala 104:78]
        io.rInternal[0] <= bpRegisterExt[0] @[PE.scala 106:37]
        skip @[PE.scala 104:78]
      else : @[PE.scala 107:30]
        io.rInternal[0] <= dataRegister[io.control.internal.rAddr[0]] @[PE.scala 108:37]
        skip @[PE.scala 107:30]
      skip @[PE.scala 100:51]
    else : @[PE.scala 113:22]
      io.rInternal[0] <= asSInt(UInt<1>("h00")) @[PE.scala 114:29]
      skip @[PE.scala 113:22]
    when io.control.external.rEnable[0] : @[PE.scala 119:51]
      node _T_391 = eq(io.control.external.bpSel[0][0], UInt<1>("h01")) @[PE.scala 123:68]
      node _T_393 = or(UInt<1>("h00"), _T_391) @[PE.scala 123:68]
      when _T_393 : @[PE.scala 123:78]
        io.rExternal[0] <= bpRegisterInt[0] @[PE.scala 125:37]
        skip @[PE.scala 123:78]
      else : @[PE.scala 126:30]
        io.rExternal[0] <= dataRegister[io.control.external.rAddr[0]] @[PE.scala 127:37]
        skip @[PE.scala 126:30]
      skip @[PE.scala 119:51]
    else : @[PE.scala 132:22]
      io.rExternal[0] <= asSInt(UInt<1>("h00")) @[PE.scala 133:29]
      skip @[PE.scala 132:22]
    
