
---------- Begin Simulation Statistics ----------
final_tick                                 6322029500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67199                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885928                       # Number of bytes of host memory used
host_op_rate                                   131328                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   148.81                       # Real time elapsed on the host
host_tick_rate                               42483151                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      19543333                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006322                       # Number of seconds simulated
sim_ticks                                  6322029500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11621355                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7115959                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      19543333                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.264406                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.264406                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1060592                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   512407                       # number of floating regfile writes
system.cpu.idleCycles                          475650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               105816                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2207662                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.758493                       # Inst execution rate
system.cpu.iew.exec_refs                      4217739                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1632463                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  814728                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2742306                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                414                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6919                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1770051                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23764601                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2585276                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            190004                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22234491                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6913                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                673019                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  98158                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                682538                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            966                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        67113                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          38703                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26883718                       # num instructions consuming a value
system.cpu.iew.wb_count                      22089221                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.596920                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16047423                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.747004                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22176287                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32384640                       # number of integer regfile reads
system.cpu.int_regfile_writes                17613864                       # number of integer regfile writes
system.cpu.ipc                               0.790885                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.790885                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            407087      1.82%      1.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17282049     77.07%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57692      0.26%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40346      0.18%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               23794      0.11%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14849      0.07%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               152733      0.68%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                68847      0.31%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               93628      0.42%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               7701      0.03%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             106      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             52      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2426905     10.82%     91.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1307450      5.83%     97.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          199257      0.89%     98.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         341838      1.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22424500                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  972347                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1893479                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       891990                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1312121                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      493748                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022018                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  405013     82.03%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     10      0.00%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  12995      2.63%     84.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    349      0.07%     84.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   801      0.16%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  158      0.03%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17070      3.46%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17698      3.58%     91.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22454      4.55%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            17200      3.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21538814                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           55661340                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21197231                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26674571                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23759619                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22424500                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4982                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4221174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             43666                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3999                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5330198                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12168410                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.842846                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.422265                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6570764     54.00%     54.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              730549      6.00%     60.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              833132      6.85%     66.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              874511      7.19%     74.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              874056      7.18%     81.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              748914      6.15%     87.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              836345      6.87%     94.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              455822      3.75%     97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              244317      2.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12168410                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.773521                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            115086                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           175259                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2742306                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1770051                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8815293                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12644060                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114457                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          454                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101787                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1255                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204611                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1255                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2679160                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2001632                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             97882                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1175206                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1151598                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.991161                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  211857                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 48                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          125106                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              91038                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            34068                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         7337                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4049036                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             91467                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11600595                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.684684                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.680674                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6865953     59.19%     59.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1043036      8.99%     68.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          716644      6.18%     74.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          886702      7.64%     82.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          310841      2.68%     84.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          188927      1.63%     86.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          185896      1.60%     87.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          117240      1.01%     88.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1285356     11.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11600595                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543333                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620363                       # Number of memory references committed
system.cpu.commit.loads                       2209546                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027361                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     683007                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974905                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170739                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292571      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211791     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18839      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135123      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           48      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62266      0.32%     81.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89986      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3687      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103869     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170769      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105677      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240048      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543333                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1285356                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3418670                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3418670                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3438279                       # number of overall hits
system.cpu.dcache.overall_hits::total         3438279                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       169020                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169020                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       169689                       # number of overall misses
system.cpu.dcache.overall_misses::total        169689                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9586015494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9586015494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9586015494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9586015494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3587690                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3587690                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3607968                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3607968                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047111                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047032                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56715.273305                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56715.273305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56491.672966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56491.672966                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       138622                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          681                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2782                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.828181                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   136.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46824                       # number of writebacks
system.cpu.dcache.writebacks::total             46824                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99659                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99659                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99659                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69732                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69732                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4258256494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4258256494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4268976994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4268976994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019327                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019327                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61392.662937                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61392.662937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61219.769890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61219.769890                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69212                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2040566                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2040566                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       132180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6930210500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6930210500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2172746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2172746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060835                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060835                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52430.099107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52430.099107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99561                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99561                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1644862000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1644862000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50426.499893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50426.499893                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378104                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378104                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36840                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36840                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2655804994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2655804994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72090.254995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72090.254995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36742                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36742                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2613394494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2613394494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71128.259050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71128.259050                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19609                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19609                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          669                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          669                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        20278                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        20278                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.032991                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.032991                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          371                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          371                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10720500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10720500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018296                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018296                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28896.226415                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28896.226415                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.328538                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3508011                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69724                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.312819                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.328538                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7285660                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7285660                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2275239                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6072917                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3364874                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                357222                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  98158                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1109045                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  7626                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               24937941                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 36447                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2585176                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1636798                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5384                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6683                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2738967                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13353704                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2679160                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1454493                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9312937                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  211238                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        147                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1206                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          9327                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          179                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1878565                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 31976                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           12168410                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.135065                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.260149                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8012431     65.85%     65.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   217689      1.79%     67.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   249810      2.05%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   252597      2.08%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   319199      2.62%     74.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   280213      2.30%     76.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   315678      2.59%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   233030      1.92%     81.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2287763     18.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12168410                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.211891                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.056125                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1841490                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1841490                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1841490                       # number of overall hits
system.cpu.icache.overall_hits::total         1841490                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        37072                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          37072                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        37072                       # number of overall misses
system.cpu.icache.overall_misses::total         37072                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1091038997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1091038997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1091038997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1091038997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1878562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1878562                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1878562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1878562                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019734                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019734                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019734                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019734                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29430.270743                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29430.270743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29430.270743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29430.270743                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2424                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.153846                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           63                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        32573                       # number of writebacks
system.cpu.icache.writebacks::total             32573                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3978                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3978                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3978                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3978                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33094                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33094                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33094                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33094                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    908861498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    908861498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    908861498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    908861498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017617                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017617                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017617                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017617                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27463.029492                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27463.029492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27463.029492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27463.029492                       # average overall mshr miss latency
system.cpu.icache.replacements                  32573                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1841490                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1841490                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        37072                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         37072                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1091038997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1091038997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1878562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1878562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019734                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019734                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29430.270743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29430.270743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3978                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3978                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    908861498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    908861498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017617                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017617                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27463.029492                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27463.029492                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.783203                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1874584                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.644226                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.783203                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3790218                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3790218                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1880036                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2278                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      390104                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  532753                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1127                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 966                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 359223                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1078                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2057                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6322029500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  98158                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2453867                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1857517                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3221                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3520401                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4235246                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24493733                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 24047                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 247749                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16428                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3904343                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28135111                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    60790588                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36370400                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1234381                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422389                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5712588                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      96                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1679396                       # count of insts added to the skid buffer
system.cpu.rob.reads                         33830661                       # The number of ROB reads
system.cpu.rob.writes                        47755358                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543333                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                25556                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15912                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41468                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               25556                       # number of overall hits
system.l2.overall_hits::.cpu.data               15912                       # number of overall hits
system.l2.overall_hits::total                   41468                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7527                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53812                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61339                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7527                       # number of overall misses
system.l2.overall_misses::.cpu.data             53812                       # number of overall misses
system.l2.overall_misses::total                 61339                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    588144000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3993020000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4581164000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    588144000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3993020000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4581164000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            33083                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69724                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102807                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           33083                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69724                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102807                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.227519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771786                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.596642                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.227519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771786                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.596642                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78137.903547                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74203.151713                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74685.990968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78137.903547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74203.151713                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74685.990968                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31887                       # number of writebacks
system.l2.writebacks::total                     31887                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61327                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    510496250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3443395250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3953891500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    510496250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3443395250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3953891500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.227156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.596526                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.227156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.596526                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67930.306055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63989.356463                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64472.279746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67930.306055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63989.356463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64472.279746                       # average overall mshr miss latency
system.l2.replacements                          54373                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46824                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46824                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46824                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46824                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        32283                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            32283                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        32283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        32283                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1549                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1549                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35190                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2540728000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2540728000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72200.284172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72200.284172                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2181073000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2181073000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61979.909065                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61979.909065                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          25556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              25556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    588144000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    588144000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        33083                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          33083                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.227519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.227519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78137.903547                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78137.903547                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    510496250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    510496250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.227156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.227156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67930.306055                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67930.306055                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18622                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18622                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1452292000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1452292000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        32985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.564560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.564560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77987.971217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77987.971217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1262322250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1262322250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.564560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.564560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67786.609924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67786.609924                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7953.032652                       # Cycle average of tags in use
system.l2.tags.total_refs                      204186                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62565                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.263582                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     213.385977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1176.576916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6563.069758                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.143625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.801156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970829                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5524                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1696197                       # Number of tag accesses
system.l2.tags.data_accesses                  1696197                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000401243500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1940                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1940                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              151889                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29951                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31887                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61327                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31887                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61327                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31887                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.606186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.905850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.208331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1937     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1940                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.426804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.404717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.879134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1541     79.43%     79.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      1.65%     81.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              321     16.55%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      1.80%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.31%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1940                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3924928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2040768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    620.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    322.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6295193500                       # Total gap between requests
system.mem_ctrls.avgGap                      67534.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       480960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3443520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2039552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 76076835.769273146987                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 544685848.112540483475                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 322610326.320052802563                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7515                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53812                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31887                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    262476500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1667623750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 146169071750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34927.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30989.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4583970.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       480960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3443968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3924928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       480960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       480960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2040768                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2040768                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7515                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53812                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61327                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31887                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31887                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     76076836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    544756711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        620833547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     76076836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     76076836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    322802670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       322802670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    322802670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     76076836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    544756711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       943636217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61320                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31868                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2045                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1842                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1698                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1821                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               780350250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             306600000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1930100250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12725.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31475.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47520                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21867                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.50                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.62                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23801                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   250.579051                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   151.267413                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.174496                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10262     43.12%     43.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6309     26.51%     69.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2282      9.59%     79.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1156      4.86%     84.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          785      3.30%     87.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          452      1.90%     89.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          335      1.41%     90.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          234      0.98%     91.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1986      8.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23801                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3924480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2039552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              620.762684                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              322.610326                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        90685140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48200295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224010360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      86996520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 498473040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2339688120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    457395840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3745449315                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   592.444138                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1161039250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    210860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4950130250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        79254000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42124500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      213814440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79354440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 498473040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2222067480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    556444800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3691532700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   583.915766                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1416549500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    210860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4694620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26137                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31887                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21243                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35190                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26137                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       175784                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       175784                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 175784                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5965696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5965696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5965696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61327                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61327                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60501250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76658750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             66079                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78711                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        32573                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44874                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36739                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         33094                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32985                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        98750                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       208676                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                307426                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4201984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7459072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11661056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54384                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2041472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           157199                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010884                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.103759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 155488     98.91%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1711      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             157199                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6322029500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          181702500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          49665950                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104602475                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
