Oh no...

Cycle: 89
MARS instruction number: 86	Instruction: slt $25,$14,$5
Expected:	Register Write to Reg: 0x19 Val: 0x00000001
Got     :	Register Write to Reg: 0x01 Val: 0x00000001
Incorrect write

Cycle: 91
MARS instruction number: 91	Instruction: addi $1,$0,1
Expected:	Register Write to Reg: 0x01 Val: 0x00000001
Got     :	Register Write to Reg: 0x08 Val: 0x00000006
Incorrect write

Cycle: 92
MARS instruction number: 96	Instruction: lw $8,0($24)
Expected:	Register Write to Reg: 0x08 Val: 0x00000007
Got     :	Register Write to Reg: 0x09 Val: 0x00000007
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


