

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1'
================================================================
* Date:           Fri Mar 10 17:23:23 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.580 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_337_1  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     183|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      84|    -|
|Register         |        -|    -|     160|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     160|     267|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln344_2_fu_217_p2   |         +|   0|  0|  19|          12|          12|
    |ctr_4_fu_205_p2         |         +|   0|  0|  39|          32|           1|
    |pos_6_fu_160_p2         |         +|   0|  0|  17|          10|           1|
    |pos_7_fu_176_p2         |         +|   0|  0|  17|          10|           2|
    |pos_8_fu_138_p2         |         +|   0|  0|  39|          32|           2|
    |and_ln337_fu_150_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln337_1_fu_144_p2  |      icmp|   0|  0|  18|          32|          10|
    |icmp_ln337_fu_132_p2    |      icmp|   0|  0|  15|          24|           1|
    |icmp_ln343_fu_199_p2    |      icmp|   0|  0|  15|          23|          14|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 183|         177|          46|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  17|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |buf_r_address0               |  13|          3|   10|         30|
    |ctr_fu_50                    |   9|          2|   32|         64|
    |pos_fu_46                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  84|         19|   79|        170|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |buf_load_11_reg_295          |   8|   0|    8|          0|
    |buf_load_reg_290             |   8|   0|    8|          0|
    |ctr_3_reg_261                |  32|   0|   32|          0|
    |ctr_fu_50                    |  32|   0|   32|          0|
    |empty_reg_275                |  10|   0|   10|          0|
    |pos_8_reg_267                |  32|   0|   32|          0|
    |pos_fu_46                    |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 160|   0|  160|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+----------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1|  return value|
|buf_r_address0  |  out|   10|   ap_memory|                                                             buf_r|         array|
|buf_r_ce0       |  out|    1|   ap_memory|                                                             buf_r|         array|
|buf_r_q0        |   in|    8|   ap_memory|                                                             buf_r|         array|
|buf_r_address1  |  out|   10|   ap_memory|                                                             buf_r|         array|
|buf_r_ce1       |  out|    1|   ap_memory|                                                             buf_r|         array|
|buf_r_q1        |   in|    8|   ap_memory|                                                             buf_r|         array|
|zext_ln344_3    |   in|   12|     ap_none|                                                      zext_ln344_3|        scalar|
|a_address0      |  out|   12|   ap_memory|                                                                 a|         array|
|a_ce0           |  out|    1|   ap_memory|                                                                 a|         array|
|a_we0           |  out|    1|   ap_memory|                                                                 a|         array|
|a_d0            |  out|   23|   ap_memory|                                                                 a|         array|
|ctr_out         |  out|   32|      ap_vld|                                                           ctr_out|       pointer|
|ctr_out_ap_vld  |  out|    1|      ap_vld|                                                           ctr_out|       pointer|
+----------------+-----+-----+------------+------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pos = alloca i32 1"   --->   Operation 6 'alloca' 'pos' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctr = alloca i32 1"   --->   Operation 7 'alloca' 'ctr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln344_3_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln344_3"   --->   Operation 8 'read' 'zext_ln344_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.32ns)   --->   "%store_ln0 = store i32 0, i32 %ctr"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 10 [1/1] (1.32ns)   --->   "%store_ln0 = store i32 0, i32 %pos"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.09>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%pos_5 = load i32 %pos"   --->   Operation 12 'load' 'pos_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ctr_3 = load i32 %ctr" [dilithium2/poly.c:344]   --->   Operation 13 'load' 'ctr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_3, i32 8, i32 31" [dilithium2/poly.c:337]   --->   Operation 15 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.04ns)   --->   "%icmp_ln337 = icmp_eq  i24 %tmp, i24 0" [dilithium2/poly.c:337]   --->   Operation 16 'icmp' 'icmp_ln337' <Predicate = true> <Delay = 2.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.18ns)   --->   "%pos_8 = add i32 %pos_5, i32 3" [dilithium2/poly.c:337]   --->   Operation 17 'add' 'pos_8' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.11ns)   --->   "%icmp_ln337_1 = icmp_ult  i32 %pos_8, i32 841" [dilithium2/poly.c:337]   --->   Operation 18 'icmp' 'icmp_ln337_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.80ns)   --->   "%and_ln337 = and i1 %icmp_ln337, i1 %icmp_ln337_1" [dilithium2/poly.c:337]   --->   Operation 19 'and' 'and_ln337' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln337 = br i1 %and_ln337, void %while.cond.preheader.exitStub, void %while.body.i" [dilithium2/poly.c:337]   --->   Operation 20 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i32 %pos_5"   --->   Operation 21 'trunc' 'empty' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.74ns)   --->   "%pos_6 = add i10 %empty, i10 1" [dilithium2/poly.c:338]   --->   Operation 22 'add' 'pos_6' <Predicate = (and_ln337)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln338 = zext i32 %pos_5" [dilithium2/poly.c:338]   --->   Operation 23 'zext' 'zext_ln338' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln338" [dilithium2/poly.c:338]   --->   Operation 24 'getelementptr' 'buf_addr' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%buf_load = load i10 %buf_addr" [dilithium2/poly.c:338]   --->   Operation 25 'load' 'buf_load' <Predicate = (and_ln337)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i10 %pos_6" [dilithium2/poly.c:339]   --->   Operation 26 'zext' 'zext_ln339' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_addr_33 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln339" [dilithium2/poly.c:339]   --->   Operation 27 'getelementptr' 'buf_addr_33' <Predicate = (and_ln337)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.77ns)   --->   "%buf_load_11 = load i10 %buf_addr_33" [dilithium2/poly.c:339]   --->   Operation 28 'load' 'buf_load_11' <Predicate = (and_ln337)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln344 = store i32 %ctr_3, i32 %ctr_out" [dilithium2/poly.c:344]   --->   Operation 52 'store' 'store_ln344' <Predicate = (!and_ln337)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (!and_ln337)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%buf_load = load i10 %buf_addr" [dilithium2/poly.c:338]   --->   Operation 29 'load' 'buf_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_3 : Operation 30 [1/1] (1.74ns)   --->   "%pos_7 = add i10 %empty, i10 2" [dilithium2/poly.c:339]   --->   Operation 30 'add' 'pos_7' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/2] (2.77ns)   --->   "%buf_load_11 = load i10 %buf_addr_33" [dilithium2/poly.c:339]   --->   Operation 31 'load' 'buf_load_11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i10 %pos_7" [dilithium2/poly.c:340]   --->   Operation 32 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%buf_addr_34 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln340" [dilithium2/poly.c:340]   --->   Operation 33 'getelementptr' 'buf_addr_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.77ns)   --->   "%buf_load_12 = load i10 %buf_addr_34" [dilithium2/poly.c:340]   --->   Operation 34 'load' 'buf_load_12' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>

State 4 <SV = 3> <Delay = 7.57>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln338 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [dilithium2/poly.c:338]   --->   Operation 35 'specloopname' 'specloopname_ln338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (2.77ns)   --->   "%buf_load_12 = load i10 %buf_addr_34" [dilithium2/poly.c:340]   --->   Operation 36 'load' 'buf_load_12' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln341 = trunc i8 %buf_load_12" [dilithium2/poly.c:341]   --->   Operation 37 'trunc' 'trunc_ln341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%t = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8, i7 %trunc_ln341, i8 %buf_load_11, i8 %buf_load" [dilithium2/poly.c:341]   --->   Operation 38 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.03ns)   --->   "%icmp_ln343 = icmp_ult  i23 %t, i23 8380417" [dilithium2/poly.c:343]   --->   Operation 39 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln343 = br i1 %icmp_ln343, void %if.end.i, void %if.then.i" [dilithium2/poly.c:343]   --->   Operation 40 'br' 'br_ln343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.18ns)   --->   "%ctr_4 = add i32 %ctr_3, i32 1" [dilithium2/poly.c:344]   --->   Operation 41 'add' 'ctr_4' <Predicate = (icmp_ln343)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln344 = trunc i32 %ctr_3" [dilithium2/poly.c:344]   --->   Operation 42 'trunc' 'trunc_ln344' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i8 %trunc_ln344" [dilithium2/poly.c:344]   --->   Operation 43 'zext' 'zext_ln344' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.77ns)   --->   "%add_ln344_2 = add i12 %zext_ln344_3_read, i12 %zext_ln344" [dilithium2/poly.c:344]   --->   Operation 44 'add' 'add_ln344_2' <Predicate = (icmp_ln343)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln344_4 = zext i12 %add_ln344_2" [dilithium2/poly.c:344]   --->   Operation 45 'zext' 'zext_ln344_4' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i23 %a, i64 0, i64 %zext_ln344_4" [dilithium2/poly.c:344]   --->   Operation 46 'getelementptr' 'a_addr' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.77ns)   --->   "%store_ln344 = store i23 %t, i12 %a_addr" [dilithium2/poly.c:344]   --->   Operation 47 'store' 'store_ln344' <Predicate = (icmp_ln343)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 4096> <RAM>
ST_4 : Operation 48 [1/1] (1.32ns)   --->   "%store_ln344 = store i32 %ctr_4, i32 %ctr" [dilithium2/poly.c:344]   --->   Operation 48 'store' 'store_ln344' <Predicate = (icmp_ln343)> <Delay = 1.32>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln344 = br void %if.end.i" [dilithium2/poly.c:344]   --->   Operation 49 'br' 'br_ln344' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.32ns)   --->   "%store_ln337 = store i32 %pos_8, i32 %pos" [dilithium2/poly.c:337]   --->   Operation 50 'store' 'store_ln337' <Predicate = true> <Delay = 1.32>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln337 = br void %while.cond.i" [dilithium2/poly.c:337]   --->   Operation 51 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ zext_ln344_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ctr_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pos                (alloca        ) [ 01111]
ctr                (alloca        ) [ 01111]
zext_ln344_3_read  (read          ) [ 01111]
store_ln0          (store         ) [ 00000]
store_ln0          (store         ) [ 00000]
br_ln0             (br            ) [ 00000]
pos_5              (load          ) [ 00000]
ctr_3              (load          ) [ 01011]
specpipeline_ln0   (specpipeline  ) [ 00000]
tmp                (partselect    ) [ 00000]
icmp_ln337         (icmp          ) [ 00000]
pos_8              (add           ) [ 01011]
icmp_ln337_1       (icmp          ) [ 00000]
and_ln337          (and           ) [ 00100]
br_ln337           (br            ) [ 00000]
empty              (trunc         ) [ 00010]
pos_6              (add           ) [ 00000]
zext_ln338         (zext          ) [ 00000]
buf_addr           (getelementptr ) [ 00010]
zext_ln339         (zext          ) [ 00000]
buf_addr_33        (getelementptr ) [ 00010]
buf_load           (load          ) [ 01001]
pos_7              (add           ) [ 00000]
buf_load_11        (load          ) [ 01001]
zext_ln340         (zext          ) [ 00000]
buf_addr_34        (getelementptr ) [ 01001]
specloopname_ln338 (specloopname  ) [ 00000]
buf_load_12        (load          ) [ 00000]
trunc_ln341        (trunc         ) [ 00000]
t                  (bitconcatenate) [ 00000]
icmp_ln343         (icmp          ) [ 01001]
br_ln343           (br            ) [ 00000]
ctr_4              (add           ) [ 00000]
trunc_ln344        (trunc         ) [ 00000]
zext_ln344         (zext          ) [ 00000]
add_ln344_2        (add           ) [ 00000]
zext_ln344_4       (zext          ) [ 00000]
a_addr             (getelementptr ) [ 00000]
store_ln344        (store         ) [ 00000]
store_ln344        (store         ) [ 00000]
br_ln344           (br            ) [ 00000]
store_ln337        (store         ) [ 00000]
br_ln337           (br            ) [ 00000]
store_ln344        (store         ) [ 00000]
ret_ln0            (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln344_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln344_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctr_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i7.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="pos_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pos/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="ctr_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="zext_ln344_3_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="12" slack="0"/>
<pin id="56" dir="0" index="1" bw="12" slack="0"/>
<pin id="57" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln344_3_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="buf_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
<pin id="75" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/2 buf_load_11/2 buf_load_12/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="buf_addr_33_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="10" slack="0"/>
<pin id="81" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_33/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="buf_addr_34_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="10" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_34/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="a_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="23" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="12" slack="0"/>
<pin id="97" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln344_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="0" index="1" bw="23" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="pos_5_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pos_5/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="ctr_3_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctr_3/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="0" index="3" bw="6" slack="0"/>
<pin id="127" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln337_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="24" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="pos_8_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_8/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln337_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="and_ln337_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln337/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="empty_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="pos_6_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_6/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln338_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln338/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln339_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="pos_7_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="1"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_7/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln340_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln340/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln341_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln341/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="t_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="23" slack="0"/>
<pin id="192" dir="0" index="1" bw="7" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="1"/>
<pin id="194" dir="0" index="3" bw="8" slack="1"/>
<pin id="195" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln343_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="23" slack="0"/>
<pin id="201" dir="0" index="1" bw="23" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="ctr_4_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_4/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln344_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln344/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln344_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln344_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="3"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344_2/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln344_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_4/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln344_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="3"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln337_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2"/>
<pin id="234" dir="0" index="1" bw="32" slack="3"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln337/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln344_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln344/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="pos_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pos "/>
</bind>
</comp>

<comp id="249" class="1005" name="ctr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctr "/>
</bind>
</comp>

<comp id="256" class="1005" name="zext_ln344_3_read_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="3"/>
<pin id="258" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln344_3_read "/>
</bind>
</comp>

<comp id="261" class="1005" name="ctr_3_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2"/>
<pin id="263" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ctr_3 "/>
</bind>
</comp>

<comp id="267" class="1005" name="pos_8_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="2"/>
<pin id="269" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pos_8 "/>
</bind>
</comp>

<comp id="275" class="1005" name="empty_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="1"/>
<pin id="277" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="280" class="1005" name="buf_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="1"/>
<pin id="282" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="buf_addr_33_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="1"/>
<pin id="287" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_33 "/>
</bind>
</comp>

<comp id="290" class="1005" name="buf_load_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="1"/>
<pin id="292" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_load "/>
</bind>
</comp>

<comp id="295" class="1005" name="buf_load_11_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_load_11 "/>
</bind>
</comp>

<comp id="300" class="1005" name="buf_addr_34_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="1"/>
<pin id="302" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="85" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="122" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="116" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="132" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="144" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="116" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="116" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="174"><net_src comp="160" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="176" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="189"><net_src comp="67" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="186" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="190" pin="4"/><net_sink comp="100" pin=1"/></net>

<net id="203"><net_src comp="190" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="231"><net_src comp="205" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="240"><net_src comp="119" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="46" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="252"><net_src comp="50" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="259"><net_src comp="54" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="264"><net_src comp="119" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="270"><net_src comp="138" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="278"><net_src comp="156" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="283"><net_src comp="60" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="288"><net_src comp="77" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="293"><net_src comp="67" pin="7"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="298"><net_src comp="67" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="303"><net_src comp="85" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {4 }
	Port: ctr_out | {2 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 : buf_r | {2 3 4 }
	Port: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 : zext_ln344_3 | {1 }
	Port: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1 : a | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp : 1
		icmp_ln337 : 2
		pos_8 : 1
		icmp_ln337_1 : 2
		and_ln337 : 3
		br_ln337 : 3
		empty : 1
		pos_6 : 2
		zext_ln338 : 1
		buf_addr : 2
		buf_load : 3
		zext_ln339 : 3
		buf_addr_33 : 4
		buf_load_11 : 5
		store_ln344 : 1
	State 3
		zext_ln340 : 1
		buf_addr_34 : 2
		buf_load_12 : 3
	State 4
		trunc_ln341 : 1
		t : 2
		icmp_ln343 : 3
		br_ln343 : 4
		zext_ln344 : 1
		add_ln344_2 : 2
		zext_ln344_4 : 3
		a_addr : 4
		store_ln344 : 5
		store_ln344 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |         pos_8_fu_138         |    0    |    39   |
|          |         pos_6_fu_160         |    0    |    17   |
|    add   |         pos_7_fu_176         |    0    |    17   |
|          |         ctr_4_fu_205         |    0    |    39   |
|          |      add_ln344_2_fu_217      |    0    |    19   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln337_fu_132      |    0    |    15   |
|   icmp   |      icmp_ln337_1_fu_144     |    0    |    18   |
|          |       icmp_ln343_fu_199      |    0    |    15   |
|----------|------------------------------|---------|---------|
|    and   |       and_ln337_fu_150       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   | zext_ln344_3_read_read_fu_54 |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|          tmp_fu_122          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         empty_fu_156         |    0    |    0    |
|   trunc  |      trunc_ln341_fu_186      |    0    |    0    |
|          |      trunc_ln344_fu_210      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln338_fu_166      |    0    |    0    |
|          |       zext_ln339_fu_171      |    0    |    0    |
|   zext   |       zext_ln340_fu_181      |    0    |    0    |
|          |       zext_ln344_fu_213      |    0    |    0    |
|          |      zext_ln344_4_fu_222     |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|           t_fu_190           |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   181   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   buf_addr_33_reg_285   |   10   |
|   buf_addr_34_reg_300   |   10   |
|     buf_addr_reg_280    |   10   |
|   buf_load_11_reg_295   |    8   |
|     buf_load_reg_290    |    8   |
|      ctr_3_reg_261      |   32   |
|       ctr_reg_249       |   32   |
|      empty_reg_275      |   10   |
|      pos_8_reg_267      |   32   |
|       pos_reg_242       |   32   |
|zext_ln344_3_read_reg_256|   12   |
+-------------------------+--------+
|          Total          |   196  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   4  |  10  |   40   ||    17   |
| grp_access_fu_67 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   || 2.69843 ||    26   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   181  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   26   |
|  Register |    -   |   196  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   196  |   207  |
+-----------+--------+--------+--------+
