import circuitgraph as cg
circuit = cg.parsing.verilog.parse_verilog_netlist()
#https://circuitgraph.github.io/circuitgraph/parsing/verilog.html#circuitgraph.parsing.verilog.parse_verilog_netlist
