Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Sep 12 16:21:33 2023
| Host         : Gianluca running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RISCV_demonstrator_wrapper_timing_summary_routed.rpt -pb RISCV_demonstrator_wrapper_timing_summary_routed.pb -rpx RISCV_demonstrator_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : RISCV_demonstrator_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         135         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (6795)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (6795)
---------------------------------
 There are 6795 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.264        0.000                      0                19620        0.029        0.000                      0                19620        2.000        0.000                       0                  6801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
sys_clk_pin                                {0.000 4.000}        20.000          50.000          
  clk_out1_RISCV_demonstrator_clk_wiz_0_1  {0.000 62.500}       125.000         8.000           
  clkfbout_RISCV_demonstrator_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
sysclk                                     {0.000 4.000}        8.000           125.000         
  clk_out1_RISCV_demonstrator_clk_wiz_0    {0.000 25.000}       50.000          20.000          
  clkfbout_RISCV_demonstrator_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_RISCV_demonstrator_clk_wiz_0_1      100.266        0.000                      0                14227        0.122        0.000                      0                14227       61.520        0.000                       0                  6797  
  clkfbout_RISCV_demonstrator_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  
sysclk                                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_RISCV_demonstrator_clk_wiz_0         25.264        0.000                      0                14227        0.122        0.000                      0                14227       24.020        0.000                       0                  6797  
  clkfbout_RISCV_demonstrator_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0_1        0.264        0.000                      0                14227        0.029        0.000                      0                14227  
clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0          0.264        0.000                      0                14227        0.029        0.000                      0                14227  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               ----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0         30.754        0.000                      0                 5393        1.331        0.000                      0                 5393  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0          5.754        0.000                      0                 5393        1.237        0.000                      0                 5393  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0_1        5.754        0.000                      0                 5393        1.237        0.000                      0                 5393  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0_1      105.756        0.000                      0                 5393        1.331        0.000                      0                 5393  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0    
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                   clk_out1_RISCV_demonstrator_clk_wiz_0                                             
(none)                                   clk_out1_RISCV_demonstrator_clk_wiz_0_1                                           
(none)                                   clkfbout_RISCV_demonstrator_clk_wiz_0                                             
(none)                                   clkfbout_RISCV_demonstrator_clk_wiz_0_1                                           
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0    
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         20.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         16.000      14.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         16.000      14.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      100.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       61.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             100.266ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.446ns  (logic 7.391ns (30.234%)  route 17.055ns (69.766%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859     7.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117     7.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590     8.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332     8.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417     9.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124     9.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688     9.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927    10.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124    11.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968    12.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000    12.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    12.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000    12.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104    12.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626    13.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316    13.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905    14.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835    15.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214    15.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956    16.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297    16.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422    17.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751    18.249    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.373 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997    19.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.494 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658    20.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124    20.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670    21.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303    21.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433    22.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124    22.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.198    23.429    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X88Y12         LUT6 (Prop_lut6_I0_O)        0.124    23.553 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[20]_i_1/O
                         net (fo=1, routed)           0.000    23.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[20]
    SLICE_X88Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X88Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]/C
                         clock pessimism              0.467   123.881    
                         clock uncertainty           -0.091   123.790    
    SLICE_X88Y12         FDCE (Setup_fdce_C_D)        0.029   123.819    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]
  -------------------------------------------------------------------
                         required time                        123.819    
                         arrival time                         -23.553    
  -------------------------------------------------------------------
                         slack                                100.266    

Slack (MET) :             100.270ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.443ns  (logic 7.721ns (31.588%)  route 16.722ns (68.412%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 123.412 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458     8.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702     9.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982    11.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444    11.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352    13.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000    13.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000    13.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253    15.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308    15.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267    16.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332    17.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448    17.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550    18.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.096    19.589    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I4_O)        0.124    19.713 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796/O
                         net (fo=1, routed)           0.000    19.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    19.958 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558/O
                         net (fo=1, routed)           0.000    19.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558_n_0
    SLICE_X81Y43         MUXF8 (Prop_muxf8_I0_O)      0.104    20.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317/O
                         net (fo=1, routed)           0.882    20.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317_n_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I1_O)        0.316    21.261 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129/O
                         net (fo=1, routed)           0.000    21.261    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129_n_0
    SLICE_X76Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    21.478 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51/O
                         net (fo=1, routed)           0.000    21.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51_n_0
    SLICE_X76Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    21.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          1.130    22.702    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X67Y45         LUT6 (Prop_lut6_I2_O)        0.316    23.018 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[9]_i_3/O
                         net (fo=1, routed)           0.407    23.425    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[9]_i_3_n_0
    SLICE_X67Y45         LUT5 (Prop_lut5_I2_O)        0.124    23.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[9]_i_1/O
                         net (fo=1, routed)           0.000    23.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[8]
    SLICE_X67Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.557   123.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X67Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]/C
                         clock pessimism              0.467   123.879    
                         clock uncertainty           -0.091   123.788    
    SLICE_X67Y45         FDCE (Setup_fdce_C_D)        0.031   123.819    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]
  -------------------------------------------------------------------
                         required time                        123.819    
                         arrival time                         -23.549    
  -------------------------------------------------------------------
                         slack                                100.270    

Slack (MET) :             100.306ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.409ns  (logic 7.721ns (31.632%)  route 16.688ns (68.368%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458     8.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702     9.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982    11.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444    11.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352    13.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000    13.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000    13.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253    15.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308    15.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267    16.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332    17.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448    17.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550    18.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.096    19.589    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I4_O)        0.124    19.713 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796/O
                         net (fo=1, routed)           0.000    19.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    19.958 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558/O
                         net (fo=1, routed)           0.000    19.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558_n_0
    SLICE_X81Y43         MUXF8 (Prop_muxf8_I0_O)      0.104    20.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317/O
                         net (fo=1, routed)           0.882    20.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317_n_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I1_O)        0.316    21.261 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129/O
                         net (fo=1, routed)           0.000    21.261    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129_n_0
    SLICE_X76Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    21.478 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51/O
                         net (fo=1, routed)           0.000    21.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51_n_0
    SLICE_X76Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    21.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          0.967    22.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I2_O)        0.316    22.855 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[3]_i_3/O
                         net (fo=1, routed)           0.537    23.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[3]_i_3_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.124    23.515 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[3]_i_1/O
                         net (fo=1, routed)           0.000    23.515    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[2]
    SLICE_X68Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X68Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]/C
                         clock pessimism              0.467   123.881    
                         clock uncertainty           -0.091   123.790    
    SLICE_X68Y47         FDCE (Setup_fdce_C_D)        0.031   123.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]
  -------------------------------------------------------------------
                         required time                        123.821    
                         arrival time                         -23.515    
  -------------------------------------------------------------------
                         slack                                100.306    

Slack (MET) :             100.309ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.403ns  (logic 7.391ns (30.287%)  route 17.012ns (69.713%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 123.413 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859     7.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117     7.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590     8.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332     8.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417     9.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124     9.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688     9.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927    10.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124    11.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968    12.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000    12.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    12.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000    12.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104    12.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626    13.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316    13.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905    14.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835    15.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214    15.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956    16.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297    16.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422    17.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751    18.249    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.373 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997    19.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.494 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658    20.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124    20.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670    21.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303    21.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433    22.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124    22.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.155    23.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.509 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[21]_i_1/O
                         net (fo=1, routed)           0.000    23.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[21]
    SLICE_X88Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   123.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X88Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]/C
                         clock pessimism              0.467   123.880    
                         clock uncertainty           -0.091   123.789    
    SLICE_X88Y13         FDCE (Setup_fdce_C_D)        0.029   123.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]
  -------------------------------------------------------------------
                         required time                        123.818    
                         arrival time                         -23.509    
  -------------------------------------------------------------------
                         slack                                100.309    

Slack (MET) :             100.310ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.401ns  (logic 7.759ns (31.798%)  route 16.642ns (68.202%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 123.412 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458     8.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702     9.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982    11.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444    11.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352    13.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000    13.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000    13.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253    15.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308    15.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267    16.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332    17.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448    17.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550    18.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.074    19.567    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I4_O)        0.124    19.691 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832/O
                         net (fo=1, routed)           0.000    19.691    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832_n_0
    SLICE_X83Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    19.936 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576/O
                         net (fo=1, routed)           0.000    19.936    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576_n_0
    SLICE_X83Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    20.040 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326/O
                         net (fo=1, routed)           0.971    21.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I3_O)        0.316    21.327 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    21.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I1_O)      0.245    21.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    21.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    21.676 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.958    22.634    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.316    22.950 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3/O
                         net (fo=1, routed)           0.433    23.383    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3_n_0
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124    23.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_1/O
                         net (fo=1, routed)           0.000    23.507    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[18]
    SLICE_X65Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.557   123.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X65Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/C
                         clock pessimism              0.467   123.879    
                         clock uncertainty           -0.091   123.788    
    SLICE_X65Y43         FDCE (Setup_fdce_C_D)        0.029   123.817    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]
  -------------------------------------------------------------------
                         required time                        123.817    
                         arrival time                         -23.507    
  -------------------------------------------------------------------
                         slack                                100.310    

Slack (MET) :             100.314ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.401ns  (logic 7.759ns (31.798%)  route 16.642ns (68.202%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 123.413 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458     8.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702     9.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982    11.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444    11.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352    13.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000    13.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000    13.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253    15.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308    15.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267    16.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332    17.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448    17.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550    18.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.074    19.567    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I4_O)        0.124    19.691 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832/O
                         net (fo=1, routed)           0.000    19.691    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832_n_0
    SLICE_X83Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    19.936 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576/O
                         net (fo=1, routed)           0.000    19.936    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576_n_0
    SLICE_X83Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    20.040 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326/O
                         net (fo=1, routed)           0.971    21.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I3_O)        0.316    21.327 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    21.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I1_O)      0.245    21.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    21.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    21.676 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.812    22.488    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X68Y43         LUT6 (Prop_lut6_I4_O)        0.316    22.804 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3/O
                         net (fo=1, routed)           0.579    23.383    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I2_O)        0.124    23.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_1/O
                         net (fo=1, routed)           0.000    23.507    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[4]
    SLICE_X69Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   123.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X69Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/C
                         clock pessimism              0.467   123.880    
                         clock uncertainty           -0.091   123.789    
    SLICE_X69Y43         FDCE (Setup_fdce_C_D)        0.032   123.821    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]
  -------------------------------------------------------------------
                         required time                        123.821    
                         arrival time                         -23.507    
  -------------------------------------------------------------------
                         slack                                100.314    

Slack (MET) :             100.315ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.398ns  (logic 7.391ns (30.294%)  route 17.007ns (69.706%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859     7.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117     7.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590     8.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332     8.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417     9.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124     9.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688     9.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927    10.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124    11.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968    12.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000    12.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    12.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000    12.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104    12.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626    13.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316    13.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905    14.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835    15.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214    15.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956    16.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297    16.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422    17.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751    18.249    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.373 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997    19.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.494 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658    20.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124    20.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670    21.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303    21.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433    22.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124    22.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.149    23.380    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X87Y12         LUT6 (Prop_lut6_I3_O)        0.124    23.504 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[11]_i_1/O
                         net (fo=1, routed)           0.000    23.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[11]
    SLICE_X87Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X87Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/C
                         clock pessimism              0.467   123.881    
                         clock uncertainty           -0.091   123.790    
    SLICE_X87Y12         FDCE (Setup_fdce_C_D)        0.029   123.819    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]
  -------------------------------------------------------------------
                         required time                        123.819    
                         arrival time                         -23.504    
  -------------------------------------------------------------------
                         slack                                100.315    

Slack (MET) :             100.340ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.373ns  (logic 7.391ns (30.324%)  route 16.982ns (69.676%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 123.413 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859     7.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117     7.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590     8.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332     8.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417     9.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124     9.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688     9.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927    10.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124    11.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968    12.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000    12.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    12.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000    12.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104    12.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626    13.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316    13.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905    14.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835    15.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214    15.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956    16.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297    16.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422    17.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751    18.249    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.373 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997    19.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.494 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658    20.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124    20.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670    21.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303    21.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433    22.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124    22.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.125    23.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I3_O)        0.124    23.480 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[8]_i_1/O
                         net (fo=1, routed)           0.000    23.480    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[8]
    SLICE_X87Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   123.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X87Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]/C
                         clock pessimism              0.467   123.880    
                         clock uncertainty           -0.091   123.789    
    SLICE_X87Y13         FDCE (Setup_fdce_C_D)        0.031   123.820    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]
  -------------------------------------------------------------------
                         required time                        123.820    
                         arrival time                         -23.480    
  -------------------------------------------------------------------
                         slack                                100.340    

Slack (MET) :             100.375ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.339ns  (logic 7.721ns (31.723%)  route 16.618ns (68.277%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 123.413 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458     8.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702     9.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982    11.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444    11.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352    13.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000    13.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000    13.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253    15.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308    15.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267    16.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332    17.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448    17.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550    18.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.096    19.589    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I4_O)        0.124    19.713 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796/O
                         net (fo=1, routed)           0.000    19.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    19.958 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558/O
                         net (fo=1, routed)           0.000    19.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558_n_0
    SLICE_X81Y43         MUXF8 (Prop_muxf8_I0_O)      0.104    20.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317/O
                         net (fo=1, routed)           0.882    20.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317_n_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I1_O)        0.316    21.261 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129/O
                         net (fo=1, routed)           0.000    21.261    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129_n_0
    SLICE_X76Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    21.478 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51/O
                         net (fo=1, routed)           0.000    21.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51_n_0
    SLICE_X76Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    21.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          0.944    22.515    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X68Y45         LUT6 (Prop_lut6_I2_O)        0.316    22.831 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3/O
                         net (fo=1, routed)           0.490    23.321    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3_n_0
    SLICE_X68Y45         LUT5 (Prop_lut5_I2_O)        0.124    23.445 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_1/O
                         net (fo=1, routed)           0.000    23.445    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[27]
    SLICE_X68Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   123.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X68Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/C
                         clock pessimism              0.467   123.880    
                         clock uncertainty           -0.091   123.789    
    SLICE_X68Y45         FDCE (Setup_fdce_C_D)        0.031   123.820    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]
  -------------------------------------------------------------------
                         required time                        123.820    
                         arrival time                         -23.445    
  -------------------------------------------------------------------
                         slack                                100.375    

Slack (MET) :             100.376ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.335ns  (logic 7.759ns (31.884%)  route 16.576ns (68.116%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 123.413 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458     8.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702     9.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982    11.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444    11.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352    13.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000    13.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000    13.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253    15.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308    15.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267    16.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332    17.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448    17.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550    18.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.074    19.567    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I4_O)        0.124    19.691 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832/O
                         net (fo=1, routed)           0.000    19.691    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832_n_0
    SLICE_X83Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    19.936 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576/O
                         net (fo=1, routed)           0.000    19.936    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576_n_0
    SLICE_X83Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    20.040 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326/O
                         net (fo=1, routed)           0.971    21.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I3_O)        0.316    21.327 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    21.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I1_O)      0.245    21.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    21.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    21.676 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.923    22.599    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X69Y44         LUT6 (Prop_lut6_I4_O)        0.316    22.915 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3/O
                         net (fo=1, routed)           0.403    23.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3_n_0
    SLICE_X69Y44         LUT5 (Prop_lut5_I2_O)        0.124    23.442 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_1/O
                         net (fo=1, routed)           0.000    23.442    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[7]
    SLICE_X69Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   123.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X69Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/C
                         clock pessimism              0.467   123.880    
                         clock uncertainty           -0.091   123.789    
    SLICE_X69Y44         FDCE (Setup_fdce_C_D)        0.029   123.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]
  -------------------------------------------------------------------
                         required time                        123.818    
                         arrival time                         -23.442    
  -------------------------------------------------------------------
                         slack                                100.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.420    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.858    -0.857    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.617    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.075    -0.542    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.420    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.859    -0.856    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.617    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.075    -0.542    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.606    -0.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X97Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[10]/Q
                         net (fo=2, routed)           0.087    -0.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[10]
    SLICE_X96Y31         LUT4 (Prop_lut4_I1_O)        0.048    -0.325 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[74]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[74]_i_1_n_0
    SLICE_X96Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.874    -0.841    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X96Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X96Y31         FDCE (Hold_fdce_C_D)         0.133    -0.456    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.571    -0.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X59Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[17]/Q
                         net (fo=2, routed)           0.087    -0.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[17]
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.048    -0.360 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[81]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[81]_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.837    -0.878    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X58Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]/C
                         clock pessimism              0.255    -0.624    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.133    -0.491    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.592    -0.616    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.409    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.860    -0.855    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.616    
    SLICE_X24Y1          FDRE (Hold_fdre_C_D)         0.075    -0.541    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.590    -0.618    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X83Y0          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1][20]/Q
                         net (fo=1, routed)           0.087    -0.389    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1]_2[20]
    SLICE_X82Y0          LUT3 (Prop_lut3_I0_O)        0.045    -0.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/m_axil_araddr[20]_INST_0/O
                         net (fo=1, routed)           0.000    -0.344    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[20]
    SLICE_X82Y0          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.859    -0.856    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X82Y0          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X82Y0          FDRE (Hold_fdre_C_D)         0.120    -0.485    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.563    -0.645    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X37Y2          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][8]/Q
                         net (fo=1, routed)           0.087    -0.416    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0]_3[8]
    SLICE_X36Y2          LUT3 (Prop_lut3_I2_O)        0.045    -0.371 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/m_axil_araddr[8]_INST_0/O
                         net (fo=1, routed)           0.000    -0.371    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[8]
    SLICE_X36Y2          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y2          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                         clock pessimism              0.254    -0.632    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.120    -0.512    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.611    -0.597    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/clk
    SLICE_X103Y12        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y12        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[31]_3[0]
    SLICE_X102Y12        LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[0]
    SLICE_X102Y12        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.880    -0.835    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X102Y12        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X102Y12        FDCE (Hold_fdce_C_D)         0.121    -0.463    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.564    -0.644    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y3          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.430    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_0[0]
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.045    -0.385 r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.385    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg_0
    SLICE_X33Y3          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y3          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                         clock pessimism              0.255    -0.631    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.092    -0.539    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.523%)  route 0.126ns (40.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.601    -0.607    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X99Y25         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[24]/Q
                         net (fo=2, routed)           0.126    -0.339    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg_n_0_[24]
    SLICE_X94Y25         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pipe0_result_e2_w[24]
    SLICE_X94Y25         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.867    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X94Y25         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X94Y25         FDCE (Hold_fdce_C_D)         0.121    -0.453    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RISCV_demonstrator_clk_wiz_0_1
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X2Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X3Y2      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y2      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X0Y2      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X0Y3      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X3Y8      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X2Y6      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X2Y11     RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X2Y2      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X4Y3      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         62.500      61.520     SLICE_X22Y35     RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         62.500      61.520     SLICE_X22Y35     RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         62.500      61.520     SLICE_X22Y35     RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         62.500      61.520     SLICE_X22Y35     RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RISCV_demonstrator_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.264ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.446ns  (logic 7.391ns (30.234%)  route 17.055ns (69.766%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 48.414 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859     7.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117     7.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590     8.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332     8.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417     9.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124     9.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688     9.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927    10.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124    11.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968    12.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000    12.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    12.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000    12.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104    12.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626    13.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316    13.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905    14.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835    15.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214    15.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956    16.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297    16.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422    17.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751    18.249    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.373 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997    19.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.494 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658    20.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124    20.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670    21.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303    21.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433    22.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124    22.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.198    23.429    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X88Y12         LUT6 (Prop_lut6_I0_O)        0.124    23.553 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[20]_i_1/O
                         net (fo=1, routed)           0.000    23.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[20]
    SLICE_X88Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.559    48.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X88Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]/C
                         clock pessimism              0.467    48.881    
                         clock uncertainty           -0.093    48.788    
    SLICE_X88Y12         FDCE (Setup_fdce_C_D)        0.029    48.817    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         48.817    
                         arrival time                         -23.553    
  -------------------------------------------------------------------
                         slack                                 25.264    

Slack (MET) :             25.268ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.443ns  (logic 7.721ns (31.588%)  route 16.722ns (68.412%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 48.412 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458     8.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702     9.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982    11.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444    11.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352    13.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000    13.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000    13.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253    15.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308    15.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267    16.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332    17.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448    17.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550    18.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.096    19.589    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I4_O)        0.124    19.713 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796/O
                         net (fo=1, routed)           0.000    19.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    19.958 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558/O
                         net (fo=1, routed)           0.000    19.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558_n_0
    SLICE_X81Y43         MUXF8 (Prop_muxf8_I0_O)      0.104    20.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317/O
                         net (fo=1, routed)           0.882    20.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317_n_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I1_O)        0.316    21.261 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129/O
                         net (fo=1, routed)           0.000    21.261    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129_n_0
    SLICE_X76Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    21.478 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51/O
                         net (fo=1, routed)           0.000    21.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51_n_0
    SLICE_X76Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    21.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          1.130    22.702    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X67Y45         LUT6 (Prop_lut6_I2_O)        0.316    23.018 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[9]_i_3/O
                         net (fo=1, routed)           0.407    23.425    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[9]_i_3_n_0
    SLICE_X67Y45         LUT5 (Prop_lut5_I2_O)        0.124    23.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[9]_i_1/O
                         net (fo=1, routed)           0.000    23.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[8]
    SLICE_X67Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.557    48.412    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X67Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]/C
                         clock pessimism              0.467    48.879    
                         clock uncertainty           -0.093    48.786    
    SLICE_X67Y45         FDCE (Setup_fdce_C_D)        0.031    48.817    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]
  -------------------------------------------------------------------
                         required time                         48.817    
                         arrival time                         -23.549    
  -------------------------------------------------------------------
                         slack                                 25.268    

Slack (MET) :             25.303ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.409ns  (logic 7.721ns (31.632%)  route 16.688ns (68.368%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 48.414 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458     8.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702     9.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982    11.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444    11.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352    13.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000    13.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000    13.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253    15.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308    15.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267    16.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332    17.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448    17.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550    18.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.096    19.589    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I4_O)        0.124    19.713 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796/O
                         net (fo=1, routed)           0.000    19.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    19.958 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558/O
                         net (fo=1, routed)           0.000    19.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558_n_0
    SLICE_X81Y43         MUXF8 (Prop_muxf8_I0_O)      0.104    20.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317/O
                         net (fo=1, routed)           0.882    20.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317_n_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I1_O)        0.316    21.261 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129/O
                         net (fo=1, routed)           0.000    21.261    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129_n_0
    SLICE_X76Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    21.478 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51/O
                         net (fo=1, routed)           0.000    21.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51_n_0
    SLICE_X76Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    21.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          0.967    22.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I2_O)        0.316    22.855 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[3]_i_3/O
                         net (fo=1, routed)           0.537    23.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[3]_i_3_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.124    23.515 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[3]_i_1/O
                         net (fo=1, routed)           0.000    23.515    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[2]
    SLICE_X68Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.559    48.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X68Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]/C
                         clock pessimism              0.467    48.881    
                         clock uncertainty           -0.093    48.788    
    SLICE_X68Y47         FDCE (Setup_fdce_C_D)        0.031    48.819    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]
  -------------------------------------------------------------------
                         required time                         48.819    
                         arrival time                         -23.515    
  -------------------------------------------------------------------
                         slack                                 25.303    

Slack (MET) :             25.307ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.403ns  (logic 7.391ns (30.287%)  route 17.012ns (69.713%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 48.413 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859     7.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117     7.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590     8.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332     8.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417     9.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124     9.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688     9.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927    10.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124    11.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968    12.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000    12.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    12.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000    12.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104    12.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626    13.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316    13.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905    14.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835    15.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214    15.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956    16.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297    16.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422    17.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751    18.249    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.373 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997    19.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.494 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658    20.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124    20.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670    21.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303    21.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433    22.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124    22.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.155    23.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.509 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[21]_i_1/O
                         net (fo=1, routed)           0.000    23.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[21]
    SLICE_X88Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558    48.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X88Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]/C
                         clock pessimism              0.467    48.880    
                         clock uncertainty           -0.093    48.787    
    SLICE_X88Y13         FDCE (Setup_fdce_C_D)        0.029    48.816    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                         -23.509    
  -------------------------------------------------------------------
                         slack                                 25.307    

Slack (MET) :             25.308ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.401ns  (logic 7.759ns (31.798%)  route 16.642ns (68.202%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 48.412 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458     8.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702     9.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982    11.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444    11.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352    13.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000    13.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000    13.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253    15.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308    15.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267    16.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332    17.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448    17.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550    18.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.074    19.567    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I4_O)        0.124    19.691 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832/O
                         net (fo=1, routed)           0.000    19.691    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832_n_0
    SLICE_X83Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    19.936 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576/O
                         net (fo=1, routed)           0.000    19.936    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576_n_0
    SLICE_X83Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    20.040 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326/O
                         net (fo=1, routed)           0.971    21.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I3_O)        0.316    21.327 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    21.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I1_O)      0.245    21.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    21.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    21.676 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.958    22.634    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.316    22.950 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3/O
                         net (fo=1, routed)           0.433    23.383    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3_n_0
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124    23.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_1/O
                         net (fo=1, routed)           0.000    23.507    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[18]
    SLICE_X65Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.557    48.412    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X65Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/C
                         clock pessimism              0.467    48.879    
                         clock uncertainty           -0.093    48.786    
    SLICE_X65Y43         FDCE (Setup_fdce_C_D)        0.029    48.815    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]
  -------------------------------------------------------------------
                         required time                         48.815    
                         arrival time                         -23.507    
  -------------------------------------------------------------------
                         slack                                 25.308    

Slack (MET) :             25.312ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.401ns  (logic 7.759ns (31.798%)  route 16.642ns (68.202%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 48.413 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458     8.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702     9.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982    11.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444    11.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352    13.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000    13.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000    13.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253    15.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308    15.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267    16.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332    17.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448    17.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550    18.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.074    19.567    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I4_O)        0.124    19.691 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832/O
                         net (fo=1, routed)           0.000    19.691    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832_n_0
    SLICE_X83Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    19.936 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576/O
                         net (fo=1, routed)           0.000    19.936    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576_n_0
    SLICE_X83Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    20.040 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326/O
                         net (fo=1, routed)           0.971    21.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I3_O)        0.316    21.327 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    21.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I1_O)      0.245    21.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    21.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    21.676 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.812    22.488    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X68Y43         LUT6 (Prop_lut6_I4_O)        0.316    22.804 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3/O
                         net (fo=1, routed)           0.579    23.383    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I2_O)        0.124    23.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_1/O
                         net (fo=1, routed)           0.000    23.507    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[4]
    SLICE_X69Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558    48.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X69Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/C
                         clock pessimism              0.467    48.880    
                         clock uncertainty           -0.093    48.787    
    SLICE_X69Y43         FDCE (Setup_fdce_C_D)        0.032    48.819    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]
  -------------------------------------------------------------------
                         required time                         48.819    
                         arrival time                         -23.507    
  -------------------------------------------------------------------
                         slack                                 25.312    

Slack (MET) :             25.313ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.398ns  (logic 7.391ns (30.294%)  route 17.007ns (69.706%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 48.414 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859     7.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117     7.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590     8.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332     8.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417     9.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124     9.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688     9.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927    10.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124    11.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968    12.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000    12.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    12.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000    12.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104    12.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626    13.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316    13.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905    14.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835    15.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214    15.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956    16.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297    16.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422    17.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751    18.249    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.373 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997    19.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.494 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658    20.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124    20.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670    21.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303    21.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433    22.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124    22.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.149    23.380    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X87Y12         LUT6 (Prop_lut6_I3_O)        0.124    23.504 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[11]_i_1/O
                         net (fo=1, routed)           0.000    23.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[11]
    SLICE_X87Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.559    48.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X87Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/C
                         clock pessimism              0.467    48.881    
                         clock uncertainty           -0.093    48.788    
    SLICE_X87Y12         FDCE (Setup_fdce_C_D)        0.029    48.817    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         48.817    
                         arrival time                         -23.504    
  -------------------------------------------------------------------
                         slack                                 25.313    

Slack (MET) :             25.338ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.373ns  (logic 7.391ns (30.324%)  route 16.982ns (69.676%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 48.413 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859     7.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117     7.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590     8.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332     8.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417     9.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124     9.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688     9.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927    10.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124    11.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968    12.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000    12.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    12.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000    12.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104    12.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626    13.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316    13.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905    14.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835    15.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214    15.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956    16.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297    16.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422    17.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751    18.249    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.373 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997    19.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.494 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658    20.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124    20.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670    21.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303    21.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433    22.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124    22.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.125    23.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I3_O)        0.124    23.480 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[8]_i_1/O
                         net (fo=1, routed)           0.000    23.480    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[8]
    SLICE_X87Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558    48.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X87Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]/C
                         clock pessimism              0.467    48.880    
                         clock uncertainty           -0.093    48.787    
    SLICE_X87Y13         FDCE (Setup_fdce_C_D)        0.031    48.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                         -23.480    
  -------------------------------------------------------------------
                         slack                                 25.338    

Slack (MET) :             25.373ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.339ns  (logic 7.721ns (31.723%)  route 16.618ns (68.277%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 48.413 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458     8.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702     9.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982    11.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444    11.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352    13.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000    13.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000    13.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253    15.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308    15.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267    16.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332    17.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448    17.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550    18.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.096    19.589    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I4_O)        0.124    19.713 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796/O
                         net (fo=1, routed)           0.000    19.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    19.958 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558/O
                         net (fo=1, routed)           0.000    19.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558_n_0
    SLICE_X81Y43         MUXF8 (Prop_muxf8_I0_O)      0.104    20.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317/O
                         net (fo=1, routed)           0.882    20.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317_n_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I1_O)        0.316    21.261 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129/O
                         net (fo=1, routed)           0.000    21.261    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129_n_0
    SLICE_X76Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    21.478 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51/O
                         net (fo=1, routed)           0.000    21.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51_n_0
    SLICE_X76Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    21.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          0.944    22.515    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X68Y45         LUT6 (Prop_lut6_I2_O)        0.316    22.831 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3/O
                         net (fo=1, routed)           0.490    23.321    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3_n_0
    SLICE_X68Y45         LUT5 (Prop_lut5_I2_O)        0.124    23.445 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_1/O
                         net (fo=1, routed)           0.000    23.445    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[27]
    SLICE_X68Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558    48.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X68Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/C
                         clock pessimism              0.467    48.880    
                         clock uncertainty           -0.093    48.787    
    SLICE_X68Y45         FDCE (Setup_fdce_C_D)        0.031    48.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                         -23.445    
  -------------------------------------------------------------------
                         slack                                 25.373    

Slack (MET) :             25.374ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.335ns  (logic 7.759ns (31.884%)  route 16.576ns (68.116%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 48.413 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254     3.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124     3.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443     5.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000     5.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     6.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457     6.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313     6.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458     8.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702     9.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982    11.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444    11.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352    13.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124    13.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000    13.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000    13.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253    15.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308    15.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267    16.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332    17.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448    17.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550    18.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.074    19.567    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I4_O)        0.124    19.691 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832/O
                         net (fo=1, routed)           0.000    19.691    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832_n_0
    SLICE_X83Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    19.936 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576/O
                         net (fo=1, routed)           0.000    19.936    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576_n_0
    SLICE_X83Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    20.040 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326/O
                         net (fo=1, routed)           0.971    21.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I3_O)        0.316    21.327 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    21.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I1_O)      0.245    21.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    21.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    21.676 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.923    22.599    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X69Y44         LUT6 (Prop_lut6_I4_O)        0.316    22.915 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3/O
                         net (fo=1, routed)           0.403    23.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3_n_0
    SLICE_X69Y44         LUT5 (Prop_lut5_I2_O)        0.124    23.442 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_1/O
                         net (fo=1, routed)           0.000    23.442    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[7]
    SLICE_X69Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558    48.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X69Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/C
                         clock pessimism              0.467    48.880    
                         clock uncertainty           -0.093    48.787    
    SLICE_X69Y44         FDCE (Setup_fdce_C_D)        0.029    48.816    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]
  -------------------------------------------------------------------
                         required time                         48.816    
                         arrival time                         -23.442    
  -------------------------------------------------------------------
                         slack                                 25.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.420    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.858    -0.857    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.617    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.075    -0.542    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.420    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.859    -0.856    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.617    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.075    -0.542    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.606    -0.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X97Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[10]/Q
                         net (fo=2, routed)           0.087    -0.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[10]
    SLICE_X96Y31         LUT4 (Prop_lut4_I1_O)        0.048    -0.325 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[74]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[74]_i_1_n_0
    SLICE_X96Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.874    -0.841    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X96Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X96Y31         FDCE (Hold_fdce_C_D)         0.133    -0.456    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.571    -0.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X59Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[17]/Q
                         net (fo=2, routed)           0.087    -0.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[17]
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.048    -0.360 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[81]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[81]_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.837    -0.878    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X58Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]/C
                         clock pessimism              0.255    -0.624    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.133    -0.491    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.592    -0.616    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.409    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.860    -0.855    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.616    
    SLICE_X24Y1          FDRE (Hold_fdre_C_D)         0.075    -0.541    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.590    -0.618    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X83Y0          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1][20]/Q
                         net (fo=1, routed)           0.087    -0.389    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1]_2[20]
    SLICE_X82Y0          LUT3 (Prop_lut3_I0_O)        0.045    -0.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/m_axil_araddr[20]_INST_0/O
                         net (fo=1, routed)           0.000    -0.344    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[20]
    SLICE_X82Y0          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.859    -0.856    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X82Y0          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X82Y0          FDRE (Hold_fdre_C_D)         0.120    -0.485    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.563    -0.645    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X37Y2          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][8]/Q
                         net (fo=1, routed)           0.087    -0.416    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0]_3[8]
    SLICE_X36Y2          LUT3 (Prop_lut3_I2_O)        0.045    -0.371 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/m_axil_araddr[8]_INST_0/O
                         net (fo=1, routed)           0.000    -0.371    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[8]
    SLICE_X36Y2          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y2          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                         clock pessimism              0.254    -0.632    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.120    -0.512    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.611    -0.597    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/clk
    SLICE_X103Y12        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y12        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[31]_3[0]
    SLICE_X102Y12        LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[0]
    SLICE_X102Y12        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.880    -0.835    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X102Y12        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X102Y12        FDCE (Hold_fdce_C_D)         0.121    -0.463    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.564    -0.644    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y3          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.430    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_0[0]
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.045    -0.385 r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.385    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg_0
    SLICE_X33Y3          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y3          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                         clock pessimism              0.255    -0.631    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.092    -0.539    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.523%)  route 0.126ns (40.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.601    -0.607    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X99Y25         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[24]/Q
                         net (fo=2, routed)           0.126    -0.339    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg_n_0_[24]
    SLICE_X94Y25         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pipe0_result_e2_w[24]
    SLICE_X94Y25         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.867    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X94Y25         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X94Y25         FDCE (Hold_fdce_C_D)         0.121    -0.453    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RISCV_demonstrator_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X3Y2      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X1Y2      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X0Y2      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X0Y3      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X3Y8      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y6      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y11     RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y2      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y3      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X22Y35     RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X22Y35     RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X22Y35     RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X22Y35     RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y1      RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0
  To Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RISCV_demonstrator_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.446ns  (logic 7.391ns (30.234%)  route 17.055ns (69.766%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 99.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    99.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   101.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   103.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   103.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   105.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   105.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   105.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   106.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   106.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   106.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859   107.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117   107.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590   108.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332   108.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417   109.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   109.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688   109.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   110.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927   110.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124   111.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968   112.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124   112.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000   112.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245   112.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000   112.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   112.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626   113.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316   113.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905   114.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124   114.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835   115.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124   115.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   115.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214   115.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956   116.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297   116.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422   117.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124   117.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751   118.249    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124   118.373 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997   119.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124   119.494 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658   120.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124   120.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   120.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   120.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670   121.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303   121.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433   122.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124   122.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.198   123.429    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X88Y12         LUT6 (Prop_lut6_I0_O)        0.124   123.553 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[20]_i_1/O
                         net (fo=1, routed)           0.000   123.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[20]
    SLICE_X88Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X88Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]/C
                         clock pessimism              0.467   123.881    
                         clock uncertainty           -0.093   123.788    
    SLICE_X88Y12         FDCE (Setup_fdce_C_D)        0.029   123.817    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]
  -------------------------------------------------------------------
                         required time                        123.817    
                         arrival time                        -123.553    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.443ns  (logic 7.721ns (31.588%)  route 16.722ns (68.412%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 123.412 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 99.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    99.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   101.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   103.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   103.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   105.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   105.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   105.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   106.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   106.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   106.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711   107.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124   107.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458   108.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124   108.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885   109.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124   109.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702   109.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   110.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982   111.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124   111.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444   111.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124   111.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352   113.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124   113.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000   113.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000   113.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000   113.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253   115.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308   115.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267   116.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332   117.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448   117.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124   117.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550   118.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124   118.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.096   119.589    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I4_O)        0.124   119.713 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796/O
                         net (fo=1, routed)           0.000   119.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.245   119.958 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558/O
                         net (fo=1, routed)           0.000   119.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558_n_0
    SLICE_X81Y43         MUXF8 (Prop_muxf8_I0_O)      0.104   120.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317/O
                         net (fo=1, routed)           0.882   120.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317_n_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I1_O)        0.316   121.261 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129/O
                         net (fo=1, routed)           0.000   121.261    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129_n_0
    SLICE_X76Y43         MUXF7 (Prop_muxf7_I1_O)      0.217   121.478 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51/O
                         net (fo=1, routed)           0.000   121.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51_n_0
    SLICE_X76Y43         MUXF8 (Prop_muxf8_I1_O)      0.094   121.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          1.130   122.702    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X67Y45         LUT6 (Prop_lut6_I2_O)        0.316   123.018 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[9]_i_3/O
                         net (fo=1, routed)           0.407   123.425    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[9]_i_3_n_0
    SLICE_X67Y45         LUT5 (Prop_lut5_I2_O)        0.124   123.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[9]_i_1/O
                         net (fo=1, routed)           0.000   123.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[8]
    SLICE_X67Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.557   123.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X67Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]/C
                         clock pessimism              0.467   123.879    
                         clock uncertainty           -0.093   123.786    
    SLICE_X67Y45         FDCE (Setup_fdce_C_D)        0.031   123.817    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]
  -------------------------------------------------------------------
                         required time                        123.817    
                         arrival time                        -123.549    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.409ns  (logic 7.721ns (31.632%)  route 16.688ns (68.368%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 99.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    99.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   101.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   103.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   103.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   105.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   105.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   105.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   106.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   106.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   106.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711   107.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124   107.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458   108.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124   108.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885   109.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124   109.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702   109.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   110.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982   111.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124   111.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444   111.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124   111.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352   113.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124   113.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000   113.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000   113.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000   113.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253   115.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308   115.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267   116.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332   117.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448   117.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124   117.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550   118.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124   118.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.096   119.589    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I4_O)        0.124   119.713 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796/O
                         net (fo=1, routed)           0.000   119.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.245   119.958 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558/O
                         net (fo=1, routed)           0.000   119.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558_n_0
    SLICE_X81Y43         MUXF8 (Prop_muxf8_I0_O)      0.104   120.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317/O
                         net (fo=1, routed)           0.882   120.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317_n_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I1_O)        0.316   121.261 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129/O
                         net (fo=1, routed)           0.000   121.261    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129_n_0
    SLICE_X76Y43         MUXF7 (Prop_muxf7_I1_O)      0.217   121.478 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51/O
                         net (fo=1, routed)           0.000   121.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51_n_0
    SLICE_X76Y43         MUXF8 (Prop_muxf8_I1_O)      0.094   121.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          0.967   122.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I2_O)        0.316   122.855 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[3]_i_3/O
                         net (fo=1, routed)           0.537   123.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[3]_i_3_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.124   123.515 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[3]_i_1/O
                         net (fo=1, routed)           0.000   123.515    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[2]
    SLICE_X68Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X68Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]/C
                         clock pessimism              0.467   123.881    
                         clock uncertainty           -0.093   123.788    
    SLICE_X68Y47         FDCE (Setup_fdce_C_D)        0.031   123.819    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]
  -------------------------------------------------------------------
                         required time                        123.819    
                         arrival time                        -123.515    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.403ns  (logic 7.391ns (30.287%)  route 17.012ns (69.713%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 123.413 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 99.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    99.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   101.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   103.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   103.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   105.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   105.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   105.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   106.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   106.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   106.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859   107.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117   107.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590   108.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332   108.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417   109.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   109.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688   109.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   110.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927   110.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124   111.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968   112.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124   112.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000   112.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245   112.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000   112.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   112.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626   113.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316   113.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905   114.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124   114.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835   115.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124   115.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   115.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214   115.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956   116.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297   116.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422   117.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124   117.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751   118.249    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124   118.373 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997   119.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124   119.494 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658   120.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124   120.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   120.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   120.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670   121.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303   121.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433   122.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124   122.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.155   123.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I0_O)        0.124   123.509 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[21]_i_1/O
                         net (fo=1, routed)           0.000   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[21]
    SLICE_X88Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   123.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X88Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]/C
                         clock pessimism              0.467   123.880    
                         clock uncertainty           -0.093   123.787    
    SLICE_X88Y13         FDCE (Setup_fdce_C_D)        0.029   123.816    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]
  -------------------------------------------------------------------
                         required time                        123.816    
                         arrival time                        -123.509    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.401ns  (logic 7.759ns (31.798%)  route 16.642ns (68.202%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 123.412 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 99.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    99.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   101.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   103.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   103.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   105.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   105.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   105.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   106.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   106.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   106.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711   107.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124   107.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458   108.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124   108.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885   109.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124   109.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702   109.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   110.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982   111.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124   111.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444   111.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124   111.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352   113.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124   113.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000   113.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000   113.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000   113.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253   115.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308   115.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267   116.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332   117.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448   117.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124   117.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550   118.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124   118.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.074   119.567    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I4_O)        0.124   119.691 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832/O
                         net (fo=1, routed)           0.000   119.691    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832_n_0
    SLICE_X83Y40         MUXF7 (Prop_muxf7_I1_O)      0.245   119.936 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576/O
                         net (fo=1, routed)           0.000   119.936    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576_n_0
    SLICE_X83Y40         MUXF8 (Prop_muxf8_I0_O)      0.104   120.040 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326/O
                         net (fo=1, routed)           0.971   121.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I3_O)        0.316   121.327 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000   121.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I1_O)      0.245   121.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000   121.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.104   121.676 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.958   122.634    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.316   122.950 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3/O
                         net (fo=1, routed)           0.433   123.383    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3_n_0
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124   123.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_1/O
                         net (fo=1, routed)           0.000   123.507    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[18]
    SLICE_X65Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.557   123.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X65Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/C
                         clock pessimism              0.467   123.879    
                         clock uncertainty           -0.093   123.786    
    SLICE_X65Y43         FDCE (Setup_fdce_C_D)        0.029   123.815    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]
  -------------------------------------------------------------------
                         required time                        123.815    
                         arrival time                        -123.507    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.401ns  (logic 7.759ns (31.798%)  route 16.642ns (68.202%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 123.413 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 99.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    99.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   101.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   103.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   103.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   105.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   105.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   105.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   106.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   106.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   106.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711   107.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124   107.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458   108.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124   108.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885   109.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124   109.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702   109.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   110.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982   111.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124   111.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444   111.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124   111.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352   113.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124   113.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000   113.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000   113.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000   113.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253   115.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308   115.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267   116.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332   117.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448   117.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124   117.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550   118.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124   118.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.074   119.567    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I4_O)        0.124   119.691 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832/O
                         net (fo=1, routed)           0.000   119.691    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832_n_0
    SLICE_X83Y40         MUXF7 (Prop_muxf7_I1_O)      0.245   119.936 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576/O
                         net (fo=1, routed)           0.000   119.936    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576_n_0
    SLICE_X83Y40         MUXF8 (Prop_muxf8_I0_O)      0.104   120.040 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326/O
                         net (fo=1, routed)           0.971   121.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I3_O)        0.316   121.327 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000   121.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I1_O)      0.245   121.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000   121.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.104   121.676 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.812   122.488    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X68Y43         LUT6 (Prop_lut6_I4_O)        0.316   122.804 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3/O
                         net (fo=1, routed)           0.579   123.383    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I2_O)        0.124   123.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_1/O
                         net (fo=1, routed)           0.000   123.507    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[4]
    SLICE_X69Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   123.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X69Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/C
                         clock pessimism              0.467   123.880    
                         clock uncertainty           -0.093   123.787    
    SLICE_X69Y43         FDCE (Setup_fdce_C_D)        0.032   123.819    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]
  -------------------------------------------------------------------
                         required time                        123.819    
                         arrival time                        -123.507    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.398ns  (logic 7.391ns (30.294%)  route 17.007ns (69.706%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 99.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    99.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   101.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   103.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   103.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   105.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   105.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   105.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   106.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   106.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   106.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859   107.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117   107.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590   108.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332   108.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417   109.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   109.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688   109.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   110.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927   110.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124   111.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968   112.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124   112.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000   112.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245   112.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000   112.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   112.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626   113.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316   113.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905   114.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124   114.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835   115.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124   115.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   115.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214   115.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956   116.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297   116.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422   117.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124   117.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751   118.249    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124   118.373 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997   119.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124   119.494 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658   120.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124   120.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   120.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   120.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670   121.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303   121.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433   122.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124   122.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.149   123.380    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X87Y12         LUT6 (Prop_lut6_I3_O)        0.124   123.504 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[11]_i_1/O
                         net (fo=1, routed)           0.000   123.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[11]
    SLICE_X87Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X87Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/C
                         clock pessimism              0.467   123.881    
                         clock uncertainty           -0.093   123.788    
    SLICE_X87Y12         FDCE (Setup_fdce_C_D)        0.029   123.817    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]
  -------------------------------------------------------------------
                         required time                        123.817    
                         arrival time                        -123.504    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.373ns  (logic 7.391ns (30.324%)  route 16.982ns (69.676%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 123.413 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 99.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    99.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   101.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   103.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   103.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   105.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   105.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   105.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   106.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   106.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   106.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859   107.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117   107.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590   108.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332   108.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417   109.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   109.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688   109.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   110.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927   110.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124   111.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968   112.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124   112.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000   112.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245   112.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000   112.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   112.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626   113.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316   113.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905   114.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124   114.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835   115.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124   115.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   115.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214   115.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956   116.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297   116.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422   117.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124   117.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751   118.249    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124   118.373 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997   119.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124   119.494 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658   120.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124   120.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   120.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   120.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670   121.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303   121.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433   122.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124   122.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.125   123.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I3_O)        0.124   123.480 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[8]_i_1/O
                         net (fo=1, routed)           0.000   123.480    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[8]
    SLICE_X87Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   123.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X87Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]/C
                         clock pessimism              0.467   123.880    
                         clock uncertainty           -0.093   123.787    
    SLICE_X87Y13         FDCE (Setup_fdce_C_D)        0.031   123.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]
  -------------------------------------------------------------------
                         required time                        123.818    
                         arrival time                        -123.480    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.339ns  (logic 7.721ns (31.723%)  route 16.618ns (68.277%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 123.413 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 99.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    99.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   101.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   103.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   103.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   105.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   105.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   105.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   106.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   106.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   106.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711   107.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124   107.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458   108.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124   108.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885   109.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124   109.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702   109.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   110.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982   111.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124   111.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444   111.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124   111.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352   113.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124   113.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000   113.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000   113.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000   113.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253   115.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308   115.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267   116.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332   117.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448   117.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124   117.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550   118.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124   118.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.096   119.589    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I4_O)        0.124   119.713 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796/O
                         net (fo=1, routed)           0.000   119.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.245   119.958 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558/O
                         net (fo=1, routed)           0.000   119.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558_n_0
    SLICE_X81Y43         MUXF8 (Prop_muxf8_I0_O)      0.104   120.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317/O
                         net (fo=1, routed)           0.882   120.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317_n_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I1_O)        0.316   121.261 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129/O
                         net (fo=1, routed)           0.000   121.261    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129_n_0
    SLICE_X76Y43         MUXF7 (Prop_muxf7_I1_O)      0.217   121.478 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51/O
                         net (fo=1, routed)           0.000   121.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51_n_0
    SLICE_X76Y43         MUXF8 (Prop_muxf8_I1_O)      0.094   121.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          0.944   122.515    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X68Y45         LUT6 (Prop_lut6_I2_O)        0.316   122.831 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3/O
                         net (fo=1, routed)           0.490   123.321    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3_n_0
    SLICE_X68Y45         LUT5 (Prop_lut5_I2_O)        0.124   123.445 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_1/O
                         net (fo=1, routed)           0.000   123.445    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[27]
    SLICE_X68Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   123.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X68Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/C
                         clock pessimism              0.467   123.880    
                         clock uncertainty           -0.093   123.787    
    SLICE_X68Y45         FDCE (Setup_fdce_C_D)        0.031   123.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]
  -------------------------------------------------------------------
                         required time                        123.818    
                         arrival time                        -123.445    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.335ns  (logic 7.759ns (31.884%)  route 16.576ns (68.116%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 123.413 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 99.106 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798    99.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   101.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   103.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   103.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   105.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   105.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   105.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   106.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   106.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   106.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711   107.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124   107.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458   108.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124   108.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885   109.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124   109.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702   109.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   110.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982   111.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124   111.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444   111.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124   111.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352   113.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124   113.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000   113.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000   113.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000   113.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253   115.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308   115.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267   116.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332   117.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448   117.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124   117.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550   118.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124   118.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.074   119.567    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I4_O)        0.124   119.691 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832/O
                         net (fo=1, routed)           0.000   119.691    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832_n_0
    SLICE_X83Y40         MUXF7 (Prop_muxf7_I1_O)      0.245   119.936 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576/O
                         net (fo=1, routed)           0.000   119.936    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576_n_0
    SLICE_X83Y40         MUXF8 (Prop_muxf8_I0_O)      0.104   120.040 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326/O
                         net (fo=1, routed)           0.971   121.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I3_O)        0.316   121.327 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000   121.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I1_O)      0.245   121.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000   121.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.104   121.676 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.923   122.599    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X69Y44         LUT6 (Prop_lut6_I4_O)        0.316   122.915 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3/O
                         net (fo=1, routed)           0.403   123.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3_n_0
    SLICE_X69Y44         LUT5 (Prop_lut5_I2_O)        0.124   123.442 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_1/O
                         net (fo=1, routed)           0.000   123.442    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[7]
    SLICE_X69Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   123.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X69Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/C
                         clock pessimism              0.467   123.880    
                         clock uncertainty           -0.093   123.787    
    SLICE_X69Y44         FDCE (Setup_fdce_C_D)        0.029   123.816    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]
  -------------------------------------------------------------------
                         required time                        123.816    
                         arrival time                        -123.442    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.420    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.858    -0.857    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.617    
                         clock uncertainty            0.093    -0.523    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.075    -0.448    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.420    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.859    -0.856    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.617    
                         clock uncertainty            0.093    -0.523    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.075    -0.448    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.606    -0.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X97Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[10]/Q
                         net (fo=2, routed)           0.087    -0.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[10]
    SLICE_X96Y31         LUT4 (Prop_lut4_I1_O)        0.048    -0.325 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[74]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[74]_i_1_n_0
    SLICE_X96Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.874    -0.841    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X96Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]/C
                         clock pessimism              0.253    -0.589    
                         clock uncertainty            0.093    -0.495    
    SLICE_X96Y31         FDCE (Hold_fdce_C_D)         0.133    -0.362    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.571    -0.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X59Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[17]/Q
                         net (fo=2, routed)           0.087    -0.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[17]
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.048    -0.360 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[81]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[81]_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.837    -0.878    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X58Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]/C
                         clock pessimism              0.255    -0.624    
                         clock uncertainty            0.093    -0.530    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.133    -0.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.592    -0.616    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.409    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.860    -0.855    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.093    -0.522    
    SLICE_X24Y1          FDRE (Hold_fdre_C_D)         0.075    -0.447    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.590    -0.618    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X83Y0          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1][20]/Q
                         net (fo=1, routed)           0.087    -0.389    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1]_2[20]
    SLICE_X82Y0          LUT3 (Prop_lut3_I0_O)        0.045    -0.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/m_axil_araddr[20]_INST_0/O
                         net (fo=1, routed)           0.000    -0.344    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[20]
    SLICE_X82Y0          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.859    -0.856    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X82Y0          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.093    -0.511    
    SLICE_X82Y0          FDRE (Hold_fdre_C_D)         0.120    -0.391    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.563    -0.645    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X37Y2          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][8]/Q
                         net (fo=1, routed)           0.087    -0.416    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0]_3[8]
    SLICE_X36Y2          LUT3 (Prop_lut3_I2_O)        0.045    -0.371 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/m_axil_araddr[8]_INST_0/O
                         net (fo=1, routed)           0.000    -0.371    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[8]
    SLICE_X36Y2          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y2          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                         clock pessimism              0.254    -0.632    
                         clock uncertainty            0.093    -0.538    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.120    -0.418    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.611    -0.597    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/clk
    SLICE_X103Y12        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y12        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[31]_3[0]
    SLICE_X102Y12        LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[0]
    SLICE_X102Y12        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.880    -0.835    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X102Y12        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.093    -0.490    
    SLICE_X102Y12        FDCE (Hold_fdce_C_D)         0.121    -0.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.564    -0.644    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y3          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.430    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_0[0]
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.045    -0.385 r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.385    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg_0
    SLICE_X33Y3          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y3          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                         clock pessimism              0.255    -0.631    
                         clock uncertainty            0.093    -0.537    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.092    -0.445    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.523%)  route 0.126ns (40.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.601    -0.607    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X99Y25         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[24]/Q
                         net (fo=2, routed)           0.126    -0.339    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg_n_0_[24]
    SLICE_X94Y25         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pipe0_result_e2_w[24]
    SLICE_X94Y25         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.867    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X94Y25         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.093    -0.480    
    SLICE_X94Y25         FDCE (Hold_fdce_C_D)         0.121    -0.359    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.446ns  (logic 7.391ns (30.234%)  route 17.055ns (69.766%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 148.414 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 124.106 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798   124.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   126.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   128.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   128.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   130.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   130.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   130.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   131.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   131.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   131.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859   132.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117   132.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590   133.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332   133.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417   134.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   134.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688   134.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   135.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927   135.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124   136.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968   137.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124   137.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000   137.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245   137.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000   137.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   137.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626   138.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316   138.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905   139.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124   139.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835   140.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124   140.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   140.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214   140.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956   141.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297   141.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422   142.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124   142.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751   143.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124   143.372 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997   144.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124   144.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658   145.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124   145.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   145.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   145.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670   146.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303   146.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433   147.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124   147.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.198   148.428    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X88Y12         LUT6 (Prop_lut6_I0_O)        0.124   148.552 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[20]_i_1/O
                         net (fo=1, routed)           0.000   148.552    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[20]
    SLICE_X88Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.559   148.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X88Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]/C
                         clock pessimism              0.467   148.881    
                         clock uncertainty           -0.093   148.788    
    SLICE_X88Y12         FDCE (Setup_fdce_C_D)        0.029   148.817    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[20]
  -------------------------------------------------------------------
                         required time                        148.817    
                         arrival time                        -148.553    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.443ns  (logic 7.721ns (31.588%)  route 16.722ns (68.412%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 148.412 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 124.106 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798   124.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   126.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   128.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   128.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   130.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   130.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   130.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   131.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   131.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   131.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711   132.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124   132.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458   133.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124   133.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885   134.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124   134.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702   134.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   135.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982   136.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124   136.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444   136.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124   136.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352   138.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124   138.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000   138.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000   138.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253   140.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308   140.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267   141.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332   142.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448   142.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124   142.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550   143.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124   143.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.096   144.589    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I4_O)        0.124   144.713 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796/O
                         net (fo=1, routed)           0.000   144.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.245   144.958 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558/O
                         net (fo=1, routed)           0.000   144.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558_n_0
    SLICE_X81Y43         MUXF8 (Prop_muxf8_I0_O)      0.104   145.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317/O
                         net (fo=1, routed)           0.882   145.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317_n_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I1_O)        0.316   146.261 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129/O
                         net (fo=1, routed)           0.000   146.261    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129_n_0
    SLICE_X76Y43         MUXF7 (Prop_muxf7_I1_O)      0.217   146.478 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51/O
                         net (fo=1, routed)           0.000   146.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51_n_0
    SLICE_X76Y43         MUXF8 (Prop_muxf8_I1_O)      0.094   146.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          1.130   147.702    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X67Y45         LUT6 (Prop_lut6_I2_O)        0.316   148.018 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[9]_i_3/O
                         net (fo=1, routed)           0.407   148.425    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[9]_i_3_n_0
    SLICE_X67Y45         LUT5 (Prop_lut5_I2_O)        0.124   148.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[9]_i_1/O
                         net (fo=1, routed)           0.000   148.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[8]
    SLICE_X67Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.557   148.412    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X67Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]/C
                         clock pessimism              0.467   148.879    
                         clock uncertainty           -0.093   148.786    
    SLICE_X67Y45         FDCE (Setup_fdce_C_D)        0.031   148.817    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[9]
  -------------------------------------------------------------------
                         required time                        148.817    
                         arrival time                        -148.549    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.409ns  (logic 7.721ns (31.632%)  route 16.688ns (68.368%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 148.414 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 124.106 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798   124.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   126.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   128.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   128.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   130.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   130.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   130.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   131.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   131.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   131.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711   132.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124   132.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458   133.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124   133.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885   134.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124   134.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702   134.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   135.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982   136.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124   136.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444   136.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124   136.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352   138.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124   138.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000   138.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000   138.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253   140.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308   140.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267   141.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332   142.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448   142.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124   142.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550   143.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124   143.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.096   144.589    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I4_O)        0.124   144.713 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796/O
                         net (fo=1, routed)           0.000   144.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.245   144.958 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558/O
                         net (fo=1, routed)           0.000   144.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558_n_0
    SLICE_X81Y43         MUXF8 (Prop_muxf8_I0_O)      0.104   145.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317/O
                         net (fo=1, routed)           0.882   145.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317_n_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I1_O)        0.316   146.261 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129/O
                         net (fo=1, routed)           0.000   146.261    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129_n_0
    SLICE_X76Y43         MUXF7 (Prop_muxf7_I1_O)      0.217   146.478 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51/O
                         net (fo=1, routed)           0.000   146.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51_n_0
    SLICE_X76Y43         MUXF8 (Prop_muxf8_I1_O)      0.094   146.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          0.967   147.538    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I2_O)        0.316   147.854 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[3]_i_3/O
                         net (fo=1, routed)           0.537   148.391    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[3]_i_3_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.124   148.515 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[3]_i_1/O
                         net (fo=1, routed)           0.000   148.515    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[2]
    SLICE_X68Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.559   148.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X68Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]/C
                         clock pessimism              0.467   148.881    
                         clock uncertainty           -0.093   148.788    
    SLICE_X68Y47         FDCE (Setup_fdce_C_D)        0.031   148.819    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[3]
  -------------------------------------------------------------------
                         required time                        148.819    
                         arrival time                        -148.515    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.403ns  (logic 7.391ns (30.287%)  route 17.012ns (69.713%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 148.413 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 124.106 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798   124.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   126.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   128.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   128.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   130.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   130.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   130.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   131.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   131.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   131.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859   132.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117   132.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590   133.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332   133.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417   134.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   134.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688   134.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   135.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927   135.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124   136.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968   137.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124   137.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000   137.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245   137.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000   137.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   137.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626   138.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316   138.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905   139.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124   139.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835   140.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124   140.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   140.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214   140.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956   141.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297   141.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422   142.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124   142.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751   143.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124   143.372 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997   144.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124   144.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658   145.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124   145.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   145.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   145.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670   146.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303   146.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433   147.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124   147.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.155   148.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X88Y13         LUT6 (Prop_lut6_I0_O)        0.124   148.509 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[21]_i_1/O
                         net (fo=1, routed)           0.000   148.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[21]
    SLICE_X88Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   148.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X88Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]/C
                         clock pessimism              0.467   148.880    
                         clock uncertainty           -0.093   148.787    
    SLICE_X88Y13         FDCE (Setup_fdce_C_D)        0.029   148.816    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[21]
  -------------------------------------------------------------------
                         required time                        148.816    
                         arrival time                        -148.509    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.401ns  (logic 7.759ns (31.798%)  route 16.642ns (68.202%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 148.412 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 124.106 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798   124.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   126.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   128.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   128.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   130.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   130.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   130.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   131.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   131.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   131.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711   132.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124   132.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458   133.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124   133.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885   134.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124   134.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702   134.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   135.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982   136.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124   136.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444   136.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124   136.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352   138.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124   138.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000   138.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000   138.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253   140.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308   140.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267   141.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332   142.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448   142.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124   142.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550   143.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124   143.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.074   144.567    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I4_O)        0.124   144.691 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832/O
                         net (fo=1, routed)           0.000   144.691    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832_n_0
    SLICE_X83Y40         MUXF7 (Prop_muxf7_I1_O)      0.245   144.936 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576/O
                         net (fo=1, routed)           0.000   144.936    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576_n_0
    SLICE_X83Y40         MUXF8 (Prop_muxf8_I0_O)      0.104   145.040 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326/O
                         net (fo=1, routed)           0.971   146.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I3_O)        0.316   146.327 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000   146.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I1_O)      0.245   146.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000   146.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.104   146.676 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.958   147.634    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I4_O)        0.316   147.950 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3/O
                         net (fo=1, routed)           0.433   148.383    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3_n_0
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124   148.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_1/O
                         net (fo=1, routed)           0.000   148.507    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[18]
    SLICE_X65Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.557   148.412    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X65Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/C
                         clock pessimism              0.467   148.879    
                         clock uncertainty           -0.093   148.786    
    SLICE_X65Y43         FDCE (Setup_fdce_C_D)        0.029   148.815    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]
  -------------------------------------------------------------------
                         required time                        148.815    
                         arrival time                        -148.507    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.401ns  (logic 7.759ns (31.798%)  route 16.642ns (68.202%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 148.413 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 124.106 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798   124.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   126.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   128.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   128.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   130.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   130.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   130.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   131.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   131.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   131.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711   132.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124   132.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458   133.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124   133.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885   134.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124   134.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702   134.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   135.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982   136.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124   136.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444   136.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124   136.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352   138.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124   138.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000   138.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000   138.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253   140.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308   140.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267   141.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332   142.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448   142.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124   142.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550   143.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124   143.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.074   144.567    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I4_O)        0.124   144.691 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832/O
                         net (fo=1, routed)           0.000   144.691    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832_n_0
    SLICE_X83Y40         MUXF7 (Prop_muxf7_I1_O)      0.245   144.936 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576/O
                         net (fo=1, routed)           0.000   144.936    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576_n_0
    SLICE_X83Y40         MUXF8 (Prop_muxf8_I0_O)      0.104   145.040 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326/O
                         net (fo=1, routed)           0.971   146.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I3_O)        0.316   146.327 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000   146.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I1_O)      0.245   146.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000   146.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.104   146.676 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.812   147.488    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X68Y43         LUT6 (Prop_lut6_I4_O)        0.316   147.804 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3/O
                         net (fo=1, routed)           0.579   148.383    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I2_O)        0.124   148.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_1/O
                         net (fo=1, routed)           0.000   148.507    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[4]
    SLICE_X69Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   148.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X69Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/C
                         clock pessimism              0.467   148.880    
                         clock uncertainty           -0.093   148.787    
    SLICE_X69Y43         FDCE (Setup_fdce_C_D)        0.032   148.819    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]
  -------------------------------------------------------------------
                         required time                        148.819    
                         arrival time                        -148.507    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.398ns  (logic 7.391ns (30.294%)  route 17.007ns (69.706%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 148.414 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 124.106 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798   124.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   126.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   128.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   128.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   130.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   130.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   130.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   131.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   131.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   131.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859   132.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117   132.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590   133.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332   133.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417   134.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   134.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688   134.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   135.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927   135.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124   136.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968   137.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124   137.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000   137.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245   137.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000   137.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   137.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626   138.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316   138.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905   139.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124   139.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835   140.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124   140.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   140.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214   140.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956   141.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297   141.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422   142.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124   142.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751   143.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124   143.372 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997   144.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124   144.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658   145.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124   145.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   145.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   145.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670   146.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303   146.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433   147.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124   147.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.149   148.380    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X87Y12         LUT6 (Prop_lut6_I3_O)        0.124   148.504 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[11]_i_1/O
                         net (fo=1, routed)           0.000   148.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[11]
    SLICE_X87Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.559   148.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X87Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/C
                         clock pessimism              0.467   148.881    
                         clock uncertainty           -0.093   148.788    
    SLICE_X87Y12         FDCE (Setup_fdce_C_D)        0.029   148.817    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]
  -------------------------------------------------------------------
                         required time                        148.817    
                         arrival time                        -148.504    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.373ns  (logic 7.391ns (30.324%)  route 16.982ns (69.676%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=16 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 148.413 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 124.106 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798   124.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   126.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   128.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   128.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   130.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   130.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   130.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   131.041 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   131.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   131.811 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.859   132.670    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X70Y18         LUT2 (Prop_lut2_I0_O)        0.117   132.787 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.590   133.377    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.332   133.709 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.417   134.126    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   134.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.688   134.938    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X67Y18         LUT6 (Prop_lut6_I2_O)        0.124   135.062 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.927   135.988    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X70Y17         LUT5 (Prop_lut5_I0_O)        0.124   136.112 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54/O
                         net (fo=4, routed)           0.968   137.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_54_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.124   137.205 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86/O
                         net (fo=1, routed)           0.000   137.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_86_n_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.245   137.450 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38/O
                         net (fo=1, routed)           0.000   137.450    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_38_n_0
    SLICE_X63Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   137.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16/O
                         net (fo=1, routed)           0.626   138.179    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_16_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.316   138.495 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7/O
                         net (fo=35, routed)          0.905   139.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_7_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124   139.524 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110/O
                         net (fo=3, routed)           0.835   140.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_110_n_0
    SLICE_X66Y19         LUT6 (Prop_lut6_I1_O)        0.124   140.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   140.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X66Y19         MUXF7 (Prop_muxf7_I1_O)      0.214   140.698 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.956   141.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X71Y17         LUT6 (Prop_lut6_I5_O)        0.297   141.951 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.422   142.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X73Y17         LUT6 (Prop_lut6_I2_O)        0.124   142.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.751   143.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124   143.372 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7/O
                         net (fo=6, routed)           0.997   144.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_load_q_i_7_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124   144.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.658   145.152    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X78Y12         LUT6 (Prop_lut6_I3_O)        0.124   145.276 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   145.276    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X78Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   145.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.670   146.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X77Y12         LUT6 (Prop_lut6_I5_O)        0.303   146.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.433   147.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X77Y13         LUT6 (Prop_lut6_I0_O)        0.124   147.230 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.125   148.356    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I3_O)        0.124   148.480 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[8]_i_1/O
                         net (fo=1, routed)           0.000   148.480    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_1[8]
    SLICE_X87Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   148.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X87Y13         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]/C
                         clock pessimism              0.467   148.880    
                         clock uncertainty           -0.093   148.787    
    SLICE_X87Y13         FDCE (Setup_fdce_C_D)        0.031   148.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[8]
  -------------------------------------------------------------------
                         required time                        148.818    
                         arrival time                        -148.480    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.339ns  (logic 7.721ns (31.723%)  route 16.618ns (68.277%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 148.413 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 124.106 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798   124.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   126.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   128.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   128.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   130.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   130.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   130.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   131.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   131.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   131.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711   132.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124   132.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458   133.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124   133.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885   134.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124   134.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702   134.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   135.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982   136.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124   136.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444   136.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124   136.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352   138.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124   138.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000   138.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000   138.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253   140.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308   140.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267   141.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332   142.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448   142.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124   142.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550   143.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124   143.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.096   144.589    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I4_O)        0.124   144.713 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796/O
                         net (fo=1, routed)           0.000   144.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_796_n_0
    SLICE_X81Y43         MUXF7 (Prop_muxf7_I1_O)      0.245   144.958 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558/O
                         net (fo=1, routed)           0.000   144.958    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_558_n_0
    SLICE_X81Y43         MUXF8 (Prop_muxf8_I0_O)      0.104   145.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317/O
                         net (fo=1, routed)           0.882   145.945    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_317_n_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I1_O)        0.316   146.261 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129/O
                         net (fo=1, routed)           0.000   146.261    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_129_n_0
    SLICE_X76Y43         MUXF7 (Prop_muxf7_I1_O)      0.217   146.478 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51/O
                         net (fo=1, routed)           0.000   146.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_51_n_0
    SLICE_X76Y43         MUXF8 (Prop_muxf8_I1_O)      0.094   146.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17/O
                         net (fo=30, routed)          0.944   147.515    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_17_n_0
    SLICE_X68Y45         LUT6 (Prop_lut6_I2_O)        0.316   147.831 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3/O
                         net (fo=1, routed)           0.490   148.321    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3_n_0
    SLICE_X68Y45         LUT5 (Prop_lut5_I2_O)        0.124   148.445 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_1/O
                         net (fo=1, routed)           0.000   148.445    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[27]
    SLICE_X68Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   148.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X68Y45         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/C
                         clock pessimism              0.467   148.880    
                         clock uncertainty           -0.093   148.787    
    SLICE_X68Y45         FDCE (Setup_fdce_C_D)        0.031   148.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]
  -------------------------------------------------------------------
                         required time                        148.818    
                         arrival time                        -148.445    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.335ns  (logic 7.759ns (31.884%)  route 16.576ns (68.116%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 148.413 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 124.106 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.798   124.106    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   126.560 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           2.254   128.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[16]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124   128.938 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23/O
                         net (fo=1, routed)           1.443   130.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_23_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.124   130.505 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8/O
                         net (fo=1, routed)           0.000   130.505    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_8_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536   131.041 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.457   131.498    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.313   131.811 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.711   132.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.124   132.646 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.458   133.104    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124   133.228 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          0.885   134.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.124   134.237 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.702   134.939    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124   135.063 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.982   136.045    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124   136.169 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.444   136.613    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124   136.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.352   138.089    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.124   138.213 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646/O
                         net (fo=1, routed)           0.000   138.213    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_646_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.745 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.745    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_396_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.859 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193/CO[3]
                         net (fo=1, routed)           0.000   138.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_193_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.087 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_76/CO[2]
                         net (fo=40, routed)          1.253   140.340    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14_3[0]
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.308   140.648 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_27/O
                         net (fo=27, routed)          1.267   141.915    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pred_d_q[0]_i_4_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.332   142.247 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           0.448   142.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.124   142.819 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.550   143.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124   143.493 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.074   144.567    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I4_O)        0.124   144.691 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832/O
                         net (fo=1, routed)           0.000   144.691    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_832_n_0
    SLICE_X83Y40         MUXF7 (Prop_muxf7_I1_O)      0.245   144.936 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576/O
                         net (fo=1, routed)           0.000   144.936    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_576_n_0
    SLICE_X83Y40         MUXF8 (Prop_muxf8_I0_O)      0.104   145.040 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326/O
                         net (fo=1, routed)           0.971   146.011    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_326_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I3_O)        0.316   146.327 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000   146.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I1_O)      0.245   146.572 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000   146.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.104   146.676 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.923   147.599    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X69Y44         LUT6 (Prop_lut6_I4_O)        0.316   147.915 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3/O
                         net (fo=1, routed)           0.403   148.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3_n_0
    SLICE_X69Y44         LUT5 (Prop_lut5_I2_O)        0.124   148.442 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_1/O
                         net (fo=1, routed)           0.000   148.442    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[7]
    SLICE_X69Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.558   148.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X69Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/C
                         clock pessimism              0.467   148.880    
                         clock uncertainty           -0.093   148.787    
    SLICE_X69Y44         FDCE (Setup_fdce_C_D)        0.029   148.816    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]
  -------------------------------------------------------------------
                         required time                        148.816    
                         arrival time                        -148.442    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.420    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.858    -0.857    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.617    
                         clock uncertainty            0.093    -0.523    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.075    -0.448    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.420    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.859    -0.856    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.617    
                         clock uncertainty            0.093    -0.523    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.075    -0.448    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.606    -0.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X97Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[10]/Q
                         net (fo=2, routed)           0.087    -0.373    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[10]
    SLICE_X96Y31         LUT4 (Prop_lut4_I1_O)        0.048    -0.325 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[74]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[74]_i_1_n_0
    SLICE_X96Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.874    -0.841    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X96Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]/C
                         clock pessimism              0.253    -0.589    
                         clock uncertainty            0.093    -0.495    
    SLICE_X96Y31         FDCE (Hold_fdce_C_D)         0.133    -0.362    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[74]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.571    -0.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X59Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[17]/Q
                         net (fo=2, routed)           0.087    -0.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[17]
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.048    -0.360 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[81]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[81]_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.837    -0.878    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X58Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]/C
                         clock pessimism              0.255    -0.624    
                         clock uncertainty            0.093    -0.530    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.133    -0.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[81]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.592    -0.616    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.409    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.860    -0.855    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.093    -0.522    
    SLICE_X24Y1          FDRE (Hold_fdre_C_D)         0.075    -0.447    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.590    -0.618    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X83Y0          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1][20]/Q
                         net (fo=1, routed)           0.087    -0.389    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[1]_2[20]
    SLICE_X82Y0          LUT3 (Prop_lut3_I0_O)        0.045    -0.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/m_axil_araddr[20]_INST_0/O
                         net (fo=1, routed)           0.000    -0.344    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[20]
    SLICE_X82Y0          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.859    -0.856    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X82Y0          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.093    -0.511    
    SLICE_X82Y0          FDRE (Hold_fdre_C_D)         0.120    -0.391    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.563    -0.645    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X37Y2          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][8]/Q
                         net (fo=1, routed)           0.087    -0.416    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0]_3[8]
    SLICE_X36Y2          LUT3 (Prop_lut3_I2_O)        0.045    -0.371 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/m_axil_araddr[8]_INST_0/O
                         net (fo=1, routed)           0.000    -0.371    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[8]
    SLICE_X36Y2          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y2          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                         clock pessimism              0.254    -0.632    
                         clock uncertainty            0.093    -0.538    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.120    -0.418    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.611    -0.597    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/clk
    SLICE_X103Y12        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y12        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_div/wb_result_q_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[31]_3[0]
    SLICE_X102Y12        LUT6 (Prop_lut6_I3_O)        0.045    -0.319 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[0]
    SLICE_X102Y12        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.880    -0.835    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X102Y12        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.093    -0.490    
    SLICE_X102Y12        FDCE (Hold_fdce_C_D)         0.121    -0.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.564    -0.644    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y3          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.430    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_0[0]
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.045    -0.385 r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.385    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg_0
    SLICE_X33Y3          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y3          FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                         clock pessimism              0.255    -0.631    
                         clock uncertainty            0.093    -0.537    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.092    -0.445    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.523%)  route 0.126ns (40.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.601    -0.607    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X99Y25         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[24]/Q
                         net (fo=2, routed)           0.126    -0.339    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg_n_0_[24]
    SLICE_X94Y25         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pipe0_result_e2_w[24]
    SLICE_X94Y25         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.867    -0.848    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X94Y25         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.093    -0.480    
    SLICE_X94Y25         FDCE (Hold_fdce_C_D)         0.121    -0.359    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_wb_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.754ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 48.479 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789    17.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624    48.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]/C
                         clock pessimism              0.467    48.946    
                         clock uncertainty           -0.093    48.853    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    48.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]
  -------------------------------------------------------------------
                         required time                         48.494    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                 30.754    

Slack (MET) :             30.754ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 48.479 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789    17.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624    48.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]/C
                         clock pessimism              0.467    48.946    
                         clock uncertainty           -0.093    48.853    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    48.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]
  -------------------------------------------------------------------
                         required time                         48.494    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                 30.754    

Slack (MET) :             30.754ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 48.479 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789    17.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624    48.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]/C
                         clock pessimism              0.467    48.946    
                         clock uncertainty           -0.093    48.853    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    48.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]
  -------------------------------------------------------------------
                         required time                         48.494    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                 30.754    

Slack (MET) :             30.754ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 48.479 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789    17.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624    48.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]/C
                         clock pessimism              0.467    48.946    
                         clock uncertainty           -0.093    48.853    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    48.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]
  -------------------------------------------------------------------
                         required time                         48.494    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                 30.754    

Slack (MET) :             30.795ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 48.479 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746    17.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624    48.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]/C
                         clock pessimism              0.467    48.946    
                         clock uncertainty           -0.093    48.853    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361    48.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]
  -------------------------------------------------------------------
                         required time                         48.492    
                         arrival time                         -17.697    
  -------------------------------------------------------------------
                         slack                                 30.795    

Slack (MET) :             30.795ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 48.479 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746    17.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624    48.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]/C
                         clock pessimism              0.467    48.946    
                         clock uncertainty           -0.093    48.853    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361    48.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]
  -------------------------------------------------------------------
                         required time                         48.492    
                         arrival time                         -17.697    
  -------------------------------------------------------------------
                         slack                                 30.795    

Slack (MET) :             30.795ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 48.479 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746    17.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624    48.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]/C
                         clock pessimism              0.467    48.946    
                         clock uncertainty           -0.093    48.853    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361    48.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]
  -------------------------------------------------------------------
                         required time                         48.492    
                         arrival time                         -17.697    
  -------------------------------------------------------------------
                         slack                                 30.795    

Slack (MET) :             30.795ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 48.479 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746    17.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624    48.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]/C
                         clock pessimism              0.467    48.946    
                         clock uncertainty           -0.093    48.853    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361    48.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]
  -------------------------------------------------------------------
                         required time                         48.492    
                         arrival time                         -17.697    
  -------------------------------------------------------------------
                         slack                                 30.795    

Slack (MET) :             30.802ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.640ns  (logic 0.642ns (3.444%)  route 17.998ns (96.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.738    17.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X102Y40        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.623    48.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X102Y40        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]/C
                         clock pessimism              0.467    48.945    
                         clock uncertainty           -0.093    48.852    
    SLICE_X102Y40        FDPE (Recov_fdpe_C_PRE)     -0.361    48.491    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]
  -------------------------------------------------------------------
                         required time                         48.491    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                 30.802    

Slack (MET) :             30.802ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.640ns  (logic 0.642ns (3.444%)  route 17.998ns (96.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.738    17.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X102Y40        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.623    48.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X102Y40        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]/C
                         clock pessimism              0.467    48.945    
                         clock uncertainty           -0.093    48.852    
    SLICE_X102Y40        FDPE (Recov_fdpe_C_PRE)     -0.361    48.491    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                         48.491    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                 30.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.209ns (13.978%)  route 1.286ns (86.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.735     0.875    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X50Y39         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.823    -0.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X50Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]/C
                         clock pessimism              0.503    -0.389    
    SLICE_X50Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.209ns (13.978%)  route 1.286ns (86.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.735     0.875    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X50Y39         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.823    -0.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X50Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]/C
                         clock pessimism              0.503    -0.389    
    SLICE_X50Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.209ns (15.891%)  route 1.106ns (84.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.555     0.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y12         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.854    -0.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]/C
                         clock pessimism              0.275    -0.587    
    SLICE_X31Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  1.373    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 148.479 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 124.049 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741   124.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518   124.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   125.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   125.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789   142.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   148.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]/C
                         clock pessimism              0.467   148.946    
                         clock uncertainty           -0.093   148.853    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359   148.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]
  -------------------------------------------------------------------
                         required time                        148.494    
                         arrival time                        -142.740    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 148.479 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 124.049 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741   124.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518   124.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   125.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   125.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789   142.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   148.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]/C
                         clock pessimism              0.467   148.946    
                         clock uncertainty           -0.093   148.853    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359   148.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]
  -------------------------------------------------------------------
                         required time                        148.494    
                         arrival time                        -142.740    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 148.479 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 124.049 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741   124.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518   124.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   125.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   125.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789   142.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   148.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]/C
                         clock pessimism              0.467   148.946    
                         clock uncertainty           -0.093   148.853    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359   148.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]
  -------------------------------------------------------------------
                         required time                        148.494    
                         arrival time                        -142.740    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 148.479 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 124.049 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741   124.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518   124.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   125.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   125.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789   142.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   148.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]/C
                         clock pessimism              0.467   148.946    
                         clock uncertainty           -0.093   148.853    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359   148.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]
  -------------------------------------------------------------------
                         required time                        148.494    
                         arrival time                        -142.740    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 148.479 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 124.049 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741   124.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518   124.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   125.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   125.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746   142.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   148.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]/C
                         clock pessimism              0.467   148.946    
                         clock uncertainty           -0.093   148.853    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361   148.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]
  -------------------------------------------------------------------
                         required time                        148.492    
                         arrival time                        -142.697    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 148.479 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 124.049 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741   124.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518   124.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   125.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   125.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746   142.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   148.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]/C
                         clock pessimism              0.467   148.946    
                         clock uncertainty           -0.093   148.853    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361   148.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]
  -------------------------------------------------------------------
                         required time                        148.492    
                         arrival time                        -142.697    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 148.479 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 124.049 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741   124.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518   124.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   125.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   125.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746   142.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   148.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]/C
                         clock pessimism              0.467   148.946    
                         clock uncertainty           -0.093   148.853    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361   148.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]
  -------------------------------------------------------------------
                         required time                        148.492    
                         arrival time                        -142.697    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 148.479 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 124.049 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741   124.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518   124.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   125.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   125.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746   142.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   148.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]/C
                         clock pessimism              0.467   148.946    
                         clock uncertainty           -0.093   148.853    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361   148.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]
  -------------------------------------------------------------------
                         required time                        148.492    
                         arrival time                        -142.697    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        18.640ns  (logic 0.642ns (3.444%)  route 17.998ns (96.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 148.478 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 124.049 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741   124.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518   124.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   125.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   125.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.738   142.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X102Y40        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.623   148.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X102Y40        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]/C
                         clock pessimism              0.467   148.945    
                         clock uncertainty           -0.093   148.852    
    SLICE_X102Y40        FDPE (Recov_fdpe_C_PRE)     -0.361   148.491    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]
  -------------------------------------------------------------------
                         required time                        148.491    
                         arrival time                        -142.689    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        18.640ns  (logic 0.642ns (3.444%)  route 17.998ns (96.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 148.478 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 124.049 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741   124.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518   124.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   125.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   125.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.738   142.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X102Y40        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.623   148.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X102Y40        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]/C
                         clock pessimism              0.467   148.945    
                         clock uncertainty           -0.093   148.852    
    SLICE_X102Y40        FDPE (Recov_fdpe_C_PRE)     -0.361   148.491    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                        148.491    
                         arrival time                        -142.689    
  -------------------------------------------------------------------
                         slack                                  5.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.209ns (13.978%)  route 1.286ns (86.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.735     0.875    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X50Y39         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.823    -0.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X50Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]/C
                         clock pessimism              0.503    -0.389    
                         clock uncertainty            0.093    -0.296    
    SLICE_X50Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.209ns (13.978%)  route 1.286ns (86.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.735     0.875    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X50Y39         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.823    -0.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X50Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]/C
                         clock pessimism              0.503    -0.389    
                         clock uncertainty            0.093    -0.296    
    SLICE_X50Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.209ns (15.891%)  route 1.106ns (84.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.555     0.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y12         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.854    -0.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]/C
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.093    -0.493    
    SLICE_X31Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  1.280    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 99.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    99.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    99.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   100.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789   117.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.093   123.853    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359   123.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]
  -------------------------------------------------------------------
                         required time                        123.494    
                         arrival time                        -117.740    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 99.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    99.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    99.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   100.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789   117.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.093   123.853    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359   123.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]
  -------------------------------------------------------------------
                         required time                        123.494    
                         arrival time                        -117.740    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 99.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    99.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    99.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   100.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789   117.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.093   123.853    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359   123.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]
  -------------------------------------------------------------------
                         required time                        123.494    
                         arrival time                        -117.740    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 99.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    99.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    99.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   100.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789   117.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.093   123.853    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359   123.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]
  -------------------------------------------------------------------
                         required time                        123.494    
                         arrival time                        -117.740    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 99.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    99.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    99.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   100.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746   117.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.093   123.853    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361   123.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]
  -------------------------------------------------------------------
                         required time                        123.492    
                         arrival time                        -117.697    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 99.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    99.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    99.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   100.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746   117.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.093   123.853    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361   123.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]
  -------------------------------------------------------------------
                         required time                        123.492    
                         arrival time                        -117.697    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 99.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    99.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    99.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   100.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746   117.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.093   123.853    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361   123.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]
  -------------------------------------------------------------------
                         required time                        123.492    
                         arrival time                        -117.697    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 99.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    99.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    99.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   100.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746   117.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.093   123.853    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361   123.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]
  -------------------------------------------------------------------
                         required time                        123.492    
                         arrival time                        -117.697    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        18.640ns  (logic 0.642ns (3.444%)  route 17.998ns (96.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 99.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    99.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    99.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   100.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.738   117.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X102Y40        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.623   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X102Y40        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]/C
                         clock pessimism              0.467   123.945    
                         clock uncertainty           -0.093   123.852    
    SLICE_X102Y40        FDPE (Recov_fdpe_C_PRE)     -0.361   123.491    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]
  -------------------------------------------------------------------
                         required time                        123.491    
                         arrival time                        -117.689    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        18.640ns  (logic 0.642ns (3.444%)  route 17.998ns (96.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 99.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    99.049    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    99.567 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260   100.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124   100.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.738   117.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X102Y40        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.623   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X102Y40        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]/C
                         clock pessimism              0.467   123.945    
                         clock uncertainty           -0.093   123.852    
    SLICE_X102Y40        FDPE (Recov_fdpe_C_PRE)     -0.361   123.491    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                        123.491    
                         arrival time                        -117.689    
  -------------------------------------------------------------------
                         slack                                  5.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.209ns (13.978%)  route 1.286ns (86.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.735     0.875    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X50Y39         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.823    -0.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X50Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]/C
                         clock pessimism              0.503    -0.389    
                         clock uncertainty            0.093    -0.296    
    SLICE_X50Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.209ns (13.978%)  route 1.286ns (86.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.735     0.875    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X50Y39         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.823    -0.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X50Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]/C
                         clock pessimism              0.503    -0.389    
                         clock uncertainty            0.093    -0.296    
    SLICE_X50Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.363    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.093    -0.293    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.209ns (15.891%)  route 1.106ns (84.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.555     0.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y12         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.854    -0.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]/C
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.093    -0.493    
    SLICE_X31Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  1.280    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      105.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.756ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789    17.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.091   123.855    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359   123.496    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[146][0]
  -------------------------------------------------------------------
                         required time                        123.496    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                105.756    

Slack (MET) :             105.756ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789    17.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.091   123.855    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359   123.496    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[154][0]
  -------------------------------------------------------------------
                         required time                        123.496    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                105.756    

Slack (MET) :             105.756ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789    17.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.091   123.855    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359   123.496    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[157][0]
  -------------------------------------------------------------------
                         required time                        123.496    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                105.756    

Slack (MET) :             105.756ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.691ns  (logic 0.642ns (3.435%)  route 18.049ns (96.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.789    17.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X97Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X97Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.091   123.855    
    SLICE_X97Y44         FDPE (Recov_fdpe_C_PRE)     -0.359   123.496    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][0]
  -------------------------------------------------------------------
                         required time                        123.496    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                105.756    

Slack (MET) :             105.797ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746    17.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.091   123.855    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361   123.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[128][0]
  -------------------------------------------------------------------
                         required time                        123.494    
                         arrival time                         -17.697    
  -------------------------------------------------------------------
                         slack                                105.797    

Slack (MET) :             105.797ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746    17.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.091   123.855    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361   123.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[129][0]
  -------------------------------------------------------------------
                         required time                        123.494    
                         arrival time                         -17.697    
  -------------------------------------------------------------------
                         slack                                105.797    

Slack (MET) :             105.797ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746    17.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.091   123.855    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361   123.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[141][0]
  -------------------------------------------------------------------
                         required time                        123.494    
                         arrival time                         -17.697    
  -------------------------------------------------------------------
                         slack                                105.797    

Slack (MET) :             105.797ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.648ns  (logic 0.642ns (3.443%)  route 18.006ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.746    17.697    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X100Y42        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.624   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X100Y42        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]/C
                         clock pessimism              0.467   123.946    
                         clock uncertainty           -0.091   123.855    
    SLICE_X100Y42        FDPE (Recov_fdpe_C_PRE)     -0.361   123.494    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[142][0]
  -------------------------------------------------------------------
                         required time                        123.494    
                         arrival time                         -17.697    
  -------------------------------------------------------------------
                         slack                                105.797    

Slack (MET) :             105.804ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.640ns  (logic 0.642ns (3.444%)  route 17.998ns (96.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.738    17.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X102Y40        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.623   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X102Y40        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]/C
                         clock pessimism              0.467   123.945    
                         clock uncertainty           -0.091   123.854    
    SLICE_X102Y40        FDPE (Recov_fdpe_C_PRE)     -0.361   123.493    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[14][0]
  -------------------------------------------------------------------
                         required time                        123.493    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                105.804    

Slack (MET) :             105.804ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.640ns  (logic 0.642ns (3.444%)  route 17.998ns (96.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 123.479 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.741    -0.951    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.260     0.827    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.124     0.951 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)       16.738    17.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X102Y40        FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.623   123.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X102Y40        FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]/C
                         clock pessimism              0.467   123.945    
                         clock uncertainty           -0.091   123.854    
    SLICE_X102Y40        FDPE (Recov_fdpe_C_PRE)     -0.361   123.493    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                        123.493    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                105.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.209ns (13.978%)  route 1.286ns (86.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.735     0.875    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X50Y39         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.823    -0.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X50Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]/C
                         clock pessimism              0.503    -0.389    
    SLICE_X50Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][25]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.209ns (13.978%)  route 1.286ns (86.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.735     0.875    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X50Y39         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.823    -0.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X50Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]/C
                         clock pessimism              0.503    -0.389    
    SLICE_X50Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.456    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[23][27]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][14]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][16]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][17]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][20]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][24]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][25]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.209ns (13.841%)  route 1.301ns (86.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.750     0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X51Y47         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.826    -0.889    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X51Y47         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_pc_q_reg[12][30]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.209ns (15.891%)  route 1.106ns (84.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.587    -0.621    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.551     0.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X25Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.139 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6417, routed)        0.555     0.695    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/AR[0]
    SLICE_X31Y12         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.854    -0.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X31Y12         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]/C
                         clock pessimism              0.275    -0.587    
    SLICE_X31Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  1.373    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.078ns  (logic 1.622ns (20.074%)  route 6.456ns (79.926%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.937     7.404    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X25Y1          LUT2 (Prop_lut2_I0_O)        0.154     7.558 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.520     8.078    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X23Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.579    -1.566    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.003ns  (logic 1.592ns (19.886%)  route 6.412ns (80.114%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.968     7.436    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.124     7.560 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.443     8.003    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.573    -1.572    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.981ns  (logic 1.592ns (19.942%)  route 6.389ns (80.058%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.937     7.404    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.124     7.528 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.453     7.981    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.573    -1.572    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.620ns (21.344%)  route 5.968ns (78.656%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.968     7.436    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.152     7.588 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.000     7.588    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X25Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.573    -1.572    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X25Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.046ns  (logic 1.530ns (21.716%)  route 5.516ns (78.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           5.516     7.046    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.574    -1.571    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.762ns  (logic 1.530ns (22.628%)  route 5.232ns (77.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           5.232     6.762    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.573    -1.572    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.690ns  (logic 0.293ns (10.875%)  route 2.398ns (89.125%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           2.398     2.645    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X25Y1          LUT2 (Prop_lut2_I0_O)        0.045     2.690 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.000     2.690    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X25Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.860    -0.855    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X25Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.754ns  (logic 0.297ns (10.800%)  route 2.457ns (89.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           2.457     2.754    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.858    -0.857    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.812ns  (logic 0.293ns (10.405%)  route 2.519ns (89.595%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           2.367     2.614    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X25Y1          LUT2 (Prop_lut2_I0_O)        0.045     2.659 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.153     2.812    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.860    -0.855    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.297ns (10.396%)  route 2.564ns (89.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           2.564     2.862    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.859    -0.856    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.864ns  (logic 0.293ns (10.216%)  route 2.571ns (89.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           2.398     2.645    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X25Y1          LUT2 (Prop_lut2_I0_O)        0.045     2.690 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.173     2.864    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.860    -0.855    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.898ns  (logic 0.290ns (9.992%)  route 2.608ns (90.008%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           2.367     2.614    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.042     2.656 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.242     2.898    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X23Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.864    -0.851    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.078ns  (logic 1.622ns (20.074%)  route 6.456ns (79.926%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.937     7.404    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X25Y1          LUT2 (Prop_lut2_I0_O)        0.154     7.558 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.520     8.078    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X23Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.579    -1.566    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.003ns  (logic 1.592ns (19.886%)  route 6.412ns (80.114%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.968     7.436    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.124     7.560 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.443     8.003    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.573    -1.572    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.981ns  (logic 1.592ns (19.942%)  route 6.389ns (80.058%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.937     7.404    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.124     7.528 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.453     7.981    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.573    -1.572    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.620ns (21.344%)  route 5.968ns (78.656%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.968     7.436    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.152     7.588 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.000     7.588    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X25Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.573    -1.572    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X25Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.046ns  (logic 1.530ns (21.716%)  route 5.516ns (78.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           5.516     7.046    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.574    -1.571    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.762ns  (logic 1.530ns (22.628%)  route 5.232ns (77.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           5.232     6.762    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.573    -1.572    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.690ns  (logic 0.293ns (10.875%)  route 2.398ns (89.125%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           2.398     2.645    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X25Y1          LUT2 (Prop_lut2_I0_O)        0.045     2.690 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.000     2.690    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X25Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.860    -0.855    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X25Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.754ns  (logic 0.297ns (10.800%)  route 2.457ns (89.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           2.457     2.754    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.858    -0.857    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X23Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.812ns  (logic 0.293ns (10.405%)  route 2.519ns (89.595%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           2.367     2.614    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X25Y1          LUT2 (Prop_lut2_I0_O)        0.045     2.659 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.153     2.812    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.860    -0.855    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.297ns (10.396%)  route 2.564ns (89.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           2.564     2.862    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.859    -0.856    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y36         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.864ns  (logic 0.293ns (10.216%)  route 2.571ns (89.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           2.398     2.645    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X25Y1          LUT2 (Prop_lut2_I0_O)        0.045     2.690 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.173     2.864    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.860    -0.855    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.898ns  (logic 0.290ns (9.992%)  route 2.608ns (90.008%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           2.367     2.614    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.042     2.656 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.242     2.898    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X23Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.864    -0.851    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.201ns  (logic 4.008ns (32.852%)  route 8.192ns (67.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.748    -0.944    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           8.192     7.766    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490    11.256 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.256    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.298ns  (logic 4.233ns (37.468%)  route 7.065ns (62.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.748    -0.944    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.466 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           7.065     6.598    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.755    10.353 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.353    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.973ns  (logic 4.018ns (36.619%)  route 6.955ns (63.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.748    -0.944    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           6.955     6.529    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    10.029 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.029    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.787ns  (logic 4.238ns (39.284%)  route 6.550ns (60.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.748    -0.944    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.466 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           6.550     6.083    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.760     9.843 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.843    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 4.168ns (54.911%)  route 3.423ns (45.089%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.749    -0.943    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.753     1.266    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.390 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           1.669     3.059    ENC_LED_OBUF[0]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     6.648 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.648    ENC_LED[0]
    Y11                                                               r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.856ns  (logic 4.026ns (58.726%)  route 2.830ns (41.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.749    -0.943    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.830     2.343    ENC_LED_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.570     5.913 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.913    ENC_LED[1]
    T5                                                                r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.412ns (60.010%)  route 0.941ns (39.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.941     0.465    ENC_LED_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         1.271     1.736 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.736    ENC_LED[1]
    T5                                                                r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.474ns (56.839%)  route 1.120ns (43.161%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.799     0.324    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.320     0.689    ENC_LED_OBUF[0]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     1.977 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.977    ENC_LED[0]
    Y11                                                               r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.011ns  (logic 1.365ns (34.040%)  route 2.646ns (65.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.646     2.193    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.395 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.395    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.140ns  (logic 1.485ns (35.875%)  route 2.655ns (64.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.655     2.186    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.337     3.523 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.523    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.357ns  (logic 1.482ns (34.023%)  route 2.875ns (65.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.875     2.406    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.334     3.740 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.740    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.780ns  (logic 1.355ns (28.356%)  route 3.424ns (71.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.424     2.972    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     4.163 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.163    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.201ns  (logic 4.008ns (32.852%)  route 8.192ns (67.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.748    -0.944    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           8.192     7.766    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490    11.256 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.256    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.298ns  (logic 4.233ns (37.468%)  route 7.065ns (62.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.748    -0.944    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.466 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           7.065     6.598    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.755    10.353 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.353    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.973ns  (logic 4.018ns (36.619%)  route 6.955ns (63.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.748    -0.944    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           6.955     6.529    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    10.029 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.029    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.787ns  (logic 4.238ns (39.284%)  route 6.550ns (60.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.748    -0.944    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.466 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           6.550     6.083    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.760     9.843 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.843    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 4.168ns (54.911%)  route 3.423ns (45.089%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.749    -0.943    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.753     1.266    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.390 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           1.669     3.059    ENC_LED_OBUF[0]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     6.648 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.648    ENC_LED[0]
    Y11                                                               r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.856ns  (logic 4.026ns (58.726%)  route 2.830ns (41.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.749    -0.943    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.830     2.343    ENC_LED_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.570     5.913 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.913    ENC_LED[1]
    T5                                                                r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.412ns (60.010%)  route 0.941ns (39.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.941     0.465    ENC_LED_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         1.271     1.736 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.736    ENC_LED[1]
    T5                                                                r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.474ns (56.839%)  route 1.120ns (43.161%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.799     0.324    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.320     0.689    ENC_LED_OBUF[0]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     1.977 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.977    ENC_LED[0]
    Y11                                                               r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.011ns  (logic 1.365ns (34.040%)  route 2.646ns (65.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.646     2.193    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.395 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.395    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.140ns  (logic 1.485ns (35.875%)  route 2.655ns (64.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.655     2.186    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.337     3.523 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.523    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.357ns  (logic 1.482ns (34.023%)  route 2.875ns (65.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.875     2.406    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.334     3.740 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.740    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.780ns  (logic 1.355ns (28.356%)  route 3.424ns (71.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.591    -0.617    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.424     2.972    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     4.163 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.163    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.999 f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.207    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.308 f  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.288    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    K17                                               0.000    10.000 f  sysclk (IN)
                         net (fo=0)                   0.000    10.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    11.475 f  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759     5.001 f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     7.207    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.308 f  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     9.288    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.217ns  (logic 6.706ns (72.761%)  route 2.511ns (27.239%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.217    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.612    -1.533    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.209ns  (logic 6.698ns (72.737%)  route 2.511ns (27.263%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.209 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.209    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.612    -1.533    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.133ns  (logic 6.622ns (72.510%)  route 2.511ns (27.490%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.133 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.133    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.612    -1.533    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.113ns  (logic 6.602ns (72.450%)  route 2.511ns (27.550%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.113 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.612    -1.533    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.100ns  (logic 6.589ns (72.411%)  route 2.511ns (27.589%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.100 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.100    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.614    -1.531    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.092ns  (logic 6.581ns (72.386%)  route 2.511ns (27.614%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.092 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.092    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.614    -1.531    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.016ns  (logic 6.505ns (72.153%)  route 2.511ns (27.847%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.016 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.614    -1.531    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.996ns  (logic 6.485ns (72.092%)  route 2.511ns (27.908%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.996 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.996    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.614    -1.531    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.983ns  (logic 6.472ns (72.051%)  route 2.511ns (27.949%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.983 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.983    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.615    -1.530    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.975ns  (logic 6.464ns (72.026%)  route 2.511ns (27.974%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.975 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.975    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.615    -1.530    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.632ns (65.367%)  route 0.335ns (34.633%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[12])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[12]
                         net (fo=3, routed)           0.333     0.856    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[12]
    SLICE_X92Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.901 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7/O
                         net (fo=1, routed)           0.000     0.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.967    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.873    -0.842    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.630ns (63.247%)  route 0.366ns (36.753%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[2]
                         net (fo=3, routed)           0.364     0.887    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[2]
    SLICE_X92Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.932 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     0.932    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.996 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.996    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_4
    SLICE_X92Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.876    -0.839    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.632ns (60.978%)  route 0.404ns (39.022%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.402     0.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X92Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     0.970    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_6
    SLICE_X92Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.876    -0.839    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.630ns (60.719%)  route 0.408ns (39.281%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[10])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[10]
                         net (fo=3, routed)           0.406     0.929    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[10]
    SLICE_X92Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.974 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_6/O
                         net (fo=1, routed)           0.000     0.974    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_6_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.038 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.038    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.874    -0.841    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.052ns  (logic 0.717ns (68.166%)  route 0.335ns (31.834%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[12])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[12]
                         net (fo=3, routed)           0.333     0.856    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[12]
    SLICE_X92Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.901 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7/O
                         net (fo=1, routed)           0.000     0.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     1.052 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.052    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.873    -0.842    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.636ns (59.470%)  route 0.433ns (40.530%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.431     0.954    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X92Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.999 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.999    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.069 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.069    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.873    -0.842    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.636ns (59.399%)  route 0.435ns (40.601%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.433     0.956    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X92Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     1.001    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.071 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.071    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_7
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.875    -0.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.738ns (68.789%)  route 0.335ns (31.211%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[12])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[12]
                         net (fo=3, routed)           0.333     0.856    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[12]
    SLICE_X92Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.901 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7/O
                         net (fo=1, routed)           0.000     0.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     1.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.073    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.873    -0.842    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.630ns (58.532%)  route 0.446ns (41.468%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[6])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[6]
                         net (fo=3, routed)           0.444     0.967    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[6]
    SLICE_X92Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.012 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     1.012    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.076 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.076    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.875    -0.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.632ns (58.167%)  route 0.455ns (41.833%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[4]
                         net (fo=3, routed)           0.453     0.976    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[4]
    SLICE_X92Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.021 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     1.021    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.087 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.875    -0.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.217ns  (logic 6.706ns (72.761%)  route 2.511ns (27.239%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.217 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.217    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.612    -1.533    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.209ns  (logic 6.698ns (72.737%)  route 2.511ns (27.263%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.209 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.209    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.612    -1.533    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.133ns  (logic 6.622ns (72.510%)  route 2.511ns (27.490%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.133 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.133    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.612    -1.533    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.113ns  (logic 6.602ns (72.450%)  route 2.511ns (27.550%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.113 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.612    -1.533    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.100ns  (logic 6.589ns (72.411%)  route 2.511ns (27.589%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.100 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.100    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.614    -1.531    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.092ns  (logic 6.581ns (72.386%)  route 2.511ns (27.614%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.092 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.092    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.614    -1.531    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.016ns  (logic 6.505ns (72.153%)  route 2.511ns (27.847%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.016 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.016    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.614    -1.531    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.996ns  (logic 6.485ns (72.092%)  route 2.511ns (27.908%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.996 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.996    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.614    -1.531    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.983ns  (logic 6.472ns (72.051%)  route 2.511ns (27.949%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.983 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.983    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.615    -1.530    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.975ns  (logic 6.464ns (72.026%)  route 2.511ns (27.974%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           1.552     5.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X93Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_22/O
                         net (fo=1, routed)           0.000     5.317    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_50
    SLICE_X93Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.849 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.849    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.963    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.077    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X93Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.191    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X93Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.305    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.419    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.533    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.956     7.824    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X92Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.127 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.127    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.660 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.975 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.975    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        1.615    -1.530    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.632ns (65.367%)  route 0.335ns (34.633%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[12])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[12]
                         net (fo=3, routed)           0.333     0.856    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[12]
    SLICE_X92Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.901 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7/O
                         net (fo=1, routed)           0.000     0.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.967    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.873    -0.842    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.630ns (63.247%)  route 0.366ns (36.753%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[2]
                         net (fo=3, routed)           0.364     0.887    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[2]
    SLICE_X92Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.932 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     0.932    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.996 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.996    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_4
    SLICE_X92Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.876    -0.839    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.632ns (60.978%)  route 0.404ns (39.022%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.402     0.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X92Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     0.970    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_6
    SLICE_X92Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.876    -0.839    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.630ns (60.719%)  route 0.408ns (39.281%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[10])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[10]
                         net (fo=3, routed)           0.406     0.929    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[10]
    SLICE_X92Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.974 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_6/O
                         net (fo=1, routed)           0.000     0.974    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_6_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.038 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.038    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.874    -0.841    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.052ns  (logic 0.717ns (68.166%)  route 0.335ns (31.834%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[12])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[12]
                         net (fo=3, routed)           0.333     0.856    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[12]
    SLICE_X92Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.901 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7/O
                         net (fo=1, routed)           0.000     0.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     1.052 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.052    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.873    -0.842    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.636ns (59.470%)  route 0.433ns (40.530%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.431     0.954    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X92Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.999 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.999    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.069 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.069    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.873    -0.842    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.636ns (59.399%)  route 0.435ns (40.601%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.433     0.956    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X92Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     1.001    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.071 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.071    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_7
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.875    -0.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.738ns (68.789%)  route 0.335ns (31.211%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[12])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[12]
                         net (fo=3, routed)           0.333     0.856    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[12]
    SLICE_X92Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.901 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7/O
                         net (fo=1, routed)           0.000     0.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_7_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     1.073 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.073    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.873    -0.842    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.630ns (58.532%)  route 0.446ns (41.468%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[6])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[6]
                         net (fo=3, routed)           0.444     0.967    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[6]
    SLICE_X92Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.012 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     1.012    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.076 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.076    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.875    -0.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.632ns (58.167%)  route 0.455ns (41.833%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[4]
                         net (fo=3, routed)           0.453     0.976    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[4]
    SLICE_X92Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.021 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     1.021    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.087 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=6795, routed)        0.875    -0.840    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X92Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C





