// Seed: 607525082
module module_0 (
    input uwire   id_0,
    input supply0 id_1,
    input supply1 id_2
    , id_4
);
  parameter id_5 = 1;
endmodule
module module_1 #(
    parameter id_21 = 32'd28,
    parameter id_23 = 32'd71
) (
    input supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    output wor id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    output tri0 id_10,
    output tri0 id_11,
    output wand id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri id_15,
    input supply1 id_16,
    input wand id_17,
    output wire id_18,
    output wire id_19,
    input tri0 id_20,
    input tri1 _id_21,
    output uwire id_22,
    input tri0 _id_23
);
  logic id_25[(  -1  ) : 1];
  ;
  module_0 modCall_1 (
      id_20,
      id_6,
      id_13
  );
  assign modCall_1.id_1 = 0;
  logic [id_23 : id_21] id_26;
endmodule
