// Seed: 2638836573
module module_0 #(
    parameter id_5 = 32'd75,
    parameter id_9 = 32'd3
) (
    input supply1 id_0,
    input wand id_1,
    input wor id_2
);
  logic id_4, _id_5 = -1;
  logic   id_6;
  supply0 id_7 = 1;
  parameter id_8 = -1;
  _id_9[1&-1][-1%id_9 : id_5] ();
  wire id_10;
  assign module_1.id_15 = 0;
  logic id_11, id_12;
endmodule
module module_1 #(
    parameter id_15 = 32'd49,
    parameter id_6  = 32'd37
) (
    input tri1 id_0,
    input wand id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wire id_5,
    input wire _id_6,
    output logic id_7,
    output tri1 id_8,
    input wand id_9,
    input wor id_10,
    input supply0 id_11,
    input wand id_12,
    input uwire id_13[id_15 : id_6],
    input uwire id_14,
    output wor _id_15,
    input wire id_16
);
  always id_7 <= -(1);
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3
  );
endmodule
