Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file /media/data/git/jcfpga/LX150/ipcore_dir/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'PLL_DESER'...
Applying external generics to 'PLL_DESER'...
Delivering associated files for 'PLL_DESER'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'PLL_DESER'...
Delivered 3 files into directory
/media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/PLL_DESER
Delivered 1 file into directory
/media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/PLL_DESER
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx150.nph' in environment
/media/storage/opt/xilinx/14.5/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project...
XCO file found: PLL_DESER.xco
XMDF file found: PLL_DESER_xmdf.tcl
Adding
/media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/PLL_DESER/example_design/PLL_DES
ER_exdes.ucf -view all -origin_type created
Adding
/media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/PLL_DESER/example_design/PLL_DES
ER_exdes.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/PLL_DESER/example_design/PLL
   _DESER_exdes.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/PLL_DESER.asy -view all
-origin_type imported
Adding /media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/PLL_DESER.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/PLL_DESER.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/PLL_DESER.vho -view all
-origin_type imported
WARNING:coreutil - WARNING: This core does not have a top level called
   "/PLL_DESER"
   WARNING: Top level has been set to "/PLL_DESER_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
