// -----------------------------------------------------------------------------
// Simulation: HW5
// -----------------------------------------------------------------------------

// testbench
// -----------------------------------------------------------------------------
../00_TESTBED/testbench.v
/home/raid7_2/course/cvsd/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v
// memory file
// -----------------------------------------------------------------------------
../sram_512x8/sram_512x8.v


// design files
// -----------------------------------------------------------------------------
../04_APR/core_pr.v
