
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7z007sclg400-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 709.477 ; gain = 176.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:21]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 2 wide [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:116]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 2 wide [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:122]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 2 wide [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:128]
	Parameter input_clk bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'lcd_user_level' declared at 'C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/imports/Desktop/lcd_master.vhd:7' bound to instance 'inst_lcd_master' of component 'lcd_user_level' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:156]
INFO: [Synth 8-638] synthesizing module 'lcd_user_level' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/imports/Desktop/lcd_master.vhd:23]
	Parameter input_clk bound to: 125000000 - type: integer 
WARNING: [Synth 8-5640] Port 'the_handshake' is missing in component declaration [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/imports/Desktop/lcd_master.vhd:24]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/i2c_master.vhd:36' bound to instance 'inst_i2cm' of component 'i2c_master' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/imports/Desktop/lcd_master.vhd:230]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/i2c_master.vhd:56]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (1#1) [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/i2c_master.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'lcd_user_level' (2#1) [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/imports/Desktop/lcd_master.vhd:23]
INFO: [Synth 8-3491] module 'ClockGen' declared at 'C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/ClockGen.vhd:7' bound to instance 'inst_ClockGen' of component 'ClockGen' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:171]
INFO: [Synth 8-638] synthesizing module 'ClockGen' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/ClockGen.vhd:16]
WARNING: [Synth 8-614] signal 'reset_n' is read in the process but is not in the sensitivity list [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/ClockGen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (3#1) [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/ClockGen.vhd:16]
INFO: [Synth 8-3491] module 'PWM_Generator' declared at 'C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/PWM_Generator.vhd:4' bound to instance 'inst_pwm' of component 'PWM_Generator' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:180]
INFO: [Synth 8-638] synthesizing module 'PWM_Generator' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/PWM_Generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'PWM_Generator' (4#1) [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/PWM_Generator.vhd:14]
INFO: [Synth 8-3491] module 'i2c_user_level' declared at 'C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/i2c_user_level.vhd:4' bound to instance 'inst_i2c' of component 'i2c_user_level' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:189]
INFO: [Synth 8-638] synthesizing module 'i2c_user_level' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/i2c_user_level.vhd:18]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/i2c_master.vhd:36' bound to instance 'inst_i2cm' of component 'i2c_master' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/i2c_user_level.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'i2c_user_level' (5#1) [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/i2c_user_level.vhd:18]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/debounce.vhd:32' bound to instance 'inst_debounce' of component 'btn_debounce_toggle' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:202]
INFO: [Synth 8-638] synthesizing module 'btn_debounce_toggle' [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/debounce.vhd:41]
	Parameter CNTR_MAX bound to: 16'b1111111111111111 
INFO: [Synth 8-256] done synthesizing module 'btn_debounce_toggle' (6#1) [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/debounce.vhd:41]
WARNING: [Synth 8-3848] Net led0_b in module/entity top_level does not have driver. [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:8]
WARNING: [Synth 8-3848] Net led0_g in module/entity top_level does not have driver. [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:9]
WARNING: [Synth 8-3848] Net led0_r in module/entity top_level does not have driver. [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'top_level' (7#1) [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.srcs/sources_1/new/top_level.vhd:21]
WARNING: [Synth 8-3331] design lcd_user_level has unconnected port ena
WARNING: [Synth 8-3331] design top_level has unconnected port led0_b
WARNING: [Synth 8-3331] design top_level has unconnected port led0_g
WARNING: [Synth 8-3331] design top_level has unconnected port led0_r
WARNING: [Synth 8-3331] design top_level has unconnected port ja[7]
WARNING: [Synth 8-3331] design top_level has unconnected port ja[6]
WARNING: [Synth 8-3331] design top_level has unconnected port ja[5]
WARNING: [Synth 8-3331] design top_level has unconnected port ja[4]
WARNING: [Synth 8-3331] design top_level has unconnected port ja[2]
WARNING: [Synth 8-3331] design top_level has unconnected port jb[7]
WARNING: [Synth 8-3331] design top_level has unconnected port jb[6]
WARNING: [Synth 8-3331] design top_level has unconnected port jb[5]
WARNING: [Synth 8-3331] design top_level has unconnected port jb[4]
WARNING: [Synth 8-3331] design top_level has unconnected port jb[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 773.957 ; gain = 240.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 773.957 ; gain = 240.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 773.957 ; gain = 240.914
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/Cora-Z7-07S-master.xdc]
WARNING: [Vivado 12-507] No nets matched 'ja_TRI[1]'. [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/Cora-Z7-07S-master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/Cora-Z7-07S-master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ja_TRI[0]'. [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/Cora-Z7-07S-master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/Cora-Z7-07S-master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/Cora-Z7-07S-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/Cora-Z7-07S-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/Cora-Z7-10-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 899.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 899.793 ; gain = 366.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 899.793 ; gain = 366.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 899.793 ; gain = 366.750
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-5545] ROM "oCol" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lcd_user_level'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_user_level'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
               lcd_init1 |                              010 |                               01
               lcd_init2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lcd_user_level'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                            00001 |                              000
            send_address |                            00010 |                              001
           write_channel |                            00100 |                              010
           read_adc_data |                            01000 |                              011
         read_until_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_user_level'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 899.793 ; gain = 366.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 14    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 18    
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	  16 Input      8 Bit        Muxes := 3     
	  32 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	  32 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 3     
Module lcd_user_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ClockGen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PWM_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module i2c_user_level 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 7     
Module btn_debounce_toggle 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "oCol" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Gen_clock_yes_const[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design lcd_user_level has unconnected port ena
WARNING: [Synth 8-3331] design top_level has unconnected port led0_b
WARNING: [Synth 8-3331] design top_level has unconnected port led0_g
WARNING: [Synth 8-3331] design top_level has unconnected port led0_r
WARNING: [Synth 8-3331] design top_level has unconnected port ja[7]
WARNING: [Synth 8-3331] design top_level has unconnected port ja[6]
WARNING: [Synth 8-3331] design top_level has unconnected port ja[5]
WARNING: [Synth 8-3331] design top_level has unconnected port ja[4]
WARNING: [Synth 8-3331] design top_level has unconnected port ja[2]
WARNING: [Synth 8-3331] design top_level has unconnected port jb[7]
WARNING: [Synth 8-3331] design top_level has unconnected port jb[6]
WARNING: [Synth 8-3331] design top_level has unconnected port jb[5]
WARNING: [Synth 8-3331] design top_level has unconnected port jb[4]
WARNING: [Synth 8-3331] design top_level has unconnected port jb[2]
INFO: [Synth 8-3886] merging instance 'inst_i2c/adc_channel_sig_reg[2]' (FD) to 'inst_i2c/adc_channel_sig_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/adc_channel_sig_reg[3]' (FD) to 'inst_i2c/adc_channel_sig_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/adc_channel_sig_reg[4]' (FD) to 'inst_i2c/adc_channel_sig_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/adc_channel_sig_reg[5]' (FD) to 'inst_i2c/adc_channel_sig_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/adc_channel_sig_reg[6]' (FD) to 'inst_i2c/adc_channel_sig_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_i2c/\adc_channel_sig_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_lcd_master/rw_sig_reg)
INFO: [Synth 8-3886] merging instance 'inst_i2c/data_wr_sig_reg[2]' (FDRE) to 'inst_i2c/data_wr_sig_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/data_wr_sig_reg[3]' (FDRE) to 'inst_i2c/data_wr_sig_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/data_wr_sig_reg[4]' (FDRE) to 'inst_i2c/data_wr_sig_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/data_wr_sig_reg[5]' (FDRE) to 'inst_i2c/data_wr_sig_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/data_wr_sig_reg[6]' (FDRE) to 'inst_i2c/data_wr_sig_reg[7]'
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[0]) is unused and will be removed from module lcd_user_level.
INFO: [Synth 8-3886] merging instance 'inst_lcd_master/inst_i2cm/addr_rw_reg[6]' (FDE) to 'inst_lcd_master/inst_i2cm/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_lcd_master/inst_i2cm/addr_rw_reg[7]' (FDE) to 'inst_lcd_master/inst_i2cm/addr_rw_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_lcd_master/inst_i2cm/addr_rw_reg[0]' (FDE) to 'inst_lcd_master/inst_i2cm/addr_rw_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_lcd_master/inst_i2cm/addr_rw_reg[1]' (FDE) to 'inst_lcd_master/inst_i2cm/addr_rw_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_lcd_master/inst_i2cm/addr_rw_reg[2]' (FDE) to 'inst_lcd_master/inst_i2cm/addr_rw_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_lcd_master/inst_i2cm/\addr_rw_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst_lcd_master/inst_i2cm/addr_rw_reg[4]' (FDE) to 'inst_lcd_master/inst_i2cm/addr_rw_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_lcd_master/inst_i2cm/\addr_rw_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst_i2c/inst_i2cm/data_tx_reg[7]' (FDE) to 'inst_i2c/inst_i2cm/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/inst_i2cm/data_tx_reg[6]' (FDE) to 'inst_i2c/inst_i2cm/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/inst_i2cm/data_tx_reg[5]' (FDE) to 'inst_i2c/inst_i2cm/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/inst_i2cm/data_tx_reg[4]' (FDE) to 'inst_i2c/inst_i2cm/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/inst_i2cm/data_tx_reg[3]' (FDE) to 'inst_i2c/inst_i2cm/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/inst_i2cm/data_tx_reg[2]' (FDE) to 'inst_i2c/inst_i2cm/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/inst_i2cm/addr_rw_reg[6]' (FDE) to 'inst_i2c/inst_i2cm/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/inst_i2cm/addr_rw_reg[7]' (FDE) to 'inst_i2c/inst_i2cm/addr_rw_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/inst_i2cm/addr_rw_reg[1]' (FDE) to 'inst_i2c/inst_i2cm/addr_rw_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/inst_i2cm/addr_rw_reg[2]' (FDE) to 'inst_i2c/inst_i2cm/addr_rw_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_i2c/inst_i2cm/addr_rw_reg[3]' (FDE) to 'inst_i2c/inst_i2cm/addr_rw_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_i2c/inst_i2cm/\addr_rw_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_i2c/inst_i2cm/\addr_rw_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 899.793 ; gain = 366.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------------+---------------+----------------+
|Module Name    | RTL Object       | Depth x Width | Implemented As | 
+---------------+------------------+---------------+----------------+
|lcd_user_level | seq_cntr_reg_rep | 256x8         | Block RAM      | 
+---------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst_lcd_master/i_0/seq_cntr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 899.793 ; gain = 366.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 899.793 ; gain = 366.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[7]) is unused and will be removed from module i2c_master__1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[6]) is unused and will be removed from module i2c_master__1.
INFO: [Synth 8-6837] The timing for the instance inst_lcd_master/seq_cntr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 899.793 ; gain = 366.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 904.504 ; gain = 371.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 904.504 ; gain = 371.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 904.539 ; gain = 371.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    60|
|3     |LUT1     |    24|
|4     |LUT2     |   153|
|5     |LUT3     |    82|
|6     |LUT4     |    90|
|7     |LUT5     |    36|
|8     |LUT6     |    84|
|9     |MUXF7    |    10|
|10    |RAMB18E1 |     1|
|11    |FDCE     |    49|
|12    |FDPE     |    12|
|13    |FDRE     |   174|
|14    |FDSE     |     9|
|15    |IBUF     |     3|
|16    |IOBUF    |     3|
|17    |OBUF     |     5|
|18    |OBUFT    |     4|
+------+---------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |   800|
|2     |  inst_lcd_master |lcd_user_level      |   405|
|3     |    inst_i2cm     |i2c_master__1       |    99|
|4     |  inst_ClockGen   |ClockGen            |   125|
|5     |  inst_pwm        |PWM_Generator       |    36|
|6     |  inst_i2c        |i2c_user_level      |   163|
|7     |    inst_i2cm     |i2c_master          |   143|
|8     |  inst_debounce   |btn_debounce_toggle |    28|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 904.539 ; gain = 371.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 904.539 ; gain = 245.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 904.539 ; gain = 371.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 41 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:57 . Memory (MB): peak = 920.961 ; gain = 625.559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.961 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wesba/Documents/GitHub/EE316-Project-3_Group-4/EE3136Project3/EE3136Project3.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  3 19:52:29 2022...
