
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.794218                       # Number of seconds simulated
sim_ticks                                1794218381500                       # Number of ticks simulated
final_tick                               1794218381500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 321572                       # Simulator instruction rate (inst/s)
host_op_rate                                   563595                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1153939284                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653712                       # Number of bytes of host memory used
host_seconds                                  1554.86                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313784                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           80256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       427141632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          427221888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        80256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     73880768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73880768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6674088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6675342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1154387                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1154387                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              44730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          238065576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             238110306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         44730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            44730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        41177132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41177132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        41177132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             44730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         238065576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            279287439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6675342                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1154387                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6675342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1154387                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              425482240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1739648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                73849920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               427221888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73880768                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  27182                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   453                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            426907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            409042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            409742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            441632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            406620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            405587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            420603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            403043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            406618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            406213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           407814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           411772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           423214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           426413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           419451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           423489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             86540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72750                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1794218061500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6675342                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1154387                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6648160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  67904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  67901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  67904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  67909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  67907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  67958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5932668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.166544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.091391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.157540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5390270     90.86%     90.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       398513      6.72%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33431      0.56%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15443      0.26%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11455      0.19%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13275      0.22%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8789      0.15%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8953      0.15%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52539      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5932668                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      97.912031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.744248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.144129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         60080     88.48%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7165     10.55%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          358      0.53%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          162      0.24%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           69      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           26      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            8      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           10      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67899                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.994433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.965368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33623     49.52%     49.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1131      1.67%     51.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            33046     48.67%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               98      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67899                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 209769665750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            334422665750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33240800000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31553.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50303.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       237.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    238.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1335004                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  534393                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     229154.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    23.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21215274780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11276185965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             23727476640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3074350320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         134641809120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         103897722990                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4348989120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    526539937320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     79821939840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      54115125915                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           962676656910                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            536.543746                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1555004869250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5135309500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   57043286000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 192444843750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 207870885750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  177029938500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1154694118000                       # Time in different power states
system.mem_ctrls_1.actEnergy              21143974740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11238289095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             23740385760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2949033780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         134721712320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         104041708980                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4592606400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    521091648180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     80314836480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      57262189575                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           961109182320                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            535.670123                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1554060402250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5459841500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   57085810000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 202170251250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 209153222750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  177605323500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1142743932500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3588436763                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313784                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966681                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966681                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046955                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076420                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505516                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763597                       # number of memory refs
system.cpu.num_load_insts                   221285041                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3588436763                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420257     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285041     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313784                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          14840805                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.944355                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           278936408                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14841317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.794586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         741805500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.944355                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         602396767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        602396767                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    207240000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207240000                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71696408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71696408                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     278936408                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        278936408                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    278936408                       # number of overall hits
system.cpu.dcache.overall_hits::total       278936408                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     14059168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14059168                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       782149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       782149                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     14841317                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14841317                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     14841317                       # number of overall misses
system.cpu.dcache.overall_misses::total      14841317                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 769563600000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 769563600000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  28266258000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28266258000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 797829858000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 797829858000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 797829858000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 797829858000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.063530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063530                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010791                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050519                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050519                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050519                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050519                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54737.492290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54737.492290                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36139.224112                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36139.224112                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53757.349028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53757.349028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53757.349028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53757.349028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4301194                       # number of writebacks
system.cpu.dcache.writebacks::total           4301194                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     14059168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14059168                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       782149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       782149                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     14841317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14841317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     14841317                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14841317                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 755504432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 755504432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  27484109000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27484109000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 782988541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 782988541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 782988541000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 782988541000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.063530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.050519                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050519                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.050519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050519                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53737.492290                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53737.492290                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35139.224112                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35139.224112                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52757.349028                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52757.349028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52757.349028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52757.349028                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3333912                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.998875                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673983903                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3334040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            202.152315                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          67574500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.998875                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1357969926                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1357969926                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673983903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673983903                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673983903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673983903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673983903                       # number of overall hits
system.cpu.icache.overall_hits::total       673983903                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3334040                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3334040                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3334040                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3334040                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3334040                       # number of overall misses
system.cpu.icache.overall_misses::total       3334040                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  43475279000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  43475279000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  43475279000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  43475279000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  43475279000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  43475279000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004922                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004922                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004922                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004922                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004922                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13039.819258                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13039.819258                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13039.819258                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13039.819258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13039.819258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13039.819258                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3333912                       # number of writebacks
system.cpu.icache.writebacks::total           3333912                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3334040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3334040                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3334040                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3334040                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3334040                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3334040                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  40141239000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  40141239000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  40141239000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  40141239000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  40141239000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  40141239000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004922                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004922                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004922                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004922                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12039.819258                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12039.819258                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12039.819258                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12039.819258                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12039.819258                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12039.819258                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6760118                       # number of replacements
system.l2.tags.tagsinuse                 16317.560792                       # Cycle average of tags in use
system.l2.tags.total_refs                    29290212                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6776502                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.322320                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               15725898000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      229.948332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          7.540259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16080.072202                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.014035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.981450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995945                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9688                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3294                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43126575                       # Number of tag accesses
system.l2.tags.data_accesses                 43126575                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4301194                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4301194                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3333911                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3333911                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             562829                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                562829                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3332786                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3332786                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7604400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7604400                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3332786                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               8167229                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11500015                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3332786                       # number of overall hits
system.l2.overall_hits::cpu.data              8167229                       # number of overall hits
system.l2.overall_hits::total                11500015                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           219320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              219320                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1254                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6454768                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6454768                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1254                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6674088                       # number of demand (read+write) misses
system.l2.demand_misses::total                6675342                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1254                       # number of overall misses
system.l2.overall_misses::cpu.data            6674088                       # number of overall misses
system.l2.overall_misses::total               6675342                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20398185000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20398185000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    142848500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    142848500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 654561245000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 654561245000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     142848500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  674959430000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     675102278500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    142848500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 674959430000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    675102278500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4301194                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4301194                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3333911                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3333911                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         782149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            782149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3334040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3334040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     14059168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14059168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3334040                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          14841317                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18175357                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3334040                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         14841317                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18175357                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.280407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.280407                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000376                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.459115                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.459115                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000376                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.449696                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367274                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000376                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.449696                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367274                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 93006.497355                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93006.497355                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 113914.274322                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113914.274322                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101407.400700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101407.400700                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 113914.274322                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101131.335098                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101133.736444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 113914.274322                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101131.335098                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101133.736444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1154387                       # number of writebacks
system.l2.writebacks::total                   1154387                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       283359                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        283359                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       219320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         219320                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1254                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6454768                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6454768                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6674088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6675342                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6674088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6675342                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18204985000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18204985000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    130308500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130308500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 590013565000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 590013565000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    130308500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 608218550000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 608348858500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    130308500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 608218550000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 608348858500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.280407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.280407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.459115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.459115                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.449696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367274                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.449696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367274                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 83006.497355                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83006.497355                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 103914.274322                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 103914.274322                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91407.400700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91407.400700                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 103914.274322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91131.335098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91133.736444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 103914.274322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91131.335098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91133.736444                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      13334166                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6658824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6456022                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1154387                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5504437                       # Transaction distribution
system.membus.trans_dist::ReadExReq            219320                       # Transaction distribution
system.membus.trans_dist::ReadExResp           219320                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6456022                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20009508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20009508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20009508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    501102656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    501102656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               501102656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6675342                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6675342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6675342                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17960314500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37214489250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     36350074                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     18174717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         384653                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       384653                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1794218381500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          17393208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5455581                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3333912                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16145342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           782149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          782149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3334040                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14059168                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10001992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     44523439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              54525431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    426748928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1225120704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1651869632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6760118                       # Total snoops (count)
system.tol2bus.snoopTraffic                  73880768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24935475                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015426                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.123240                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24550821     98.46%     98.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 384654      1.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24935475                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25810143000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5001060000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22261975500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
