WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2509365 heartbeat IPC: 3.985 cumulative IPC: 3.985 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5017307 heartbeat IPC: 3.987 cumulative IPC: 3.986 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6268657 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6268657 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 16208191 heartbeat IPC: 0.8936 cumulative IPC: 0.503 (Simulation time: 00 hr 01 min 32 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_52.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 35201826 heartbeat IPC: 0.5265 cumulative IPC: 0.5184 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 55124421 heartbeat IPC: 0.5019 cumulative IPC: 0.5117 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 73982229 heartbeat IPC: 0.5303 cumulative IPC: 0.5169 (Simulation time: 00 hr 05 min 06 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_52.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 92899972 heartbeat IPC: 0.5286 cumulative IPC: 0.5194 (Simulation time: 00 hr 06 min 17 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 112948670 heartbeat IPC: 0.4988 cumulative IPC: 0.5156 (Simulation time: 00 hr 07 min 31 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 131803954 heartbeat IPC: 0.5304 cumulative IPC: 0.5178 (Simulation time: 00 hr 08 min 41 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_52.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 150767924 heartbeat IPC: 0.5273 cumulative IPC: 0.519 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 170353229 heartbeat IPC: 0.5106 cumulative IPC: 0.518 (Simulation time: 00 hr 11 min 04 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 189584196 heartbeat IPC: 0.52 cumulative IPC: 0.5182 (Simulation time: 00 hr 12 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_52.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 192100131 cumulative IPC: 0.5206 (Simulation time: 00 hr 12 min 49 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 192100131 cumulative IPC: 0.5206 (Simulation time: 00 hr 12 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_52.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5206 instructions: 100000004 cycles: 192100131
CPU 0 Branch Prediction Accuracy: 68.66% MPKI: 54.7 Average ROB Occupancy at Mispredict: 5.27
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.43
BRANCH_INDIRECT: 36.9
BRANCH_CONDITIONAL: 8.5
BRANCH_DIRECT_CALL: 2.69
BRANCH_INDIRECT_CALL: 3.29
BRANCH_RETURN: 1.93

LLC TOTAL        ACCESS:    2801515 HIT:    2573563 MISS:     227952
LLC LOAD         ACCESS:    1719971 HIT:    1607152 MISS:     112819
LLC RFO          ACCESS:     366602 HIT:     287836 MISS:      78766
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     629614 HIT:     629208 MISS:        406
LLC TRANSLATION  ACCESS:      85328 HIT:      49367 MISS:      35961
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 330.9 cycles
cpu0_DTLB TOTAL        ACCESS:   25820871 HIT:   24758558 MISS:    1062313
cpu0_DTLB LOAD         ACCESS:   25820871 HIT:   24758558 MISS:    1062313
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.37 cycles
cpu0_ITLB TOTAL        ACCESS:   10920441 HIT:    9452049 MISS:    1468392
cpu0_ITLB LOAD         ACCESS:   10920441 HIT:    9452049 MISS:    1468392
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.563 cycles
cpu0_L1D TOTAL        ACCESS:   32635949 HIT:   29084231 MISS:    3551718
cpu0_L1D LOAD         ACCESS:   20739191 HIT:   18864793 MISS:    1874398
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   11788157 HIT:   10213803 MISS:    1574354
cpu0_L1D TRANSLATION  ACCESS:     108601 HIT:       5635 MISS:     102966
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 31.68 cycles
cpu0_L1I TOTAL        ACCESS:   12266903 HIT:    7156472 MISS:    5110431
cpu0_L1I LOAD         ACCESS:   12266903 HIT:    7156472 MISS:    5110431
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.86 cycles
cpu0_L2C TOTAL        ACCESS:    7486446 HIT:    5308407 MISS:    2178039
cpu0_L2C LOAD         ACCESS:    5722027 HIT:    4002056 MISS:    1719971
cpu0_L2C RFO          ACCESS:     602133 HIT:     235531 MISS:     366602
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1060144 HIT:    1054006 MISS:       6138
cpu0_L2C TRANSLATION  ACCESS:     102142 HIT:      16814 MISS:      85328
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 54.68 cycles
cpu0_STLB TOTAL        ACCESS:    1613517 HIT:    1540922 MISS:      72595
cpu0_STLB LOAD         ACCESS:    1613517 HIT:    1540922 MISS:      72595
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 137.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      58186
  ROW_BUFFER_MISS:     169347
 AVG DBUS CONGESTED CYCLE: 3.941
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      20293
  FULL:     103905
