{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638583265403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638583265415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 03 18:01:05 2021 " "Processing started: Fri Dec 03 18:01:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638583265415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583265415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583265415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638583266204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638583266204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/regFile.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_64 " "Found entity 1: mux32_64" {  } { { "mux32_64.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/mux32_64.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/mux32_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5x32.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec5x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec5x32 " "Found entity 1: dec5x32" {  } { { "dec5x32.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/dec5x32.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec3x8 " "Found entity 1: dec3x8" {  } { { "dec3x8.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/dec3x8.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2x4.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec2x4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec2x4 " "Found entity 1: dec2x4" {  } { { "dec2x4.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/dec2x4.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_enable " "Found entity 1: d_ff_enable" {  } { { "d_ff_enable.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/d_ff_enable.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/d_ff.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_and_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file a_and_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 a_and_b " "Found entity 1: a_and_b" {  } { { "a_and_b.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/a_and_b.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_64 " "Found entity 1: mux8_64" {  } { { "mux8_64.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/mux8_64.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_xor_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file a_xor_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 a_xor_b " "Found entity 1: a_xor_b" {  } { { "a_xor_b.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/a_xor_b.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/alu.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/fulladder.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_64 " "Found entity 1: adder_64" {  } { { "adder_64.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/adder_64.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_64 " "Found entity 1: mux2_64" {  } { { "mux2_64.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/mux2_64.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_or_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file a_or_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 a_or_b " "Found entity 1: a_or_b" {  } { { "a_or_b.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/a_or_b.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_zero.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_zero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_zero " "Found entity 1: check_zero" {  } { { "check_zero.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/check_zero.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/mux4_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281378 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/mux4_1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/mux8_1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/mux2_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281381 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/mux2_1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281382 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281382 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281382 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/instructmem.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281384 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/instructmem.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_arm64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_arm64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_ARM64bit " "Found entity 1: CPU_ARM64bit" {  } { { "CPU_ARM64bit.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/CPU_ARM64bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281387 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_ARM64bit_testbench " "Found entity 2: CPU_ARM64bit_testbench" {  } { { "CPU_ARM64bit.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/CPU_ARM64bit.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux128_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux128_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux128_64 " "Found entity 1: mux128_64" {  } { { "mux128_64.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/mux128_64.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux10_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux10_5 " "Found entity 1: mux10_5" {  } { { "mux10_5.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/mux10_5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux256_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux256_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux256_64 " "Found entity 1: mux256_64" {  } { { "mux256_64.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/mux256_64.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file controllogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlLogic " "Found entity 1: controlLogic" {  } { { "controlLogic.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/controlLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281394 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "signExtend.sv " "Can't analyze file -- file signExtend.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638583281399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction " "Found entity 1: instruction" {  } { { "instruction.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/instruction.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281402 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "zeroExtend.sv " "Can't analyze file -- file zeroExtend.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638583281406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagregs.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagregs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagRegs " "Found entity 1: flagRegs" {  } { { "flagRegs.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/flagRegs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCadder " "Found entity 1: PCadder" {  } { { "PCadder.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/PCadder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281409 ""} { "Info" "ISGN_ENTITY_NAME" "2 PCadderTestbench " "Found entity 2: PCadderTestbench" {  } { { "PCadder.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/PCadder.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638583281409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instruction " "Elaborating entity \"instruction\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638583281456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:fecthInstruction " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:fecthInstruction\"" {  } { { "instruction.sv" "fecthInstruction" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/instruction.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638583281487 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(29) " "Verilog HDL warning at instructmem.sv(29): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/instructmem.sv" 29 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1638583281489 "|instruction|instructmem:fecthInstruction"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ test06_MulLslLsr.arm(42) " "Verilog HDL syntax error at test06_MulLslLsr.arm(42) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../benchmarks/test06_MulLslLsr.arm" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/benchmarks/test06_MulLslLsr.arm" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1638583281490 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(48) " "Verilog HDL Display System Task info at instructmem.sv(48): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/instructmem.sv" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281490 "|instruction|instructmem:fecthInstruction"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructmem:fecthInstruction " "Can't elaborate user hierarchy \"instructmem:fecthInstruction\"" {  } { { "instruction.sv" "fecthInstruction" { Text "C:/Users/tynou/Dropbox/College/Senior/Fall/EE 469/Labs/Lab3/EE 469 Lab 3 MAIN/EE 469 Lab 3/lab 3/instruction.sv" 9 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638583281491 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638583281589 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 03 18:01:21 2021 " "Processing ended: Fri Dec 03 18:01:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638583281589 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638583281589 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638583281589 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583281589 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638583282189 ""}
