SDMA1_POWER_CNTL__MEM_POWER_OVERRIDE_MASK	,	V_268
sdma_v4_0_vm_pte_funcs	,	V_288
def	,	V_163
"ring test on %d succeeded in %d usecs\n"	,	L_26
mmSDMA1_CLK_CTRL	,	V_256
sdma_v4_0_process_trap_irq	,	F_108
upper_32_bits	,	F_19
dev	,	V_29
reset_work	,	V_243
"sdma_v4_0: Failed to load firmware \"%s\"\n"	,	L_9
SDMA_OP_SRBM_WRITE	,	V_85
SDMA0_CLK_CTRL__SOFT_OVERRIDE3_MASK	,	V_251
ARRAY_SIZE	,	F_5
load_type	,	V_38
nbio_hdp_flush_reg	,	V_74
sdma_v4_0_update_medium_grain_light_sleep	,	F_113
amdgpu_sriov_vf	,	F_51
SDMA0_GFX_RB_CNTL	,	V_103
mmSDMA0_PHASE1_QUANTUM	,	V_123
ring_obj	,	V_223
"false"	,	L_8
mmSDMA0_STATUS_REG	,	V_229
buffer_funcs	,	V_284
wb_offset	,	V_130
fence_drv	,	V_202
SDMA_OP_COPY	,	V_196
AMD_IS_APU	,	V_77
nbio_v6_1_hdp_flush_reg	,	V_79
sdma_v4_0_ring_emit_ib	,	F_27
mmSDMA0_F32_CNTL	,	V_125
"wptr [%i]high== 0x%08x low==0x%08x\n"	,	L_13
AMD_CG_STATE_GATE	,	V_270
adev	,	V_8
"Not using doorbell -- "	,	L_20
"mmSDMA%i_GFX_RB_WPTR_HI == 0x%08x\n"	,	L_22
trap_irq	,	V_221
sdma_v4_0_ring_get_rptr	,	F_14
IB_ENABLE	,	V_107
sdma_v4_0_ring_emit_pipeline_sync	,	F_85
SDMA_PKT_TRAP_INT_CONTEXT_INT_CONTEXT	,	F_40
amdgpu_ring_init	,	F_96
UTC_L1_ENABLE	,	V_155
RREG32	,	F_16
amdgpu_interrupt_state	,	V_233
amdgpu_ib_schedule	,	F_77
"mmSDMA%i_GFX_RB_WPTR == 0x%08x "	,	L_21
sdma_v4_0_process_illegal_inst_irq	,	F_110
seq	,	V_89
order_base_2	,	F_49
SDMA_OP_TRAP	,	V_93
HALT	,	V_127
doorbell_index	,	V_60
amd_powergating_state	,	V_271
incr	,	V_198
f	,	V_187
real_vram_size	,	V_162
i	,	V_19
j	,	V_174
sdma_v4_0_early_init	,	F_89
vmhub	,	V_207
wptr_gpu_addr	,	V_134
mmSDMA0_GFX_RB_RPTR_ADDR_LO	,	V_144
r	,	V_135
AMD_PG_STATE_GATE	,	V_272
CHIP_VEGA10	,	V_10
mmSDMA0_POWER_CNTL_DEFAULT	,	V_171
"amdgpu: dma failed to lock ring %d (%d).\n"	,	L_25
vm_pte_funcs	,	V_287
client_id	,	V_241
num_types	,	V_274
amdgpu_firmware_info	,	V_20
ucode_id	,	V_42
sdma_v4_0_sw_init	,	F_94
amdgpu_ring_fini	,	F_98
sdma_v4_0_ring_insert_nop	,	F_23
ib_cntl	,	V_97
info	,	V_21
req	,	V_208
sdma_v4_0_ring_test_ring	,	F_63
sdma_v4_0_set_trap_irq_state	,	F_107
illegal_inst_irq	,	V_277
count	,	V_61
"use_doorbell being set to: [%s]\n"	,	L_35
gart	,	V_209
"amdgpu/%s_sdma1.bin"	,	L_5
DRM_ERROR	,	F_12
mmSDMA0_GFX_MINOR_PTR_UPDATE	,	V_148
SDMA0_PHASE0_QUANTUM__UNIT_MASK	,	V_117
SDMA_PKT_POLL_REGMEM_DW5_INTERVAL	,	F_34
sdma_v4_0_ring_emit_fence	,	F_38
mmSDMA0_GFX_RB_RPTR	,	V_141
timeout	,	V_185
hdp_flush_done_offset	,	V_83
fw	,	V_28
vm_pte_num_rings	,	V_290
le32_to_cpu	,	F_10
SDMA0_CNTL	,	V_120
eng	,	V_212
sdma_v4_0_is_idle	,	F_103
WDOORBELL64	,	F_21
SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE_MASK	,	V_266
sdma_v4_0_wait_for_idle	,	F_104
SDMA0_F32_CNTL	,	V_126
IB_SWAP_ENABLE	,	V_161
vm_inv_eng0_req	,	V_217
"clamping sdma_phase_quantum to %uK clock cycles\n"	,	L_23
SDMA1_CLK_CTRL__SOFT_OVERRIDE6_MASK	,	V_258
mmSDMA0_GFX_RB_RPTR_ADDR_HI	,	V_143
hub	,	V_206
sync_seq	,	V_203
DRM_DEBUG	,	F_7
amdgpu_ring_commit	,	F_71
"calling WDOORBELL64(0x%08x, 0x%016llx)\n"	,	L_19
fw_name	,	V_17
AMD_CG_SUPPORT_SDMA_LS	,	V_265
SDMA0_PHASE0_QUANTUM__VALUE__SHIFT	,	V_116
rptr	,	V_48
wptr_poll_cntl	,	V_128
vm_id	,	V_67
RPTR_WRITEBACK_ENABLE	,	V_145
tmp	,	V_180
vm_inv_eng0_ack	,	V_218
ib	,	V_66
mmSDMA1_POWER_CNTL	,	V_267
SDMA_SUBOP_WRITE_LINEAR	,	V_183
SDMA_PKT_NOP_HEADER_OP	,	F_76
golden_settings_sdma_vg10	,	V_12
nbio_v7_0_sdma_doorbell_range	,	F_52
index	,	V_179
handle	,	V_219
ctx_switch	,	V_68
pg_flags	,	V_164
amdgpu_irq_add_id	,	F_95
sdma_v4_0_vm_copy_pte	,	F_81
DRM_INFO	,	F_73
ring_size	,	V_137
SDMA1_CLK_CTRL__SOFT_OVERRIDE5_MASK	,	V_259
ALIGN	,	F_11
amdgpu_iv_entry	,	V_239
amd_clockgating_state	,	V_269
sdma_v4_0_get_reg_offset	,	F_1
SDMA_PKT_INDIRECT_HEADER_VMID	,	F_29
ucode_feature_version	,	V_35
mmSDMA0_GFX_DOORBELL	,	V_149
CHIP_RAVEN	,	V_13
err	,	V_18
sdma_v4_0_illegal_inst_irq_funcs	,	V_278
SDMA0_POWER_CNTL__PG_CNTL_ENABLE_MASK	,	V_169
common_firmware_header	,	V_22
SDMA0_GFX_DOORBELL_OFFSET	,	V_153
mmSDMA0_POWER_CNTL	,	V_168
golden_settings_sdma_4_1	,	V_14
"wptr/doorbell before shift == 0x%016llx\n"	,	L_11
reg_offset	,	V_236
amdgpu_sdma_instance	,	V_62
mmSDMA0_GFX_IB_CNTL	,	V_105
SDMA0_CLK_CTRL__SOFT_OVERRIDE2_MASK	,	V_252
mmSDMA0_PHASE2_QUANTUM	,	V_124
length_dw	,	V_72
mmSDMA0_GFX_RB_BASE_HI	,	V_147
ucode	,	V_40
mmSDMA0_GFX_RB_BASE	,	V_146
ndw	,	V_199
AMDGPU_SDMA_IRQ_LAST	,	V_275
instance	,	V_1
sdma_v4_0_vm_set_pte_pde	,	F_83
sdma_v4_0_set_buffer_funcs	,	F_91
amdgpu_ring	,	V_46
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_27
"amdgpu: ib test failed (0x%08X)\n"	,	L_33
sdma_v4_0_ring_test_ib	,	F_74
sdma_v4_0_ring_pad_ib	,	F_84
u32	,	T_1
mc	,	V_100
pad_count	,	V_201
"Failed to load sdma firmware!\n"	,	L_34
me	,	V_57
use_doorbell	,	V_53
SDMA0	,	V_166
amdgpu_wb_get	,	F_64
SDMA1	,	V_255
SDMA0_GFX_DOORBELL	,	V_151
AMDGPU_DOORBELL64_sDMA_ENGINE1	,	V_225
AMDGPU_FW_LOAD_PSP	,	V_39
amdgpu_program_register_sequence	,	F_4
AMDGPU_DOORBELL64_sDMA_ENGINE0	,	V_224
amdgpu_ib	,	V_65
entry	,	V_240
sdma_v4_0_buffer_funcs	,	V_285
"wptr_offs == 0x%08x "	,	L_16
unit	,	V_114
buffer_funcs_ring	,	V_99
"(%ld) failed to allocate wb slot\n"	,	L_28
header	,	V_23
"(%d) failed to allocate wb slot\n"	,	L_24
sdma_v4_0_sw_fini	,	F_97
SDMA0_POWER_CNTL__ON_OFF_STATUS_DURATION_TIME_MASK	,	V_172
amdgpu_wb_free	,	F_68
SDMA0_CLK_CTRL__SOFT_OVERRIDE7_MASK	,	V_247
amdgpu_ttm_set_active_vram_size	,	F_42
visible_vram_size	,	V_101
request_firmware	,	F_8
SDMA0_POWER_CNTL__ON_OFF_CONDITION_HOLD_TIME_MASK	,	V_170
mmSDMA0_GFX_DOORBELL_OFFSET	,	V_150
SDMA_PKT_HEADER_SUB_OP	,	F_69
sdma_firmware_header_v1_0	,	V_24
amdgpu_get_sdma_instance	,	F_24
SDMA0_CLK_CTRL__SOFT_OVERRIDE0_MASK	,	V_254
src	,	V_194
amdgpu_ucode_validate	,	F_9
"true"	,	L_7
u64	,	T_3
SDMA1_CLK_CTRL__SOFT_OVERRIDE3_MASK	,	V_261
pe	,	V_193
bytes	,	V_195
sdma_v4_0_set_vm_pte_funcs	,	F_92
sdma_v4_0_get_clockgating_state	,	F_116
fw_version	,	V_32
amdgpu_fence_process	,	F_109
AMDGPU_FENCE_FLAG_64BIT	,	V_91
mman	,	V_98
SDMA_PKT_SRBM_WRITE_HEADER_BYTE_EN	,	F_36
sdma_v4_0_ctx_switch_enable	,	F_45
ring	,	V_47
amdgpu_ring_alloc	,	F_67
SDMA0_PHASE0_QUANTUM__VALUE_MASK	,	V_115
mmSDMA0_UCODE_DATA	,	V_178
byte_count	,	V_281
nbio_hf_reg	,	V_75
RB_SWAP_ENABLE	,	V_139
doorbell	,	V_131
SDMA_OP_NOP	,	V_190
sdma_v4_0_ring_get_wptr	,	F_15
state	,	V_234
sdma_v4_0_ring_set_wptr	,	F_17
SDMA0_PHASE0_QUANTUM__UNIT__SHIFT	,	V_118
src_data	,	V_282
mmSDMA0_CNTL	,	V_119
mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL	,	V_136
vmid	,	V_69
"amdgpu: failed to get ib (%ld).\n"	,	L_29
SDMA1_BASE	,	V_6
asic_type	,	V_9
sdma_v4_0_init_pg	,	F_57
"amdgpu/%s_sdma.bin"	,	L_4
AMDGPU_IRQ_STATE_ENABLE	,	V_238
sdma_v4_0_load_microcode	,	F_59
sdma_v4_0_set_powergating_state	,	F_115
"rptr before shift == 0x%016llx\n"	,	L_10
vm_pte_rings	,	V_289
"Illegal instruction in SDMA command stream\n"	,	L_38
mmSDMA0_GFX_RB_WPTR_POLL_CNTL	,	V_158
sdma_v4_0_ring_emit_vm_flush	,	F_87
SDMA_PKT_HEADER_OP	,	F_28
cg_flags	,	V_244
dst_offset	,	V_280
vm_inv_eng	,	V_213
BUG	,	F_2
OFFSET	,	V_154
sdma_v4_0_update_medium_grain_clock_gating	,	F_112
"Setting write pointer\n"	,	L_14
sdma_v4_0_gfx_resume	,	F_48
SDMA1_CLK_CTRL__SOFT_OVERRIDE4_MASK	,	V_260
burst_nop	,	V_36
SDMA1_CLK_CTRL__SOFT_OVERRIDE1_MASK	,	V_263
sdma_v4_0_init_microcode	,	F_6
uint32_t	,	T_4
DRM_UDELAY	,	F_72
fw_data	,	V_173
chip_name	,	V_16
SDMA0_CLK_CTRL__SOFT_OVERRIDE5_MASK	,	V_249
ring_id	,	V_242
mmSDMA0_GFX_RB_WPTR_POLL_ADDR_HI	,	V_157
golden_settings_sdma_4	,	V_11
"ib test on ring %d succeeded\n"	,	L_32
sdma_v4_0_rlc_resume	,	F_58
ucode_version	,	V_33
SDMA_PKT_POLL_REGMEM_DW5_RETRY_COUNT	,	F_33
SDMA_OP_FENCE	,	V_92
source	,	V_232
f32_cntl	,	V_110
mmSDMA0_GFX_RB_WPTR	,	V_58
SDMA_PKT_POLL_REGMEM_HEADER_MEM_POLL	,	F_86
sdma_v4_0_ring_emit_hdp_invalidate	,	F_35
AMD_CG_SUPPORT_SDMA_MGCG	,	V_245
fw_size	,	V_43
sdma_v4_0_emit_copy_buffer	,	F_117
segment	,	V_5
amdgpu_ucode_print_sdma_hdr	,	F_60
"amdgpu: IB test timed out\n"	,	L_30
amdgpu_vmhub	,	V_205
sdma_v4_0_ring_funcs	,	V_273
write64bit	,	V_90
SDMA_OP_INDIRECT	,	V_70
sdma_v4_0_emit_fill_buffer	,	F_118
mmSDMA0_UCODE_ADDR	,	V_177
ETIMEDOUT	,	V_192
"psp_load == '%s'\n"	,	L_6
"upper_32_bits(ring-&gt;wptr) &lt;&lt; 2 == 0x%08x\n"	,	L_18
name	,	V_226
highbit	,	V_56
SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK	,	V_167
idx	,	V_181
sdma_v4_1_update_power_gating	,	F_55
SDMA_OP_WRITE	,	V_182
WREG32	,	F_22
SDMA_PKT_POLL_REGMEM_HEADER_FUNC	,	F_32
BUG_ON	,	F_39
gpu_addr	,	V_71
"Using doorbell -- "	,	L_15
gart_funcs	,	V_210
wb	,	V_49
SDMA1_CLK_CTRL__SOFT_OVERRIDE0_MASK	,	V_264
nop	,	V_64
dev_err	,	F_65
HDP	,	V_86
cpu_to_le32	,	F_66
"sdma%d"	,	L_36
SDMA_PKT_WRITE_UNTILED_DW_3_COUNT	,	F_70
local_wptr	,	V_52
SOC15_REG_OFFSET	,	F_37
dma_fence_wait_timeout	,	F_78
sdma_v4_0_vm_write_pte	,	F_82
golden_settings_sdma_rv1	,	V_15
sdma_v4_0_start	,	F_62
mmSDMA0_GFX_RB_WPTR_HI	,	V_59
amdgpu_ring_write	,	F_25
amdgpu_ib_get	,	F_75
release_firmware	,	F_13
dma_fence	,	V_186
mmSDMA0_PHASE0_QUANTUM	,	V_122
ptr	,	V_189
__BIG_ENDIAN	,	F_50
__le32	,	T_5
sdma_v4_0_suspend	,	F_101
"IH: SDMA trap\n"	,	L_37
hdr	,	V_25
ref_and_mask_sdma0	,	V_80
ref_and_mask_sdma1	,	V_81
sdma_v4_1_init_power_gating	,	F_56
base	,	V_3
sdma_v4_0_gfx_stop	,	F_41
SDMA0_CLK_CTRL__SOFT_OVERRIDE4_MASK	,	V_250
uint64_t	,	T_2
sdma_v4_0_set_irq_funcs	,	F_93
SDMA0_BASE	,	V_4
dma_fence_put	,	F_80
AMDGPU_PTE_VALID	,	V_214
enable	,	V_109
amdgpu_gart_get_vm_pde	,	F_88
"raven"	,	L_3
wptr	,	V_51
"vega10"	,	L_2
ctx0_ptb_addr_lo32	,	V_215
SDMA1_CLK_CTRL__SOFT_OVERRIDE7_MASK	,	V_257
SDMA0_STATUS_REG__IDLE_MASK	,	V_230
ctx0_ptb_addr_hi32	,	V_216
mmSDMA0_GFX_RB_RPTR_HI	,	V_142
TRAP_ENABLE	,	V_237
sdma_v4_0_rlc_stop	,	F_44
sdma_v4_0_set_clockgating_state	,	F_114
doorbell_offset	,	V_132
PAGE_SIZE	,	V_45
mmSDMA0_CLK_CTRL	,	V_246
SDMA_SUBOP_COPY_LINEAR	,	V_197
WARN_ONCE	,	F_46
AMD_PG_SUPPORT_SDMA	,	V_165
feature_version	,	V_34
rptr_offs	,	V_50
usec_timeout	,	V_184
err1	,	V_191
err0	,	V_188
flags	,	V_76
sdma_v4_0_enable	,	F_47
"lower_32_bits(ring-&gt;wptr) &lt;&lt; 2 == 0x%08x "	,	L_17
out	,	V_30
amdgpu_ring_test_ring	,	F_54
mmHDP_DEBUG0	,	V_87
ucode_array_offset_bytes	,	V_176
get_invalidate_req	,	V_211
sdma_v4_0_hw_init	,	F_99
SDMA0_GFX_IB_CNTL	,	V_106
firmware	,	V_37
amdgpu_sdma_phase_quantum	,	V_112
SDMA_PKT_POLL_REGMEM_HEADER_HDP_FLUSH	,	F_31
SDMA_OP_CONST_FILL	,	V_283
rb_bufsz	,	V_129
SDMA_PKT_NOP_HEADER_COUNT	,	F_26
RB_SIZE	,	V_138
EINVAL	,	V_175
vm_manager	,	V_286
udelay	,	F_105
F32_POLL_ENABLE	,	V_160
AMDGPU_SDMA_IRQ_TRAP1	,	V_228
src_offset	,	V_279
"\n"	,	L_1
AMDGPU_SDMA_IRQ_TRAP0	,	V_227
hdp_flush_req_offset	,	V_84
data	,	V_31
le32_to_cpup	,	F_61
AMDGPU_UCODE_ID_SDMA0	,	V_41
SDMA1_CLK_CTRL__SOFT_OVERRIDE2_MASK	,	V_262
sdma	,	V_26
lower_32_bits	,	F_18
wptr_offs	,	V_54
AUTO_CTXSW_ENABLE	,	V_121
sdma_v4_0_set_ring_funcs	,	F_90
pd_addr	,	V_204
sdma_v4_0_trap_irq_funcs	,	V_276
"wptr/doorbell after shift == 0x%016llx\n"	,	L_12
REG_SET_FIELD	,	F_43
mmSDMA0_GFX_RB_CNTL	,	V_102
lowbit	,	V_55
sdma0	,	V_94
ENABLE	,	V_152
sdma1	,	V_95
"amdgpu: fence wait failed (%ld).\n"	,	L_31
RPTR_WRITEBACK_SWAP_ENABLE	,	V_140
schedule_work	,	F_111
amdgpu_ib_free	,	F_79
WRITE_ONCE	,	F_20
nbio_v7_0_hdp_flush_reg	,	V_78
AMDGPU_IH_CLIENTID_SDMA1	,	V_222
SDMA0_CLK_CTRL__SOFT_OVERRIDE1_MASK	,	V_253
AMDGPU_IH_CLIENTID_SDMA0	,	V_220
amdgpu_irq_src	,	V_231
sdma_v4_0_resume	,	F_102
SDMA_OP_POLL_REGMEM	,	V_82
nbio_v6_1_sdma_doorbell_range	,	F_53
ref_and_mask	,	V_73
sdma_v4_0_soft_reset	,	F_106
phase_quantum	,	V_111
SDMA_OP_PTEPDE	,	V_200
ready	,	V_108
sdma_cntl	,	V_235
SDMA0_CLK_CTRL__SOFT_OVERRIDE6_MASK	,	V_248
addr	,	V_88
value	,	V_113
num_instances	,	V_27
amdgpu_device	,	V_7
temp	,	V_133
RB_ENABLE	,	V_104
sdma_v4_0_hw_fini	,	F_100
sdma_v4_0_init_golden_registers	,	F_3
ucode_size_bytes	,	V_44
internal_offset	,	V_2
rb_cntl	,	V_96
funcs	,	V_63
sdma_v4_0_ring_emit_hdp_flush	,	F_30
mmSDMA0_GFX_RB_WPTR_POLL_ADDR_LO	,	V_156
SDMA0_GFX_RB_WPTR_POLL_CNTL	,	V_159
