$date
	Sat Jan 12 00:49:16 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simulate $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module ripple $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 $ q [3:0] $end
$scope module t0 $end
$var wire 1 # reset $end
$var wire 1 " t $end
$var reg 1 % q $end
$upscope $end
$scope module t1 $end
$var wire 1 # reset $end
$var wire 1 & t $end
$var reg 1 ' q $end
$upscope $end
$scope module t2 $end
$var wire 1 # reset $end
$var wire 1 ( t $end
$var reg 1 ) q $end
$upscope $end
$scope module t3 $end
$var wire 1 # reset $end
$var wire 1 * t $end
$var reg 1 + q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
1+
1*
1)
1(
1'
1&
1%
b1111 $
1#
0"
b1111 !
$end
#15
1"
#25
0+
0*
0)
0(
0'
0&
b0 !
b0 $
0%
0"
#35
1"
#45
1&
b1 !
b1 $
1%
0"
#55
1"
#65
1(
1'
0&
b10 !
b10 $
0%
0"
#75
1"
#85
1&
b11 !
b11 $
1%
0"
#86
0#
#95
1"
#105
1*
1)
0(
0'
0&
b100 !
b100 $
0%
0"
#115
1"
#125
1&
b101 !
b101 $
1%
0"
#135
1"
#145
1(
1'
0&
b110 !
b110 $
0%
0"
#155
1"
#165
1&
b111 !
b111 $
1%
0"
#175
1"
#185
1+
0*
0)
0(
0'
0&
b1000 !
b1000 $
0%
0"
#195
1"
#205
1&
b1001 !
b1001 $
1%
0"
#215
1"
#225
1(
1'
0&
b1010 !
b1010 $
0%
0"
#235
1"
#245
1&
b1011 !
b1011 $
1%
0"
#255
1"
#265
1*
1)
0(
0'
0&
b1100 !
b1100 $
0%
0"
#275
1"
#285
1&
b1101 !
b1101 $
1%
0"
#286
