

================================================================
== Vitis HLS Report for 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'
================================================================
* Date:           Thu Dec 29 02:51:02 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.920 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_369_4  |       68|       68|         5|          4|          1|    17|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      182|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      132|    -|
|Register             |        -|     -|      141|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      141|      314|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_197_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln369_fu_174_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln369_fu_168_p2  |      icmp|   0|  0|   9|           5|           5|
    |or_ln13_1_fu_224_p2   |        or|   0|  0|  11|           2|          11|
    |or_ln13_2_fu_234_p2   |        or|   0|  0|  11|           2|          11|
    |or_ln13_3_fu_244_p2   |        or|   0|  0|  11|           3|          11|
    |or_ln13_4_fu_254_p2   |        or|   0|  0|  11|           3|          11|
    |or_ln13_5_fu_264_p2   |        or|   0|  0|  11|           3|          11|
    |or_ln13_6_fu_274_p2   |        or|   0|  0|  11|           3|          11|
    |or_ln13_fu_208_p2     |        or|   0|  0|  11|           1|          11|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |this_s_d0             |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 182|         103|         160|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_15        |   9|          2|    5|         10|
    |i_fu_60                      |   9|          2|    5|         10|
    |pk_address0                  |  26|          5|   11|         55|
    |pk_address1                  |  26|          5|   11|         55|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 132|         27|   37|        143|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln13_reg_315             |  11|   0|   11|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_60                      |   5|   0|    5|          0|
    |icmp_ln369_reg_311           |   1|   0|    1|          0|
    |pk_load_1_reg_346            |   8|   0|    8|          0|
    |pk_load_2_reg_366            |   8|   0|    8|          0|
    |pk_load_3_reg_371            |   8|   0|    8|          0|
    |pk_load_4_reg_386            |   8|   0|    8|          0|
    |pk_load_5_reg_391            |   8|   0|    8|          0|
    |pk_load_reg_341              |   8|   0|    8|          0|
    |this_s_addr_reg_335          |   5|   0|    5|          0|
    |this_s_load_reg_361          |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 141|   0|  141|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  shake_absorb.3_Pipeline_VITIS_LOOP_369_4|  return value|
|idx98            |   in|   11|     ap_none|                                     idx98|        scalar|
|pk_address0      |  out|   11|   ap_memory|                                        pk|         array|
|pk_ce0           |  out|    1|   ap_memory|                                        pk|         array|
|pk_q0            |   in|    8|   ap_memory|                                        pk|         array|
|pk_address1      |  out|   11|   ap_memory|                                        pk|         array|
|pk_ce1           |  out|    1|   ap_memory|                                        pk|         array|
|pk_q1            |   in|    8|   ap_memory|                                        pk|         array|
|this_s_address0  |  out|    5|   ap_memory|                                    this_s|         array|
|this_s_ce0       |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_we0       |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_d0        |  out|   64|   ap_memory|                                    this_s|         array|
|this_s_address1  |  out|    5|   ap_memory|                                    this_s|         array|
|this_s_ce1       |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_q1        |   in|   64|   ap_memory|                                    this_s|         array|
+-----------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pk, void @empty_70, i32 0, i32 0, void @empty_71, i32 4294967295, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx98_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %idx98"   --->   Operation 10 'read' 'idx98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_15 = load i5 %i" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 13 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.72ns)   --->   "%icmp_ln369 = icmp_eq  i5 %i_15, i5 17" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 15 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.82ns)   --->   "%add_ln369 = add i5 %i_15, i5 1" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 17 'add' 'add_ln369' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369, void %for.inc57.split, void %for.end59.exitStub" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 18 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast2 = zext i5 %i_15" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 19 'zext' 'i_cast2' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_15, i3 0" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %shl_ln" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 21 'zext' 'zext_ln13' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.96ns)   --->   "%add_ln13 = add i11 %zext_ln13, i11 %idx98_read" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 22 'add' 'add_ln13' <Predicate = (!icmp_ln369)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i11 %add_ln13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 23 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pk_addr = getelementptr i8 %pk, i64 0, i64 %zext_ln13_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 24 'getelementptr' 'pk_addr' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%pk_load = load i11 %pk_addr" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 25 'load' 'pk_load' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln13 = or i11 %add_ln13, i11 1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 26 'or' 'or_ln13' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i11 %or_ln13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 27 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pk_addr_1 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 28 'getelementptr' 'pk_addr_1' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%pk_load_1 = load i11 %pk_addr_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 29 'load' 'pk_load_1' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %i_cast2" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 30 'getelementptr' 'this_s_addr' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 31 'load' 'this_s_load' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln369 = store i5 %add_ln369, i5 %i" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 32 'store' 'store_ln369' <Predicate = (!icmp_ln369)> <Delay = 0.46>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln369)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 33 [1/2] (1.29ns)   --->   "%pk_load = load i11 %pk_addr" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 33 'load' 'pk_load' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%pk_load_1 = load i11 %pk_addr_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 34 'load' 'pk_load_1' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln13_1 = or i11 %add_ln13, i11 2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 35 'or' 'or_ln13_1' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i11 %or_ln13_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 36 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%pk_addr_2 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 37 'getelementptr' 'pk_addr_2' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.29ns)   --->   "%pk_load_2 = load i11 %pk_addr_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 38 'load' 'pk_load_2' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln13_2 = or i11 %add_ln13, i11 3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 39 'or' 'or_ln13_2' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i11 %or_ln13_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 40 'zext' 'zext_ln13_4' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%pk_addr_3 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 41 'getelementptr' 'pk_addr_3' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.29ns)   --->   "%pk_load_3 = load i11 %pk_addr_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 42 'load' 'pk_load_3' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 43 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 43 'load' 'this_s_load' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 44 [1/2] (1.29ns)   --->   "%pk_load_2 = load i11 %pk_addr_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 44 'load' 'pk_load_2' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_3 : Operation 45 [1/2] (1.29ns)   --->   "%pk_load_3 = load i11 %pk_addr_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 45 'load' 'pk_load_3' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln13_3 = or i11 %add_ln13, i11 4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 46 'or' 'or_ln13_3' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i11 %or_ln13_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 47 'zext' 'zext_ln13_5' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%pk_addr_4 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 48 'getelementptr' 'pk_addr_4' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.29ns)   --->   "%pk_load_4 = load i11 %pk_addr_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 49 'load' 'pk_load_4' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln13_4 = or i11 %add_ln13, i11 5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 50 'or' 'or_ln13_4' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i11 %or_ln13_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 51 'zext' 'zext_ln13_6' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%pk_addr_5 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 52 'getelementptr' 'pk_addr_5' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (1.29ns)   --->   "%pk_load_5 = load i11 %pk_addr_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 53 'load' 'pk_load_5' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 54 [1/2] (1.29ns)   --->   "%pk_load_4 = load i11 %pk_addr_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 54 'load' 'pk_load_4' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_4 : Operation 55 [1/2] (1.29ns)   --->   "%pk_load_5 = load i11 %pk_addr_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 55 'load' 'pk_load_5' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln13_5 = or i11 %add_ln13, i11 6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 56 'or' 'or_ln13_5' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln13_7 = zext i11 %or_ln13_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 57 'zext' 'zext_ln13_7' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%pk_addr_6 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 58 'getelementptr' 'pk_addr_6' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (1.29ns)   --->   "%pk_load_6 = load i11 %pk_addr_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 59 'load' 'pk_load_6' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln13_6 = or i11 %add_ln13, i11 7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 60 'or' 'or_ln13_6' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln13_8 = zext i11 %or_ln13_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 61 'zext' 'zext_ln13_8' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%pk_addr_7 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_8" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 62 'getelementptr' 'pk_addr_7' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.29ns)   --->   "%pk_load_7 = load i11 %pk_addr_7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 63 'load' 'pk_load_7' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 64 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (1.29ns)   --->   "%pk_load_6 = load i11 %pk_addr_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 65 'load' 'pk_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_5 : Operation 66 [1/2] (1.29ns)   --->   "%pk_load_7 = load i11 %pk_addr_7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 66 'load' 'pk_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%r_5_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pk_load_7, i8 %pk_load_6, i8 %pk_load_5, i8 %pk_load_4, i8 %pk_load_3, i8 %pk_load_2, i8 %pk_load_1, i8 %pk_load" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 67 'bitconcatenate' 'r_5_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.32ns)   --->   "%xor_ln370 = xor i64 %this_s_load, i64 %r_5_7" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 68 'xor' 'xor_ln370' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln370 = store i64 %xor_ln370, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 69 'store' 'store_ln370' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln369 = br void %for.inc57" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 70 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx98]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ this_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010000]
specinterface_ln0     (specinterface    ) [ 000000]
idx98_read            (read             ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
i_15                  (load             ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
icmp_ln369            (icmp             ) [ 011110]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
add_ln369             (add              ) [ 000000]
br_ln369              (br               ) [ 000000]
i_cast2               (zext             ) [ 000000]
shl_ln                (bitconcatenate   ) [ 000000]
zext_ln13             (zext             ) [ 000000]
add_ln13              (add              ) [ 001110]
zext_ln13_1           (zext             ) [ 000000]
pk_addr               (getelementptr    ) [ 001000]
or_ln13               (or               ) [ 000000]
zext_ln13_2           (zext             ) [ 000000]
pk_addr_1             (getelementptr    ) [ 001000]
this_s_addr           (getelementptr    ) [ 011111]
store_ln369           (store            ) [ 000000]
pk_load               (load             ) [ 010111]
pk_load_1             (load             ) [ 010111]
or_ln13_1             (or               ) [ 000000]
zext_ln13_3           (zext             ) [ 000000]
pk_addr_2             (getelementptr    ) [ 000100]
or_ln13_2             (or               ) [ 000000]
zext_ln13_4           (zext             ) [ 000000]
pk_addr_3             (getelementptr    ) [ 000100]
this_s_load           (load             ) [ 010111]
pk_load_2             (load             ) [ 010011]
pk_load_3             (load             ) [ 010011]
or_ln13_3             (or               ) [ 000000]
zext_ln13_5           (zext             ) [ 000000]
pk_addr_4             (getelementptr    ) [ 000010]
or_ln13_4             (or               ) [ 000000]
zext_ln13_6           (zext             ) [ 000000]
pk_addr_5             (getelementptr    ) [ 000010]
pk_load_4             (load             ) [ 010001]
pk_load_5             (load             ) [ 010001]
or_ln13_5             (or               ) [ 000000]
zext_ln13_7           (zext             ) [ 000000]
pk_addr_6             (getelementptr    ) [ 010001]
or_ln13_6             (or               ) [ 000000]
zext_ln13_8           (zext             ) [ 000000]
pk_addr_7             (getelementptr    ) [ 010001]
specloopname_ln342    (specloopname     ) [ 000000]
pk_load_6             (load             ) [ 000000]
pk_load_7             (load             ) [ 000000]
r_5_7                 (bitconcatenate   ) [ 000000]
xor_ln370             (xor              ) [ 000000]
store_ln370           (store            ) [ 000000]
br_ln369              (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx98">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx98"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="idx98_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="0" index="1" bw="11" slack="0"/>
<pin id="67" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx98_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="pk_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="11" slack="0"/>
<pin id="74" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="11" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="83" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
<pin id="85" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pk_load/1 pk_load_1/1 pk_load_2/2 pk_load_3/2 pk_load_4/3 pk_load_5/3 pk_load_6/4 pk_load_7/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="pk_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="11" slack="0"/>
<pin id="91" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_1/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="this_s_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="4"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="107" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="108" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="110" dir="1" index="7" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_s_load/1 store_ln370/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="pk_addr_2_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_2/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="pk_addr_3_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_3/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="pk_addr_4_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_4/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="pk_addr_5_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="0"/>
<pin id="140" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_5/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="pk_addr_6_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="0"/>
<pin id="148" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_6/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="pk_addr_7_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="11" slack="0"/>
<pin id="156" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pk_addr_7/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_15_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_15/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln369_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln369_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln369/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_cast2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="shl_ln_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln13_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln13_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="11" slack="0"/>
<pin id="200" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln13_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_ln13_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="11" slack="0"/>
<pin id="211" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln13_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln369_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="5" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln369/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="or_ln13_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="1"/>
<pin id="226" dir="0" index="1" bw="11" slack="0"/>
<pin id="227" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln13_3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="or_ln13_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="1"/>
<pin id="236" dir="0" index="1" bw="11" slack="0"/>
<pin id="237" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln13_4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_4/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln13_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="2"/>
<pin id="246" dir="0" index="1" bw="11" slack="0"/>
<pin id="247" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_3/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln13_5_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_5/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="or_ln13_4_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="2"/>
<pin id="256" dir="0" index="1" bw="11" slack="0"/>
<pin id="257" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_4/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln13_6_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_6/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln13_5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="3"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_5/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln13_7_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_7/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="or_ln13_6_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="3"/>
<pin id="276" dir="0" index="1" bw="11" slack="0"/>
<pin id="277" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_6/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln13_8_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_8/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="r_5_7_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="0" index="3" bw="8" slack="1"/>
<pin id="289" dir="0" index="4" bw="8" slack="1"/>
<pin id="290" dir="0" index="5" bw="8" slack="2"/>
<pin id="291" dir="0" index="6" bw="8" slack="2"/>
<pin id="292" dir="0" index="7" bw="8" slack="3"/>
<pin id="293" dir="0" index="8" bw="8" slack="3"/>
<pin id="294" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_5_7/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="xor_ln370_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="3"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln370/5 "/>
</bind>
</comp>

<comp id="304" class="1005" name="i_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="311" class="1005" name="icmp_ln369_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln369 "/>
</bind>
</comp>

<comp id="315" class="1005" name="add_ln13_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="1"/>
<pin id="317" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="325" class="1005" name="pk_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="1"/>
<pin id="327" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="pk_addr_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="1"/>
<pin id="332" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="this_s_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="1"/>
<pin id="337" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="pk_load_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="3"/>
<pin id="343" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pk_load "/>
</bind>
</comp>

<comp id="346" class="1005" name="pk_load_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="3"/>
<pin id="348" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pk_load_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="pk_addr_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="1"/>
<pin id="353" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_2 "/>
</bind>
</comp>

<comp id="356" class="1005" name="pk_addr_3_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="1"/>
<pin id="358" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_3 "/>
</bind>
</comp>

<comp id="361" class="1005" name="this_s_load_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="3"/>
<pin id="363" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="this_s_load "/>
</bind>
</comp>

<comp id="366" class="1005" name="pk_load_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="2"/>
<pin id="368" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pk_load_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="pk_load_3_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="2"/>
<pin id="373" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pk_load_3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="pk_addr_4_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="1"/>
<pin id="378" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_4 "/>
</bind>
</comp>

<comp id="381" class="1005" name="pk_addr_5_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="1"/>
<pin id="383" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_5 "/>
</bind>
</comp>

<comp id="386" class="1005" name="pk_load_4_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pk_load_4 "/>
</bind>
</comp>

<comp id="391" class="1005" name="pk_load_5_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pk_load_5 "/>
</bind>
</comp>

<comp id="396" class="1005" name="pk_addr_6_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="1"/>
<pin id="398" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_6 "/>
</bind>
</comp>

<comp id="401" class="1005" name="pk_addr_7_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="1"/>
<pin id="403" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pk_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="86"><net_src comp="70" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="87" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="111"><net_src comp="95" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="165" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="165" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="165" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="64" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="212"><net_src comp="197" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="223"><net_src comp="174" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="244" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="77" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="297"><net_src comp="77" pin="7"/><net_sink comp="284" pin=2"/></net>

<net id="302"><net_src comp="284" pin="9"/><net_sink comp="298" pin=1"/></net>

<net id="303"><net_src comp="298" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="307"><net_src comp="60" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="314"><net_src comp="168" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="197" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="324"><net_src comp="315" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="328"><net_src comp="70" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="333"><net_src comp="87" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="338"><net_src comp="95" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="344"><net_src comp="77" pin="7"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="284" pin=8"/></net>

<net id="349"><net_src comp="77" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="284" pin=7"/></net>

<net id="354"><net_src comp="112" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="359"><net_src comp="120" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="364"><net_src comp="102" pin="7"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="369"><net_src comp="77" pin="7"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="284" pin=6"/></net>

<net id="374"><net_src comp="77" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="284" pin=5"/></net>

<net id="379"><net_src comp="128" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="384"><net_src comp="136" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="389"><net_src comp="77" pin="7"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="394"><net_src comp="77" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="399"><net_src comp="144" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="404"><net_src comp="152" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pk | {}
	Port: this_s | {5 }
 - Input state : 
	Port: shake_absorb.3_Pipeline_VITIS_LOOP_369_4 : idx98 | {1 }
	Port: shake_absorb.3_Pipeline_VITIS_LOOP_369_4 : pk | {1 2 3 4 5 }
	Port: shake_absorb.3_Pipeline_VITIS_LOOP_369_4 : this_s | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_15 : 1
		icmp_ln369 : 2
		add_ln369 : 2
		br_ln369 : 3
		i_cast2 : 2
		shl_ln : 2
		zext_ln13 : 3
		add_ln13 : 4
		zext_ln13_1 : 5
		pk_addr : 6
		pk_load : 7
		or_ln13 : 5
		zext_ln13_2 : 5
		pk_addr_1 : 6
		pk_load_1 : 7
		this_s_addr : 3
		this_s_load : 4
		store_ln369 : 3
	State 2
		pk_addr_2 : 1
		pk_load_2 : 2
		pk_addr_3 : 1
		pk_load_3 : 2
	State 3
		pk_addr_4 : 1
		pk_load_4 : 2
		pk_addr_5 : 1
		pk_load_5 : 2
	State 4
		pk_addr_6 : 1
		pk_load_6 : 2
		pk_addr_7 : 1
		pk_load_7 : 2
	State 5
		r_5_7 : 1
		xor_ln370 : 2
		store_ln370 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln370_fu_298   |    0    |    64   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln369_fu_174   |    0    |    12   |
|          |    add_ln13_fu_197    |    0    |    18   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln369_fu_168   |    0    |    9    |
|----------|-----------------------|---------|---------|
|   read   | idx98_read_read_fu_64 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     i_cast2_fu_180    |    0    |    0    |
|          |    zext_ln13_fu_193   |    0    |    0    |
|          |   zext_ln13_1_fu_203  |    0    |    0    |
|          |   zext_ln13_2_fu_214  |    0    |    0    |
|   zext   |   zext_ln13_3_fu_229  |    0    |    0    |
|          |   zext_ln13_4_fu_239  |    0    |    0    |
|          |   zext_ln13_5_fu_249  |    0    |    0    |
|          |   zext_ln13_6_fu_259  |    0    |    0    |
|          |   zext_ln13_7_fu_269  |    0    |    0    |
|          |   zext_ln13_8_fu_279  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_185     |    0    |    0    |
|          |      r_5_7_fu_284     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     or_ln13_fu_208    |    0    |    0    |
|          |    or_ln13_1_fu_224   |    0    |    0    |
|          |    or_ln13_2_fu_234   |    0    |    0    |
|    or    |    or_ln13_3_fu_244   |    0    |    0    |
|          |    or_ln13_4_fu_254   |    0    |    0    |
|          |    or_ln13_5_fu_264   |    0    |    0    |
|          |    or_ln13_6_fu_274   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   103   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln13_reg_315 |   11   |
|     i_reg_304     |    5   |
| icmp_ln369_reg_311|    1   |
| pk_addr_1_reg_330 |   11   |
| pk_addr_2_reg_351 |   11   |
| pk_addr_3_reg_356 |   11   |
| pk_addr_4_reg_376 |   11   |
| pk_addr_5_reg_381 |   11   |
| pk_addr_6_reg_396 |   11   |
| pk_addr_7_reg_401 |   11   |
|  pk_addr_reg_325  |   11   |
| pk_load_1_reg_346 |    8   |
| pk_load_2_reg_366 |    8   |
| pk_load_3_reg_371 |    8   |
| pk_load_4_reg_386 |    8   |
| pk_load_5_reg_391 |    8   |
|  pk_load_reg_341  |    8   |
|this_s_addr_reg_335|    5   |
|this_s_load_reg_361|   64   |
+-------------------+--------+
|       Total       |   222  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   8  |  11  |   88   ||    43   |
|  grp_access_fu_77 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_102 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   || 1.88571 ||    95   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   95   |
|  Register |    -   |   222  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   222  |   198  |
+-----------+--------+--------+--------+
