Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Nov 17 15:47:40 2017
| Host         : ubuntu running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_drc -file lab8_elevator_control_drc_routed.rpt -pb lab8_elevator_control_drc_routed.pb -rpx lab8_elevator_control_drc_routed.rpx
| Design       : lab8_elevator_control
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 2          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net pulse5/pulse3/door_open_counter_reg[1]_P is a gated clock net sourced by a combinational pin pulse5/pulse3/door_open_counter_reg[3]_LDC_i_1/O, cell pulse5/pulse3/door_open_counter_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net pulse5/pulse4/door_open_counter_reg[1]_P is a gated clock net sourced by a combinational pin pulse5/pulse4/door_open_counter_reg[3]_LDC_i_1__0/O, cell pulse5/pulse4/door_open_counter_reg[3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


