// Seed: 461176076
`define pp_1 0
`timescale 1ps / 1 ps
module module_0 (
    input id_1,
    output id_2,
    input logic id_3
    , id_4,
    input logic id_5
);
  assign id_3 = {1, 1, id_5[1], id_1, id_1, id_1, id_1};
  logic id_6 = id_4[1-1];
endmodule
