module LS161a(
    input [3:0] D,        // Parallel Input
    input CLK,            // Clock
    input CLR_n,          // Active Low Asynchronous Reset
    input LOAD_n,         // Enable Parallel Input
    input ENP,            // Count Enable Parallel
    input ENT,            // Count Enable Trickle
    output [3:0]Q,        // Parallel Output 	
    output RCO            // Ripple Carry Output (Terminal Count)
); 
always@(CLK,ENP,ENT,RCO,LOAD_n) begin
if(CLR_n==0)
Q="0000";
always@(posedge(CLK)) begin
if(LOAD_n'0)
Q=D;
else if(ENP==1 && ENT==1
Q=Q+1;
end 
if(ENP==1 && Q=="1111" && ENT==1)
RCO="1";
else
RCO="0";
end
end
end
end module 