

================================================================
== Vitis HLS Report for 'sr_fft'
================================================================
* Date:           Sun Aug 31 16:41:52 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      627|      627|  6.270 us|  6.270 us|  628|  628|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234  |sr_fft_Pipeline_VITIS_LOOP_322_1  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_fft_64pt_fu_286                          |fft_64pt                          |      362|      362|  3.620 us|  3.620 us|  362|  362|       no|
        |grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326  |sr_fft_Pipeline_VITIS_LOOP_329_2  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       20|  128|   39706|  34206|    0|
|Memory           |        0|    -|    1536|    128|    0|
|Multiplexer      |        -|    -|       -|   1365|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       20|  128|   41251|  35699|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|   58|      38|     67|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                              |control_s_axi                     |        0|    0|   1316|   1288|    0|
    |grp_fft_64pt_fu_286                          |fft_64pt                          |       20|  128|  38296|  32526|    0|
    |grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234  |sr_fft_Pipeline_VITIS_LOOP_322_1  |        0|    0|     68|    150|    0|
    |grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326  |sr_fft_Pipeline_VITIS_LOOP_329_2  |        0|    0|     26|    242|    0|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |Total                                        |                                  |       20|  128|  39706|  34206|    0|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |X_real_0_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_1_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_2_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_3_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_4_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_5_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_6_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_real_7_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_0_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_1_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_2_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_3_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_4_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_5_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_6_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |X_imag_7_U    |X_real_0_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |x_real_V_U    |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_1_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_2_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_3_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_4_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_5_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_6_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_real_V_7_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_U    |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_1_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_2_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_3_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_4_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_5_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_6_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |x_imag_V_7_U  |x_real_V_RAM_1WNR_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                             |        0|1536| 128|    0|   256| 1024|    32|         8192|
    +--------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |X_imag_0_address0    |  14|          3|    3|          9|
    |X_imag_0_ce0         |  14|          3|    1|          3|
    |X_imag_0_we0         |   9|          2|    1|          2|
    |X_imag_1_address0    |  14|          3|    3|          9|
    |X_imag_1_ce0         |  14|          3|    1|          3|
    |X_imag_1_we0         |   9|          2|    1|          2|
    |X_imag_2_address0    |  14|          3|    3|          9|
    |X_imag_2_ce0         |  14|          3|    1|          3|
    |X_imag_2_we0         |   9|          2|    1|          2|
    |X_imag_3_address0    |  14|          3|    3|          9|
    |X_imag_3_ce0         |  14|          3|    1|          3|
    |X_imag_3_we0         |   9|          2|    1|          2|
    |X_imag_4_address0    |  14|          3|    3|          9|
    |X_imag_4_ce0         |  14|          3|    1|          3|
    |X_imag_4_we0         |   9|          2|    1|          2|
    |X_imag_5_address0    |  14|          3|    3|          9|
    |X_imag_5_ce0         |  14|          3|    1|          3|
    |X_imag_5_we0         |   9|          2|    1|          2|
    |X_imag_6_address0    |  14|          3|    3|          9|
    |X_imag_6_ce0         |  14|          3|    1|          3|
    |X_imag_6_we0         |   9|          2|    1|          2|
    |X_imag_7_address0    |  14|          3|    3|          9|
    |X_imag_7_ce0         |  14|          3|    1|          3|
    |X_imag_7_we0         |   9|          2|    1|          2|
    |X_real_0_address0    |  14|          3|    3|          9|
    |X_real_0_ce0         |  14|          3|    1|          3|
    |X_real_0_we0         |   9|          2|    1|          2|
    |X_real_1_address0    |  14|          3|    3|          9|
    |X_real_1_ce0         |  14|          3|    1|          3|
    |X_real_1_we0         |   9|          2|    1|          2|
    |X_real_2_address0    |  14|          3|    3|          9|
    |X_real_2_ce0         |  14|          3|    1|          3|
    |X_real_2_we0         |   9|          2|    1|          2|
    |X_real_3_address0    |  14|          3|    3|          9|
    |X_real_3_ce0         |  14|          3|    1|          3|
    |X_real_3_we0         |   9|          2|    1|          2|
    |X_real_4_address0    |  14|          3|    3|          9|
    |X_real_4_ce0         |  14|          3|    1|          3|
    |X_real_4_we0         |   9|          2|    1|          2|
    |X_real_5_address0    |  14|          3|    3|          9|
    |X_real_5_ce0         |  14|          3|    1|          3|
    |X_real_5_we0         |   9|          2|    1|          2|
    |X_real_6_address0    |  14|          3|    3|          9|
    |X_real_6_ce0         |  14|          3|    1|          3|
    |X_real_6_we0         |   9|          2|    1|          2|
    |X_real_7_address0    |  14|          3|    3|          9|
    |X_real_7_ce0         |  14|          3|    1|          3|
    |X_real_7_we0         |   9|          2|    1|          2|
    |ap_NS_fsm            |  37|          7|    1|          7|
    |x_imag_V_1_address0  |  14|          3|    3|          9|
    |x_imag_V_1_ce0       |  14|          3|    1|          3|
    |x_imag_V_1_ce1       |   9|          2|    1|          2|
    |x_imag_V_1_we0       |   9|          2|    1|          2|
    |x_imag_V_2_address0  |  14|          3|    3|          9|
    |x_imag_V_2_ce0       |  14|          3|    1|          3|
    |x_imag_V_2_ce1       |   9|          2|    1|          2|
    |x_imag_V_2_we0       |   9|          2|    1|          2|
    |x_imag_V_3_address0  |  14|          3|    3|          9|
    |x_imag_V_3_ce0       |  14|          3|    1|          3|
    |x_imag_V_3_ce1       |   9|          2|    1|          2|
    |x_imag_V_3_we0       |   9|          2|    1|          2|
    |x_imag_V_4_address0  |  14|          3|    3|          9|
    |x_imag_V_4_ce0       |  14|          3|    1|          3|
    |x_imag_V_4_ce1       |   9|          2|    1|          2|
    |x_imag_V_4_we0       |   9|          2|    1|          2|
    |x_imag_V_5_address0  |  14|          3|    3|          9|
    |x_imag_V_5_ce0       |  14|          3|    1|          3|
    |x_imag_V_5_ce1       |   9|          2|    1|          2|
    |x_imag_V_5_we0       |   9|          2|    1|          2|
    |x_imag_V_6_address0  |  14|          3|    3|          9|
    |x_imag_V_6_ce0       |  14|          3|    1|          3|
    |x_imag_V_6_ce1       |   9|          2|    1|          2|
    |x_imag_V_6_we0       |   9|          2|    1|          2|
    |x_imag_V_7_address0  |  14|          3|    3|          9|
    |x_imag_V_7_ce0       |  14|          3|    1|          3|
    |x_imag_V_7_ce1       |   9|          2|    1|          2|
    |x_imag_V_7_we0       |   9|          2|    1|          2|
    |x_imag_V_address0    |  14|          3|    3|          9|
    |x_imag_V_ce0         |  14|          3|    1|          3|
    |x_imag_V_ce1         |   9|          2|    1|          2|
    |x_imag_V_we0         |   9|          2|    1|          2|
    |x_real_V_1_address0  |  14|          3|    3|          9|
    |x_real_V_1_ce0       |  14|          3|    1|          3|
    |x_real_V_1_ce1       |   9|          2|    1|          2|
    |x_real_V_1_we0       |   9|          2|    1|          2|
    |x_real_V_2_address0  |  14|          3|    3|          9|
    |x_real_V_2_ce0       |  14|          3|    1|          3|
    |x_real_V_2_ce1       |   9|          2|    1|          2|
    |x_real_V_2_we0       |   9|          2|    1|          2|
    |x_real_V_3_address0  |  14|          3|    3|          9|
    |x_real_V_3_ce0       |  14|          3|    1|          3|
    |x_real_V_3_ce1       |   9|          2|    1|          2|
    |x_real_V_3_we0       |   9|          2|    1|          2|
    |x_real_V_4_address0  |  14|          3|    3|          9|
    |x_real_V_4_ce0       |  14|          3|    1|          3|
    |x_real_V_4_ce1       |   9|          2|    1|          2|
    |x_real_V_4_we0       |   9|          2|    1|          2|
    |x_real_V_5_address0  |  14|          3|    3|          9|
    |x_real_V_5_ce0       |  14|          3|    1|          3|
    |x_real_V_5_ce1       |   9|          2|    1|          2|
    |x_real_V_5_we0       |   9|          2|    1|          2|
    |x_real_V_6_address0  |  14|          3|    3|          9|
    |x_real_V_6_ce0       |  14|          3|    1|          3|
    |x_real_V_6_ce1       |   9|          2|    1|          2|
    |x_real_V_6_we0       |   9|          2|    1|          2|
    |x_real_V_7_address0  |  14|          3|    3|          9|
    |x_real_V_7_ce0       |  14|          3|    1|          3|
    |x_real_V_7_ce1       |   9|          2|    1|          2|
    |x_real_V_7_we0       |   9|          2|    1|          2|
    |x_real_V_address0    |  14|          3|    3|          9|
    |x_real_V_ce0         |  14|          3|    1|          3|
    |x_real_V_ce1         |   9|          2|    1|          2|
    |x_real_V_we0         |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |1365|        295|  177|        487|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                 |  6|   0|    6|          0|
    |grp_fft_64pt_fu_286_ap_start_reg                          |  1|   0|    1|          0|
    |grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_start_reg  |  1|   0|    1|          0|
    |grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     |  9|   0|    9|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   11|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   11|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        sr_fft|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        sr_fft|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        sr_fft|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

