
*** Running vivado
    with args -log Lab2_Block_Design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Lab2_Block_Design_wrapper.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Lab2_Block_Design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Education/FPGA_Labs/Lab3/led_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vitis/Vivado/2023.1/data/ip'.
Command: link_design -top Lab2_Block_Design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_bram_ctrl_0_0/Lab2_Block_Design_axi_bram_ctrl_0_0.dcp' for cell 'Lab2_Block_Design_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_bram_ctrl_0_bram_0/Lab2_Block_Design_axi_bram_ctrl_0_bram_0.dcp' for cell 'Lab2_Block_Design_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_gpio_0_1/Lab2_Block_Design_axi_gpio_0_1.dcp' for cell 'Lab2_Block_Design_i/buttons'
INFO: [Project 1-454] Reading design checkpoint 'f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_led_ip_0_0/Lab2_Block_Design_led_ip_0_0.dcp' for cell 'Lab2_Block_Design_i/led_ip'
INFO: [Project 1-454] Reading design checkpoint 'f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_processing_system7_0_1/Lab2_Block_Design_processing_system7_0_1.dcp' for cell 'Lab2_Block_Design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_rst_ps7_0_100M_0/Lab2_Block_Design_rst_ps7_0_100M_0.dcp' for cell 'Lab2_Block_Design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_gpio_0_0/Lab2_Block_Design_axi_gpio_0_0.dcp' for cell 'Lab2_Block_Design_i/switches'
INFO: [Project 1-454] Reading design checkpoint 'f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_xbar_0/Lab2_Block_Design_xbar_0.dcp' for cell 'Lab2_Block_Design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_0/Lab2_Block_Design_auto_pc_0.dcp' for cell 'Lab2_Block_Design_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_1/Lab2_Block_Design_auto_pc_1.dcp' for cell 'Lab2_Block_Design_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_2/Lab2_Block_Design_auto_pc_2.dcp' for cell 'Lab2_Block_Design_i/ps7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_3/Lab2_Block_Design_auto_pc_3.dcp' for cell 'Lab2_Block_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1407.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_processing_system7_0_1/Lab2_Block_Design_processing_system7_0_1.xdc] for cell 'Lab2_Block_Design_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_processing_system7_0_1/Lab2_Block_Design_processing_system7_0_1.xdc] for cell 'Lab2_Block_Design_i/processing_system7_0/inst'
Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_gpio_0_0/Lab2_Block_Design_axi_gpio_0_0_board.xdc] for cell 'Lab2_Block_Design_i/switches/U0'
Finished Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_gpio_0_0/Lab2_Block_Design_axi_gpio_0_0_board.xdc] for cell 'Lab2_Block_Design_i/switches/U0'
Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_gpio_0_0/Lab2_Block_Design_axi_gpio_0_0.xdc] for cell 'Lab2_Block_Design_i/switches/U0'
Finished Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_gpio_0_0/Lab2_Block_Design_axi_gpio_0_0.xdc] for cell 'Lab2_Block_Design_i/switches/U0'
Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_rst_ps7_0_100M_0/Lab2_Block_Design_rst_ps7_0_100M_0_board.xdc] for cell 'Lab2_Block_Design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_rst_ps7_0_100M_0/Lab2_Block_Design_rst_ps7_0_100M_0_board.xdc] for cell 'Lab2_Block_Design_i/rst_ps7_0_100M/U0'
Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_rst_ps7_0_100M_0/Lab2_Block_Design_rst_ps7_0_100M_0.xdc] for cell 'Lab2_Block_Design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_rst_ps7_0_100M_0/Lab2_Block_Design_rst_ps7_0_100M_0.xdc] for cell 'Lab2_Block_Design_i/rst_ps7_0_100M/U0'
Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_gpio_0_1/Lab2_Block_Design_axi_gpio_0_1_board.xdc] for cell 'Lab2_Block_Design_i/buttons/U0'
Finished Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_gpio_0_1/Lab2_Block_Design_axi_gpio_0_1_board.xdc] for cell 'Lab2_Block_Design_i/buttons/U0'
Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_gpio_0_1/Lab2_Block_Design_axi_gpio_0_1.xdc] for cell 'Lab2_Block_Design_i/buttons/U0'
Finished Parsing XDC File [f:/Education/FPGA_Labs/Lab3/Lab3.gen/sources_1/bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_gpio_0_1/Lab2_Block_Design_axi_gpio_0_1.xdc] for cell 'Lab2_Block_Design_i/buttons/U0'
Parsing XDC File [F:/Education/FPGA_Labs/Lab3/Lab3.cntrs/zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [F:/Education/FPGA_Labs/Lab3/Lab3.cntrs/zedboard.xdc:375]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Education/FPGA_Labs/Lab3/Lab3.cntrs/zedboard.xdc:375]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Education/FPGA_Labs/Lab3/Lab3.cntrs/zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Lab2_Block_Design_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1575.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1575.695 ; gain = 606.902
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.668 . Memory (MB): peak = 1599.711 ; gain = 24.016

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f4273296

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2149.848 ; gain = 550.137

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fd271c4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 2498.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Retarget, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1db39eb4b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 2498.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 74 cells and removed 214 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21cf3132e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.417 . Memory (MB): peak = 2498.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 626 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Lab2_Block_Design_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst to drive 1821 load(s) on clock net Lab2_Block_Design_i/processing_system7_0/inst/FCLK_CLK0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1a282292e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.463 . Memory (MB): peak = 2498.293 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: cf44d896

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.623 . Memory (MB): peak = 2498.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b8793913

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.641 . Memory (MB): peak = 2498.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              37  |                                             13  |
|  Constant propagation         |              74  |             214  |                                              0  |
|  Sweep                        |               0  |             626  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2498.293 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 119d76535

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 2498.293 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 119d76535

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2570.258 ; gain = 0.000
Ending Power Optimization Task | Checksum: 119d76535

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2570.258 ; gain = 71.965

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 119d76535

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2570.258 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2570.258 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 119d76535

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2570.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2570.258 ; gain = 994.562
INFO: [runtcl-4] Executing : report_drc -file Lab2_Block_Design_wrapper_drc_opted.rpt -pb Lab2_Block_Design_wrapper_drc_opted.pb -rpx Lab2_Block_Design_wrapper_drc_opted.rpx
Command: report_drc -file Lab2_Block_Design_wrapper_drc_opted.rpt -pb Lab2_Block_Design_wrapper_drc_opted.pb -rpx Lab2_Block_Design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file F:/Education/FPGA_Labs/Lab3/Lab3.runs/impl_1/Lab2_Block_Design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2570.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Education/FPGA_Labs/Lab3/Lab3.runs/impl_1/Lab2_Block_Design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2570.258 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a2921c51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2570.258 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 193d14cba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.436 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2056b04c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.781 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2056b04c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.786 . Memory (MB): peak = 2570.258 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2056b04c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 206344b02

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.942 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24779913a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 24779913a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 169a519fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 83 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 38 nets or LUTs. Breaked 0 LUT, combined 38 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2570.258 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             38  |                    38  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             38  |                    38  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e3be203e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2570.258 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1b482b264

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2570.258 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b482b264

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2092a87be

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 127a70ed9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 179207086

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1772801e7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20633621d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2795421d0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2775c886d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2570.258 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2775c886d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fa41a36f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.268 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1570b3ec3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2570.258 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1570b3ec3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2570.258 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: fa41a36f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.268. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 176570372

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2570.258 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2570.258 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 176570372

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 176570372

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 176570372

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2570.258 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 176570372

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2570.258 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2570.258 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2570.258 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 246532f39

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2570.258 ; gain = 0.000
Ending Placer Task | Checksum: 1afc221a6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2570.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2570.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Lab2_Block_Design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2570.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Lab2_Block_Design_wrapper_utilization_placed.rpt -pb Lab2_Block_Design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Lab2_Block_Design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2570.258 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 2570.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Education/FPGA_Labs/Lab3/Lab3.runs/impl_1/Lab2_Block_Design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.232 . Memory (MB): peak = 2570.258 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.267 . Memory (MB): peak = 2570.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Education/FPGA_Labs/Lab3/Lab3.runs/impl_1/Lab2_Block_Design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d99ba976 ConstDB: 0 ShapeSum: d6267830 RouteDB: 0
Post Restoration Checksum: NetGraph: 73a5e4dc | NumContArr: f9ca0bfe | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1867a4687

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2651.418 ; gain = 81.160

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1867a4687

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2651.418 ; gain = 81.160

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1867a4687

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2651.418 ; gain = 81.160
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19138e9e7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2666.145 ; gain = 95.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.327  | TNS=0.000  | WHS=-0.332 | THS=-48.179|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3049
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3049
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f585e4c2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2666.145 ; gain = 95.887

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f585e4c2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2666.145 ; gain = 95.887
Phase 3 Initial Routing | Checksum: 22936dc3a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.145 ; gain = 95.887

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.338  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1019d1368

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.145 ; gain = 95.887

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.338  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: bcfd6edb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.145 ; gain = 95.887
Phase 4 Rip-up And Reroute | Checksum: bcfd6edb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.145 ; gain = 95.887

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10a15ac5f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.145 ; gain = 95.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.453  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 10a15ac5f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.145 ; gain = 95.887

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10a15ac5f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.145 ; gain = 95.887
Phase 5 Delay and Skew Optimization | Checksum: 10a15ac5f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.145 ; gain = 95.887

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 64d76a3d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.145 ; gain = 95.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.453  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 8a77ff82

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.145 ; gain = 95.887
Phase 6 Post Hold Fix | Checksum: 8a77ff82

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.145 ; gain = 95.887

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.435021 %
  Global Horizontal Routing Utilization  = 0.566515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 68aad989

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.145 ; gain = 95.887

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 68aad989

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2666.309 ; gain = 96.051

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6e845f05

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2666.309 ; gain = 96.051

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.453  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 6e845f05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2666.309 ; gain = 96.051
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 135557558

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2666.309 ; gain = 96.051

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2666.309 ; gain = 96.051

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2666.309 ; gain = 96.051
INFO: [runtcl-4] Executing : report_drc -file Lab2_Block_Design_wrapper_drc_routed.rpt -pb Lab2_Block_Design_wrapper_drc_routed.pb -rpx Lab2_Block_Design_wrapper_drc_routed.rpx
Command: report_drc -file Lab2_Block_Design_wrapper_drc_routed.rpt -pb Lab2_Block_Design_wrapper_drc_routed.pb -rpx Lab2_Block_Design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file F:/Education/FPGA_Labs/Lab3/Lab3.runs/impl_1/Lab2_Block_Design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Lab2_Block_Design_wrapper_methodology_drc_routed.rpt -pb Lab2_Block_Design_wrapper_methodology_drc_routed.pb -rpx Lab2_Block_Design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Lab2_Block_Design_wrapper_methodology_drc_routed.rpt -pb Lab2_Block_Design_wrapper_methodology_drc_routed.pb -rpx Lab2_Block_Design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file F:/Education/FPGA_Labs/Lab3/Lab3.runs/impl_1/Lab2_Block_Design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Lab2_Block_Design_wrapper_power_routed.rpt -pb Lab2_Block_Design_wrapper_power_summary_routed.pb -rpx Lab2_Block_Design_wrapper_power_routed.rpx
Command: report_power -file Lab2_Block_Design_wrapper_power_routed.rpt -pb Lab2_Block_Design_wrapper_power_summary_routed.pb -rpx Lab2_Block_Design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Lab2_Block_Design_wrapper_route_status.rpt -pb Lab2_Block_Design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Lab2_Block_Design_wrapper_timing_summary_routed.rpt -pb Lab2_Block_Design_wrapper_timing_summary_routed.pb -rpx Lab2_Block_Design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Lab2_Block_Design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Lab2_Block_Design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Lab2_Block_Design_wrapper_bus_skew_routed.rpt -pb Lab2_Block_Design_wrapper_bus_skew_routed.pb -rpx Lab2_Block_Design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 2712.855 ; gain = 9.961
INFO: [Common 17-1381] The checkpoint 'F:/Education/FPGA_Labs/Lab3/Lab3.runs/impl_1/Lab2_Block_Design_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force Lab2_Block_Design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Lab2_Block_Design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3268.375 ; gain = 555.520
INFO: [Common 17-206] Exiting Vivado at Sat Oct  5 20:30:46 2024...
