

================================================================
== Vivado HLS Report for 'attention'
================================================================
* Date:           Thu Dec 12 00:47:06 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.386 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   560078|   560078| 5.601 ms | 5.601 ms |  560078|  560078|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 2         |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 3         |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 4         |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 5         |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 5.1      |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 6         |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 6.1      |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 7         |     9440|     9440|       590|          -|          -|    16|    no    |
        | + Loop 7.1      |      588|      588|        98|          -|          -|     6|    no    |
        |  ++ Loop 7.1.1  |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 8         |     9440|     9440|       590|          -|          -|    16|    no    |
        | + Loop 8.1      |      588|      588|        98|          -|          -|     6|    no    |
        |  ++ Loop 8.1.1  |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 9         |      128|      128|         8|          -|          -|    16|    no    |
        | + Loop 9.1      |        6|        6|         1|          -|          -|     6|    no    |
        |- l_S_i_1_i11    |     1856|     1856|       116|          -|          -|    16|    no    |
        | + l_S_k_1_k10   |      114|      114|        19|          -|          -|     6|    no    |
        |- l_S_h_4_h6     |      128|      128|         8|          -|          -|    16|    no    |
        |- Loop 12        |      128|      128|         8|          -|          -|    16|    no    |
        | + Loop 12.1     |        6|        6|         1|          -|          -|     6|    no    |
        |- Loop 13        |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 13.1     |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 14        |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- l_S_h_7_h7     |     3104|     3104|       194|          -|          -|    16|    no    |
        | + l_S_d_7_d4    |      192|      192|         2|          -|          -|    96|    no    |
        |- Loop 16        |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 17        |     1536|     1536|         1|          -|          -|  1536|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 6 7 
7 --> 7 8 
8 --> 9 8 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 19 
18 --> 18 17 
19 --> 21 20 
20 --> 20 19 
21 --> 22 
22 --> 23 25 
23 --> 24 22 
24 --> 24 23 
25 --> 28 26 
26 --> 27 25 
27 --> 27 26 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 33 32 
32 --> 32 31 
33 --> 34 
34 --> 35 54 
35 --> 36 34 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 35 
54 --> 55 62 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 54 
62 --> 64 63 
63 --> 63 62 
64 --> 65 
65 --> 67 66 
66 --> 66 65 
67 --> 68 
68 --> 68 69 
69 --> 70 72 
70 --> 71 69 
71 --> 70 
72 --> 73 72 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 76 
77 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_23), !map !182"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_22), !map !189"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_21), !map !195"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_20), !map !201"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_19), !map !207"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_18), !map !213"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_17), !map !219"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_16), !map !225"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_15), !map !231"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_14), !map !237"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_13), !map !243"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_12), !map !249"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_11), !map !255"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_10), !map !261"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_9), !map !267"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_8), !map !273"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_7), !map !279"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_6), !map !285"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_5), !map !291"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_4), !map !297"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_3), !map !303"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_2), !map !309"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_1), !map !315"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v271_0), !map !321"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_23), !map !327"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_22), !map !331"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_21), !map !335"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_20), !map !339"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_19), !map !343"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_18), !map !347"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_17), !map !351"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_16), !map !355"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_15), !map !359"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_14), !map !363"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_13), !map !367"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_12), !map !371"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_11), !map !375"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_10), !map !379"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_9), !map !383"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_8), !map !387"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_7), !map !391"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_6), !map !395"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_5), !map !399"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_4), !map !403"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_3), !map !407"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_2), !map !411"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_1), !map !415"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v269_0), !map !419"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_23), !map !423"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_22), !map !427"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_21), !map !431"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_20), !map !435"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_19), !map !439"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_18), !map !443"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_17), !map !447"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_16), !map !451"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_15), !map !455"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_14), !map !459"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_13), !map !463"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_12), !map !467"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_11), !map !471"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_10), !map !475"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_9), !map !479"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_8), !map !483"   --->   Operation 141 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_7), !map !487"   --->   Operation 142 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_6), !map !491"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_5), !map !495"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_4), !map !499"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_3), !map !503"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_2), !map !507"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_1), !map !511"   --->   Operation 148 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v267_0), !map !515"   --->   Operation 149 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_23), !map !519"   --->   Operation 150 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_22), !map !523"   --->   Operation 151 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_21), !map !527"   --->   Operation 152 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_20), !map !531"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_19), !map !535"   --->   Operation 154 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_18), !map !539"   --->   Operation 155 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_17), !map !543"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_16), !map !547"   --->   Operation 157 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_15), !map !551"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_14), !map !555"   --->   Operation 159 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_13), !map !559"   --->   Operation 160 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_12), !map !563"   --->   Operation 161 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_11), !map !567"   --->   Operation 162 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_10), !map !571"   --->   Operation 163 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_9), !map !575"   --->   Operation 164 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_8), !map !579"   --->   Operation 165 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_7), !map !583"   --->   Operation 166 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_6), !map !587"   --->   Operation 167 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_5), !map !591"   --->   Operation 168 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_4), !map !595"   --->   Operation 169 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_3), !map !599"   --->   Operation 170 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_2), !map !603"   --->   Operation 171 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_1), !map !607"   --->   Operation 172 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v265_0), !map !611"   --->   Operation 173 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v264), !map !615"   --->   Operation 174 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %v266) nounwind, !map !620"   --->   Operation 175 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %v268) nounwind, !map !626"   --->   Operation 176 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %v270) nounwind, !map !630"   --->   Operation 177 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %v272) nounwind, !map !634"   --->   Operation 178 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([960 x float]* %v273), !map !638"   --->   Operation 179 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([960 x float]* %v274), !map !645"   --->   Operation 180 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v275) nounwind, !map !649"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v276) nounwind, !map !654"   --->   Operation 182 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7680 x float]* %v277), !map !658"   --->   Operation 183 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7680 x float]* %v278), !map !665"   --->   Operation 184 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %v279) nounwind, !map !669"   --->   Operation 185 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %v280), !map !673"   --->   Operation 186 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @attention_str) nounwind"   --->   Operation 187 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%v272_read = call float @_ssdm_op_Read.ap_auto.float(float %v272)"   --->   Operation 188 'read' 'v272_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%v270_read = call float @_ssdm_op_Read.ap_auto.float(float %v270)"   --->   Operation 189 'read' 'v270_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%v268_read = call float @_ssdm_op_Read.ap_auto.float(float %v268)"   --->   Operation 190 'read' 'v268_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%v266_read = call float @_ssdm_op_Read.ap_auto.float(float %v266)"   --->   Operation 191 'read' 'v266_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%rms_hidden_states_0 = alloca [1536 x float], align 16" [kernel.cpp:478]   --->   Operation 192 'alloca' 'rms_hidden_states_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%q_proj_re = alloca [1536 x float], align 4" [kernel.cpp:500]   --->   Operation 193 'alloca' 'q_proj_re' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%k_proj_re = alloca [1536 x float], align 4" [kernel.cpp:506]   --->   Operation 194 'alloca' 'k_proj_re' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%v_proj_re = alloca [1536 x float], align 4" [kernel.cpp:512]   --->   Operation 195 'alloca' 'v_proj_re' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%q_embed_0 = alloca [1536 x float], align 4" [kernel.cpp:581]   --->   Operation 196 'alloca' 'q_embed_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%k_embed_0 = alloca [1536 x float], align 4" [kernel.cpp:589]   --->   Operation 197 'alloca' 'k_embed_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%updated_k_cache = alloca [9216 x float], align 4" [kernel.cpp:598]   --->   Operation 198 'alloca' 'updated_k_cache' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%updated_v_cache = alloca [9216 x float], align 4" [kernel.cpp:606]   --->   Operation 199 'alloca' 'updated_v_cache' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%attn_weights_0 = alloca [96 x float], align 4" [kernel.cpp:625]   --->   Operation 200 'alloca' 'attn_weights_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%softmax_attn_weights = alloca [96 x float], align 4" [kernel.cpp:663]   --->   Operation 201 'alloca' 'softmax_attn_weights' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%attn_output_0 = alloca [1536 x float], align 4" [kernel.cpp:672]   --->   Operation 202 'alloca' 'attn_output_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%attn_output_2D = alloca [1536 x float], align 4" [kernel.cpp:681]   --->   Operation 203 'alloca' 'attn_output_2D' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%rms_attn_output_0 = alloca [1536 x float], align 16" [kernel.cpp:695]   --->   Operation 204 'alloca' 'rms_attn_output_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 205 [1/1] (1.76ns)   --->   "br label %.preheader198.0" [kernel.cpp:480]   --->   Operation 205 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%v284_0_0 = phi i11 [ %add_ln480, %0 ], [ 0, %.preheader198.preheader.0 ]" [kernel.cpp:480]   --->   Operation 206 'phi' 'v284_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (1.88ns)   --->   "%icmp_ln480 = icmp eq i11 %v284_0_0, -512" [kernel.cpp:480]   --->   Operation 207 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 208 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (1.63ns)   --->   "%add_ln480 = add i11 %v284_0_0, 1" [kernel.cpp:480]   --->   Operation 209 'add' 'add_ln480' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %icmp_ln480, label %.preheader195.preheader, label %0" [kernel.cpp:480]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln481 = zext i11 %v284_0_0 to i64" [kernel.cpp:481]   --->   Operation 211 'zext' 'zext_ln481' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%rms_hidden_states_0_1 = getelementptr [1536 x float]* %rms_hidden_states_0, i64 0, i64 %zext_ln481" [kernel.cpp:481]   --->   Operation 212 'getelementptr' 'rms_hidden_states_0_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %rms_hidden_states_0_1, align 4" [kernel.cpp:481]   --->   Operation 213 'store' <Predicate = (!icmp_ln480)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "br label %.preheader198.0" [kernel.cpp:480]   --->   Operation 214 'br' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_2 : Operation 215 [2/2] (1.76ns)   --->   "call fastcc void @rms_norm([1536 x float]* %v264, [1536 x float]* %v275, [1536 x float]* %rms_hidden_states_0)" [kernel.cpp:485]   --->   Operation 215 'call' <Predicate = (icmp_ln480)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 216 [1/2] (0.00ns)   --->   "call fastcc void @rms_norm([1536 x float]* %v264, [1536 x float]* %v275, [1536 x float]* %rms_hidden_states_0)" [kernel.cpp:485]   --->   Operation 216 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 217 [2/2] (1.76ns)   --->   "%scales_0_V = call fastcc i32 @quantize_activation([1536 x float]* %rms_hidden_states_0, [1536 x i8]* @quantized_hidden_sta_96)" [kernel.cpp:499]   --->   Operation 217 'call' 'scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 218 [1/2] (0.00ns)   --->   "%scales_0_V = call fastcc i32 @quantize_activation([1536 x float]* %rms_hidden_states_0, [1536 x i8]* @quantized_hidden_sta_96)" [kernel.cpp:499]   --->   Operation 218 'call' 'scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 219 [1/1] (1.76ns)   --->   "br label %.preheader194.0" [kernel.cpp:502]   --->   Operation 219 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%v295_0_0 = phi i11 [ %add_ln502, %1 ], [ 0, %.preheader195.preheader ]" [kernel.cpp:502]   --->   Operation 220 'phi' 'v295_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (1.88ns)   --->   "%icmp_ln502 = icmp eq i11 %v295_0_0, -512" [kernel.cpp:502]   --->   Operation 221 'icmp' 'icmp_ln502' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 222 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (1.63ns)   --->   "%add_ln502 = add i11 %v295_0_0, 1" [kernel.cpp:502]   --->   Operation 223 'add' 'add_ln502' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln502, label %.preheader192.0.preheader, label %1" [kernel.cpp:502]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln503 = zext i11 %v295_0_0 to i64" [kernel.cpp:503]   --->   Operation 225 'zext' 'zext_ln503' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%q_proj_re_addr = getelementptr [1536 x float]* %q_proj_re, i64 0, i64 %zext_ln503" [kernel.cpp:503]   --->   Operation 226 'getelementptr' 'q_proj_re_addr' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %q_proj_re_addr, align 4" [kernel.cpp:503]   --->   Operation 227 'store' <Predicate = (!icmp_ln502)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "br label %.preheader194.0" [kernel.cpp:502]   --->   Operation 228 'br' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (1.76ns)   --->   "br label %.preheader192.0" [kernel.cpp:508]   --->   Operation 229 'br' <Predicate = (icmp_ln502)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%v298_0_0 = phi i11 [ %add_ln508, %2 ], [ 0, %.preheader192.0.preheader ]" [kernel.cpp:508]   --->   Operation 230 'phi' 'v298_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (1.88ns)   --->   "%icmp_ln508 = icmp eq i11 %v298_0_0, -512" [kernel.cpp:508]   --->   Operation 231 'icmp' 'icmp_ln508' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 232 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (1.63ns)   --->   "%add_ln508 = add i11 %v298_0_0, 1" [kernel.cpp:508]   --->   Operation 233 'add' 'add_ln508' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %icmp_ln508, label %.preheader190.0.preheader, label %2" [kernel.cpp:508]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i11 %v298_0_0 to i64" [kernel.cpp:509]   --->   Operation 235 'zext' 'zext_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%k_proj_re_addr = getelementptr [1536 x float]* %k_proj_re, i64 0, i64 %zext_ln509" [kernel.cpp:509]   --->   Operation 236 'getelementptr' 'k_proj_re_addr' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %k_proj_re_addr, align 4" [kernel.cpp:509]   --->   Operation 237 'store' <Predicate = (!icmp_ln508)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "br label %.preheader192.0" [kernel.cpp:508]   --->   Operation 238 'br' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (1.76ns)   --->   "br label %.preheader190.0" [kernel.cpp:514]   --->   Operation 239 'br' <Predicate = (icmp_ln508)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.43>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%v301_0_0 = phi i11 [ %add_ln514, %3 ], [ 0, %.preheader190.0.preheader ]" [kernel.cpp:514]   --->   Operation 240 'phi' 'v301_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (1.88ns)   --->   "%icmp_ln514 = icmp eq i11 %v301_0_0, -512" [kernel.cpp:514]   --->   Operation 241 'icmp' 'icmp_ln514' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 242 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (1.63ns)   --->   "%add_ln514 = add i11 %v301_0_0, 1" [kernel.cpp:514]   --->   Operation 243 'add' 'add_ln514' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "br i1 %icmp_ln514, label %.preheader191.1_ifconv, label %3" [kernel.cpp:514]   --->   Operation 244 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %v301_0_0 to i64" [kernel.cpp:515]   --->   Operation 245 'zext' 'zext_ln515' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%v_proj_re_addr = getelementptr [1536 x float]* %v_proj_re, i64 0, i64 %zext_ln515" [kernel.cpp:515]   --->   Operation 246 'getelementptr' 'v_proj_re_addr' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v_proj_re_addr, align 4" [kernel.cpp:515]   --->   Operation 247 'store' <Predicate = (!icmp_ln514)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "br label %.preheader190.0" [kernel.cpp:514]   --->   Operation 248 'br' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_8 : Operation 249 [2/2] (4.43ns)   --->   "%d_assign = fpext float %v266_read to double" [kernel.cpp:518]   --->   Operation 249 'fpext' 'd_assign' <Predicate = (icmp_ln514)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.67>
ST_9 : Operation 250 [1/2] (4.43ns)   --->   "%d_assign = fpext float %v266_read to double" [kernel.cpp:518]   --->   Operation 250 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [kernel.cpp:518]   --->   Operation 251 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [kernel.cpp:518]   --->   Operation 252 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [kernel.cpp:518]   --->   Operation 253 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [kernel.cpp:518]   --->   Operation 254 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [kernel.cpp:518]   --->   Operation 255 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [kernel.cpp:518]   --->   Operation 256 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [kernel.cpp:518]   --->   Operation 257 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_59 = zext i53 %tmp to i54" [kernel.cpp:518]   --->   Operation 258 'zext' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_59" [kernel.cpp:518]   --->   Operation 259 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_59" [kernel.cpp:518]   --->   Operation 260 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 261 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [kernel.cpp:518]   --->   Operation 261 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [kernel.cpp:518]   --->   Operation 262 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 20" [kernel.cpp:518]   --->   Operation 263 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -20, %F2" [kernel.cpp:518]   --->   Operation 264 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 20, %F2" [kernel.cpp:518]   --->   Operation 265 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [kernel.cpp:518]   --->   Operation 266 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 20" [kernel.cpp:518]   --->   Operation 267 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i32" [kernel.cpp:518]   --->   Operation 268 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_43 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [kernel.cpp:518]   --->   Operation 269 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.77>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [kernel.cpp:518]   --->   Operation 270 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [kernel.cpp:518]   --->   Operation 271 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [1/1] (1.48ns)   --->   "%icmp_ln603 = icmp eq i7 %tmp_43, 0" [kernel.cpp:518]   --->   Operation 272 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [kernel.cpp:518]   --->   Operation 273 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [kernel.cpp:518]   --->   Operation 274 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i32" [kernel.cpp:518]   --->   Operation 275 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%bitcast_ln696 = bitcast float %v266_read to i32" [kernel.cpp:518]   --->   Operation 276 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [kernel.cpp:518]   --->   Operation 277 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%select_ln588 = select i1 %tmp_52, i32 -1, i32 0" [kernel.cpp:518]   --->   Operation 278 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i32 %trunc_ln583, %sext_ln581" [kernel.cpp:518]   --->   Operation 279 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_4)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [kernel.cpp:518]   --->   Operation 280 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_4)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [kernel.cpp:518]   --->   Operation 281 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [kernel.cpp:518]   --->   Operation 282 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [kernel.cpp:518]   --->   Operation 283 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [kernel.cpp:518]   --->   Operation 284 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [kernel.cpp:518]   --->   Operation 285 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [kernel.cpp:518]   --->   Operation 286 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_2 = and i1 %and_ln581, %icmp_ln585" [kernel.cpp:518]   --->   Operation 287 'and' 'and_ln585_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [kernel.cpp:518]   --->   Operation 288 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [kernel.cpp:518]   --->   Operation 289 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [kernel.cpp:518]   --->   Operation 290 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 291 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i32 %shl_ln604, i32 %trunc_ln586" [kernel.cpp:518]   --->   Operation 291 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 292 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_2" [kernel.cpp:518]   --->   Operation 292 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln583" [kernel.cpp:518]   --->   Operation 293 'select' 'select_ln603_4' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_4)   --->   "%or_ln603_3 = or i1 %and_ln585, %and_ln582" [kernel.cpp:518]   --->   Operation 294 'or' 'or_ln603_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node v302_V)   --->   "%select_ln603_5 = select i1 %or_ln603, i32 %select_ln603, i32 %select_ln603_4" [kernel.cpp:518]   --->   Operation 295 'select' 'select_ln603_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 296 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_4 = or i1 %or_ln603, %or_ln603_3" [kernel.cpp:518]   --->   Operation 296 'or' 'or_ln603_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 297 [1/1] (0.69ns) (out node of the LUT)   --->   "%v302_V = select i1 %or_ln603_4, i32 %select_ln603_5, i32 0" [kernel.cpp:518]   --->   Operation 297 'select' 'v302_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 298 [2/2] (4.43ns)   --->   "%d_assign_1 = fpext float %v268_read to double" [kernel.cpp:521]   --->   Operation 298 'fpext' 'd_assign_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 299 [2/2] (4.43ns)   --->   "%d_assign_2 = fpext float %v270_read to double" [kernel.cpp:524]   --->   Operation 299 'fpext' 'd_assign_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 300 [1/2] (4.43ns)   --->   "%d_assign_1 = fpext float %v268_read to double" [kernel.cpp:521]   --->   Operation 300 'fpext' 'd_assign_1' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign_1 to i64" [kernel.cpp:521]   --->   Operation 301 'bitcast' 'ireg_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln556_1 = trunc i64 %ireg_V_1 to i63" [kernel.cpp:521]   --->   Operation 302 'trunc' 'trunc_ln556_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%p_Result_60 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [kernel.cpp:521]   --->   Operation 303 'bitselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [kernel.cpp:521]   --->   Operation 304 'partselect' 'exp_tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12" [kernel.cpp:521]   --->   Operation 305 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_V_1 to i52" [kernel.cpp:521]   --->   Operation 306 'trunc' 'trunc_ln565_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)" [kernel.cpp:521]   --->   Operation 307 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_61 = zext i53 %tmp_s to i54" [kernel.cpp:521]   --->   Operation 308 'zext' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (3.23ns)   --->   "%man_V_4 = sub i54 0, %p_Result_61" [kernel.cpp:521]   --->   Operation 309 'sub' 'man_V_4' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (0.94ns)   --->   "%man_V_5 = select i1 %p_Result_60, i54 %man_V_4, i54 %p_Result_61" [kernel.cpp:521]   --->   Operation 310 'select' 'man_V_5' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (2.78ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0" [kernel.cpp:521]   --->   Operation 311 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 312 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, %zext_ln461_1" [kernel.cpp:521]   --->   Operation 312 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (1.99ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2_1, 20" [kernel.cpp:521]   --->   Operation 313 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (1.54ns)   --->   "%add_ln581_1 = add i12 -20, %F2_1" [kernel.cpp:521]   --->   Operation 314 'add' 'add_ln581_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 315 [1/1] (1.54ns)   --->   "%sub_ln581_1 = sub i12 20, %F2_1" [kernel.cpp:521]   --->   Operation 315 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [kernel.cpp:521]   --->   Operation 316 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 317 [1/1] (1.99ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2_1, 20" [kernel.cpp:521]   --->   Operation 317 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_5 to i32" [kernel.cpp:521]   --->   Operation 318 'trunc' 'trunc_ln583_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_56 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [kernel.cpp:521]   --->   Operation 319 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/2] (4.43ns)   --->   "%d_assign_2 = fpext float %v270_read to double" [kernel.cpp:524]   --->   Operation 320 'fpext' 'd_assign_2' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%ireg_V_2 = bitcast double %d_assign_2 to i64" [kernel.cpp:524]   --->   Operation 321 'bitcast' 'ireg_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln556_2 = trunc i64 %ireg_V_2 to i63" [kernel.cpp:524]   --->   Operation 322 'trunc' 'trunc_ln556_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%p_Result_62 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [kernel.cpp:524]   --->   Operation 323 'bitselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)" [kernel.cpp:524]   --->   Operation 324 'partselect' 'exp_tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln461_2 = zext i11 %exp_tmp_V_2 to i12" [kernel.cpp:524]   --->   Operation 325 'zext' 'zext_ln461_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %ireg_V_2 to i52" [kernel.cpp:524]   --->   Operation 326 'trunc' 'trunc_ln565_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_8 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)" [kernel.cpp:524]   --->   Operation 327 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_63 = zext i53 %tmp_8 to i54" [kernel.cpp:524]   --->   Operation 328 'zext' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (3.23ns)   --->   "%man_V_7 = sub i54 0, %p_Result_63" [kernel.cpp:524]   --->   Operation 329 'sub' 'man_V_7' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 330 [1/1] (0.94ns)   --->   "%man_V_8 = select i1 %p_Result_62, i54 %man_V_7, i54 %p_Result_63" [kernel.cpp:524]   --->   Operation 330 'select' 'man_V_8' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 331 [1/1] (2.78ns)   --->   "%icmp_ln571_2 = icmp eq i63 %trunc_ln556_2, 0" [kernel.cpp:524]   --->   Operation 331 'icmp' 'icmp_ln571_2' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 332 [1/1] (1.54ns)   --->   "%F2_2 = sub i12 1075, %zext_ln461_2" [kernel.cpp:524]   --->   Operation 332 'sub' 'F2_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 333 [1/1] (1.99ns)   --->   "%icmp_ln581_2 = icmp sgt i12 %F2_2, 20" [kernel.cpp:524]   --->   Operation 333 'icmp' 'icmp_ln581_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 334 [1/1] (1.54ns)   --->   "%add_ln581_2 = add i12 -20, %F2_2" [kernel.cpp:524]   --->   Operation 334 'add' 'add_ln581_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 335 [1/1] (1.54ns)   --->   "%sub_ln581_2 = sub i12 20, %F2_2" [kernel.cpp:524]   --->   Operation 335 'sub' 'sub_ln581_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 336 [1/1] (0.69ns)   --->   "%sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2" [kernel.cpp:524]   --->   Operation 336 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 337 [1/1] (1.99ns)   --->   "%icmp_ln582_2 = icmp eq i12 %F2_2, 20" [kernel.cpp:524]   --->   Operation 337 'icmp' 'icmp_ln582_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln583_2 = trunc i54 %man_V_8 to i32" [kernel.cpp:524]   --->   Operation 338 'trunc' 'trunc_ln583_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_69 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)" [kernel.cpp:524]   --->   Operation 339 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 340 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v265_0, [24576 x i8]* %v265_1, [24576 x i8]* %v265_2, [24576 x i8]* %v265_3, [24576 x i8]* %v265_4, [24576 x i8]* %v265_5, [24576 x i8]* %v265_6, [24576 x i8]* %v265_7, [24576 x i8]* %v265_8, [24576 x i8]* %v265_9, [24576 x i8]* %v265_10, [24576 x i8]* %v265_11, [24576 x i8]* %v265_12, [24576 x i8]* %v265_13, [24576 x i8]* %v265_14, [24576 x i8]* %v265_15, [24576 x i8]* %v265_16, [24576 x i8]* %v265_17, [24576 x i8]* %v265_18, [24576 x i8]* %v265_19, [24576 x i8]* %v265_20, [24576 x i8]* %v265_21, [24576 x i8]* %v265_22, [24576 x i8]* %v265_23, i32 %v302_V, [1536 x float]* %q_proj_re)" [kernel.cpp:549]   --->   Operation 340 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.77>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %sh_amt_1 to i32" [kernel.cpp:521]   --->   Operation 341 'sext' 'sext_ln581_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (1.99ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54" [kernel.cpp:521]   --->   Operation 342 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 343 [1/1] (1.48ns)   --->   "%icmp_ln603_1 = icmp eq i7 %tmp_56, 0" [kernel.cpp:521]   --->   Operation 343 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_1 to i54" [kernel.cpp:521]   --->   Operation 344 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%ashr_ln586_1 = ashr i54 %man_V_5, %zext_ln586_1" [kernel.cpp:521]   --->   Operation 345 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i32" [kernel.cpp:521]   --->   Operation 346 'trunc' 'trunc_ln586_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%bitcast_ln696_3 = bitcast float %v268_read to i32" [kernel.cpp:521]   --->   Operation 347 'bitcast' 'bitcast_ln696_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_3, i32 31)" [kernel.cpp:521]   --->   Operation 348 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%select_ln588_1 = select i1 %tmp_57, i32 -1, i32 0" [kernel.cpp:521]   --->   Operation 349 'select' 'select_ln588_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%shl_ln604_1 = shl i32 %trunc_ln583_1, %sext_ln581_1" [kernel.cpp:521]   --->   Operation 350 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_7)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_1, true" [kernel.cpp:521]   --->   Operation 351 'xor' 'xor_ln571_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_7)   --->   "%and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1" [kernel.cpp:521]   --->   Operation 352 'and' 'and_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (0.97ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1" [kernel.cpp:521]   --->   Operation 353 'or' 'or_ln582_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, true" [kernel.cpp:521]   --->   Operation 354 'xor' 'xor_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1" [kernel.cpp:521]   --->   Operation 355 'and' 'and_ln581_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_3)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_1, true" [kernel.cpp:521]   --->   Operation 356 'xor' 'xor_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585_3 = and i1 %and_ln581_1, %xor_ln585_1" [kernel.cpp:521]   --->   Operation 357 'and' 'and_ln585_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%and_ln585_4 = and i1 %and_ln581_1, %icmp_ln585_1" [kernel.cpp:521]   --->   Operation 358 'and' 'and_ln585_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1" [kernel.cpp:521]   --->   Operation 359 'or' 'or_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, true" [kernel.cpp:521]   --->   Operation 360 'xor' 'xor_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 361 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1" [kernel.cpp:521]   --->   Operation 361 'and' 'and_ln603_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 362 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_7 = select i1 %and_ln603_1, i32 %shl_ln604_1, i32 %trunc_ln586_1" [kernel.cpp:521]   --->   Operation 362 'select' 'select_ln603_7' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_5 = or i1 %and_ln603_1, %and_ln585_4" [kernel.cpp:521]   --->   Operation 363 'or' 'or_ln603_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 364 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_8 = select i1 %and_ln585_3, i32 %select_ln588_1, i32 %trunc_ln583_1" [kernel.cpp:521]   --->   Operation 364 'select' 'select_ln603_8' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_7)   --->   "%or_ln603_6 = or i1 %and_ln585_3, %and_ln582_1" [kernel.cpp:521]   --->   Operation 365 'or' 'or_ln603_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node v304_V)   --->   "%select_ln603_9 = select i1 %or_ln603_5, i32 %select_ln603_7, i32 %select_ln603_8" [kernel.cpp:521]   --->   Operation 366 'select' 'select_ln603_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 367 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_7 = or i1 %or_ln603_5, %or_ln603_6" [kernel.cpp:521]   --->   Operation 367 'or' 'or_ln603_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [1/1] (0.69ns) (out node of the LUT)   --->   "%v304_V = select i1 %or_ln603_7, i32 %select_ln603_9, i32 0" [kernel.cpp:521]   --->   Operation 368 'select' 'v304_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln581_2 = sext i12 %sh_amt_2 to i32" [kernel.cpp:524]   --->   Operation 369 'sext' 'sext_ln581_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (1.99ns)   --->   "%icmp_ln585_2 = icmp ult i12 %sh_amt_2, 54" [kernel.cpp:524]   --->   Operation 370 'icmp' 'icmp_ln585_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (1.48ns)   --->   "%icmp_ln603_2 = icmp eq i7 %tmp_69, 0" [kernel.cpp:524]   --->   Operation 371 'icmp' 'icmp_ln603_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%zext_ln586_2 = zext i32 %sext_ln581_2 to i54" [kernel.cpp:524]   --->   Operation 372 'zext' 'zext_ln586_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%ashr_ln586_2 = ashr i54 %man_V_8, %zext_ln586_2" [kernel.cpp:524]   --->   Operation 373 'ashr' 'ashr_ln586_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i32" [kernel.cpp:524]   --->   Operation 374 'trunc' 'trunc_ln586_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%bitcast_ln696_5 = bitcast float %v270_read to i32" [kernel.cpp:524]   --->   Operation 375 'bitcast' 'bitcast_ln696_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_5, i32 31)" [kernel.cpp:524]   --->   Operation 376 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%select_ln588_2 = select i1 %tmp_70, i32 -1, i32 0" [kernel.cpp:524]   --->   Operation 377 'select' 'select_ln588_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%shl_ln604_2 = shl i32 %trunc_ln583_2, %sext_ln581_2" [kernel.cpp:524]   --->   Operation 378 'shl' 'shl_ln604_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_10)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_2, true" [kernel.cpp:524]   --->   Operation 379 'xor' 'xor_ln571_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_10)   --->   "%and_ln582_2 = and i1 %icmp_ln582_2, %xor_ln571_2" [kernel.cpp:524]   --->   Operation 380 'and' 'and_ln582_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 381 [1/1] (0.97ns)   --->   "%or_ln582_2 = or i1 %icmp_ln571_2, %icmp_ln582_2" [kernel.cpp:524]   --->   Operation 381 'or' 'or_ln582_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_2)   --->   "%xor_ln582_2 = xor i1 %or_ln582_2, true" [kernel.cpp:524]   --->   Operation 382 'xor' 'xor_ln582_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 383 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_2 = and i1 %icmp_ln581_2, %xor_ln582_2" [kernel.cpp:524]   --->   Operation 383 'and' 'and_ln581_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_5)   --->   "%xor_ln585_2 = xor i1 %icmp_ln585_2, true" [kernel.cpp:524]   --->   Operation 384 'xor' 'xor_ln585_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 385 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585_5 = and i1 %and_ln581_2, %xor_ln585_2" [kernel.cpp:524]   --->   Operation 385 'and' 'and_ln585_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%and_ln585_6 = and i1 %and_ln581_2, %icmp_ln585_2" [kernel.cpp:524]   --->   Operation 386 'and' 'and_ln585_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%or_ln581_2 = or i1 %or_ln582_2, %icmp_ln581_2" [kernel.cpp:524]   --->   Operation 387 'or' 'or_ln581_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln581_2 = xor i1 %or_ln581_2, true" [kernel.cpp:524]   --->   Operation 388 'xor' 'xor_ln581_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 389 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %icmp_ln603_2, %xor_ln581_2" [kernel.cpp:524]   --->   Operation 389 'and' 'and_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_11 = select i1 %and_ln603_2, i32 %shl_ln604_2, i32 %trunc_ln586_2" [kernel.cpp:524]   --->   Operation 390 'select' 'select_ln603_11' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 391 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_8 = or i1 %and_ln603_2, %and_ln585_6" [kernel.cpp:524]   --->   Operation 391 'or' 'or_ln603_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 392 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_12 = select i1 %and_ln585_5, i32 %select_ln588_2, i32 %trunc_ln583_2" [kernel.cpp:524]   --->   Operation 392 'select' 'select_ln603_12' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_10)   --->   "%or_ln603_9 = or i1 %and_ln585_5, %and_ln582_2" [kernel.cpp:524]   --->   Operation 393 'or' 'or_ln603_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node v306_V)   --->   "%select_ln603_13 = select i1 %or_ln603_8, i32 %select_ln603_11, i32 %select_ln603_12" [kernel.cpp:524]   --->   Operation 394 'select' 'select_ln603_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 395 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_10 = or i1 %or_ln603_8, %or_ln603_9" [kernel.cpp:524]   --->   Operation 395 'or' 'or_ln603_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 396 [1/1] (0.69ns) (out node of the LUT)   --->   "%v306_V = select i1 %or_ln603_10, i32 %select_ln603_13, i32 0" [kernel.cpp:524]   --->   Operation 396 'select' 'v306_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 397 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v265_0, [24576 x i8]* %v265_1, [24576 x i8]* %v265_2, [24576 x i8]* %v265_3, [24576 x i8]* %v265_4, [24576 x i8]* %v265_5, [24576 x i8]* %v265_6, [24576 x i8]* %v265_7, [24576 x i8]* %v265_8, [24576 x i8]* %v265_9, [24576 x i8]* %v265_10, [24576 x i8]* %v265_11, [24576 x i8]* %v265_12, [24576 x i8]* %v265_13, [24576 x i8]* %v265_14, [24576 x i8]* %v265_15, [24576 x i8]* %v265_16, [24576 x i8]* %v265_17, [24576 x i8]* %v265_18, [24576 x i8]* %v265_19, [24576 x i8]* %v265_20, [24576 x i8]* %v265_21, [24576 x i8]* %v265_22, [24576 x i8]* %v265_23, i32 %v302_V, [1536 x float]* %q_proj_re)" [kernel.cpp:549]   --->   Operation 397 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 398 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v267_0, [24576 x i8]* %v267_1, [24576 x i8]* %v267_2, [24576 x i8]* %v267_3, [24576 x i8]* %v267_4, [24576 x i8]* %v267_5, [24576 x i8]* %v267_6, [24576 x i8]* %v267_7, [24576 x i8]* %v267_8, [24576 x i8]* %v267_9, [24576 x i8]* %v267_10, [24576 x i8]* %v267_11, [24576 x i8]* %v267_12, [24576 x i8]* %v267_13, [24576 x i8]* %v267_14, [24576 x i8]* %v267_15, [24576 x i8]* %v267_16, [24576 x i8]* %v267_17, [24576 x i8]* %v267_18, [24576 x i8]* %v267_19, [24576 x i8]* %v267_20, [24576 x i8]* %v267_21, [24576 x i8]* %v267_22, [24576 x i8]* %v267_23, i32 %v304_V, [1536 x float]* %k_proj_re)" [kernel.cpp:551]   --->   Operation 398 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 399 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v269_0, [24576 x i8]* %v269_1, [24576 x i8]* %v269_2, [24576 x i8]* %v269_3, [24576 x i8]* %v269_4, [24576 x i8]* %v269_5, [24576 x i8]* %v269_6, [24576 x i8]* %v269_7, [24576 x i8]* %v269_8, [24576 x i8]* %v269_9, [24576 x i8]* %v269_10, [24576 x i8]* %v269_11, [24576 x i8]* %v269_12, [24576 x i8]* %v269_13, [24576 x i8]* %v269_14, [24576 x i8]* %v269_15, [24576 x i8]* %v269_16, [24576 x i8]* %v269_17, [24576 x i8]* %v269_18, [24576 x i8]* %v269_19, [24576 x i8]* %v269_20, [24576 x i8]* %v269_21, [24576 x i8]* %v269_22, [24576 x i8]* %v269_23, i32 %v306_V, [1536 x float]* %v_proj_re)" [kernel.cpp:553]   --->   Operation 399 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 400 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x float]* %q_proj_re, [1536 x float]* @q_proj_0)" [kernel.cpp:578]   --->   Operation 400 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.43>
ST_14 : Operation 401 [2/2] (4.43ns)   --->   "%d_assign_3 = fpext float %v272_read to double" [kernel.cpp:527]   --->   Operation 401 'fpext' 'd_assign_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 402 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v267_0, [24576 x i8]* %v267_1, [24576 x i8]* %v267_2, [24576 x i8]* %v267_3, [24576 x i8]* %v267_4, [24576 x i8]* %v267_5, [24576 x i8]* %v267_6, [24576 x i8]* %v267_7, [24576 x i8]* %v267_8, [24576 x i8]* %v267_9, [24576 x i8]* %v267_10, [24576 x i8]* %v267_11, [24576 x i8]* %v267_12, [24576 x i8]* %v267_13, [24576 x i8]* %v267_14, [24576 x i8]* %v267_15, [24576 x i8]* %v267_16, [24576 x i8]* %v267_17, [24576 x i8]* %v267_18, [24576 x i8]* %v267_19, [24576 x i8]* %v267_20, [24576 x i8]* %v267_21, [24576 x i8]* %v267_22, [24576 x i8]* %v267_23, i32 %v304_V, [1536 x float]* %k_proj_re)" [kernel.cpp:551]   --->   Operation 402 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 403 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v269_0, [24576 x i8]* %v269_1, [24576 x i8]* %v269_2, [24576 x i8]* %v269_3, [24576 x i8]* %v269_4, [24576 x i8]* %v269_5, [24576 x i8]* %v269_6, [24576 x i8]* %v269_7, [24576 x i8]* %v269_8, [24576 x i8]* %v269_9, [24576 x i8]* %v269_10, [24576 x i8]* %v269_11, [24576 x i8]* %v269_12, [24576 x i8]* %v269_13, [24576 x i8]* %v269_14, [24576 x i8]* %v269_15, [24576 x i8]* %v269_16, [24576 x i8]* %v269_17, [24576 x i8]* %v269_18, [24576 x i8]* %v269_19, [24576 x i8]* %v269_20, [24576 x i8]* %v269_21, [24576 x i8]* %v269_22, [24576 x i8]* %v269_23, i32 %v306_V, [1536 x float]* %v_proj_re)" [kernel.cpp:553]   --->   Operation 403 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 404 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x float]* %q_proj_re, [1536 x float]* @q_proj_0)" [kernel.cpp:578]   --->   Operation 404 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.67>
ST_15 : Operation 405 [1/2] (4.43ns)   --->   "%d_assign_3 = fpext float %v272_read to double" [kernel.cpp:527]   --->   Operation 405 'fpext' 'd_assign_3' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "%ireg_V_3 = bitcast double %d_assign_3 to i64" [kernel.cpp:527]   --->   Operation 406 'bitcast' 'ireg_V_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln556_3 = trunc i64 %ireg_V_3 to i63" [kernel.cpp:527]   --->   Operation 407 'trunc' 'trunc_ln556_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "%p_Result_64 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)" [kernel.cpp:527]   --->   Operation 408 'bitselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 409 [1/1] (0.00ns)   --->   "%exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)" [kernel.cpp:527]   --->   Operation 409 'partselect' 'exp_tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln461_3 = zext i11 %exp_tmp_V_3 to i12" [kernel.cpp:527]   --->   Operation 410 'zext' 'zext_ln461_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln565_3 = trunc i64 %ireg_V_3 to i52" [kernel.cpp:527]   --->   Operation 411 'trunc' 'trunc_ln565_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_9 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_3)" [kernel.cpp:527]   --->   Operation 412 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (0.00ns)   --->   "%p_Result_65 = zext i53 %tmp_9 to i54" [kernel.cpp:527]   --->   Operation 413 'zext' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 414 [1/1] (3.23ns)   --->   "%man_V_10 = sub i54 0, %p_Result_65" [kernel.cpp:527]   --->   Operation 414 'sub' 'man_V_10' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 415 [1/1] (0.94ns)   --->   "%man_V_11 = select i1 %p_Result_64, i54 %man_V_10, i54 %p_Result_65" [kernel.cpp:527]   --->   Operation 415 'select' 'man_V_11' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 416 [1/1] (2.78ns)   --->   "%icmp_ln571_3 = icmp eq i63 %trunc_ln556_3, 0" [kernel.cpp:527]   --->   Operation 416 'icmp' 'icmp_ln571_3' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 417 [1/1] (1.54ns)   --->   "%F2_3 = sub i12 1075, %zext_ln461_3" [kernel.cpp:527]   --->   Operation 417 'sub' 'F2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 418 [1/1] (1.99ns)   --->   "%icmp_ln581_3 = icmp sgt i12 %F2_3, 20" [kernel.cpp:527]   --->   Operation 418 'icmp' 'icmp_ln581_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 419 [1/1] (1.54ns)   --->   "%add_ln581_3 = add i12 -20, %F2_3" [kernel.cpp:527]   --->   Operation 419 'add' 'add_ln581_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 420 [1/1] (1.54ns)   --->   "%sub_ln581_3 = sub i12 20, %F2_3" [kernel.cpp:527]   --->   Operation 420 'sub' 'sub_ln581_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 421 [1/1] (0.69ns)   --->   "%sh_amt_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3" [kernel.cpp:527]   --->   Operation 421 'select' 'sh_amt_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 422 [1/1] (1.99ns)   --->   "%icmp_ln582_3 = icmp eq i12 %F2_3, 20" [kernel.cpp:527]   --->   Operation 422 'icmp' 'icmp_ln582_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln583_3 = trunc i54 %man_V_11 to i32" [kernel.cpp:527]   --->   Operation 423 'trunc' 'trunc_ln583_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_72 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)" [kernel.cpp:527]   --->   Operation 424 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 425 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x float]* %k_proj_re, [1536 x float]* @k_proj_0)" [kernel.cpp:579]   --->   Operation 425 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 426 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x float]* %v_proj_re, [1536 x float]* @v_proj_0)" [kernel.cpp:580]   --->   Operation 426 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.77>
ST_16 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln581_3 = sext i12 %sh_amt_3 to i32" [kernel.cpp:527]   --->   Operation 427 'sext' 'sext_ln581_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 428 [1/1] (1.99ns)   --->   "%icmp_ln585_3 = icmp ult i12 %sh_amt_3, 54" [kernel.cpp:527]   --->   Operation 428 'icmp' 'icmp_ln585_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 429 [1/1] (1.48ns)   --->   "%icmp_ln603_3 = icmp eq i7 %tmp_72, 0" [kernel.cpp:527]   --->   Operation 429 'icmp' 'icmp_ln603_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_15)   --->   "%zext_ln586_3 = zext i32 %sext_ln581_3 to i54" [kernel.cpp:527]   --->   Operation 430 'zext' 'zext_ln586_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_15)   --->   "%ashr_ln586_3 = ashr i54 %man_V_11, %zext_ln586_3" [kernel.cpp:527]   --->   Operation 431 'ashr' 'ashr_ln586_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_15)   --->   "%trunc_ln586_3 = trunc i54 %ashr_ln586_3 to i32" [kernel.cpp:527]   --->   Operation 432 'trunc' 'trunc_ln586_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%bitcast_ln696_7 = bitcast float %v272_read to i32" [kernel.cpp:527]   --->   Operation 433 'bitcast' 'bitcast_ln696_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_7, i32 31)" [kernel.cpp:527]   --->   Operation 434 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_16)   --->   "%select_ln588_3 = select i1 %tmp_73, i32 -1, i32 0" [kernel.cpp:527]   --->   Operation 435 'select' 'select_ln588_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_15)   --->   "%shl_ln604_3 = shl i32 %trunc_ln583_3, %sext_ln581_3" [kernel.cpp:527]   --->   Operation 436 'shl' 'shl_ln604_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_13)   --->   "%xor_ln571_3 = xor i1 %icmp_ln571_3, true" [kernel.cpp:527]   --->   Operation 437 'xor' 'xor_ln571_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_13)   --->   "%and_ln582_3 = and i1 %icmp_ln582_3, %xor_ln571_3" [kernel.cpp:527]   --->   Operation 438 'and' 'and_ln582_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 439 [1/1] (0.97ns)   --->   "%or_ln582_3 = or i1 %icmp_ln571_3, %icmp_ln582_3" [kernel.cpp:527]   --->   Operation 439 'or' 'or_ln582_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_3)   --->   "%xor_ln582_3 = xor i1 %or_ln582_3, true" [kernel.cpp:527]   --->   Operation 440 'xor' 'xor_ln582_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 441 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_3 = and i1 %icmp_ln581_3, %xor_ln582_3" [kernel.cpp:527]   --->   Operation 441 'and' 'and_ln581_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_7)   --->   "%xor_ln585_3 = xor i1 %icmp_ln585_3, true" [kernel.cpp:527]   --->   Operation 442 'xor' 'xor_ln585_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 443 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585_7 = and i1 %and_ln581_3, %xor_ln585_3" [kernel.cpp:527]   --->   Operation 443 'and' 'and_ln585_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%and_ln585_8 = and i1 %and_ln581_3, %icmp_ln585_3" [kernel.cpp:527]   --->   Operation 444 'and' 'and_ln585_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%or_ln581_3 = or i1 %or_ln582_3, %icmp_ln581_3" [kernel.cpp:527]   --->   Operation 445 'or' 'or_ln581_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%xor_ln581_3 = xor i1 %or_ln581_3, true" [kernel.cpp:527]   --->   Operation 446 'xor' 'xor_ln581_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 447 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_3 = and i1 %icmp_ln603_3, %xor_ln581_3" [kernel.cpp:527]   --->   Operation 447 'and' 'and_ln603_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 448 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_15 = select i1 %and_ln603_3, i32 %shl_ln604_3, i32 %trunc_ln586_3" [kernel.cpp:527]   --->   Operation 448 'select' 'select_ln603_15' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 449 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_11 = or i1 %and_ln603_3, %and_ln585_8" [kernel.cpp:527]   --->   Operation 449 'or' 'or_ln603_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 450 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_16 = select i1 %and_ln585_7, i32 %select_ln588_3, i32 %trunc_ln583_3" [kernel.cpp:527]   --->   Operation 450 'select' 'select_ln603_16' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_13)   --->   "%or_ln603_12 = or i1 %and_ln585_7, %and_ln582_3" [kernel.cpp:527]   --->   Operation 451 'or' 'or_ln603_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node v308_V)   --->   "%select_ln603_17 = select i1 %or_ln603_11, i32 %select_ln603_15, i32 %select_ln603_16" [kernel.cpp:527]   --->   Operation 452 'select' 'select_ln603_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 453 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_13 = or i1 %or_ln603_11, %or_ln603_12" [kernel.cpp:527]   --->   Operation 453 'or' 'or_ln603_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 454 [1/1] (0.69ns) (out node of the LUT)   --->   "%v308_V = select i1 %or_ln603_13, i32 %select_ln603_17, i32 0" [kernel.cpp:527]   --->   Operation 454 'select' 'v308_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 455 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x float]* %k_proj_re, [1536 x float]* @k_proj_0)" [kernel.cpp:579]   --->   Operation 455 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 456 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x float]* %v_proj_re, [1536 x float]* @v_proj_0)" [kernel.cpp:580]   --->   Operation 456 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 457 [1/1] (1.76ns)   --->   "br label %.preheader178.1" [kernel.cpp:582]   --->   Operation 457 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 1.78>
ST_17 : Operation 458 [1/1] (0.00ns)   --->   "%v334_0 = phi i5 [ 0, %.preheader191.1_ifconv ], [ %v334, %.preheader178.1.loopexit ]"   --->   Operation 458 'phi' 'v334_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 459 [1/1] (1.36ns)   --->   "%icmp_ln582_4 = icmp eq i5 %v334_0, -16" [kernel.cpp:582]   --->   Operation 459 'icmp' 'icmp_ln582_4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 460 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 460 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 461 [1/1] (1.78ns)   --->   "%v334 = add i5 %v334_0, 1" [kernel.cpp:582]   --->   Operation 461 'add' 'v334' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 462 [1/1] (0.00ns)   --->   "br i1 %icmp_ln582_4, label %.preheader176.preheader, label %.preheader178.preheader" [kernel.cpp:582]   --->   Operation 462 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_28 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v334_0, i7 0)" [kernel.cpp:585]   --->   Operation 463 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln582_4)> <Delay = 0.00>
ST_17 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_29 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v334_0, i5 0)" [kernel.cpp:585]   --->   Operation 464 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln582_4)> <Delay = 0.00>
ST_17 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln585 = zext i10 %tmp_29 to i12" [kernel.cpp:585]   --->   Operation 465 'zext' 'zext_ln585' <Predicate = (!icmp_ln582_4)> <Delay = 0.00>
ST_17 : Operation 466 [1/1] (1.54ns)   --->   "%sub_ln585 = sub i12 %tmp_28, %zext_ln585" [kernel.cpp:585]   --->   Operation 466 'sub' 'sub_ln585' <Predicate = (!icmp_ln582_4)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 467 [1/1] (1.76ns)   --->   "br label %.preheader177.0" [kernel.cpp:584]   --->   Operation 467 'br' <Predicate = (!icmp_ln582_4)> <Delay = 1.76>
ST_17 : Operation 468 [1/1] (1.76ns)   --->   "br label %.preheader176" [kernel.cpp:590]   --->   Operation 468 'br' <Predicate = (icmp_ln582_4)> <Delay = 1.76>

State 18 <SV = 17> <Delay = 4.80>
ST_18 : Operation 469 [1/1] (0.00ns)   --->   "%v336_0_0 = phi i7 [ %add_ln584, %4 ], [ 0, %.preheader178.preheader ]" [kernel.cpp:584]   --->   Operation 469 'phi' 'v336_0_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 470 [1/1] (1.48ns)   --->   "%icmp_ln584 = icmp eq i7 %v336_0_0, -32" [kernel.cpp:584]   --->   Operation 470 'icmp' 'icmp_ln584' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 471 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 471 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 472 [1/1] (1.87ns)   --->   "%add_ln584 = add i7 %v336_0_0, 1" [kernel.cpp:584]   --->   Operation 472 'add' 'add_ln584' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 473 [1/1] (0.00ns)   --->   "br i1 %icmp_ln584, label %.preheader178.1.loopexit, label %4" [kernel.cpp:584]   --->   Operation 473 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln585_1 = zext i7 %v336_0_0 to i12" [kernel.cpp:585]   --->   Operation 474 'zext' 'zext_ln585_1' <Predicate = (!icmp_ln584)> <Delay = 0.00>
ST_18 : Operation 475 [1/1] (1.54ns)   --->   "%add_ln585 = add i12 %sub_ln585, %zext_ln585_1" [kernel.cpp:585]   --->   Operation 475 'add' 'add_ln585' <Predicate = (!icmp_ln584)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln585 = sext i12 %add_ln585 to i64" [kernel.cpp:585]   --->   Operation 476 'sext' 'sext_ln585' <Predicate = (!icmp_ln584)> <Delay = 0.00>
ST_18 : Operation 477 [1/1] (0.00ns)   --->   "%q_embed_0_addr = getelementptr [1536 x float]* %q_embed_0, i64 0, i64 %sext_ln585" [kernel.cpp:585]   --->   Operation 477 'getelementptr' 'q_embed_0_addr' <Predicate = (!icmp_ln584)> <Delay = 0.00>
ST_18 : Operation 478 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %q_embed_0_addr, align 4" [kernel.cpp:585]   --->   Operation 478 'store' <Predicate = (!icmp_ln584)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_18 : Operation 479 [1/1] (0.00ns)   --->   "br label %.preheader177.0" [kernel.cpp:584]   --->   Operation 479 'br' <Predicate = (!icmp_ln584)> <Delay = 0.00>
ST_18 : Operation 480 [1/1] (0.00ns)   --->   "br label %.preheader178.1"   --->   Operation 480 'br' <Predicate = (icmp_ln584)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 1.78>
ST_19 : Operation 481 [1/1] (0.00ns)   --->   "%v338_0 = phi i5 [ %v338, %.preheader176.loopexit ], [ 0, %.preheader176.preheader ]"   --->   Operation 481 'phi' 'v338_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 482 [1/1] (1.36ns)   --->   "%icmp_ln590 = icmp eq i5 %v338_0, -16" [kernel.cpp:590]   --->   Operation 482 'icmp' 'icmp_ln590' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 483 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 483 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 484 [1/1] (1.78ns)   --->   "%v338 = add i5 %v338_0, 1" [kernel.cpp:590]   --->   Operation 484 'add' 'v338' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 485 [1/1] (0.00ns)   --->   "br i1 %icmp_ln590, label %6, label %.preheader175.preheader" [kernel.cpp:590]   --->   Operation 485 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_30 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v338_0, i7 0)" [kernel.cpp:593]   --->   Operation 486 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln590)> <Delay = 0.00>
ST_19 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_31 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v338_0, i5 0)" [kernel.cpp:593]   --->   Operation 487 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln590)> <Delay = 0.00>
ST_19 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln593 = zext i10 %tmp_31 to i12" [kernel.cpp:593]   --->   Operation 488 'zext' 'zext_ln593' <Predicate = (!icmp_ln590)> <Delay = 0.00>
ST_19 : Operation 489 [1/1] (1.54ns)   --->   "%sub_ln593 = sub i12 %tmp_30, %zext_ln593" [kernel.cpp:593]   --->   Operation 489 'sub' 'sub_ln593' <Predicate = (!icmp_ln590)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 490 [1/1] (1.76ns)   --->   "br label %.preheader174.0" [kernel.cpp:592]   --->   Operation 490 'br' <Predicate = (!icmp_ln590)> <Delay = 1.76>
ST_19 : Operation 491 [2/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([960 x float]* %v273, [960 x float]* %v274, [1536 x float]* %q_embed_0, [1536 x float]* %k_embed_0)" [kernel.cpp:597]   --->   Operation 491 'call' <Predicate = (icmp_ln590)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 18> <Delay = 4.80>
ST_20 : Operation 492 [1/1] (0.00ns)   --->   "%v340_0_0 = phi i7 [ %add_ln592, %5 ], [ 0, %.preheader175.preheader ]" [kernel.cpp:592]   --->   Operation 492 'phi' 'v340_0_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 493 [1/1] (1.48ns)   --->   "%icmp_ln592 = icmp eq i7 %v340_0_0, -32" [kernel.cpp:592]   --->   Operation 493 'icmp' 'icmp_ln592' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 494 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 494 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 495 [1/1] (1.87ns)   --->   "%add_ln592 = add i7 %v340_0_0, 1" [kernel.cpp:592]   --->   Operation 495 'add' 'add_ln592' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 496 [1/1] (0.00ns)   --->   "br i1 %icmp_ln592, label %.preheader176.loopexit, label %5" [kernel.cpp:592]   --->   Operation 496 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln593_1 = zext i7 %v340_0_0 to i12" [kernel.cpp:593]   --->   Operation 497 'zext' 'zext_ln593_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_20 : Operation 498 [1/1] (1.54ns)   --->   "%add_ln593 = add i12 %sub_ln593, %zext_ln593_1" [kernel.cpp:593]   --->   Operation 498 'add' 'add_ln593' <Predicate = (!icmp_ln592)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln593 = sext i12 %add_ln593 to i64" [kernel.cpp:593]   --->   Operation 499 'sext' 'sext_ln593' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_20 : Operation 500 [1/1] (0.00ns)   --->   "%k_embed_0_addr = getelementptr [1536 x float]* %k_embed_0, i64 0, i64 %sext_ln593" [kernel.cpp:593]   --->   Operation 500 'getelementptr' 'k_embed_0_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_20 : Operation 501 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %k_embed_0_addr, align 4" [kernel.cpp:593]   --->   Operation 501 'store' <Predicate = (!icmp_ln592)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_20 : Operation 502 [1/1] (0.00ns)   --->   "br label %.preheader174.0" [kernel.cpp:592]   --->   Operation 502 'br' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (0.00ns)   --->   "br label %.preheader176"   --->   Operation 503 'br' <Predicate = (icmp_ln592)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 1.76>
ST_21 : Operation 504 [1/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([960 x float]* %v273, [960 x float]* %v274, [1536 x float]* %q_embed_0, [1536 x float]* %k_embed_0)" [kernel.cpp:597]   --->   Operation 504 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 505 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:599]   --->   Operation 505 'br' <Predicate = true> <Delay = 1.76>

State 22 <SV = 19> <Delay = 1.91>
ST_22 : Operation 506 [1/1] (0.00ns)   --->   "%v342_0 = phi i5 [ 0, %6 ], [ %v342, %.loopexit.loopexit ]"   --->   Operation 506 'phi' 'v342_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 507 [1/1] (1.36ns)   --->   "%icmp_ln599 = icmp eq i5 %v342_0, -16" [kernel.cpp:599]   --->   Operation 507 'icmp' 'icmp_ln599' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 508 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 508 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 509 [1/1] (1.78ns)   --->   "%v342 = add i5 %v342_0, 1" [kernel.cpp:599]   --->   Operation 509 'add' 'v342' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 510 [1/1] (0.00ns)   --->   "br i1 %icmp_ln599, label %.preheader171.preheader, label %.preheader173.preheader" [kernel.cpp:599]   --->   Operation 510 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v342_0, i3 0)" [kernel.cpp:602]   --->   Operation 511 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_22 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln602 = zext i8 %tmp_32 to i9" [kernel.cpp:602]   --->   Operation 512 'zext' 'zext_ln602' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_22 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_33 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v342_0, i1 false)" [kernel.cpp:602]   --->   Operation 513 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_22 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln602_1 = zext i6 %tmp_33 to i9" [kernel.cpp:602]   --->   Operation 514 'zext' 'zext_ln602_1' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_22 : Operation 515 [1/1] (1.91ns)   --->   "%sub_ln602 = sub i9 %zext_ln602, %zext_ln602_1" [kernel.cpp:602]   --->   Operation 515 'sub' 'sub_ln602' <Predicate = (!icmp_ln599)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln602 = sext i9 %sub_ln602 to i10" [kernel.cpp:602]   --->   Operation 516 'sext' 'sext_ln602' <Predicate = (!icmp_ln599)> <Delay = 0.00>
ST_22 : Operation 517 [1/1] (1.76ns)   --->   "br label %.preheader173" [kernel.cpp:600]   --->   Operation 517 'br' <Predicate = (!icmp_ln599)> <Delay = 1.76>
ST_22 : Operation 518 [1/1] (1.76ns)   --->   "br label %.preheader171" [kernel.cpp:607]   --->   Operation 518 'br' <Predicate = (icmp_ln599)> <Delay = 1.76>

State 23 <SV = 20> <Delay = 3.76>
ST_23 : Operation 519 [1/1] (0.00ns)   --->   "%v343_0 = phi i3 [ 0, %.preheader173.preheader ], [ %v343, %.preheader173.loopexit ]"   --->   Operation 519 'phi' 'v343_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 520 [1/1] (1.13ns)   --->   "%icmp_ln600 = icmp eq i3 %v343_0, -2" [kernel.cpp:600]   --->   Operation 520 'icmp' 'icmp_ln600' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 521 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 521 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 522 [1/1] (1.65ns)   --->   "%v343 = add i3 %v343_0, 1" [kernel.cpp:600]   --->   Operation 522 'add' 'v343' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 523 [1/1] (0.00ns)   --->   "br i1 %icmp_ln600, label %.loopexit.loopexit, label %.preheader172.preheader" [kernel.cpp:600]   --->   Operation 523 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln602_2 = zext i3 %v343_0 to i10" [kernel.cpp:602]   --->   Operation 524 'zext' 'zext_ln602_2' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_23 : Operation 525 [1/1] (1.82ns)   --->   "%add_ln602 = add i10 %zext_ln602_2, %sext_ln602" [kernel.cpp:602]   --->   Operation 525 'add' 'add_ln602' <Predicate = (!icmp_ln600)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln602 = trunc i10 %add_ln602 to i8" [kernel.cpp:602]   --->   Operation 526 'trunc' 'trunc_ln602' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_23 : Operation 527 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln602, i7 0)" [kernel.cpp:602]   --->   Operation 527 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_23 : Operation 528 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln602, i5 0)" [kernel.cpp:602]   --->   Operation 528 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_23 : Operation 529 [1/1] (1.94ns)   --->   "%sub_ln602_1 = sub i15 %p_shl8_cast, %p_shl9_cast" [kernel.cpp:602]   --->   Operation 529 'sub' 'sub_ln602_1' <Predicate = (!icmp_ln600)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 530 [1/1] (1.76ns)   --->   "br label %.preheader172" [kernel.cpp:601]   --->   Operation 530 'br' <Predicate = (!icmp_ln600)> <Delay = 1.76>
ST_23 : Operation 531 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 531 'br' <Predicate = (icmp_ln600)> <Delay = 0.00>

State 24 <SV = 21> <Delay = 5.19>
ST_24 : Operation 532 [1/1] (0.00ns)   --->   "%v344_0 = phi i7 [ %v344, %7 ], [ 0, %.preheader172.preheader ]"   --->   Operation 532 'phi' 'v344_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 533 [1/1] (1.48ns)   --->   "%icmp_ln601 = icmp eq i7 %v344_0, -32" [kernel.cpp:601]   --->   Operation 533 'icmp' 'icmp_ln601' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 534 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 534 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 535 [1/1] (1.87ns)   --->   "%v344 = add i7 %v344_0, 1" [kernel.cpp:601]   --->   Operation 535 'add' 'v344' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 536 [1/1] (0.00ns)   --->   "br i1 %icmp_ln601, label %.preheader173.loopexit, label %7" [kernel.cpp:601]   --->   Operation 536 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln602_3 = zext i7 %v344_0 to i15" [kernel.cpp:602]   --->   Operation 537 'zext' 'zext_ln602_3' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_24 : Operation 538 [1/1] (1.94ns)   --->   "%add_ln602_1 = add i15 %sub_ln602_1, %zext_ln602_3" [kernel.cpp:602]   --->   Operation 538 'add' 'add_ln602_1' <Predicate = (!icmp_ln601)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln602_4 = zext i15 %add_ln602_1 to i64" [kernel.cpp:602]   --->   Operation 539 'zext' 'zext_ln602_4' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_24 : Operation 540 [1/1] (0.00ns)   --->   "%updated_k_cache_addr = getelementptr [9216 x float]* %updated_k_cache, i64 0, i64 %zext_ln602_4" [kernel.cpp:602]   --->   Operation 540 'getelementptr' 'updated_k_cache_addr' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_24 : Operation 541 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %updated_k_cache_addr, align 4" [kernel.cpp:602]   --->   Operation 541 'store' <Predicate = (!icmp_ln601)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_24 : Operation 542 [1/1] (0.00ns)   --->   "br label %.preheader172" [kernel.cpp:601]   --->   Operation 542 'br' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_24 : Operation 543 [1/1] (0.00ns)   --->   "br label %.preheader173"   --->   Operation 543 'br' <Predicate = (icmp_ln601)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 1.91>
ST_25 : Operation 544 [1/1] (0.00ns)   --->   "%v346_0 = phi i5 [ %v346, %.preheader171.loopexit ], [ 0, %.preheader171.preheader ]"   --->   Operation 544 'phi' 'v346_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 545 [1/1] (1.36ns)   --->   "%icmp_ln607 = icmp eq i5 %v346_0, -16" [kernel.cpp:607]   --->   Operation 545 'icmp' 'icmp_ln607' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 546 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 546 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 547 [1/1] (1.78ns)   --->   "%v346 = add i5 %v346_0, 1" [kernel.cpp:607]   --->   Operation 547 'add' 'v346' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 548 [1/1] (0.00ns)   --->   "br i1 %icmp_ln607, label %9, label %.preheader170.preheader" [kernel.cpp:607]   --->   Operation 548 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v346_0, i3 0)" [kernel.cpp:610]   --->   Operation 549 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln607)> <Delay = 0.00>
ST_25 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln610 = zext i8 %tmp_34 to i9" [kernel.cpp:610]   --->   Operation 550 'zext' 'zext_ln610' <Predicate = (!icmp_ln607)> <Delay = 0.00>
ST_25 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_35 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v346_0, i1 false)" [kernel.cpp:610]   --->   Operation 551 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln607)> <Delay = 0.00>
ST_25 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln610_1 = zext i6 %tmp_35 to i9" [kernel.cpp:610]   --->   Operation 552 'zext' 'zext_ln610_1' <Predicate = (!icmp_ln607)> <Delay = 0.00>
ST_25 : Operation 553 [1/1] (1.91ns)   --->   "%sub_ln610 = sub i9 %zext_ln610, %zext_ln610_1" [kernel.cpp:610]   --->   Operation 553 'sub' 'sub_ln610' <Predicate = (!icmp_ln607)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln610 = sext i9 %sub_ln610 to i10" [kernel.cpp:610]   --->   Operation 554 'sext' 'sext_ln610' <Predicate = (!icmp_ln607)> <Delay = 0.00>
ST_25 : Operation 555 [1/1] (1.76ns)   --->   "br label %.preheader170" [kernel.cpp:608]   --->   Operation 555 'br' <Predicate = (!icmp_ln607)> <Delay = 1.76>
ST_25 : Operation 556 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([7680 x float]* %v277, [1536 x float]* %k_embed_0, [9216 x float]* %updated_k_cache)" [kernel.cpp:614]   --->   Operation 556 'call' <Predicate = (icmp_ln607)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 21> <Delay = 3.76>
ST_26 : Operation 557 [1/1] (0.00ns)   --->   "%v347_0 = phi i3 [ 0, %.preheader170.preheader ], [ %v347, %.preheader170.loopexit ]"   --->   Operation 557 'phi' 'v347_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 558 [1/1] (1.13ns)   --->   "%icmp_ln608 = icmp eq i3 %v347_0, -2" [kernel.cpp:608]   --->   Operation 558 'icmp' 'icmp_ln608' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 559 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 559 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 560 [1/1] (1.65ns)   --->   "%v347 = add i3 %v347_0, 1" [kernel.cpp:608]   --->   Operation 560 'add' 'v347' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 561 [1/1] (0.00ns)   --->   "br i1 %icmp_ln608, label %.preheader171.loopexit, label %.preheader169.preheader" [kernel.cpp:608]   --->   Operation 561 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln610_2 = zext i3 %v347_0 to i10" [kernel.cpp:610]   --->   Operation 562 'zext' 'zext_ln610_2' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_26 : Operation 563 [1/1] (1.82ns)   --->   "%add_ln610 = add i10 %zext_ln610_2, %sext_ln610" [kernel.cpp:610]   --->   Operation 563 'add' 'add_ln610' <Predicate = (!icmp_ln608)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln610 = trunc i10 %add_ln610 to i8" [kernel.cpp:610]   --->   Operation 564 'trunc' 'trunc_ln610' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_26 : Operation 565 [1/1] (0.00ns)   --->   "%p_shl_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln610, i7 0)" [kernel.cpp:610]   --->   Operation 565 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_26 : Operation 566 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln610, i5 0)" [kernel.cpp:610]   --->   Operation 566 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_26 : Operation 567 [1/1] (1.94ns)   --->   "%sub_ln610_1 = sub i15 %p_shl_cast, %p_shl2_cast" [kernel.cpp:610]   --->   Operation 567 'sub' 'sub_ln610_1' <Predicate = (!icmp_ln608)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 568 [1/1] (1.76ns)   --->   "br label %.preheader169" [kernel.cpp:609]   --->   Operation 568 'br' <Predicate = (!icmp_ln608)> <Delay = 1.76>
ST_26 : Operation 569 [1/1] (0.00ns)   --->   "br label %.preheader171"   --->   Operation 569 'br' <Predicate = (icmp_ln608)> <Delay = 0.00>

State 27 <SV = 22> <Delay = 5.19>
ST_27 : Operation 570 [1/1] (0.00ns)   --->   "%v348_0 = phi i7 [ %v348, %8 ], [ 0, %.preheader169.preheader ]"   --->   Operation 570 'phi' 'v348_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 571 [1/1] (1.48ns)   --->   "%icmp_ln609 = icmp eq i7 %v348_0, -32" [kernel.cpp:609]   --->   Operation 571 'icmp' 'icmp_ln609' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 572 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 572 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 573 [1/1] (1.87ns)   --->   "%v348 = add i7 %v348_0, 1" [kernel.cpp:609]   --->   Operation 573 'add' 'v348' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 574 [1/1] (0.00ns)   --->   "br i1 %icmp_ln609, label %.preheader170.loopexit, label %8" [kernel.cpp:609]   --->   Operation 574 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln610_3 = zext i7 %v348_0 to i15" [kernel.cpp:610]   --->   Operation 575 'zext' 'zext_ln610_3' <Predicate = (!icmp_ln609)> <Delay = 0.00>
ST_27 : Operation 576 [1/1] (1.94ns)   --->   "%add_ln610_1 = add i15 %sub_ln610_1, %zext_ln610_3" [kernel.cpp:610]   --->   Operation 576 'add' 'add_ln610_1' <Predicate = (!icmp_ln609)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln610_4 = zext i15 %add_ln610_1 to i64" [kernel.cpp:610]   --->   Operation 577 'zext' 'zext_ln610_4' <Predicate = (!icmp_ln609)> <Delay = 0.00>
ST_27 : Operation 578 [1/1] (0.00ns)   --->   "%updated_v_cache_addr = getelementptr [9216 x float]* %updated_v_cache, i64 0, i64 %zext_ln610_4" [kernel.cpp:610]   --->   Operation 578 'getelementptr' 'updated_v_cache_addr' <Predicate = (!icmp_ln609)> <Delay = 0.00>
ST_27 : Operation 579 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %updated_v_cache_addr, align 4" [kernel.cpp:610]   --->   Operation 579 'store' <Predicate = (!icmp_ln609)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_27 : Operation 580 [1/1] (0.00ns)   --->   "br label %.preheader169" [kernel.cpp:609]   --->   Operation 580 'br' <Predicate = (!icmp_ln609)> <Delay = 0.00>
ST_27 : Operation 581 [1/1] (0.00ns)   --->   "br label %.preheader170"   --->   Operation 581 'br' <Predicate = (icmp_ln609)> <Delay = 0.00>

State 28 <SV = 21> <Delay = 0.00>
ST_28 : Operation 582 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([7680 x float]* %v277, [1536 x float]* %k_embed_0, [9216 x float]* %updated_k_cache)" [kernel.cpp:614]   --->   Operation 582 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 22> <Delay = 1.76>
ST_29 : Operation 583 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([7680 x float]* %v278, [1536 x float]* @v_proj_0, [9216 x float]* %updated_v_cache)" [kernel.cpp:615]   --->   Operation 583 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 584 [2/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([9216 x float]* %updated_k_cache, [9216 x float]* @k_proj_transposed)" [kernel.cpp:624]   --->   Operation 584 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 23> <Delay = 1.76>
ST_30 : Operation 585 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([7680 x float]* %v278, [1536 x float]* @v_proj_0, [9216 x float]* %updated_v_cache)" [kernel.cpp:615]   --->   Operation 585 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 586 [1/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([9216 x float]* %updated_k_cache, [9216 x float]* @k_proj_transposed)" [kernel.cpp:624]   --->   Operation 586 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 587 [1/1] (1.76ns)   --->   "br label %.preheader166.1" [kernel.cpp:626]   --->   Operation 587 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 24> <Delay = 1.91>
ST_31 : Operation 588 [1/1] (0.00ns)   --->   "%v354_0 = phi i5 [ 0, %9 ], [ %v354, %.preheader166.1.loopexit ]"   --->   Operation 588 'phi' 'v354_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 589 [1/1] (1.36ns)   --->   "%icmp_ln626 = icmp eq i5 %v354_0, -16" [kernel.cpp:626]   --->   Operation 589 'icmp' 'icmp_ln626' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 590 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 590 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 591 [1/1] (1.78ns)   --->   "%v354 = add i5 %v354_0, 1" [kernel.cpp:626]   --->   Operation 591 'add' 'v354' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 592 [1/1] (0.00ns)   --->   "br i1 %icmp_ln626, label %11, label %.preheader166.preheader" [kernel.cpp:626]   --->   Operation 592 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v354_0, i3 0)" [kernel.cpp:629]   --->   Operation 593 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_31 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_37 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v354_0, i1 false)" [kernel.cpp:629]   --->   Operation 594 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_31 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln629 = zext i6 %tmp_37 to i8" [kernel.cpp:629]   --->   Operation 595 'zext' 'zext_ln629' <Predicate = (!icmp_ln626)> <Delay = 0.00>
ST_31 : Operation 596 [1/1] (1.91ns)   --->   "%sub_ln629 = sub i8 %tmp_36, %zext_ln629" [kernel.cpp:629]   --->   Operation 596 'sub' 'sub_ln629' <Predicate = (!icmp_ln626)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 597 [1/1] (1.76ns)   --->   "br label %.preheader165.0" [kernel.cpp:628]   --->   Operation 597 'br' <Predicate = (!icmp_ln626)> <Delay = 1.76>
ST_31 : Operation 598 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([1536 x float]* %q_embed_0, [96 x float]* %attn_weights_0)" [kernel.cpp:633]   --->   Operation 598 'call' <Predicate = (icmp_ln626)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 25> <Delay = 5.16>
ST_32 : Operation 599 [1/1] (0.00ns)   --->   "%v356_0_0 = phi i3 [ %add_ln628, %10 ], [ 0, %.preheader166.preheader ]" [kernel.cpp:628]   --->   Operation 599 'phi' 'v356_0_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 600 [1/1] (1.13ns)   --->   "%icmp_ln628 = icmp eq i3 %v356_0_0, -2" [kernel.cpp:628]   --->   Operation 600 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 601 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 601 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 602 [1/1] (1.65ns)   --->   "%add_ln628 = add i3 %v356_0_0, 1" [kernel.cpp:628]   --->   Operation 602 'add' 'add_ln628' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 603 [1/1] (0.00ns)   --->   "br i1 %icmp_ln628, label %.preheader166.1.loopexit, label %10" [kernel.cpp:628]   --->   Operation 603 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln629_1 = zext i3 %v356_0_0 to i8" [kernel.cpp:629]   --->   Operation 604 'zext' 'zext_ln629_1' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_32 : Operation 605 [1/1] (1.91ns)   --->   "%add_ln629 = add i8 %sub_ln629, %zext_ln629_1" [kernel.cpp:629]   --->   Operation 605 'add' 'add_ln629' <Predicate = (!icmp_ln628)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln629 = sext i8 %add_ln629 to i64" [kernel.cpp:629]   --->   Operation 606 'sext' 'sext_ln629' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_32 : Operation 607 [1/1] (0.00ns)   --->   "%attn_weights_0_addr = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln629" [kernel.cpp:629]   --->   Operation 607 'getelementptr' 'attn_weights_0_addr' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_32 : Operation 608 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %attn_weights_0_addr, align 4" [kernel.cpp:629]   --->   Operation 608 'store' <Predicate = (!icmp_ln628)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_32 : Operation 609 [1/1] (0.00ns)   --->   "br label %.preheader165.0" [kernel.cpp:628]   --->   Operation 609 'br' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_32 : Operation 610 [1/1] (0.00ns)   --->   "br label %.preheader166.1"   --->   Operation 610 'br' <Predicate = (icmp_ln628)> <Delay = 0.00>

State 33 <SV = 25> <Delay = 1.76>
ST_33 : Operation 611 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([1536 x float]* %q_embed_0, [96 x float]* %attn_weights_0)" [kernel.cpp:633]   --->   Operation 611 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 612 [1/1] (1.76ns)   --->   "br label %12" [kernel.cpp:636]   --->   Operation 612 'br' <Predicate = true> <Delay = 1.76>

State 34 <SV = 26> <Delay = 1.91>
ST_34 : Operation 613 [1/1] (0.00ns)   --->   "%i11_0 = phi i5 [ 0, %11 ], [ %i11, %l_S_j_1_j10_end ]"   --->   Operation 613 'phi' 'i11_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 614 [1/1] (1.36ns)   --->   "%icmp_ln636 = icmp eq i5 %i11_0, -16" [kernel.cpp:636]   --->   Operation 614 'icmp' 'icmp_ln636' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 615 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 615 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 616 [1/1] (1.78ns)   --->   "%i11 = add i5 %i11_0, 1" [kernel.cpp:636]   --->   Operation 616 'add' 'i11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 617 [1/1] (0.00ns)   --->   "br i1 %icmp_ln636, label %.preheader163.preheader.0.preheader, label %l_S_j_1_j10_begin" [kernel.cpp:636]   --->   Operation 617 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 618 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str51) nounwind" [kernel.cpp:636]   --->   Operation 618 'specloopname' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_34 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i11_0, i3 0)" [kernel.cpp:639]   --->   Operation 619 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_34 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_39 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i11_0, i1 false)" [kernel.cpp:639]   --->   Operation 620 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_34 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln639 = zext i6 %tmp_39 to i8" [kernel.cpp:639]   --->   Operation 621 'zext' 'zext_ln639' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_34 : Operation 622 [1/1] (1.91ns)   --->   "%sub_ln639 = sub i8 %tmp_38, %zext_ln639" [kernel.cpp:639]   --->   Operation 622 'sub' 'sub_ln639' <Predicate = (!icmp_ln636)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str52) nounwind" [kernel.cpp:637]   --->   Operation 623 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_34 : Operation 624 [1/1] (1.76ns)   --->   "br label %13" [kernel.cpp:638]   --->   Operation 624 'br' <Predicate = (!icmp_ln636)> <Delay = 1.76>
ST_34 : Operation 625 [1/1] (1.76ns)   --->   "br label %.preheader163.preheader.0" [kernel.cpp:653]   --->   Operation 625 'br' <Predicate = (icmp_ln636)> <Delay = 1.76>

State 35 <SV = 27> <Delay = 5.16>
ST_35 : Operation 626 [1/1] (0.00ns)   --->   "%k10_0_0 = phi i3 [ 0, %l_S_j_1_j10_begin ], [ %add_ln638, %14 ]" [kernel.cpp:638]   --->   Operation 626 'phi' 'k10_0_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 627 [1/1] (1.13ns)   --->   "%icmp_ln638 = icmp eq i3 %k10_0_0, -2" [kernel.cpp:638]   --->   Operation 627 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 628 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 628 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 629 [1/1] (1.65ns)   --->   "%add_ln638 = add i3 %k10_0_0, 1" [kernel.cpp:638]   --->   Operation 629 'add' 'add_ln638' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 630 [1/1] (0.00ns)   --->   "br i1 %icmp_ln638, label %l_S_j_1_j10_end, label %14" [kernel.cpp:638]   --->   Operation 630 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln639_1 = zext i3 %k10_0_0 to i8" [kernel.cpp:639]   --->   Operation 631 'zext' 'zext_ln639_1' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_35 : Operation 632 [1/1] (1.91ns)   --->   "%add_ln639 = add i8 %sub_ln639, %zext_ln639_1" [kernel.cpp:639]   --->   Operation 632 'add' 'add_ln639' <Predicate = (!icmp_ln638)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln639 = sext i8 %add_ln639 to i64" [kernel.cpp:639]   --->   Operation 633 'sext' 'sext_ln639' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_35 : Operation 634 [1/1] (0.00ns)   --->   "%attn_weights_0_addr_2 = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln639" [kernel.cpp:639]   --->   Operation 634 'getelementptr' 'attn_weights_0_addr_2' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_35 : Operation 635 [2/2] (3.25ns)   --->   "%attn_weights_0_load_1 = load float* %attn_weights_0_addr_2, align 4" [kernel.cpp:639]   --->   Operation 635 'load' 'attn_weights_0_load_1' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_35 : Operation 636 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str52, i32 %tmp_1) nounwind" [kernel.cpp:644]   --->   Operation 636 'specregionend' 'empty_84' <Predicate = (icmp_ln638)> <Delay = 0.00>
ST_35 : Operation 637 [1/1] (0.00ns)   --->   "br label %12" [kernel.cpp:636]   --->   Operation 637 'br' <Predicate = (icmp_ln638)> <Delay = 0.00>

State 36 <SV = 28> <Delay = 3.25>
ST_36 : Operation 638 [1/2] (3.25ns)   --->   "%attn_weights_0_load_1 = load float* %attn_weights_0_addr_2, align 4" [kernel.cpp:639]   --->   Operation 638 'load' 'attn_weights_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 37 <SV = 29> <Delay = 6.07>
ST_37 : Operation 639 [16/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 639 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 30> <Delay = 6.07>
ST_38 : Operation 640 [15/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 640 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 31> <Delay = 6.07>
ST_39 : Operation 641 [14/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 641 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 32> <Delay = 6.07>
ST_40 : Operation 642 [13/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 642 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 33> <Delay = 6.07>
ST_41 : Operation 643 [12/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 643 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 34> <Delay = 6.07>
ST_42 : Operation 644 [11/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 644 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 35> <Delay = 6.07>
ST_43 : Operation 645 [10/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 645 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 36> <Delay = 6.07>
ST_44 : Operation 646 [9/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 646 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 37> <Delay = 6.07>
ST_45 : Operation 647 [8/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 647 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 38> <Delay = 6.07>
ST_46 : Operation 648 [7/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 648 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 39> <Delay = 6.07>
ST_47 : Operation 649 [6/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 649 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 40> <Delay = 6.07>
ST_48 : Operation 650 [5/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 650 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 41> <Delay = 6.07>
ST_49 : Operation 651 [4/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 651 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 42> <Delay = 6.07>
ST_50 : Operation 652 [3/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 652 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 43> <Delay = 6.07>
ST_51 : Operation 653 [2/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 653 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 44> <Delay = 6.07>
ST_52 : Operation 654 [1/16] (6.07ns)   --->   "%v = fdiv float %attn_weights_0_load_1, 0x4023988E20000000" [kernel.cpp:641]   --->   Operation 654 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 45> <Delay = 3.25>
ST_53 : Operation 655 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str53) nounwind" [kernel.cpp:638]   --->   Operation 655 'specloopname' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 656 [1/1] (3.25ns)   --->   "store float %v, float* %attn_weights_0_addr_2, align 4" [kernel.cpp:642]   --->   Operation 656 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_53 : Operation 657 [1/1] (0.00ns)   --->   "br label %13" [kernel.cpp:638]   --->   Operation 657 'br' <Predicate = true> <Delay = 0.00>

State 54 <SV = 27> <Delay = 5.16>
ST_54 : Operation 658 [1/1] (0.00ns)   --->   "%h6_0 = phi i5 [ %h6, %15 ], [ 0, %.preheader163.preheader.0.preheader ]"   --->   Operation 658 'phi' 'h6_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 659 [1/1] (1.36ns)   --->   "%icmp_ln653 = icmp eq i5 %h6_0, -16" [kernel.cpp:653]   --->   Operation 659 'icmp' 'icmp_ln653' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 660 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 660 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 661 [1/1] (1.78ns)   --->   "%h6 = add i5 %h6_0, 1" [kernel.cpp:653]   --->   Operation 661 'add' 'h6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 662 [1/1] (0.00ns)   --->   "br i1 %icmp_ln653, label %.preheader162.preheader, label %15" [kernel.cpp:653]   --->   Operation 662 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %h6_0, i3 0)" [kernel.cpp:657]   --->   Operation 663 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln653)> <Delay = 0.00>
ST_54 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_41 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h6_0, i1 false)" [kernel.cpp:657]   --->   Operation 664 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln653)> <Delay = 0.00>
ST_54 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i6 %tmp_41 to i8" [kernel.cpp:657]   --->   Operation 665 'zext' 'zext_ln657' <Predicate = (!icmp_ln653)> <Delay = 0.00>
ST_54 : Operation 666 [1/1] (1.91ns)   --->   "%sub_ln657 = sub i8 %tmp_40, %zext_ln657" [kernel.cpp:657]   --->   Operation 666 'sub' 'sub_ln657' <Predicate = (!icmp_ln653)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i8 %sub_ln657 to i64" [kernel.cpp:657]   --->   Operation 667 'sext' 'sext_ln657' <Predicate = (!icmp_ln653)> <Delay = 0.00>
ST_54 : Operation 668 [1/1] (0.00ns)   --->   "%attn_weights_0_addr_1 = getelementptr [96 x float]* %attn_weights_0, i64 0, i64 %sext_ln657" [kernel.cpp:657]   --->   Operation 668 'getelementptr' 'attn_weights_0_addr_1' <Predicate = (!icmp_ln653)> <Delay = 0.00>
ST_54 : Operation 669 [2/2] (3.25ns)   --->   "%attn_weights_0_load = load float* %attn_weights_0_addr_1, align 8" [kernel.cpp:657]   --->   Operation 669 'load' 'attn_weights_0_load' <Predicate = (!icmp_ln653)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_54 : Operation 670 [1/1] (1.76ns)   --->   "br label %.preheader162" [kernel.cpp:664]   --->   Operation 670 'br' <Predicate = (icmp_ln653)> <Delay = 1.76>

State 55 <SV = 28> <Delay = 3.25>
ST_55 : Operation 671 [1/2] (3.25ns)   --->   "%attn_weights_0_load = load float* %attn_weights_0_addr_1, align 8" [kernel.cpp:657]   --->   Operation 671 'load' 'attn_weights_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 56 <SV = 29> <Delay = 7.25>
ST_56 : Operation 672 [5/5] (7.25ns)   --->   "%v2 = fadd float %attn_weights_0_load, 0.000000e+00" [kernel.cpp:658]   --->   Operation 672 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 30> <Delay = 7.25>
ST_57 : Operation 673 [4/5] (7.25ns)   --->   "%v2 = fadd float %attn_weights_0_load, 0.000000e+00" [kernel.cpp:658]   --->   Operation 673 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 31> <Delay = 7.25>
ST_58 : Operation 674 [3/5] (7.25ns)   --->   "%v2 = fadd float %attn_weights_0_load, 0.000000e+00" [kernel.cpp:658]   --->   Operation 674 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 32> <Delay = 7.25>
ST_59 : Operation 675 [2/5] (7.25ns)   --->   "%v2 = fadd float %attn_weights_0_load, 0.000000e+00" [kernel.cpp:658]   --->   Operation 675 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 33> <Delay = 7.25>
ST_60 : Operation 676 [1/5] (7.25ns)   --->   "%v2 = fadd float %attn_weights_0_load, 0.000000e+00" [kernel.cpp:658]   --->   Operation 676 'fadd' 'v2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 34> <Delay = 3.25>
ST_61 : Operation 677 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str54) nounwind" [kernel.cpp:653]   --->   Operation 677 'specloopname' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 678 [1/1] (3.25ns)   --->   "store float %v2, float* %attn_weights_0_addr_1, align 8" [kernel.cpp:659]   --->   Operation 678 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_61 : Operation 679 [1/1] (0.00ns)   --->   "br label %.preheader163.preheader.0" [kernel.cpp:653]   --->   Operation 679 'br' <Predicate = true> <Delay = 0.00>

State 62 <SV = 28> <Delay = 1.91>
ST_62 : Operation 680 [1/1] (0.00ns)   --->   "%v374_0 = phi i5 [ %v374, %.preheader162.loopexit ], [ 0, %.preheader162.preheader ]"   --->   Operation 680 'phi' 'v374_0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 681 [1/1] (1.36ns)   --->   "%icmp_ln664 = icmp eq i5 %v374_0, -16" [kernel.cpp:664]   --->   Operation 681 'icmp' 'icmp_ln664' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 682 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 682 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 683 [1/1] (1.78ns)   --->   "%v374 = add i5 %v374_0, 1" [kernel.cpp:664]   --->   Operation 683 'add' 'v374' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 684 [1/1] (0.00ns)   --->   "br i1 %icmp_ln664, label %17, label %.preheader161.preheader" [kernel.cpp:664]   --->   Operation 684 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v374_0, i3 0)" [kernel.cpp:667]   --->   Operation 685 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_62 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_44 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v374_0, i1 false)" [kernel.cpp:667]   --->   Operation 686 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_62 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln667 = zext i6 %tmp_44 to i8" [kernel.cpp:667]   --->   Operation 687 'zext' 'zext_ln667' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_62 : Operation 688 [1/1] (1.91ns)   --->   "%sub_ln667 = sub i8 %tmp_42, %zext_ln667" [kernel.cpp:667]   --->   Operation 688 'sub' 'sub_ln667' <Predicate = (!icmp_ln664)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 689 [1/1] (1.76ns)   --->   "br label %.preheader160.0" [kernel.cpp:666]   --->   Operation 689 'br' <Predicate = (!icmp_ln664)> <Delay = 1.76>
ST_62 : Operation 690 [2/2] (0.00ns)   --->   "call fastcc void @softmax([96 x float]* %attn_weights_0, [96 x float]* %softmax_attn_weights)" [kernel.cpp:671]   --->   Operation 690 'call' <Predicate = (icmp_ln664)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 29> <Delay = 5.16>
ST_63 : Operation 691 [1/1] (0.00ns)   --->   "%v376_0_0 = phi i3 [ %add_ln666, %16 ], [ 0, %.preheader161.preheader ]" [kernel.cpp:666]   --->   Operation 691 'phi' 'v376_0_0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 692 [1/1] (1.13ns)   --->   "%icmp_ln666 = icmp eq i3 %v376_0_0, -2" [kernel.cpp:666]   --->   Operation 692 'icmp' 'icmp_ln666' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 693 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 693 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 694 [1/1] (1.65ns)   --->   "%add_ln666 = add i3 %v376_0_0, 1" [kernel.cpp:666]   --->   Operation 694 'add' 'add_ln666' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 695 [1/1] (0.00ns)   --->   "br i1 %icmp_ln666, label %.preheader162.loopexit, label %16" [kernel.cpp:666]   --->   Operation 695 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln667_1 = zext i3 %v376_0_0 to i8" [kernel.cpp:667]   --->   Operation 696 'zext' 'zext_ln667_1' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_63 : Operation 697 [1/1] (1.91ns)   --->   "%add_ln667 = add i8 %sub_ln667, %zext_ln667_1" [kernel.cpp:667]   --->   Operation 697 'add' 'add_ln667' <Predicate = (!icmp_ln666)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln667 = sext i8 %add_ln667 to i64" [kernel.cpp:667]   --->   Operation 698 'sext' 'sext_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_63 : Operation 699 [1/1] (0.00ns)   --->   "%softmax_attn_weights_1 = getelementptr [96 x float]* %softmax_attn_weights, i64 0, i64 %sext_ln667" [kernel.cpp:667]   --->   Operation 699 'getelementptr' 'softmax_attn_weights_1' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_63 : Operation 700 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %softmax_attn_weights_1, align 4" [kernel.cpp:667]   --->   Operation 700 'store' <Predicate = (!icmp_ln666)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_63 : Operation 701 [1/1] (0.00ns)   --->   "br label %.preheader160.0" [kernel.cpp:666]   --->   Operation 701 'br' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_63 : Operation 702 [1/1] (0.00ns)   --->   "br label %.preheader162"   --->   Operation 702 'br' <Predicate = (icmp_ln666)> <Delay = 0.00>

State 64 <SV = 29> <Delay = 1.76>
ST_64 : Operation 703 [1/2] (0.00ns)   --->   "call fastcc void @softmax([96 x float]* %attn_weights_0, [96 x float]* %softmax_attn_weights)" [kernel.cpp:671]   --->   Operation 703 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 704 [1/1] (1.76ns)   --->   "br label %.preheader159.1" [kernel.cpp:673]   --->   Operation 704 'br' <Predicate = true> <Delay = 1.76>

State 65 <SV = 30> <Delay = 1.78>
ST_65 : Operation 705 [1/1] (0.00ns)   --->   "%v378_0 = phi i5 [ 0, %17 ], [ %v378, %.preheader159.1.loopexit ]"   --->   Operation 705 'phi' 'v378_0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 706 [1/1] (1.36ns)   --->   "%icmp_ln673 = icmp eq i5 %v378_0, -16" [kernel.cpp:673]   --->   Operation 706 'icmp' 'icmp_ln673' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 707 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 707 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 708 [1/1] (1.78ns)   --->   "%v378 = add i5 %v378_0, 1" [kernel.cpp:673]   --->   Operation 708 'add' 'v378' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 709 [1/1] (0.00ns)   --->   "br i1 %icmp_ln673, label %.preheader157.preheader.0, label %.preheader159.preheader" [kernel.cpp:673]   --->   Operation 709 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_45 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v378_0, i7 0)" [kernel.cpp:676]   --->   Operation 710 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln673)> <Delay = 0.00>
ST_65 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_46 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v378_0, i5 0)" [kernel.cpp:676]   --->   Operation 711 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln673)> <Delay = 0.00>
ST_65 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln676 = zext i10 %tmp_46 to i12" [kernel.cpp:676]   --->   Operation 712 'zext' 'zext_ln676' <Predicate = (!icmp_ln673)> <Delay = 0.00>
ST_65 : Operation 713 [1/1] (1.54ns)   --->   "%sub_ln676 = sub i12 %tmp_45, %zext_ln676" [kernel.cpp:676]   --->   Operation 713 'sub' 'sub_ln676' <Predicate = (!icmp_ln673)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 714 [1/1] (1.76ns)   --->   "br label %.preheader158.0" [kernel.cpp:675]   --->   Operation 714 'br' <Predicate = (!icmp_ln673)> <Delay = 1.76>
ST_65 : Operation 715 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float2([96 x float]* %softmax_attn_weights, [9216 x float]* %updated_v_cache, [1536 x float]* %attn_output_0)" [kernel.cpp:680]   --->   Operation 715 'call' <Predicate = (icmp_ln673)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 31> <Delay = 4.80>
ST_66 : Operation 716 [1/1] (0.00ns)   --->   "%v380_0_0 = phi i7 [ %add_ln675, %18 ], [ 0, %.preheader159.preheader ]" [kernel.cpp:675]   --->   Operation 716 'phi' 'v380_0_0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 717 [1/1] (1.48ns)   --->   "%icmp_ln675 = icmp eq i7 %v380_0_0, -32" [kernel.cpp:675]   --->   Operation 717 'icmp' 'icmp_ln675' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 718 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 718 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 719 [1/1] (1.87ns)   --->   "%add_ln675 = add i7 %v380_0_0, 1" [kernel.cpp:675]   --->   Operation 719 'add' 'add_ln675' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 720 [1/1] (0.00ns)   --->   "br i1 %icmp_ln675, label %.preheader159.1.loopexit, label %18" [kernel.cpp:675]   --->   Operation 720 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln676_1 = zext i7 %v380_0_0 to i12" [kernel.cpp:676]   --->   Operation 721 'zext' 'zext_ln676_1' <Predicate = (!icmp_ln675)> <Delay = 0.00>
ST_66 : Operation 722 [1/1] (1.54ns)   --->   "%add_ln676 = add i12 %sub_ln676, %zext_ln676_1" [kernel.cpp:676]   --->   Operation 722 'add' 'add_ln676' <Predicate = (!icmp_ln675)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln676 = sext i12 %add_ln676 to i64" [kernel.cpp:676]   --->   Operation 723 'sext' 'sext_ln676' <Predicate = (!icmp_ln675)> <Delay = 0.00>
ST_66 : Operation 724 [1/1] (0.00ns)   --->   "%attn_output_0_addr = getelementptr [1536 x float]* %attn_output_0, i64 0, i64 %sext_ln676" [kernel.cpp:676]   --->   Operation 724 'getelementptr' 'attn_output_0_addr' <Predicate = (!icmp_ln675)> <Delay = 0.00>
ST_66 : Operation 725 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %attn_output_0_addr, align 4" [kernel.cpp:676]   --->   Operation 725 'store' <Predicate = (!icmp_ln675)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_66 : Operation 726 [1/1] (0.00ns)   --->   "br label %.preheader158.0" [kernel.cpp:675]   --->   Operation 726 'br' <Predicate = (!icmp_ln675)> <Delay = 0.00>
ST_66 : Operation 727 [1/1] (0.00ns)   --->   "br label %.preheader159.1"   --->   Operation 727 'br' <Predicate = (icmp_ln675)> <Delay = 0.00>

State 67 <SV = 31> <Delay = 1.76>
ST_67 : Operation 728 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float2([96 x float]* %softmax_attn_weights, [9216 x float]* %updated_v_cache, [1536 x float]* %attn_output_0)" [kernel.cpp:680]   --->   Operation 728 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 729 [1/1] (1.76ns)   --->   "br label %.preheader157.0" [kernel.cpp:683]   --->   Operation 729 'br' <Predicate = true> <Delay = 1.76>

State 68 <SV = 32> <Delay = 3.25>
ST_68 : Operation 730 [1/1] (0.00ns)   --->   "%v383_0_0 = phi i11 [ %add_ln683, %19 ], [ 0, %.preheader157.preheader.0 ]" [kernel.cpp:683]   --->   Operation 730 'phi' 'v383_0_0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 731 [1/1] (1.88ns)   --->   "%icmp_ln683 = icmp eq i11 %v383_0_0, -512" [kernel.cpp:683]   --->   Operation 731 'icmp' 'icmp_ln683' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 732 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 732 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 733 [1/1] (1.63ns)   --->   "%add_ln683 = add i11 %v383_0_0, 1" [kernel.cpp:683]   --->   Operation 733 'add' 'add_ln683' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 734 [1/1] (0.00ns)   --->   "br i1 %icmp_ln683, label %l_S_s_7_s4_begin, label %19" [kernel.cpp:683]   --->   Operation 734 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln684 = zext i11 %v383_0_0 to i64" [kernel.cpp:684]   --->   Operation 735 'zext' 'zext_ln684' <Predicate = (!icmp_ln683)> <Delay = 0.00>
ST_68 : Operation 736 [1/1] (0.00ns)   --->   "%attn_output_2D_addr = getelementptr [1536 x float]* %attn_output_2D, i64 0, i64 %zext_ln684" [kernel.cpp:684]   --->   Operation 736 'getelementptr' 'attn_output_2D_addr' <Predicate = (!icmp_ln683)> <Delay = 0.00>
ST_68 : Operation 737 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %attn_output_2D_addr, align 4" [kernel.cpp:684]   --->   Operation 737 'store' <Predicate = (!icmp_ln683)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_68 : Operation 738 [1/1] (0.00ns)   --->   "br label %.preheader157.0" [kernel.cpp:683]   --->   Operation 738 'br' <Predicate = (!icmp_ln683)> <Delay = 0.00>
ST_68 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str57) nounwind" [kernel.cpp:687]   --->   Operation 739 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln683)> <Delay = 0.00>
ST_68 : Operation 740 [1/1] (1.76ns)   --->   "br label %20" [kernel.cpp:688]   --->   Operation 740 'br' <Predicate = (icmp_ln683)> <Delay = 1.76>

State 69 <SV = 33> <Delay = 1.78>
ST_69 : Operation 741 [1/1] (0.00ns)   --->   "%h7_0_0 = phi i5 [ 0, %l_S_s_7_s4_begin ], [ %add_ln688, %l_S_h_7_h7_end ]" [kernel.cpp:688]   --->   Operation 741 'phi' 'h7_0_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 742 [1/1] (1.36ns)   --->   "%icmp_ln688 = icmp eq i5 %h7_0_0, -16" [kernel.cpp:688]   --->   Operation 742 'icmp' 'icmp_ln688' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 743 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 743 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 744 [1/1] (1.78ns)   --->   "%add_ln688 = add i5 %h7_0_0, 1" [kernel.cpp:688]   --->   Operation 744 'add' 'add_ln688' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 745 [1/1] (0.00ns)   --->   "br i1 %icmp_ln688, label %l_S_s_7_s4_end, label %l_S_h_7_h7_begin" [kernel.cpp:688]   --->   Operation 745 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 746 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str58) nounwind" [kernel.cpp:688]   --->   Operation 746 'specloopname' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_69 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str58) nounwind" [kernel.cpp:688]   --->   Operation 747 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_69 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_47 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h7_0_0, i7 0)" [kernel.cpp:690]   --->   Operation 748 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_69 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_48 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h7_0_0, i5 0)" [kernel.cpp:690]   --->   Operation 749 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_69 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln690 = zext i10 %tmp_48 to i12" [kernel.cpp:690]   --->   Operation 750 'zext' 'zext_ln690' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_69 : Operation 751 [1/1] (1.54ns)   --->   "%sub_ln690 = sub i12 %tmp_47, %zext_ln690" [kernel.cpp:690]   --->   Operation 751 'sub' 'sub_ln690' <Predicate = (!icmp_ln688)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i5 %h7_0_0 to i4" [kernel.cpp:691]   --->   Operation 752 'trunc' 'trunc_ln691' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_69 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %trunc_ln691, i7 0)" [kernel.cpp:691]   --->   Operation 753 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_69 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln691_1 = zext i11 %shl_ln to i12" [kernel.cpp:691]   --->   Operation 754 'zext' 'zext_ln691_1' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_69 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln691_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln691, i5 0)" [kernel.cpp:691]   --->   Operation 755 'bitconcatenate' 'shl_ln691_1' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_69 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln691_2 = zext i9 %shl_ln691_1 to i12" [kernel.cpp:691]   --->   Operation 756 'zext' 'zext_ln691_2' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_69 : Operation 757 [1/1] (1.63ns)   --->   "%sub_ln691 = sub i12 %zext_ln691_1, %zext_ln691_2" [kernel.cpp:691]   --->   Operation 757 'sub' 'sub_ln691' <Predicate = (!icmp_ln688)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 758 [1/1] (1.76ns)   --->   "br label %21" [kernel.cpp:689]   --->   Operation 758 'br' <Predicate = (!icmp_ln688)> <Delay = 1.76>
ST_69 : Operation 759 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str57, i32 %tmp_2) nounwind" [kernel.cpp:694]   --->   Operation 759 'specregionend' 'empty_92' <Predicate = (icmp_ln688)> <Delay = 0.00>
ST_69 : Operation 760 [1/1] (1.76ns)   --->   "br label %.preheader154.0" [kernel.cpp:697]   --->   Operation 760 'br' <Predicate = (icmp_ln688)> <Delay = 1.76>

State 70 <SV = 34> <Delay = 4.80>
ST_70 : Operation 761 [1/1] (0.00ns)   --->   "%d4_0_0 = phi i7 [ 0, %l_S_h_7_h7_begin ], [ %add_ln689, %22 ]" [kernel.cpp:689]   --->   Operation 761 'phi' 'd4_0_0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln689 = zext i7 %d4_0_0 to i12" [kernel.cpp:689]   --->   Operation 762 'zext' 'zext_ln689' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 763 [1/1] (1.48ns)   --->   "%icmp_ln689 = icmp eq i7 %d4_0_0, -32" [kernel.cpp:689]   --->   Operation 763 'icmp' 'icmp_ln689' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 764 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 764 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 765 [1/1] (1.87ns)   --->   "%add_ln689 = add i7 %d4_0_0, 1" [kernel.cpp:689]   --->   Operation 765 'add' 'add_ln689' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 766 [1/1] (0.00ns)   --->   "br i1 %icmp_ln689, label %l_S_h_7_h7_end, label %22" [kernel.cpp:689]   --->   Operation 766 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 767 [1/1] (1.54ns)   --->   "%add_ln690 = add i12 %sub_ln690, %zext_ln689" [kernel.cpp:690]   --->   Operation 767 'add' 'add_ln690' <Predicate = (!icmp_ln689)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln690 = sext i12 %add_ln690 to i64" [kernel.cpp:690]   --->   Operation 768 'sext' 'sext_ln690' <Predicate = (!icmp_ln689)> <Delay = 0.00>
ST_70 : Operation 769 [1/1] (0.00ns)   --->   "%attn_output_0_addr_1 = getelementptr [1536 x float]* %attn_output_0, i64 0, i64 %sext_ln690" [kernel.cpp:690]   --->   Operation 769 'getelementptr' 'attn_output_0_addr_1' <Predicate = (!icmp_ln689)> <Delay = 0.00>
ST_70 : Operation 770 [2/2] (3.25ns)   --->   "%attn_output_0_load = load float* %attn_output_0_addr_1, align 4" [kernel.cpp:690]   --->   Operation 770 'load' 'attn_output_0_load' <Predicate = (!icmp_ln689)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_70 : Operation 771 [1/1] (1.54ns)   --->   "%add_ln691 = add i12 %zext_ln689, %sub_ln691" [kernel.cpp:691]   --->   Operation 771 'add' 'add_ln691' <Predicate = (!icmp_ln689)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 772 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str58, i32 %tmp_3) nounwind" [kernel.cpp:693]   --->   Operation 772 'specregionend' 'empty_94' <Predicate = (icmp_ln689)> <Delay = 0.00>
ST_70 : Operation 773 [1/1] (0.00ns)   --->   "br label %20" [kernel.cpp:688]   --->   Operation 773 'br' <Predicate = (icmp_ln689)> <Delay = 0.00>

State 71 <SV = 35> <Delay = 6.50>
ST_71 : Operation 774 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str59) nounwind" [kernel.cpp:689]   --->   Operation 774 'specloopname' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 775 [1/2] (3.25ns)   --->   "%attn_output_0_load = load float* %attn_output_0_addr_1, align 4" [kernel.cpp:690]   --->   Operation 775 'load' 'attn_output_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_71 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln691 = sext i12 %add_ln691 to i32" [kernel.cpp:691]   --->   Operation 776 'sext' 'sext_ln691' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i32 %sext_ln691 to i64" [kernel.cpp:691]   --->   Operation 777 'zext' 'zext_ln691' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 778 [1/1] (0.00ns)   --->   "%attn_output_2D_addr_1 = getelementptr [1536 x float]* %attn_output_2D, i64 0, i64 %zext_ln691" [kernel.cpp:691]   --->   Operation 778 'getelementptr' 'attn_output_2D_addr_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 779 [1/1] (3.25ns)   --->   "store float %attn_output_0_load, float* %attn_output_2D_addr_1, align 4" [kernel.cpp:691]   --->   Operation 779 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_71 : Operation 780 [1/1] (0.00ns)   --->   "br label %21" [kernel.cpp:689]   --->   Operation 780 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 34> <Delay = 3.25>
ST_72 : Operation 781 [1/1] (0.00ns)   --->   "%v390_0_0 = phi i11 [ %add_ln697, %23 ], [ 0, %l_S_s_7_s4_end ]" [kernel.cpp:697]   --->   Operation 781 'phi' 'v390_0_0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 782 [1/1] (1.88ns)   --->   "%icmp_ln697 = icmp eq i11 %v390_0_0, -512" [kernel.cpp:697]   --->   Operation 782 'icmp' 'icmp_ln697' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 783 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 783 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 784 [1/1] (1.63ns)   --->   "%add_ln697 = add i11 %v390_0_0, 1" [kernel.cpp:697]   --->   Operation 784 'add' 'add_ln697' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 785 [1/1] (0.00ns)   --->   "br i1 %icmp_ln697, label %.preheader151.preheader, label %23" [kernel.cpp:697]   --->   Operation 785 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln698 = zext i11 %v390_0_0 to i64" [kernel.cpp:698]   --->   Operation 786 'zext' 'zext_ln698' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_72 : Operation 787 [1/1] (0.00ns)   --->   "%rms_attn_output_0_a = getelementptr [1536 x float]* %rms_attn_output_0, i64 0, i64 %zext_ln698" [kernel.cpp:698]   --->   Operation 787 'getelementptr' 'rms_attn_output_0_a' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_72 : Operation 788 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %rms_attn_output_0_a, align 4" [kernel.cpp:698]   --->   Operation 788 'store' <Predicate = (!icmp_ln697)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_72 : Operation 789 [1/1] (0.00ns)   --->   "br label %.preheader154.0" [kernel.cpp:697]   --->   Operation 789 'br' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_72 : Operation 790 [2/2] (1.76ns)   --->   "call fastcc void @rms_norm([1536 x float]* %attn_output_2D, [1536 x float]* %v276, [1536 x float]* %rms_attn_output_0)" [kernel.cpp:702]   --->   Operation 790 'call' <Predicate = (icmp_ln697)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 35> <Delay = 0.00>
ST_73 : Operation 791 [1/2] (0.00ns)   --->   "call fastcc void @rms_norm([1536 x float]* %attn_output_2D, [1536 x float]* %v276, [1536 x float]* %rms_attn_output_0)" [kernel.cpp:702]   --->   Operation 791 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 36> <Delay = 1.76>
ST_74 : Operation 792 [2/2] (1.76ns)   --->   "%final_scales_0_V = call fastcc i32 @quantize_activation([1536 x float]* %rms_attn_output_0, [1536 x i8]* @quantized_final_outp_96)" [kernel.cpp:716]   --->   Operation 792 'call' 'final_scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 37> <Delay = 1.76>
ST_75 : Operation 793 [1/2] (0.00ns)   --->   "%final_scales_0_V = call fastcc i32 @quantize_activation([1536 x float]* %rms_attn_output_0, [1536 x i8]* @quantized_final_outp_96)" [kernel.cpp:716]   --->   Operation 793 'call' 'final_scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 794 [1/1] (1.76ns)   --->   "br label %.preheader.0" [kernel.cpp:736]   --->   Operation 794 'br' <Predicate = true> <Delay = 1.76>

State 76 <SV = 38> <Delay = 8.75>
ST_76 : Operation 795 [1/1] (0.00ns)   --->   "%v408_0_0 = phi i11 [ %add_ln736, %24 ], [ 0, %.preheader151.preheader ]" [kernel.cpp:736]   --->   Operation 795 'phi' 'v408_0_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 796 [1/1] (1.88ns)   --->   "%icmp_ln736 = icmp eq i11 %v408_0_0, -512" [kernel.cpp:736]   --->   Operation 796 'icmp' 'icmp_ln736' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 797 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536) nounwind"   --->   Operation 797 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 798 [1/1] (1.63ns)   --->   "%add_ln736 = add i11 %v408_0_0, 1" [kernel.cpp:736]   --->   Operation 798 'add' 'add_ln736' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 799 [1/1] (0.00ns)   --->   "br i1 %icmp_ln736, label %.preheader147.1, label %24" [kernel.cpp:736]   --->   Operation 799 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln737 = zext i11 %v408_0_0 to i64" [kernel.cpp:737]   --->   Operation 800 'zext' 'zext_ln737' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_76 : Operation 801 [1/1] (0.00ns)   --->   "%v280_addr = getelementptr [1536 x float]* %v280, i64 0, i64 %zext_ln737" [kernel.cpp:737]   --->   Operation 801 'getelementptr' 'v280_addr' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_76 : Operation 802 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v280_addr, align 4" [kernel.cpp:737]   --->   Operation 802 'store' <Predicate = (!icmp_ln736)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_76 : Operation 803 [1/1] (0.00ns)   --->   "br label %.preheader.0" [kernel.cpp:736]   --->   Operation 803 'br' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_76 : Operation 804 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_final_outp_95, [16 x i8]* @quantized_final_outp_94, [16 x i8]* @quantized_final_outp_93, [16 x i8]* @quantized_final_outp_92, [16 x i8]* @quantized_final_outp_91, [16 x i8]* @quantized_final_outp_90, [16 x i8]* @quantized_final_outp_89, [16 x i8]* @quantized_final_outp_88, [16 x i8]* @quantized_final_outp_47, [16 x i8]* @quantized_final_outp_46, [16 x i8]* @quantized_final_outp_45, [16 x i8]* @quantized_final_outp_44, [16 x i8]* @quantized_final_outp_27, [16 x i8]* @quantized_final_outp_26, [16 x i8]* @quantized_final_outp_25, [16 x i8]* @quantized_final_outp_24, [16 x i8]* @quantized_final_outp_23, [16 x i8]* @quantized_final_outp_22, [16 x i8]* @quantized_final_outp_21, [16 x i8]* @quantized_final_outp_20, [16 x i8]* @quantized_final_outp_19, [16 x i8]* @quantized_final_outp_18, [16 x i8]* @quantized_final_outp_17, [16 x i8]* @quantized_final_outp_16, [16 x i8]* @quantized_final_outp_15, [16 x i8]* @quantized_final_outp_14, [16 x i8]* @quantized_final_outp_13, [16 x i8]* @quantized_final_outp_12, [16 x i8]* @quantized_final_outp_11, [16 x i8]* @quantized_final_outp_10, [16 x i8]* @quantized_final_outp_9, [16 x i8]* @quantized_final_outp_8, [16 x i8]* @quantized_final_outp_7, [16 x i8]* @quantized_final_outp_6, [16 x i8]* @quantized_final_outp_5, [16 x i8]* @quantized_final_outp_4, [16 x i8]* @quantized_final_outp_3, [16 x i8]* @quantized_final_outp_2, [16 x i8]* @quantized_final_outp_1, [16 x i8]* @quantized_final_outp, [16 x i8]* @quantized_final_outp_87, [16 x i8]* @quantized_final_outp_86, [16 x i8]* @quantized_final_outp_85, [16 x i8]* @quantized_final_outp_84, [16 x i8]* @quantized_final_outp_83, [16 x i8]* @quantized_final_outp_82, [16 x i8]* @quantized_final_outp_81, [16 x i8]* @quantized_final_outp_80, [16 x i8]* @quantized_final_outp_79, [16 x i8]* @quantized_final_outp_78, [16 x i8]* @quantized_final_outp_77, [16 x i8]* @quantized_final_outp_76, [16 x i8]* @quantized_final_outp_75, [16 x i8]* @quantized_final_outp_74, [16 x i8]* @quantized_final_outp_73, [16 x i8]* @quantized_final_outp_72, [16 x i8]* @quantized_final_outp_71, [16 x i8]* @quantized_final_outp_70, [16 x i8]* @quantized_final_outp_69, [16 x i8]* @quantized_final_outp_68, [16 x i8]* @quantized_final_outp_67, [16 x i8]* @quantized_final_outp_66, [16 x i8]* @quantized_final_outp_65, [16 x i8]* @quantized_final_outp_64, [16 x i8]* @quantized_final_outp_63, [16 x i8]* @quantized_final_outp_62, [16 x i8]* @quantized_final_outp_61, [16 x i8]* @quantized_final_outp_60, [16 x i8]* @quantized_final_outp_59, [16 x i8]* @quantized_final_outp_58, [16 x i8]* @quantized_final_outp_57, [16 x i8]* @quantized_final_outp_56, [16 x i8]* @quantized_final_outp_55, [16 x i8]* @quantized_final_outp_54, [16 x i8]* @quantized_final_outp_53, [16 x i8]* @quantized_final_outp_52, [16 x i8]* @quantized_final_outp_51, [16 x i8]* @quantized_final_outp_50, [16 x i8]* @quantized_final_outp_49, [16 x i8]* @quantized_final_outp_48, [16 x i8]* @quantized_final_outp_43, [16 x i8]* @quantized_final_outp_42, [16 x i8]* @quantized_final_outp_41, [16 x i8]* @quantized_final_outp_40, [16 x i8]* @quantized_final_outp_39, [16 x i8]* @quantized_final_outp_38, [16 x i8]* @quantized_final_outp_37, [16 x i8]* @quantized_final_outp_36, [16 x i8]* @quantized_final_outp_35, [16 x i8]* @quantized_final_outp_34, [16 x i8]* @quantized_final_outp_33, [16 x i8]* @quantized_final_outp_32, [16 x i8]* @quantized_final_outp_31, [16 x i8]* @quantized_final_outp_30, [16 x i8]* @quantized_final_outp_29, [16 x i8]* @quantized_final_outp_28, i32 %final_scales_0_V, [24576 x i8]* %v271_0, [24576 x i8]* %v271_1, [24576 x i8]* %v271_2, [24576 x i8]* %v271_3, [24576 x i8]* %v271_4, [24576 x i8]* %v271_5, [24576 x i8]* %v271_6, [24576 x i8]* %v271_7, [24576 x i8]* %v271_8, [24576 x i8]* %v271_9, [24576 x i8]* %v271_10, [24576 x i8]* %v271_11, [24576 x i8]* %v271_12, [24576 x i8]* %v271_13, [24576 x i8]* %v271_14, [24576 x i8]* %v271_15, [24576 x i8]* %v271_16, [24576 x i8]* %v271_17, [24576 x i8]* %v271_18, [24576 x i8]* %v271_19, [24576 x i8]* %v271_20, [24576 x i8]* %v271_21, [24576 x i8]* %v271_22, [24576 x i8]* %v271_23, i32 %v308_V, [1536 x float]* %v280)" [kernel.cpp:741]   --->   Operation 804 'call' <Predicate = (icmp_ln736)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 39> <Delay = 0.00>
ST_77 : Operation 805 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_final_outp_95, [16 x i8]* @quantized_final_outp_94, [16 x i8]* @quantized_final_outp_93, [16 x i8]* @quantized_final_outp_92, [16 x i8]* @quantized_final_outp_91, [16 x i8]* @quantized_final_outp_90, [16 x i8]* @quantized_final_outp_89, [16 x i8]* @quantized_final_outp_88, [16 x i8]* @quantized_final_outp_47, [16 x i8]* @quantized_final_outp_46, [16 x i8]* @quantized_final_outp_45, [16 x i8]* @quantized_final_outp_44, [16 x i8]* @quantized_final_outp_27, [16 x i8]* @quantized_final_outp_26, [16 x i8]* @quantized_final_outp_25, [16 x i8]* @quantized_final_outp_24, [16 x i8]* @quantized_final_outp_23, [16 x i8]* @quantized_final_outp_22, [16 x i8]* @quantized_final_outp_21, [16 x i8]* @quantized_final_outp_20, [16 x i8]* @quantized_final_outp_19, [16 x i8]* @quantized_final_outp_18, [16 x i8]* @quantized_final_outp_17, [16 x i8]* @quantized_final_outp_16, [16 x i8]* @quantized_final_outp_15, [16 x i8]* @quantized_final_outp_14, [16 x i8]* @quantized_final_outp_13, [16 x i8]* @quantized_final_outp_12, [16 x i8]* @quantized_final_outp_11, [16 x i8]* @quantized_final_outp_10, [16 x i8]* @quantized_final_outp_9, [16 x i8]* @quantized_final_outp_8, [16 x i8]* @quantized_final_outp_7, [16 x i8]* @quantized_final_outp_6, [16 x i8]* @quantized_final_outp_5, [16 x i8]* @quantized_final_outp_4, [16 x i8]* @quantized_final_outp_3, [16 x i8]* @quantized_final_outp_2, [16 x i8]* @quantized_final_outp_1, [16 x i8]* @quantized_final_outp, [16 x i8]* @quantized_final_outp_87, [16 x i8]* @quantized_final_outp_86, [16 x i8]* @quantized_final_outp_85, [16 x i8]* @quantized_final_outp_84, [16 x i8]* @quantized_final_outp_83, [16 x i8]* @quantized_final_outp_82, [16 x i8]* @quantized_final_outp_81, [16 x i8]* @quantized_final_outp_80, [16 x i8]* @quantized_final_outp_79, [16 x i8]* @quantized_final_outp_78, [16 x i8]* @quantized_final_outp_77, [16 x i8]* @quantized_final_outp_76, [16 x i8]* @quantized_final_outp_75, [16 x i8]* @quantized_final_outp_74, [16 x i8]* @quantized_final_outp_73, [16 x i8]* @quantized_final_outp_72, [16 x i8]* @quantized_final_outp_71, [16 x i8]* @quantized_final_outp_70, [16 x i8]* @quantized_final_outp_69, [16 x i8]* @quantized_final_outp_68, [16 x i8]* @quantized_final_outp_67, [16 x i8]* @quantized_final_outp_66, [16 x i8]* @quantized_final_outp_65, [16 x i8]* @quantized_final_outp_64, [16 x i8]* @quantized_final_outp_63, [16 x i8]* @quantized_final_outp_62, [16 x i8]* @quantized_final_outp_61, [16 x i8]* @quantized_final_outp_60, [16 x i8]* @quantized_final_outp_59, [16 x i8]* @quantized_final_outp_58, [16 x i8]* @quantized_final_outp_57, [16 x i8]* @quantized_final_outp_56, [16 x i8]* @quantized_final_outp_55, [16 x i8]* @quantized_final_outp_54, [16 x i8]* @quantized_final_outp_53, [16 x i8]* @quantized_final_outp_52, [16 x i8]* @quantized_final_outp_51, [16 x i8]* @quantized_final_outp_50, [16 x i8]* @quantized_final_outp_49, [16 x i8]* @quantized_final_outp_48, [16 x i8]* @quantized_final_outp_43, [16 x i8]* @quantized_final_outp_42, [16 x i8]* @quantized_final_outp_41, [16 x i8]* @quantized_final_outp_40, [16 x i8]* @quantized_final_outp_39, [16 x i8]* @quantized_final_outp_38, [16 x i8]* @quantized_final_outp_37, [16 x i8]* @quantized_final_outp_36, [16 x i8]* @quantized_final_outp_35, [16 x i8]* @quantized_final_outp_34, [16 x i8]* @quantized_final_outp_33, [16 x i8]* @quantized_final_outp_32, [16 x i8]* @quantized_final_outp_31, [16 x i8]* @quantized_final_outp_30, [16 x i8]* @quantized_final_outp_29, [16 x i8]* @quantized_final_outp_28, i32 %final_scales_0_V, [24576 x i8]* %v271_0, [24576 x i8]* %v271_1, [24576 x i8]* %v271_2, [24576 x i8]* %v271_3, [24576 x i8]* %v271_4, [24576 x i8]* %v271_5, [24576 x i8]* %v271_6, [24576 x i8]* %v271_7, [24576 x i8]* %v271_8, [24576 x i8]* %v271_9, [24576 x i8]* %v271_10, [24576 x i8]* %v271_11, [24576 x i8]* %v271_12, [24576 x i8]* %v271_13, [24576 x i8]* %v271_14, [24576 x i8]* %v271_15, [24576 x i8]* %v271_16, [24576 x i8]* %v271_17, [24576 x i8]* %v271_18, [24576 x i8]* %v271_19, [24576 x i8]* %v271_20, [24576 x i8]* %v271_21, [24576 x i8]* %v271_22, [24576 x i8]* %v271_23, i32 %v308_V, [1536 x float]* %v280)" [kernel.cpp:741]   --->   Operation 805 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 806 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:742]   --->   Operation 806 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v284_0_0', kernel.cpp:480) with incoming values : ('add_ln480', kernel.cpp:480) [455]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v284_0_0', kernel.cpp:480) with incoming values : ('add_ln480', kernel.cpp:480) [455]  (0 ns)
	'getelementptr' operation ('rms_hidden_states_0_1', kernel.cpp:481) [462]  (0 ns)
	'store' operation ('store_ln481', kernel.cpp:481) of constant 0 on array 'rms_hidden_states[0]', kernel.cpp:478 [463]  (3.25 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.77ns
The critical path consists of the following:
	'call' operation ('scales[0].V', kernel.cpp:499) to 'quantize_activation' [467]  (1.77 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v295_0_0', kernel.cpp:502) with incoming values : ('add_ln502', kernel.cpp:502) [470]  (1.77 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v295_0_0', kernel.cpp:502) with incoming values : ('add_ln502', kernel.cpp:502) [470]  (0 ns)
	'getelementptr' operation ('q_proj_re_addr', kernel.cpp:503) [477]  (0 ns)
	'store' operation ('store_ln503', kernel.cpp:503) of constant 0 on array 'q_proj_re', kernel.cpp:500 [478]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v298_0_0', kernel.cpp:508) with incoming values : ('add_ln508', kernel.cpp:508) [483]  (0 ns)
	'getelementptr' operation ('k_proj_re_addr', kernel.cpp:509) [490]  (0 ns)
	'store' operation ('store_ln509', kernel.cpp:509) of constant 0 on array 'k_proj_re', kernel.cpp:506 [491]  (3.25 ns)

 <State 8>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:518) [507]  (4.44 ns)

 <State 9>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:518) [507]  (4.44 ns)
	'sub' operation ('F2', kernel.cpp:518) [519]  (1.55 ns)
	'icmp' operation ('icmp_ln581', kernel.cpp:518) [520]  (1.99 ns)
	'select' operation ('sh_amt', kernel.cpp:518) [523]  (0.697 ns)

 <State 10>: 7.78ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603', kernel.cpp:518) [529]  (1.49 ns)
	'and' operation ('and_ln603', kernel.cpp:518) [547]  (0.978 ns)
	'select' operation ('select_ln603', kernel.cpp:518) [548]  (4.61 ns)
	'select' operation ('select_ln603_5', kernel.cpp:518) [552]  (0 ns)
	'select' operation ('v302.V', kernel.cpp:518) [554]  (0.698 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln549', kernel.cpp:549) to 'linear_forward_no_mu' [699]  (8.75 ns)

 <State 12>: 7.78ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603_1', kernel.cpp:521) [577]  (1.49 ns)
	'and' operation ('and_ln603_1', kernel.cpp:521) [595]  (0.978 ns)
	'select' operation ('select_ln603_7', kernel.cpp:521) [596]  (4.61 ns)
	'select' operation ('select_ln603_9', kernel.cpp:521) [600]  (0 ns)
	'select' operation ('v304.V', kernel.cpp:521) [602]  (0.698 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln551', kernel.cpp:551) to 'linear_forward_no_mu' [700]  (8.75 ns)

 <State 14>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:527) [651]  (4.44 ns)

 <State 15>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:527) [651]  (4.44 ns)
	'sub' operation ('F2', kernel.cpp:527) [663]  (1.55 ns)
	'icmp' operation ('icmp_ln581_3', kernel.cpp:527) [664]  (1.99 ns)
	'select' operation ('sh_amt', kernel.cpp:527) [667]  (0.697 ns)

 <State 16>: 7.78ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603_3', kernel.cpp:527) [673]  (1.49 ns)
	'and' operation ('and_ln603_3', kernel.cpp:527) [691]  (0.978 ns)
	'select' operation ('select_ln603_15', kernel.cpp:527) [692]  (4.61 ns)
	'select' operation ('select_ln603_17', kernel.cpp:527) [696]  (0 ns)
	'select' operation ('v308.V', kernel.cpp:527) [698]  (0.698 ns)

 <State 17>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v334') with incoming values : ('v334', kernel.cpp:582) [707]  (0 ns)
	'add' operation ('v334', kernel.cpp:582) [710]  (1.78 ns)

 <State 18>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v336_0_0', kernel.cpp:584) with incoming values : ('add_ln584', kernel.cpp:584) [719]  (0 ns)
	'add' operation ('add_ln585', kernel.cpp:585) [726]  (1.55 ns)
	'getelementptr' operation ('q_embed_0_addr', kernel.cpp:585) [728]  (0 ns)
	'store' operation ('store_ln585', kernel.cpp:585) of constant 0 on array 'q_embed[0]', kernel.cpp:581 [729]  (3.25 ns)

 <State 19>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v338') with incoming values : ('v338', kernel.cpp:590) [736]  (0 ns)
	'add' operation ('v338', kernel.cpp:590) [739]  (1.78 ns)

 <State 20>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v340_0_0', kernel.cpp:592) with incoming values : ('add_ln592', kernel.cpp:592) [748]  (0 ns)
	'add' operation ('add_ln593', kernel.cpp:593) [755]  (1.55 ns)
	'getelementptr' operation ('k_embed_0_addr', kernel.cpp:593) [757]  (0 ns)
	'store' operation ('store_ln593', kernel.cpp:593) of constant 0 on array 'k_embed[0]', kernel.cpp:589 [758]  (3.25 ns)

 <State 21>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v342') with incoming values : ('v342', kernel.cpp:599) [766]  (1.77 ns)

 <State 22>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v342') with incoming values : ('v342', kernel.cpp:599) [766]  (0 ns)
	'sub' operation ('sub_ln602', kernel.cpp:602) [776]  (1.92 ns)

 <State 23>: 3.77ns
The critical path consists of the following:
	'phi' operation ('v343') with incoming values : ('v343', kernel.cpp:600) [780]  (0 ns)
	'add' operation ('add_ln602', kernel.cpp:602) [787]  (1.82 ns)
	'sub' operation ('sub_ln602_1', kernel.cpp:602) [791]  (1.94 ns)

 <State 24>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v344') with incoming values : ('v344', kernel.cpp:601) [794]  (0 ns)
	'add' operation ('add_ln602_1', kernel.cpp:602) [801]  (1.94 ns)
	'getelementptr' operation ('updated_k_cache_addr', kernel.cpp:602) [803]  (0 ns)
	'store' operation ('store_ln602', kernel.cpp:602) of constant 0 on array 'updated_k_cache', kernel.cpp:598 [804]  (3.25 ns)

 <State 25>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v346') with incoming values : ('v346', kernel.cpp:607) [813]  (0 ns)
	'sub' operation ('sub_ln610', kernel.cpp:610) [823]  (1.92 ns)

 <State 26>: 3.77ns
The critical path consists of the following:
	'phi' operation ('v347') with incoming values : ('v347', kernel.cpp:608) [827]  (0 ns)
	'add' operation ('add_ln610', kernel.cpp:610) [834]  (1.82 ns)
	'sub' operation ('sub_ln610_1', kernel.cpp:610) [838]  (1.94 ns)

 <State 27>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v348') with incoming values : ('v348', kernel.cpp:609) [841]  (0 ns)
	'add' operation ('add_ln610_1', kernel.cpp:610) [848]  (1.94 ns)
	'getelementptr' operation ('updated_v_cache_addr', kernel.cpp:610) [850]  (0 ns)
	'store' operation ('store_ln610', kernel.cpp:610) of constant 0 on array 'updated_v_cache', kernel.cpp:606 [851]  (3.25 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln615', kernel.cpp:615) to 'cache_update' [859]  (1.77 ns)

 <State 30>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v354') with incoming values : ('v354', kernel.cpp:626) [863]  (1.77 ns)

 <State 31>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v354') with incoming values : ('v354', kernel.cpp:626) [863]  (0 ns)
	'sub' operation ('sub_ln629', kernel.cpp:629) [872]  (1.92 ns)

 <State 32>: 5.17ns
The critical path consists of the following:
	'phi' operation ('v356_0_0', kernel.cpp:628) with incoming values : ('add_ln628', kernel.cpp:628) [875]  (0 ns)
	'add' operation ('add_ln629', kernel.cpp:629) [882]  (1.92 ns)
	'getelementptr' operation ('attn_weights_0_addr', kernel.cpp:629) [884]  (0 ns)
	'store' operation ('store_ln629', kernel.cpp:629) of constant 0 on array 'attn_weights[0]', kernel.cpp:625 [885]  (3.25 ns)

 <State 33>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i11') with incoming values : ('i11', kernel.cpp:636) [893]  (1.77 ns)

 <State 34>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i11') with incoming values : ('i11', kernel.cpp:636) [893]  (0 ns)
	'sub' operation ('sub_ln639', kernel.cpp:639) [903]  (1.92 ns)

 <State 35>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k10_0_0', kernel.cpp:638) with incoming values : ('add_ln638', kernel.cpp:638) [907]  (0 ns)
	'add' operation ('add_ln639', kernel.cpp:639) [915]  (1.92 ns)
	'getelementptr' operation ('attn_weights_0_addr_2', kernel.cpp:639) [917]  (0 ns)
	'load' operation ('attn_weights_0_load_1', kernel.cpp:639) on array 'attn_weights[0]', kernel.cpp:625 [918]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'load' operation ('attn_weights_0_load_1', kernel.cpp:639) on array 'attn_weights[0]', kernel.cpp:625 [918]  (3.25 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 40>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 41>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 42>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 43>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 44>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 45>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 46>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 47>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 48>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 49>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 50>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 51>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 52>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:641) [919]  (6.08 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln642', kernel.cpp:642) of variable 'v', kernel.cpp:641 on array 'attn_weights[0]', kernel.cpp:625 [920]  (3.25 ns)

 <State 54>: 5.17ns
The critical path consists of the following:
	'phi' operation ('h6') with incoming values : ('h6', kernel.cpp:653) [928]  (0 ns)
	'sub' operation ('sub_ln657', kernel.cpp:657) [938]  (1.92 ns)
	'getelementptr' operation ('attn_weights_0_addr_1', kernel.cpp:657) [940]  (0 ns)
	'load' operation ('attn_weights_0_load', kernel.cpp:657) on array 'attn_weights[0]', kernel.cpp:625 [941]  (3.25 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'load' operation ('attn_weights_0_load', kernel.cpp:657) on array 'attn_weights[0]', kernel.cpp:625 [941]  (3.25 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:658) [942]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:658) [942]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:658) [942]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:658) [942]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v2', kernel.cpp:658) [942]  (7.26 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln659', kernel.cpp:659) of variable 'v2', kernel.cpp:658 on array 'attn_weights[0]', kernel.cpp:625 [943]  (3.25 ns)

 <State 62>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v374') with incoming values : ('v374', kernel.cpp:664) [948]  (0 ns)
	'sub' operation ('sub_ln667', kernel.cpp:667) [957]  (1.92 ns)

 <State 63>: 5.17ns
The critical path consists of the following:
	'phi' operation ('v376_0_0', kernel.cpp:666) with incoming values : ('add_ln666', kernel.cpp:666) [960]  (0 ns)
	'add' operation ('add_ln667', kernel.cpp:667) [967]  (1.92 ns)
	'getelementptr' operation ('softmax_attn_weights_1', kernel.cpp:667) [969]  (0 ns)
	'store' operation ('store_ln667', kernel.cpp:667) of constant 0 on array 'softmax_attn_weights[0]', kernel.cpp:663 [970]  (3.25 ns)

 <State 64>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v378') with incoming values : ('v378', kernel.cpp:673) [978]  (1.77 ns)

 <State 65>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v378') with incoming values : ('v378', kernel.cpp:673) [978]  (0 ns)
	'add' operation ('v378', kernel.cpp:673) [981]  (1.78 ns)

 <State 66>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v380_0_0', kernel.cpp:675) with incoming values : ('add_ln675', kernel.cpp:675) [990]  (0 ns)
	'add' operation ('add_ln676', kernel.cpp:676) [997]  (1.55 ns)
	'getelementptr' operation ('attn_output_0_addr', kernel.cpp:676) [999]  (0 ns)
	'store' operation ('store_ln676', kernel.cpp:676) of constant 0 on array 'attn_output[0]', kernel.cpp:672 [1000]  (3.25 ns)

 <State 67>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v383_0_0', kernel.cpp:683) with incoming values : ('add_ln683', kernel.cpp:683) [1008]  (1.77 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v383_0_0', kernel.cpp:683) with incoming values : ('add_ln683', kernel.cpp:683) [1008]  (0 ns)
	'getelementptr' operation ('attn_output_2D_addr', kernel.cpp:684) [1015]  (0 ns)
	'store' operation ('store_ln684', kernel.cpp:684) of constant 0 on array 'attn_output_2D', kernel.cpp:681 [1016]  (3.25 ns)

 <State 69>: 1.78ns
The critical path consists of the following:
	'phi' operation ('h7_0_0', kernel.cpp:688) with incoming values : ('add_ln688', kernel.cpp:688) [1022]  (0 ns)
	'add' operation ('add_ln688', kernel.cpp:688) [1025]  (1.78 ns)

 <State 70>: 4.8ns
The critical path consists of the following:
	'phi' operation ('d4_0_0', kernel.cpp:689) with incoming values : ('add_ln689', kernel.cpp:689) [1042]  (0 ns)
	'add' operation ('add_ln690', kernel.cpp:690) [1050]  (1.55 ns)
	'getelementptr' operation ('attn_output_0_addr_1', kernel.cpp:690) [1052]  (0 ns)
	'load' operation ('attn_output_0_load', kernel.cpp:690) on array 'attn_output[0]', kernel.cpp:672 [1053]  (3.25 ns)

 <State 71>: 6.51ns
The critical path consists of the following:
	'load' operation ('attn_output_0_load', kernel.cpp:690) on array 'attn_output[0]', kernel.cpp:672 [1053]  (3.25 ns)
	'store' operation ('store_ln691', kernel.cpp:691) of variable 'attn_output_0_load', kernel.cpp:690 on array 'attn_output_2D', kernel.cpp:681 [1058]  (3.25 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v390_0_0', kernel.cpp:697) with incoming values : ('add_ln697', kernel.cpp:697) [1067]  (0 ns)
	'getelementptr' operation ('rms_attn_output_0_a', kernel.cpp:698) [1074]  (0 ns)
	'store' operation ('store_ln698', kernel.cpp:698) of constant 0 on array 'rms_attn_output[0]', kernel.cpp:695 [1075]  (3.25 ns)

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 1.77ns
The critical path consists of the following:
	'call' operation ('final_scales[0].V', kernel.cpp:716) to 'quantize_activation' [1079]  (1.77 ns)

 <State 75>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v408_0_0', kernel.cpp:736) with incoming values : ('add_ln736', kernel.cpp:736) [1082]  (1.77 ns)

 <State 76>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln741', kernel.cpp:741) to 'linear_forward_no_mu' [1093]  (8.75 ns)

 <State 77>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
