--
-- Automatically generated by
-- CONPRO: Hardware Synthesis with an Imperative High Level Multiprocess Approach
--         (c) 2006-2009 by BSSLAB, Dr. Stefan Bosse
--         Version: 2.1 Revision: D115 Genetic size: 2534927
--         Compile date: Fri Oct 23 13:13:50 CEST 2009
--         Compiled by:  sbosse
--         Compiled on:  SunOS sunsil 5.10 Generic_137137-09 sun4u sparc SUNW,Sun-Blade-2500

-- Process implementation of process <recv> from module <Com2>.
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
use IEEE.numeric_std.all;
use work.ConPRO.all;
entity com2_recv is
port(
  -- Connections to external objects, components and the outside world
  signal REG_PRO_recv_EXCEPTION_RD: in signed(7 downto 0);
  signal REG_PRO_recv_EXCEPTION_WR: out signed(7 downto 0);
  signal REG_PRO_recv_EXCEPTION_WE: out std_logic;
  signal DEV_data_WR: out std_logic_vector(7 downto 0);
  signal UART_ln_STOP: out std_logic;
  signal UART_ln_RE: out std_logic;
  signal UART_ln_RD: in std_logic_vector(7 downto 0);
  signal UART_ln_RD_ERR: in std_logic;
  signal UART_ln_GD: in std_logic;
  signal DEV_data_en_WR: out std_logic;
  signal PRO_recv_ENABLE: in std_logic;
  signal PRO_recv_END: out std_logic;
  signal conpro_system_clk: in std_logic;
  signal conpro_system_reset: in std_logic
);
end com2_recv;
architecture main of com2_recv is
  -- Local and temporary data objects
  signal d: std_logic_vector(7 downto 0);
  signal err: std_logic;
  signal LOOP_i_1: signed(7 downto 0);
  -- Auxilliary ALU signals
  -- State Processing
  type pro_states is (
    S_recv_start, -- PROCESS0[:0]
    S_i5_for_loop, -- COUNT_LOOP47800[com2.cp:51]
    S_i5_for_loop_cond, -- COUNT_LOOP47800[com2.cp:51]
    S_i6_fun, -- FUN14484[com2.cp:53]
    S_i7_branch, -- BRANCH98648[com2.cp:54]
    S_i8_raise, -- BRANCH_TRUE72721[:0]
    S_i10_bind_to_11, -- ASSIGN63574[com2.cp:56]
    S_i5_for_loop_incr, -- COUNT_LOOP47800[com2.cp:51]
    S_i2_select, -- FUN85776[com2.cp:61]
    S_i3_fun, -- FUN85776[com2.cp:61]
    S_i4_assign, -- CASE_BODY16077[com2.cp:61]
    S_recv_end -- PROCESS0[:0]
    );
  signal pro_state: pro_states := S_recv_start;
  signal pro_state_next: pro_states := S_recv_start;
  -- Auxilliary toplevel definitions
  constant CONST_I8_1: signed(7 downto 0) := "00000001";
  constant CONST_I8_64: signed(7 downto 0) := "01000000";
  constant CONST_I8_2: signed(7 downto 0) := "00000010";
  constant CONST_I8_0: signed(7 downto 0) := "00000000";
begin
  state_transition: process(
          PRO_recv_ENABLE,
          pro_state_next,
          conpro_system_clk,
          conpro_system_reset
  )
  begin
    if conpro_system_clk'event and conpro_system_clk='1' then
      if conpro_system_reset='1' or PRO_recv_ENABLE='0' then
        pro_state <= S_recv_start;
      else
        pro_state <= pro_state_next;
      end if;
    end if;
  end process state_transition;
  -- Process implementation
  -- Instruction Controlpath Unit - The Leitwerk
  control_path: process(
          LOOP_i_1,
          UART_ln_GD,
          err,
          REG_PRO_recv_EXCEPTION_RD,
          pro_state
          )
  begin
    PRO_recv_END <= '0';
    case pro_state is
      when S_recv_start => -- PROCESS0[:0]
        pro_state_next <= S_i5_for_loop;
      when S_i5_for_loop => -- COUNT_LOOP47800[com2.cp:51]
        pro_state_next <= S_i5_for_loop_cond;
      when S_i5_for_loop_cond => -- COUNT_LOOP47800[com2.cp:51]
        if CONST_I8_64 >= LOOP_i_1 then
          pro_state_next <= S_i6_fun;
        else
          pro_state_next <= S_recv_end;
        end if;
      when S_i6_fun => -- FUN14484[com2.cp:53]
        if not((UART_ln_GD) = ('0')) then
          pro_state_next <= S_i6_fun;
        else
          pro_state_next <= S_i7_branch;
        end if;
      when S_i7_branch => -- BRANCH98648[com2.cp:54]
        if err = '1' then
          pro_state_next <= S_i8_raise;
        else
          pro_state_next <= S_i10_bind_to_11;
        end if;
      when S_i8_raise => -- BRANCH_TRUE72721[:0]
        pro_state_next <= S_i2_select;
      when S_i10_bind_to_11 => -- ASSIGN63574[com2.cp:56]
        pro_state_next <= S_i5_for_loop_incr;
      when S_i5_for_loop_incr => -- COUNT_LOOP47800[com2.cp:51]
        pro_state_next <= S_i5_for_loop_cond;
      when S_i2_select => -- FUN85776[com2.cp:61]
        case REG_PRO_recv_EXCEPTION_RD  is
          when  CONST_I8_2 => pro_state_next <= S_i3_fun;
          when  others => pro_state_next <= S_recv_end;
        end case;
      when S_i3_fun => -- FUN85776[com2.cp:61]
        if not((UART_ln_GD) = ('0')) then
          pro_state_next <= S_i3_fun;
        else
          pro_state_next <= S_i4_assign;
        end if;
      when S_i4_assign => -- CASE_BODY16077[com2.cp:61]
        pro_state_next <= S_recv_end;
      when S_recv_end => -- PROCESS0[:0]
        pro_state_next <= S_recv_end;
        PRO_recv_END <= '1';
    end case;
  end process control_path;
  
  -- Instruction Datapath Combinational Unit
  data_path: process(
          d,
          pro_state
          )
  begin
    -- Default values
    UART_ln_RE <= '0';
    REG_PRO_recv_EXCEPTION_WR <= to_signed(0,8);
    REG_PRO_recv_EXCEPTION_WE <= '0';
    DEV_data_en_WR <= '0';
    DEV_data_WR <= "00000000";
    UART_ln_STOP <= '0';
    case pro_state is
      when S_recv_start => -- PROCESS0[:0]
        null;
      when S_i5_for_loop => -- COUNT_LOOP47800[com2.cp:51]
        null;
      when S_i5_for_loop_cond => -- COUNT_LOOP47800[com2.cp:51]
        null;
      when S_i6_fun => -- FUN14484[com2.cp:53]
        UART_ln_RE <= UART_ln_GD;
      when S_i7_branch => -- BRANCH98648[com2.cp:54]
        null;
      when S_i8_raise => -- BRANCH_TRUE72721[:0]
        REG_PRO_recv_EXCEPTION_WR <= CONST_I8_2;
        REG_PRO_recv_EXCEPTION_WE <= '1';
      when S_i10_bind_to_11 => -- ASSIGN63574[com2.cp:56]
        DEV_data_en_WR <= '1';
        DEV_data_WR <= d;
      when S_i5_for_loop_incr => -- COUNT_LOOP47800[com2.cp:51]
        null;
      when S_i2_select => -- FUN85776[com2.cp:61]
        null;
      when S_i3_fun => -- FUN85776[com2.cp:61]
        UART_ln_STOP <= UART_ln_GD;
      when S_i4_assign => -- CASE_BODY16077[com2.cp:61]
        REG_PRO_recv_EXCEPTION_WR <= CONST_I8_0;
        REG_PRO_recv_EXCEPTION_WE <= '1';
      when S_recv_end => -- PROCESS0[:0]
        null;
    end case;
  end process data_path;
  
  -- Instruction Datapath Transitional Unit
  data_trans: process(
          UART_ln_RD,
          UART_ln_RD_ERR,
          LOOP_i_1,
          conpro_system_clk,
          conpro_system_reset,
          pro_state
          )
  begin
    if conpro_system_clk'event and conpro_system_clk='1' then
      if conpro_system_reset = '1' then
        LOOP_i_1 <= to_signed(0,8);
        d <= "00000000";
        err <= '0';
      else
        case pro_state is
          when S_recv_start => -- PROCESS0[:0]
            null;
          when S_i5_for_loop => -- COUNT_LOOP47800[com2.cp:51]
            LOOP_i_1 <= CONST_I8_1;
          when S_i5_for_loop_cond => -- COUNT_LOOP47800[com2.cp:51]
            null;
          when S_i6_fun => -- FUN14484[com2.cp:53]
            d <= UART_ln_RD;
            err <= UART_ln_RD_ERR;
          when S_i7_branch => -- BRANCH98648[com2.cp:54]
            null;
          when S_i8_raise => -- BRANCH_TRUE72721[:0]
            null;
          when S_i10_bind_to_11 => -- ASSIGN63574[com2.cp:56]
            null;
          when S_i5_for_loop_incr => -- COUNT_LOOP47800[com2.cp:51]
            LOOP_i_1 <= LOOP_i_1 + CONST_I8_1;
          when S_i2_select => -- FUN85776[com2.cp:61]
            null;
          when S_i3_fun => -- FUN85776[com2.cp:61]
            null;
          when S_i4_assign => -- CASE_BODY16077[com2.cp:61]
            null;
          when S_recv_end => -- PROCESS0[:0]
            null;
        end case;
      end if;
    end if;
  end process data_trans;
  
  -- Object implementation
  
  -- Toplevel assignments
  -- Monitors
end main;
