{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418380253613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418380253613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 07:30:53 2014 " "Processing started: Fri Dec 12 07:30:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418380253613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418380253613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418380253613 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418380254143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418380254237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418380254237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamsb.v 1 1 " "Found 1 design units, including 1 entities, in source file ulamsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulaMsb " "Found entity 1: ulaMsb" {  } { { "ulaMsb.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ulaMsb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418380254237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418380254237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418380254253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418380254253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418380254253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ula8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula8bit " "Found entity 1: ula8bit" {  } { { "ula8bit.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418380254253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_1 somador.v(6) " "Verilog HDL Implicit Net warning at somador.v(6): created implicit net for \"out_1\"" {  } { { "somador.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/somador.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_2 somador.v(7) " "Verilog HDL Implicit Net warning at somador.v(7): created implicit net for \"out_2\"" {  } { { "somador.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/somador.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_3 somador.v(8) " "Verilog HDL Implicit Net warning at somador.v(8): created implicit net for \"out_3\"" {  } { { "somador.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/somador.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_4 somador.v(9) " "Verilog HDL Implicit Net warning at somador.v(9): created implicit net for \"out_4\"" {  } { { "somador.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/somador.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_5 somador.v(12) " "Verilog HDL Implicit Net warning at somador.v(12): created implicit net for \"out_5\"" {  } { { "somador.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/somador.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nota ulaMsb.v(8) " "Verilog HDL Implicit Net warning at ulaMsb.v(8): created implicit net for \"nota\"" {  } { { "ulaMsb.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ulaMsb.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notb ulaMsb.v(9) " "Verilog HDL Implicit Net warning at ulaMsb.v(9): created implicit net for \"notb\"" {  } { { "ulaMsb.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ulaMsb.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nota ula.v(9) " "Verilog HDL Implicit Net warning at ula.v(9): created implicit net for \"nota\"" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notb ula.v(10) " "Verilog HDL Implicit Net warning at ula.v(10): created implicit net for \"notb\"" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire1 mux4.v(8) " "Verilog HDL Implicit Net warning at mux4.v(8): created implicit net for \"wire1\"" {  } { { "mux4.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/mux4.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire2 mux4.v(9) " "Verilog HDL Implicit Net warning at mux4.v(9): created implicit net for \"wire2\"" {  } { { "mux4.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/mux4.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seln mux.v(5) " "Verilog HDL Implicit Net warning at mux.v(5): created implicit net for \"seln\"" {  } { { "mux.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/mux.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_a mux.v(6) " "Verilog HDL Implicit Net warning at mux.v(6): created implicit net for \"sel_a\"" {  } { { "mux.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/mux.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_b mux.v(7) " "Verilog HDL Implicit Net warning at mux.v(7): created implicit net for \"sel_b\"" {  } { { "mux.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/mux.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sela mux.v(8) " "Verilog HDL Implicit Net warning at mux.v(8): created implicit net for \"sela\"" {  } { { "mux.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/mux.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "selb mux.v(8) " "Verilog HDL Implicit Net warning at mux.v(8): created implicit net for \"selb\"" {  } { { "mux.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/mux.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SET ula8bit.v(12) " "Verilog HDL Implicit Net warning at ula8bit.v(12): created implicit net for \"SET\"" {  } { { "ula8bit.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula8bit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ulaMsb.v(18) " "Verilog HDL Instantiation warning at ulaMsb.v(18): instance has no name" {  } { { "ulaMsb.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ulaMsb.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ula.v(19) " "Verilog HDL Instantiation warning at ula.v(19): instance has no name" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1418380254253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418380254299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:m1 " "Elaborating entity \"mux\" for hierarchy \"mux:m1\"" {  } { { "ula.v" "m1" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418380254315 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sela 0 mux.v(8) " "Net \"sela\" at mux.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "mux.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/mux.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418380254315 "|ulaMsb|mux:m1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "selb 0 mux.v(8) " "Net \"selb\" at mux.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "mux.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/mux.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418380254315 "|ulaMsb|mux:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:comb_7 " "Elaborating entity \"somador\" for hierarchy \"somador:comb_7\"" {  } { { "ula.v" "comb_7" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418380254331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:mresult " "Elaborating entity \"mux4\" for hierarchy \"mux4:mresult\"" {  } { { "ula.v" "mresult" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418380254331 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COUT GND " "Pin \"COUT\" is stuck at GND" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418380254705 "|ula|COUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT GND " "Pin \"RESULT\" is stuck at GND" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418380254705 "|ula|RESULT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418380254705 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418380254939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254939 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A " "No output dependent on input pin \"A\"" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254970 "|ula|A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B " "No output dependent on input pin \"B\"" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254970 "|ula|B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN " "No output dependent on input pin \"AIN\"" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254970 "|ula|AIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BIN " "No output dependent on input pin \"BIN\"" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254970 "|ula|BIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERATION\[0\] " "No output dependent on input pin \"OPERATION\[0\]\"" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254970 "|ula|OPERATION[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERATION\[1\] " "No output dependent on input pin \"OPERATION\[1\]\"" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254970 "|ula|OPERATION[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIN " "No output dependent on input pin \"CIN\"" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254970 "|ula|CIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LESS " "No output dependent on input pin \"LESS\"" {  } { { "ula.v" "" { Text "C:/Users/andressa/Documents/Sistemas/Projeto/ula.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418380254970 "|ula|LESS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418380254970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418380254986 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418380254986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418380254986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418380255001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 07:30:55 2014 " "Processing ended: Fri Dec 12 07:30:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418380255001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418380255001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418380255001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418380255001 ""}
