# -*- Makefile -*-

CC = gcc
SRC = school.c main.c
OBJ = main.o school.o
NAME = school

all: $(NAME)

$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

%.o: %.c
	$(CC) -c $(SRC)

main.o: main.c
school.o: school.c