{"files":[{"patch":"@@ -977,1 +977,1 @@\n-  enum FClassBit {\n+  enum FClassBits {\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2062,1 +2062,1 @@\n-  andi(t0, t0, FClassBit::nan); \/\/ if src1 or src2 is quiet or signaling NaN then return NaN\n+  andi(t0, t0, FClassBits::nan); \/\/ if src1 or src2 is quiet or signaling NaN then return NaN\n@@ -2156,1 +2156,1 @@\n-  andi(t0, t0, FClassBit::zero | FClassBit::nan);\n+  andi(t0, t0, FClassBits::zero | FClassBits::nan);\n@@ -2372,1 +2372,1 @@\n-  mv(t0, FClassBit::zero | FClassBit::nan);\n+  mv(t0, FClassBits::zero | FClassBits::nan);\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":3,"deletions":3,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -5890,1 +5890,1 @@\n-  andi(tmp, tmp, FClassBit::nan);                                                         \\\n+  andi(tmp, tmp, FClassBits::nan);                                                        \\\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -7351,1 +7351,1 @@\n-    __ andi(as_Register($dst$$reg), as_Register($dst$$reg), Assembler::FClassBit::inf);\n+    __ andi(as_Register($dst$$reg), as_Register($dst$$reg), Assembler::FClassBits::inf);\n@@ -7366,1 +7366,1 @@\n-    __ andi(as_Register($dst$$reg), as_Register($dst$$reg), Assembler::FClassBit::inf);\n+    __ andi(as_Register($dst$$reg), as_Register($dst$$reg), Assembler::FClassBits::inf);\n@@ -7381,1 +7381,1 @@\n-    __ andi(as_Register($dst$$reg), as_Register($dst$$reg), Assembler::FClassBit::finite);\n+    __ andi(as_Register($dst$$reg), as_Register($dst$$reg), Assembler::FClassBits::finite);\n@@ -7396,1 +7396,1 @@\n-    __ andi(as_Register($dst$$reg), as_Register($dst$$reg), Assembler::FClassBit::finite);\n+    __ andi(as_Register($dst$$reg), as_Register($dst$$reg), Assembler::FClassBits::finite);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"}]}