$date
	Thu Jun 15 20:06:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module async_dec_tb $end
$var wire 1 ! Y3 $end
$var wire 1 " Y2 $end
$var wire 1 # Y1 $end
$var wire 1 $ Y0 $end
$var reg 1 % clear $end
$var reg 1 & clock $end
$var reg 5 ' counter [0:4] $end
$scope module i $end
$var wire 1 ( clear $end
$var wire 1 % clear_in $end
$var wire 1 & clock $end
$var wire 1 ! Q3 $end
$var wire 1 " Q2 $end
$var wire 1 # Q1 $end
$var wire 1 $ Q0 $end
$scope module a $end
$var wire 1 ) T $end
$var wire 1 ( clear $end
$var wire 1 & clock $end
$var reg 1 $ Q $end
$upscope $end
$scope module b $end
$var wire 1 * T $end
$var wire 1 ( clear $end
$var wire 1 $ clock $end
$var reg 1 # Q $end
$upscope $end
$scope module c $end
$var wire 1 + T $end
$var wire 1 ( clear $end
$var wire 1 # clock $end
$var reg 1 " Q $end
$upscope $end
$scope module d $end
$var wire 1 , T $end
$var wire 1 ( clear $end
$var wire 1 " clock $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
1+
1*
1)
1(
b0 '
0&
1%
0$
0#
0"
0!
$end
#1
0(
0%
#2
1&
b1 '
#3
1$
0&
b10 '
#4
1&
b11 '
#5
1#
0$
0&
b100 '
#6
1&
b101 '
#7
1$
0&
b110 '
#8
1&
b111 '
#9
1"
0#
0$
0&
b1000 '
#10
1&
b1001 '
#11
1$
0&
b1010 '
#12
1&
b1011 '
#13
1#
0$
0&
b1100 '
#14
1&
b1101 '
#15
1$
0&
b1110 '
#16
1&
b1111 '
#17
1!
0"
0#
0$
0&
b10000 '
#18
1&
b10001 '
#19
1$
0&
b10010 '
#20
1&
b10011 '
#21
0!
0(
0#
0$
0&
b10100 '
#22
1&
b10101 '
#23
1$
0&
b10110 '
#24
1&
b10111 '
#25
1#
0$
0&
b11000 '
#26
1&
b11001 '
#27
1$
0&
b11010 '
#28
1&
b11011 '
#29
1"
0#
0$
0&
b11100 '
#30
1&
b11101 '
#31
1$
0&
b11110 '
#32
1&
b11111 '
