INFO: [VRFC 10-2263] Analyzing Verilog file "D:/udemy_xilinx/UART_project/UART_project.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/udemy_xilinx/UART_project/UART_project.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
