$date
	Fri Apr 01 15:23:57 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module syncJohnGTK $end
$scope module mySyncJohn $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 4 # ns [3:0] $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
0"
0!
$end
#20
b1000 #
b0 $
1!
#40
1"
0!
#60
b1100 #
b1000 $
1!
#80
0!
#100
b1110 #
b1100 $
1!
#120
0!
#140
b1111 #
b1110 $
1!
#160
0!
#180
b111 #
b1111 $
1!
#200
0!
#220
b11 #
b111 $
1!
#240
0!
#260
b1 #
b11 $
1!
#280
0!
#300
b0 #
b1 $
1!
#320
0!
#340
b1000 #
b0 $
1!
#360
0!
#380
b1100 #
b1000 $
1!
#400
0!
#420
b1110 #
b1100 $
1!
#440
0!
#460
b1111 #
b1110 $
1!
#500
