// Seed: 388433771
module module_0;
  wor   id_2 = 1;
  uwire id_3 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri   id_2,
    input  wor   id_3,
    input  tri1  id_4
);
  supply1 id_6;
  module_0();
  assign id_6 = 1 - id_3;
endmodule
module module_2 (
    output logic id_0,
    output wor   id_1,
    output uwire id_2,
    output tri0  id_3,
    input  tri   id_4
);
  assign id_2 = ~id_4;
  module_0();
  always id_0 <= id_4 & 1'b0;
  assign id_2 = (id_4) * 1;
  wire id_6, id_7;
  wire id_8;
endmodule
