<!-- ============================================================
   DARK/LIGHT MODE ADAPTIVE BANNER (RESPONSIVE)
   ============================================================ -->
<p align="center">
  <picture>
    <source media="(prefers-color-scheme: dark)" srcset="assets/banner_vga_dark.png">
    <source media="(prefers-color-scheme: light)" srcset="assets/banner_vga.png">
    <img src="assets/banner_vga.png" alt="FPGA Banner" style="max-width: 100%; height: auto;">
  </picture>
</p>

<h1 align="center">David Richardson</h1>
<h3 align="center">
Computer Engineering â€¢ FPGA/RTL Systems â€¢ Physics-Driven Simulation â€¢ Automated Data Analysis
</h3>

---

<p align="center">
<b>I build deterministic real-time FPGA sensing systems and physics-driven simulation engines from first principles.</b>
</p>

<p align="center">
Physical theory â†’ mathematical models â†’ algorithms â†’ RTL/C/C++ â†’ instrumentation â†’ analysis & visualization
</p>

<!-- ============================================================
   ANIMATED SVG ORBIT VISUALIZER (NO JS, GITHUB-SAFE)
   ============================================================ -->
<p align="center">
  <svg width="260" height="80" viewBox="0 0 260 80" xmlns="http://www.w3.org/2000/svg">
    <defs>
      <linearGradient id="grad-orbit" x1="0%" y1="0%" x2="100%" y2="0%">
        <stop offset="0%" stop-color="#2dd4ff" />
        <stop offset="100%" stop-color="#facc15" />
      </linearGradient>
    </defs>

    <!-- Central Node -->
    <rect x="95" y="22" rx="6" ry="6" width="70" height="36"
          fill="#111827" stroke="url(#grad-orbit)" stroke-width="1.4" />
    <text x="130" y="44" text-anchor="middle" font-size="11"
          fill="#e5e7eb" font-family="system-ui, sans-serif">
      physics â†’ RTL
    </text>

    <!-- Orbit Path -->
    <ellipse cx="130" cy="40" rx="110" ry="28"
             fill="none" stroke="rgba(148,163,184,0.4)"
             stroke-width="1" stroke-dasharray="4 6" />

    <!-- Orbiting Node -->
    <circle cx="240" cy="40" r="4" fill="#facc15">
      <animateMotion
        dur="7s"
        repeatCount="indefinite"
        path="M 20,40 A 110,28 0 1 1 240,40 A 110,28 0 1 1 20,40"
      />
    </circle>

    <!-- Labels -->
    <text x="35" y="20" text-anchor="middle" font-size="9"
          fill="#9ca3af" font-family="system-ui, sans-serif">
      math models
    </text>
    <text x="225" y="66" text-anchor="middle" font-size="9"
          fill="#9ca3af" font-family="system-ui, sans-serif">
      visualization
    </text>
  </svg>
</p>

---

# ğŸ§­ Navigation

<p align="center">
  <a href="#overview">Overview</a> â€¢ 
  <a href="#current-focus">Current Focus</a> â€¢
  <a href="#skills--tools">Skills & Tools</a> â€¢
  <a href="#featured-work">Featured Work</a> â€¢ 
  <a href="#thesis-report">Featured Report</a> â€¢
  <a href="#results--gallery">Results</a> â€¢ 
  <a href="#technical-ecosystem">Ecosystem</a> â€¢ 
  <a href="#github-activity-signal-only">GitHub Activity</a> â€¢
  <a href="#highlighted-repositories">Repositories</a> â€¢
  <a href="#contact">Contact</a>
</p>

---

# ğŸ” Overview
<a name="overview"></a>

I design and implement deeply structured engineering systems, including:

- Hardware-only FPGA sensing + control pipelines (no soft CPU)
- CDC-disciplined real-time visualization via VGA HUD overlays
- Barnesâ€“Hut gravitational simulation engines (2D & 3D)
- Telemetry chains: FPGA â†’ UART â†’ CSV â†’ MATLAB/Python analysis
- Documentation-first workflows (RTL + math + LaTeX reports)

My work emphasizes correctness, timing determinism, structured dataflow, and rigorous modeling.

---

# ğŸš€ Current Focus
<a name="current-focus"></a>

- Expanding **FPGA_Signal_Control_System** into full occupancy-map sensor fusion  
- Porting spatial simulation primitives toward hardware acceleration  
- Building instrumentation-first FPGA visualization workflows  

---

# ğŸ› ï¸ Skills & Tools
<a name="skills--tools"></a>

## Core Domains

- **FPGA/RTL Design** â€” synchronous systems, CDC safety, fixed-point arithmetic  
- **Embedded Systems** â€” peripheral bring-up, register-level engineering  
- **Physics Simulation** â€” N-body gravity, numerical stability, multipole methods  
- **Data Pipelines** â€” telemetry decoding, structured datasets, modeling workflows  

## FPGA / RTL Engineering

- CDC-safe Verilog modules (UART, IÂ²C, PWM, VGA, XADC front-ends)
- Ready/valid datapaths, deterministic FSM pipelines
- Q1.15 fixed-point mapping between physical units and digital logic
- Vivado non-project automation with Tcl + timing closure discipline

## Algorithms & Simulation

- Barnesâ€“Hut engines using quadtrees + Morton-encoded hashed octrees  
- O(N log N) multipole approximations with symplectic integration  
- Energy tracking, parameter sweeps, visualization tooling  

---

# ğŸ—ï¸ Featured Work
<a name="featured-work"></a>

## âš¡ FPGA_Signal_Control_System (Artix-7)

*A hardware-only physics control laboratory with live deterministic visualization.*

- Time-of-Flight distance mapping + surveying modes  
- VGA HUD overlay at **640Ã—480 @ 60 Hz**  
- UART telemetry streaming at **2 Mb/s** with CRC framing  
- Temperature â†’ PWM fan control via fixed-point pipelines  
- Strict SYSâ†’PIX CDC snapshot buses for tear-free rendering  

<p align="center">
  <img src="assets/VGA_Output.jpeg" alt="VGA Output" style="max-width: 75%; height: auto;">
</p>

---

## ğŸŒŒ Barnesâ€“Hut Simulation Engines (2D & 3D)

High-performance gravitational modeling built around:

- Adaptive quadtrees + Morton-ordered hashed octrees  
- O(N log N) scaling multipole approximations  
- Leapfrog / velocity Verlet symplectic integration  
- Real-time visualization and stability diagnostics  

<p align="center">
  <img src="assets/quadtree.png" alt="Quadtree" style="max-width: 90%; height: auto;">
  <img src="assets/octree_bounds_visual.png" alt="Octree Bounds" style="max-width: 90%; height: auto;">
</p>

---

# ğŸ“˜ Featured Paper / Thesis Report
<a name="thesis-report"></a>

A central part of my work is producing **full engineering-grade documentation** that unifies:

**physical modeling â†’ mathematical formalization â†’ RTL architecture â†’ verification â†’ visualization.**

### ğŸ“„ FPGA_Signal_Control_System â€” Comprehensive Technical Report  
*A thesis-style systems document covering deterministic FPGA sensing pipelines.*

- CDC doctrine and why asynchronous sampling is explicitly rejected  
- Fixed-point physical unit mapping (Q formats, scaling invariants)  
- SYSâ†’PIX snapshot bus architecture for tear-free VGA HUD rendering  
- Sensor fusion telemetry pipelines (ToF + Sonar + temperature + motion)  
- Instrumentation-first verification: logic analyzer + scope correlation  

ğŸ”— **PDF Report:**  
[Sonar_Fusion_Signal_CAT_Thesis (3).pdf](https://github.com/user-attachments/files/24847481/Sonar_Fusion_Signal_CAT_Thesis.3.pdf)

ğŸ”— **LaTeX Source:** *(add repo/docs link when uploaded)*  

---

# ğŸ›ï¸ Results & Gallery
<a name="results--gallery"></a>

<details>
<summary><b>Click to expand project visuals</b></summary>

### FPGA Vivado Implementation
<img src="https://github.com/user-attachments/assets/c5d7a079-df77-4224-8286-96f56844d270" width="100%"/>

### Top-Level RTL Schematic
<img src="https://github.com/user-attachments/assets/d726d9dc-9c0f-4bc3-82c3-3efed9e8fda4" width="100%"/>

### Hardware Bench Setup
<img src="https://github.com/user-attachments/assets/13c20e2c-417c-4870-bf42-34b2b5f2e4ed" width="100%"/>

### MATLAB Telemetry + Modeling View
<img src="https://github.com/user-attachments/assets/02e8776b-5178-493b-b479-c464a6d8c6e0" width="100%"/>

### VGA Real-Time HUD Output
<img src="https://github.com/user-attachments/assets/f93a67c1-1c55-498d-ba6d-71f74f197d44" width="100%"/>

</details>

---

# ğŸ§° Technical Ecosystem
<a name="technical-ecosystem"></a>

A summary of the languages, tools, and engineering environments that support my work â€” spanning  
**RTL hardware systems**, **physics-driven simulation**, and **instrumentation-first verification**.

---

## ğŸ”¤ Core Languages & HDL

<p align="center">
  <img src="https://img.shields.io/badge/C-Systems_Programming-00599C?style=for-the-badge&logo=c"/>
  <img src="https://img.shields.io/badge/C++17-High_Performance-00599C?style=for-the-badge&logo=cplusplus"/>
  <img src="https://img.shields.io/badge/Verilog-RTL_Design-2b8?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Assembly-Low_Level_Embedded-6e4?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/MATLAB-Numerical_Modeling-orange?style=for-the-badge&logo=matlab"/>
  <img src="https://img.shields.io/badge/Python-Scientific_Tooling-blue?style=for-the-badge&logo=python"/>
  <img src="https://img.shields.io/badge/LaTeX-Engineering_Documentation-008080?style=for-the-badge&logo=latex"/>
  <img src="https://img.shields.io/badge/Tcl-Vivado_Automation-424242?style=for-the-badge"/>
</p>

---

## âš¡ FPGA / RTL System Engineering

**Verilog RTL (hardware-only pipelines, no soft CPU):**

- VGA pixel-domain HUD compositing and deterministic overlays  
- UART telemetry framing + CRC validation at multi-megabit rates  
- IÂ²C sensor polling FSMs and peripheral sequencing  
- PWM generation for fan + mixed-signal control outputs  
- XADC front-ends for temperature + analog monitoring  
- Strict SYSâ†’PIX CDC snapshot buses for tear-free visualization  
- Ready/valid streaming datapaths and hierarchical module partitioning  

**Toolchain + implementation discipline:**

- Vivado timing closure, constraint design (XDC), and CDC correctness  
- Non-project scripted builds using **Tcl regeneration flows**  
- Hardware-first verification: scope + logic analyzer correlation  

---

## ğŸ§± Hardware Platform Stack & Instrumentation

My FPGA work is developed and verified on real bench hardware, with an emphasis on  
**signal integrity, timing determinism, and instrumentation-grounded debugging**.

### FPGA Development Platform

- **Digilent Nexys A7-100T (Artix-7)**  
  Primary RTL prototyping platform for synchronous sensor fusion, VGA visualization, and telemetry pipelines.

### Sensors & Peripheral Subsystems

- **ISL29501 Time-of-Flight (ToF) Ranging Module**  
  Used for distance mapping, survey sweeps, and real-time occupancy instrumentation.

- **ADXL362 Ultra-Low-Power Accelerometer (SPI)**  
  Provides tilt/orientation telemetry and motion-aware HUD visualization.

### Visualization Domains

- **VGA Pixel Pipeline (PIX domain)**  
  Dedicated ~25 MHz rendering domain for deterministic HUD overlays.

- **System Control Pipeline (SYS domain)**  
  Dedicated ~100 MHz synchronous domain for sensor acquisition, control FSMs, and telemetry generation.

- **CDC Snapshot Boundary (SYS â†’ PIX)**  
  Explicit multi-bit coherence doctrine: tear-free visualization through registered snapshot buses.

### Bench Instrumentation & Debug Workflow

- **Digilent Analog Discovery 3**  
  Mixed-signal verification of real-time control outputs, PWM behavior, and protocol timing.

- **Digilent Analog Discovery 2**  
  Logic analyzer + oscilloscope correlation for UART framing, IÂ²C transactions, and synchronous pipeline validation.

> Hardware verification is treated as part of the design contract:  
> simulation proves logic, instrumentation proves physics.

---

## ğŸŒŒ Physics Simulation & Numerical Computing

**C++17 high-performance engines:**

- Barnesâ€“Hut gravitational simulation (2D + 3D)  
- Adaptive quadtrees + Morton-encoded hashed octrees  
- O(N log N) multipole approximation pipelines  
- Symplectic integration (leapfrog, velocity Verlet)  
- Energy stability diagnostics and parameter exploration  

**Mathematical emphasis:**

- Physical invariants carried through discretization  
- Error analysis, stability constraints, fixed-point mapping philosophy  

---

## ğŸ“¡ Telemetry, Data Pipelines & Modeling

**C + structured systems programming:**

- UART log decoding and binary packet parsing  
- Dataset modeling tools and automated CSV transformation pipelines  
- Robust debugging utilities and file-structure introspection  

**MATLAB / Python scientific tooling:**

- Telemetry ingestion: FPGA â†’ UART â†’ CSV â†’ analysis  
- Real-time plotting, range-map visualization, diagnostic sweeps  
- Post-processing pipelines for sensor fusion evaluation  

---

## ğŸ§© Embedded & Low-Level Development

- Register-level microcontroller workflows (HCS12 / ARM coursework)  
- Bare-metal peripheral reasoning: timers, ADCs, GPIO conditioning  
- Hardware/software boundary discipline: signals treated as physics, not abstractions  

---

## âœï¸ Documentation, Reproducibility & Engineering Workflow

**LaTeX + technical writing:**

- Full thesis-style project reports with derivations and system invariants  
- CDC doctrine chapters: explicitly defining allowed vs forbidden crossings  
- Architecture diagrams, timing tables, and verification methodology  

**Markdown + repository engineering:**

- Documentation-first repo structure (code + theory + instrumentation)  
- READMEs written as engineering references, not marketing blurbs  

**Automation + build repeatability:**

- Tcl-based Vivado rebuild scripts  
- Structured directory layouts supporting regeneration and scaling  

---

## ğŸ§­ Language â†’ Project Mapping (Systems View)

| Language / Tool | FPGA Signal Control System | Barnesâ€“Hut Engines | Data Analysis Pipeline | Documentation |
|----------------|----------------------------|-------------------|------------------------|--------------|
| **Verilog RTL** | VGA HUD, UART/IÂ²C/PWM/XADC, CDC snapshot buses | â€” | â€” | â€” |
| **C** | Telemetry decoders, dataset utilities | â€” | Full CSV modeling + diagnostics | â€” |
| **C++17** | Host visualization tools | Full N-body simulation engines | â€” | â€” |
| **MATLAB** | Telemetry plotting + modeling | Stability + energy sweeps | â€” | Figures |
| **Python** | Log tooling + visualization scripts | Helper analysis | Automation | â€” |
| **Assembly** | Embedded labs + register-level work | â€” | â€” | â€” |
| **LaTeX** | FPGA thesis + reports | Simulation writeups | Theory chapters | Primary medium |
| **Tcl** | Vivado automation + rebuild flows | â€” | â€” | Build scripts |

---

<p align="center">
<b>Engineering is treated as a closed loop:</b><br>
physical model â†’ mathematical formalism â†’ digital implementation â†’ instrumentation â†’ verification â†’ visualization
</p>

---

# ğŸ“Š GitHub Activity (Signal-Only)
<a name="github-activity-signal-only"></a>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=DavidRichardson02&show_icons=true&hide_title=true&hide_rank=true&count_private=true&include_all_commits=true&disable_animations=true" height="140"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=DavidRichardson02&layout=compact&hide_title=true&langs_count=6&disable_animations=true" height="140"/>
</p>

---

# ğŸ“¦ Highlighted Repositories
<a name="highlighted-repositories"></a>

### ğŸ”— [FPGA_Signal_Control_System](https://github.com/DavidRichardson02/FPGA_Signal_Control_System)  
Real-time FPGA sensing/control system with ToF mapping, VGA HUD, telemetry, fan/PIR/encoder integration.

### ğŸ”— [Generic_Quadtree_BarnesHut_Simulator](https://github.com/DavidRichardson02/Generic_Quadtree_BarnesHut_Simulator)  
2D gravitational engine with adaptive quadtree refinement and interactive visualization.

### ğŸ”— [Hashed_Octree_3D_BarnesHut](https://github.com/DavidRichardson02/Hashed_Octree_3D_BarnesHut)  
3D Barnesâ€“Hut simulation using Morton-encoded hashed octrees for scalable spatial subdivision.

### ğŸ”— [Automated_CSV_Data_Analysis](https://github.com/DavidRichardson02/Automated_CSV_Data_Analysis)  
C pipeline for dataset modeling, transformations, diagnostics, and telemetry-grade tooling.

---

# ğŸ“« Contact
<a name="contact"></a>

- LinkedIn: https://www.linkedin.com/in/david-richardson-0099281b6/  
- Email: 02richardsondavid@gmail.com  
- Resume PDF: [ResumeÌˆ (9).pdf](https://github.com/user-attachments/files/24847510/Resume.9.pdf)  
- Portfolio: https://davidrichardson02.github.io/  

---

<p align="center">
<b>Structured. Physics-driven. Deterministic engineering from first principles.</b>
</p>
