start_gui
create_project project_1 /media/alok/Extra/work/Github/FPGA/Xilinx/Vivado/ZedBoard/Basic/FSBL/project_1 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
save_bd_design
validate_bd_design
make_wrapper -files [get_files /media/alok/Extra/work/Github/FPGA/Xilinx/Vivado/ZedBoard/Basic/FSBL/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
Generated Block Design Tcl file /media/alok/Extra/work/Github/FPGA/Xilinx/Vivado/ZedBoard/Basic/FSBL/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file /media/alok/Extra/work/Github/FPGA/Xilinx/Vivado/ZedBoard/Basic/FSBL/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </media/alok/Extra/work/Github/FPGA/Xilinx/Vivado/ZedBoard/Basic/FSBL/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse /media/alok/Extra/work/Github/FPGA/Xilinx/Vivado/ZedBoard/Basic/FSBL/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
