# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=3 +define+BENCHMARK=0 -I/home/tela/Arch2025/lab4/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++2a -static -Wall -I/home/tela/Arch2025/lab4/difftest/src/test/csrc -I/home/tela/Arch2025/lab4/difftest/src/test/csrc/common -I/home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -y ../vsrc/ram -o /home/tela/Arch2025/lab4/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/SimJTAG.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/difftest.v /home/tela/Arch2025/lab4/difftest/src/test/csrc/verilator/main.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/verilator/emu.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/verilator/snapshot.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/vcs/main.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/sdcard.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/keyboard.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/flash.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/SimJTAG.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/axi4.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/vga.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/common.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/compress.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/uart.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/ram.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/device.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest/difftest.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest/ref.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest/interface.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/sdcard.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/keyboard.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/flash.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/SimJTAG.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/axi4.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/vga.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/common.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/compress.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/uart.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/ram.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/common/device.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest/difftest.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest/ref.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest/interface.cpp /home/tela/Arch2025/lab4/difftest/src/test/csrc/difftest/nemuproxy.cpp"
T      5866   103179  1744715663   641370659  1744715663   641370659 "../build/emu-compile/VSimTop.cpp"
T      3113   103178  1744715663   641370659  1744715663   641370659 "../build/emu-compile/VSimTop.h"
T      5734   103304  1744715663   761370629  1744715663   761370629 "../build/emu-compile/VSimTop.mk"
T       502   103177  1744715663   631370661  1744715663   631370661 "../build/emu-compile/VSimTop__ConstPool_0.cpp"
T       678   103176  1744715663   631370661  1744715663   631370661 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067   103175  1744715663   631370661  1744715663   631370661 "../build/emu-compile/VSimTop__Dpi.h"
T      1930   103173  1744715663   631370661  1744715663   631370661 "../build/emu-compile/VSimTop__Syms.cpp"
T      1467   103174  1744715663   631370661  1744715663   631370661 "../build/emu-compile/VSimTop__Syms.h"
T    117283   103224  1744715663   641370659  1744715663   641370659 "../build/emu-compile/VSimTop__Trace.cpp"
T    222189   103211  1744715663   641370659  1744715663   641370659 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T   1766956   103249  1744715663   691370649  1744715663   691370649 "../build/emu-compile/VSimTop___024root.cpp"
T      6330   103226  1744715663   641370659  1744715663   641370659 "../build/emu-compile/VSimTop___024root.h"
T    755727   103251  1744715663   711370641  1744715663   711370641 "../build/emu-compile/VSimTop___024root__1.cpp"
T    762738   103233  1744715663   661370653  1744715663   661370653 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088   103263  1744715663   711370641  1744715663   711370641 "../build/emu-compile/VSimTop___024unit.cpp"
T       770   103252  1744715663   711370641  1744715663   711370641 "../build/emu-compile/VSimTop___024unit.h"
T       963   103255  1744715663   711370641  1744715663   711370641 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T    674980   103269  1744715663   761370629  1744715663   761370629 "../build/emu-compile/VSimTop__stats.txt"
T      2455   130162  1744715663   761370629  1744715663   761370629 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1744715663   761370629  1744715663   761370629 "../build/emu-compile/VSimTop__verFiles.dat"
T      1813   103283  1744715663   761370629  1744715663   761370629 "../build/emu-compile/VSimTop_classes.mk"
S      1259   182540  1744158419   377961339  1742948587   738792000 "/home/tela/Arch2025/lab4/build/../vsrc/../build/../vsrc/SimTop.sv"
S     10703   182543  1744707137   688612107  1744707137   688612107 "/home/tela/Arch2025/lab4/build/../vsrc/include/common.sv"
S       122   182542  1744158419   377961339  1742948587   738792000 "/home/tela/Arch2025/lab4/build/../vsrc/include/config.sv"
S      3136   182595  1744674357     1517658  1744674357     1517658 "/home/tela/Arch2025/lab4/build/../vsrc/include/csr.sv"
S      6973   182527  1744714266   531713366  1744714266   531713366 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/decode/decode.sv"
S     19220   182526  1744707766   358461547  1744707766   358461547 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/decode/decoder.sv"
S      1100   182529  1744158419   367961337  1743391410   317279000 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/execute/alu.sv"
S      7800   182530  1744707835   438444967  1744707835   438444967 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/execute/execute.sv"
S       632   182523  1744158419   367961337  1742948587   738792000 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/fetch/fetch.sv"
S      1469   182524  1744702538   660273366  1744702538   660273366 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/fetch/pcselect.sv"
S     11094   182532  1744707310   848571953  1744707310   848571953 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/memory/memory.sv"
S      2424    35209  1744715643   721375625  1744715643   721375625 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/regfile/csr_regfile.sv"
S       665   182521  1744158419   367961337  1742948587   738792000 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/regfile/regfile.sv"
S      2330   182536  1744285494   521148642  1744285494   521148642 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/regs/reg_DE.sv"
S      1547   182537  1744707191   488598946  1744707191   488598946 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/regs/reg_EM.sv"
S      1548   182538  1744284228   691456744  1744284228   691456744 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/regs/reg_FD.sv"
S      1841   182539  1744707221    48592604  1744707221    48592604 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/regs/reg_MW.sv"
S       884   182534  1744708349   758315623  1744708349   758315623 "/home/tela/Arch2025/lab4/build/../vsrc/pipeline/writeback/writeback.sv"
S      9814   182546  1744715433   511427662  1744715433   511427662 "/home/tela/Arch2025/lab4/build/../vsrc/src/core.sv"
S      1732   182548  1744158419   377961339  1742948587   738792000 "/home/tela/Arch2025/lab4/build/../vsrc/util/CBusArbiter.sv"
S       857   182551  1744158419   387961339  1742948587   738792000 "/home/tela/Arch2025/lab4/build/../vsrc/util/DBusToCBus.sv"
S       563   182552  1744158419   387961339  1742948587   738792000 "/home/tela/Arch2025/lab4/build/../vsrc/util/IBusToCBus.sv"
S  10445528   175248  1740359913   997467686  1740359913   997467686 "/usr/local/bin/verilator_bin"
S       323   176858  1744158419   287961336  1741597119   509331000 "src/test/vsrc/common/EICG_wrapper.v"
S      2542   177101  1744158419   297961335  1741597119   509331000 "src/test/vsrc/common/SimJTAG.v"
S       884   176854  1744158419   287961336  1741597119   509331000 "src/test/vsrc/common/assert.v"
S     17884   176856  1744158419   287961336  1741597119   510331000 "src/test/vsrc/common/difftest.v"
S      5430   176859  1744158419   297961335  1741597119   510839000 "src/test/vsrc/common/ram.sv"
S      1486   177093  1744158419   297961335  1741597119   511481000 "src/test/vsrc/common/ram.v"
S      1794   177100  1744158419   297961335  1741597119   511849000 "src/test/vsrc/common/ref.v"
