Array size: 14 x 14 logic blocks.

Routing:

Net 0 (net3_1)

SOURCE (8,0)  Pad: 16  
  OPIN (8,0)  Pad: 16  
 CHANX (8,0)  Track: 13  
 CHANX (9,0)  Track: 13  
 CHANX (10,0)  Track: 13  
 CHANX (11,0)  Track: 13  
  IPIN (11,1)  Pin: 11  
  SINK (11,1)  Class: 11  


Net 1 (net4_1)

SOURCE (10,1)  Class: 24  
  OPIN (10,1)  Pin: 24  
 CHANX (10,1)  Track: 1  
 CHANY (10,1)  Track: 1  
 CHANX (11,0)  Track: 1  
  IPIN (11,1)  Pin: 12  
  SINK (11,1)  Class: 12  


Net 2 (net5_1)

SOURCE (11,1)  Class: 24  
  OPIN (11,1)  Pin: 24  
 CHANX (11,1)  Track: 16  
 CHANX (12,1)  Track: 16  
 CHANX (13,1)  Track: 16  
 CHANY (13,1)  Track: 16  
  IPIN (14,1)  Pin: 0  
  SINK (14,1)  Class: 0  


Net 3 (net2_1)

SOURCE (9,0)  Pad: 7  
  OPIN (9,0)  Pad: 7  
 CHANX (9,0)  Track: 14  
 CHANX (10,0)  Track: 14  
  IPIN (10,1)  Pin: 11  
  SINK (10,1)  Class: 11  


Net 4 (net1_1)

SOURCE (9,0)  Pad: 4  
  OPIN (9,0)  Pad: 4  
 CHANX (9,0)  Track: 16  
 CHANX (10,0)  Track: 16  
  IPIN (10,1)  Pin: 12  
  SINK (10,1)  Class: 12  


Net 5 (out_mite_adc)

SOURCE (14,1)  Class: 16  
  OPIN (14,1)  Pin: 16  
 CHANY (13,1)  Track: 15  
 CHANX (13,0)  Track: 15  
 CHANX (12,0)  Track: 15  
 CHANX (11,0)  Track: 15  
 CHANX (10,0)  Track: 15  
 CHANX (9,0)  Track: 15  
 CHANX (8,0)  Track: 15  
 CHANX (7,0)  Track: 15  
  IPIN (7,0)  Pad: 0  
  SINK (7,0)  Pad: 0  
