- status: 0 - openlane design prep
  runtime_s: 33.51
  runtime_ts: 0h0m33s506ms
- status: 1 - synthesis - yosys
  runtime_s: 17.75
  runtime_ts: 0h0m17s751ms
- status: 2 - sta - openroad
  runtime_s: 2.64
  runtime_ts: 0h0m2s636ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 3.72
  runtime_ts: 0h0m3s716ms
- status: 4 - io_place - openlane
  runtime_s: 3.39
  runtime_ts: 0h0m3s390ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 2.67
  runtime_ts: 0h0m2s665ms
- status: 6 - pdn generation - openroad
  runtime_s: 2.07
  runtime_ts: 0h0m2s68ms
- status: 7 - random global placement - openlane
  runtime_s: 1.99
  runtime_ts: 0h0m1s987ms
- status: 8 - resizer design optimizations - openroad
  runtime_s: 8.02
  runtime_ts: 0h0m8s21ms
- status: 9 - detailed placement - openroad
  runtime_s: 2.6
  runtime_ts: 0h0m2s597ms
- status: 10 - sta - openroad
  runtime_s: 3.57
  runtime_ts: 0h0m3s567ms
- status: 11 - cts - openroad
  runtime_s: 25.62
  runtime_ts: 0h0m25s621ms
- status: 12 - sta - openroad
  runtime_s: 3.14
  runtime_ts: 0h0m3s137ms
- status: 13 - resizer timing optimizations - openroad
  runtime_s: 53.41
  runtime_ts: 0h0m53s405ms
- status: 14 - resizer design optimizations - openroad
  runtime_s: 65.36
  runtime_ts: 0h1m5s361ms
- status: 15 - sta - openroad
  runtime_s: 3.87
  runtime_ts: 0h0m3s873ms
- status: 16 - resizer timing optimizations - openroad
  runtime_s: 93.13
  runtime_ts: 0h1m33s126ms
- status: 17 - sta - openroad
  runtime_s: 3.53
  runtime_ts: 0h0m3s531ms
- status: 19 - detailed placement - openroad
  runtime_s: 5.27
  runtime_ts: 0h0m5s272ms
- status: 19 - heuristic diode insertion - openlane
  runtime_s: 5.59
  runtime_ts: 0h0m5s588ms
- status: 21 - write verilog - openroad
  runtime_s: 1.7
  runtime_ts: 0h0m1s701ms
- status: 22 - sta - openroad
  runtime_s: 3.06
  runtime_ts: 0h0m3s57ms
- status: 22 - global routing - openroad
  runtime_s: 3.06
  runtime_ts: 0h0m3s57ms
- status: 23 - fill insertion - openroad
  runtime_s: 2.59
  runtime_ts: 0h0m2s592ms
