

================================================================
== Vivado HLS Report for 'do_convolution'
================================================================
* Date:           Wed Dec 18 14:00:57 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        final_conv2d
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.56|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  129|  129|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_y_for_x  |  127|  127|         8|          5|          1|    25|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_0_0_1 = alloca i32"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_0_1_1 = alloca i32"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%window_0_2_1 = alloca i32"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%window_1_0_1 = alloca i32"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%window_1_2_1 = alloca i32"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%window_2_0_1 = alloca i32"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%window_2_1_1 = alloca i32"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_2_2_1 = alloca i32"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %data_out) nounwind, !map !32"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %data_in) nounwind, !map !38"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !42"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @do_convolution_str) nounwind"
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %1" [final_conv2d/conv_v1/conv_v1.cpp:32]

 <State 2> : 8.56ns
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%y_assign_1 = phi i3 [ 0, %0 ], [ %tmp_mid2, %.reset ]" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%x_assign_1 = phi i3 [ 0, %0 ], [ %x, %.reset ]"
ST_2 : Operation 36 [1/1] (1.65ns)   --->   "%y_assign = add i3 %y_assign_1, -1" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.13ns)   --->   "%tmp_i = icmp ne i3 %y_assign_1, 0" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.65ns)   --->   "%y = add i3 %y_assign_1, 1" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.13ns)   --->   "%tmp_i4 = icmp ult i3 %y, -3" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.36ns)   --->   "%exitcond_flatten = icmp eq i5 %indvar_flatten, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%indvar_flatten_next = add i5 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 44 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %x_assign_1, -3" [final_conv2d/conv_v1/conv_v1.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.98ns)   --->   "%x_assign_1_mid2 = select i1 %exitcond, i3 0, i3 %x_assign_1" [final_conv2d/conv_v1/conv_v1.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.98ns)   --->   "%tmp_mid2 = select i1 %exitcond, i3 %y, i3 %y_assign_1" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.98ns)   --->   "%tmp_4_mid2_v = select i1 %exitcond, i3 %y_assign_1, i3 %y_assign" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_4_mid2_cast = sext i3 %tmp_4_mid2_v to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_4_mid2_v, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i5 %tmp_4 to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%tmp_5 = add i6 %p_shl1_cast, %tmp_4_mid2_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.13ns)   --->   "%tmp_i_mid1 = icmp ne i3 %y, 0" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.99ns)   --->   "%tmp_i_mid2 = select i1 %exitcond, i1 %tmp_i_mid1, i1 %tmp_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.65ns)   --->   "%y_assign_2_mid1 = add i3 %y_assign_1, 2" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.98ns)   --->   "%tmp_2_2_mid2 = select i1 %exitcond, i3 %y_assign_2_mid1, i3 %y" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.13ns)   --->   "%tmp_i4_mid1 = icmp ult i3 %y_assign_2_mid1, -3" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.99ns)   --->   "%tmp_i4_mid2 = select i1 %exitcond, i1 %tmp_i4_mid1, i1 %tmp_i4" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.65ns)   --->   "%x_assign = add i3 %x_assign_1_mid2, -1" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i3 %x_assign to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 60 [1/1] (1.82ns)   --->   "%tmp_9 = add i6 %tmp_6_cast, %tmp_5" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i6 %tmp_9 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_9_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%window_0_0 = load i32* %data_in_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6_0_1_cast = zext i3 %x_assign_1_mid2 to i6" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_2 : Operation 65 [1/1] (1.82ns)   --->   "%tmp_10 = add i6 %tmp_6_0_1_cast, %tmp_5" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i6 %tmp_10 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%data_in_addr_1 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_13_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%window_0_1 = load i32* %data_in_addr_1, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 69 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

 <State 3> : 5.93ns
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%window_0_0_1_load = load i32* %window_0_0_1"
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%window_0_1_1_load = load i32* %window_0_1_1"
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i3 %tmp_mid2 to i6" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_mid2, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i5 %tmp to i6" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_3 : Operation 76 [1/1] (1.78ns)   --->   "%tmp_3 = add i6 %p_shl2_cast, %tmp_mid2_cast" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.13ns)   --->   "%tmp_9_i = icmp ne i3 %x_assign_1_mid2, 0" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%or_cond1_i = and i1 %tmp_i_mid2, %tmp_9_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.82ns)   --->   "%tmp_s = add i6 %tmp_6_cast, %tmp_3" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i6 %tmp_s to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%data_in_addr_3 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_10_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_3 : Operation 82 [1/2] (2.32ns)   --->   "%window_0_0 = load i32* %data_in_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 83 [1/1] (0.69ns)   --->   "%window_0_0_1_3 = select i1 %or_cond1_i, i32 %window_0_0, i32 %window_0_0_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/2] (2.32ns)   --->   "%window_0_1 = load i32* %data_in_addr_1, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 85 [1/1] (0.69ns)   --->   "%window_0_1_1_4 = select i1 %tmp_i_mid2, i32 %window_0_1, i32 %window_0_1_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.65ns)   --->   "%x = add i3 %x_assign_1_mid2, 1" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6_0_2_cast = zext i3 %x to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_3 : Operation 88 [1/1] (1.82ns)   --->   "%tmp_12 = add i6 %tmp_6_0_2_cast, %tmp_5" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i6 %tmp_12 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%data_in_addr_2 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_15_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_3 : Operation 91 [2/2] (2.32ns)   --->   "%window_0_2 = load i32* %data_in_addr_2, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 92 [2/2] (2.32ns)   --->   "%window_1_0 = load i32* %data_in_addr_3, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 93 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 94 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 95 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 96 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "store i32 %window_0_1_1_4, i32* %window_0_1_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "store i32 %window_0_0_1_3, i32* %window_0_0_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]

 <State 4> : 8.51ns
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%window_0_2_1_load = load i32* %window_0_2_1"
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%window_1_0_1_load = load i32* %window_1_0_1"
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2_2_mid2_cast = zext i3 %tmp_2_2_mid2 to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_2_2_mid2, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp_1 to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 104 [1/1] (1.78ns)   --->   "%tmp_8 = add i6 %p_shl_cast, %tmp_2_2_mid2_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.82ns)   --->   "%tmp_6 = add i6 %tmp_6_cast, %tmp_8" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.82ns)   --->   "%tmp_7 = add i6 %tmp_6_0_1_cast, %tmp_3" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i6 %tmp_7 to i64" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%data_in_addr_4 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_12_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 109 [1/1] (1.82ns)   --->   "%tmp_11 = add i6 %tmp_6_0_1_cast, %tmp_8" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.13ns)   --->   "%tmp_1_i4 = icmp ult i3 %x, -3" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns)   --->   "%p_i = and i1 %tmp_i_mid2, %tmp_1_i4" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.82ns)   --->   "%tmp_13 = add i6 %tmp_6_0_2_cast, %tmp_3" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i6 %tmp_13 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%data_in_addr_5 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_16_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 115 [1/1] (1.82ns)   --->   "%tmp_14 = add i6 %tmp_6_0_2_cast, %tmp_8" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/2] (2.32ns)   --->   "%window_0_2 = load i32* %data_in_addr_2, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 117 [1/1] (0.69ns)   --->   "%window_0_2_1_5 = select i1 %p_i, i32 %window_0_2, i32 %window_0_2_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/2] (2.32ns)   --->   "%window_1_0 = load i32* %data_in_addr_3, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 119 [1/1] (0.69ns)   --->   "%window_1_0_1_6 = select i1 %tmp_9_i, i32 %window_1_0, i32 %window_1_0_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [2/2] (2.32ns)   --->   "%window_1_1 = load i32* %data_in_addr_4, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 121 [2/2] (2.32ns)   --->   "%window_1_2 = load i32* %data_in_addr_5, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 122 [1/1] (8.51ns)   --->   "%tmp_7_i = mul nsw i32 %window_0_0_1_3, %kernel_load" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (8.51ns)   --->   "%tmp_7_0_1_i = mul nsw i32 %window_0_1_1_4, %kernel_load_1" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 125 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 126 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 127 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "store i32 %window_1_0_1_6, i32* %window_1_0_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "store i32 %window_0_2_1_5, i32* %window_0_2_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]

 <State 5> : 8.51ns
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%window_1_2_1_load = load i32* %window_1_2_1"
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i6 %tmp_6 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%data_in_addr_6 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_11_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i6 %tmp_11 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%data_in_addr_7 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_14_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 135 [1/2] (2.32ns)   --->   "%window_1_1 = load i32* %data_in_addr_4, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 136 [1/2] (2.32ns)   --->   "%window_1_2 = load i32* %data_in_addr_5, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 137 [1/1] (0.69ns)   --->   "%window_1_2_1_7 = select i1 %tmp_1_i4, i32 %window_1_2, i32 %window_1_2_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [2/2] (2.32ns)   --->   "%window_2_0 = load i32* %data_in_addr_6, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 139 [2/2] (2.32ns)   --->   "%window_2_1 = load i32* %data_in_addr_7, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node result_3_0_1_i)   --->   "%result_2_i = select i1 %or_cond1_i, i32 %tmp_7_i, i32 0" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_0_1_i = add nsw i32 %tmp_7_0_1_i, %result_2_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.69ns)   --->   "%result_2_0_1_i = select i1 %tmp_i_mid2, i32 %result_3_0_1_i, i32 0" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (8.51ns)   --->   "%tmp_7_0_2_i = mul nsw i32 %window_0_2_1_5, %kernel_load_2" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (8.51ns)   --->   "%tmp_7_1_i = mul nsw i32 %window_1_0_1_6, %kernel_load_3" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 146 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 147 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 148 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "store i32 %window_1_2_1_7, i32* %window_1_2_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]

 <State 6> : 8.51ns
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%window_2_0_1_load = load i32* %window_2_0_1"
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%window_2_1_1_load = load i32* %window_2_1_1"
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i6 %tmp_14 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%data_in_addr_8 = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_17_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_6 : Operation 154 [1/1] (0.97ns)   --->   "%or_cond1_i1 = and i1 %tmp_i4_mid2, %tmp_9_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/2] (2.32ns)   --->   "%window_2_0 = load i32* %data_in_addr_6, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 156 [1/1] (0.69ns)   --->   "%window_2_0_1_8 = select i1 %or_cond1_i1, i32 %window_2_0, i32 %window_2_0_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/2] (2.32ns)   --->   "%window_2_1 = load i32* %data_in_addr_7, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 158 [1/1] (0.69ns)   --->   "%window_2_1_1_9 = select i1 %tmp_i4_mid2, i32 %window_2_1, i32 %window_2_1_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [2/2] (2.32ns)   --->   "%window_2_2 = load i32* %data_in_addr_8, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 160 [1/1] (2.55ns)   --->   "%result_3_0_2_i = add nsw i32 %tmp_7_0_2_i, %result_2_0_1_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.69ns)   --->   "%result_2_0_2_i = select i1 %p_i, i32 %result_3_0_2_i, i32 %result_2_0_1_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (8.51ns)   --->   "%tmp_7_1_1_i = mul nsw i32 %window_1_1, %kernel_load_4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (8.51ns)   --->   "%tmp_7_1_2_i = mul nsw i32 %window_1_2_1_7, %kernel_load_5" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 165 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 166 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "store i32 %window_2_1_1_9, i32* %window_2_1_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "store i32 %window_2_0_1_8, i32* %window_2_0_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]

 <State 7> : 8.51ns
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%window_2_2_1_load = load i32* %window_2_2_1"
ST_7 : Operation 170 [1/1] (0.97ns)   --->   "%p_i1 = and i1 %tmp_i4_mid2, %tmp_1_i4" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/2] (2.32ns)   --->   "%window_2_2 = load i32* %data_in_addr_8, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 172 [1/1] (0.69ns)   --->   "%window_2_2_1_10 = select i1 %p_i1, i32 %window_2_2, i32 %window_2_2_1_load" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (2.55ns)   --->   "%result_3_1_i = add nsw i32 %tmp_7_1_i, %result_2_0_2_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node result_3_1_1_i)   --->   "%result_2_1_i = select i1 %tmp_9_i, i32 %result_3_1_i, i32 %result_2_0_2_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_1_1_i = add nsw i32 %tmp_7_1_1_i, %result_2_1_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (2.55ns)   --->   "%result_3_1_2_i = add nsw i32 %tmp_7_1_2_i, %result_3_1_1_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.69ns)   --->   "%result_2_1_2_i = select i1 %tmp_1_i4, i32 %result_3_1_2_i, i32 %result_3_1_1_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (8.51ns)   --->   "%tmp_7_2_i = mul nsw i32 %window_2_0_1_8, %kernel_load_6" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (8.51ns)   --->   "%tmp_7_2_1_i = mul nsw i32 %window_2_1_1_9, %kernel_load_7" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "store i32 %window_2_2_1_10, i32* %window_2_2_1" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]

 <State 8> : 8.51ns
ST_8 : Operation 182 [1/1] (2.55ns)   --->   "%result_3_2_i = add nsw i32 %tmp_7_2_i, %result_2_1_2_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node result_3_2_1_i)   --->   "%result_2_2_i = select i1 %or_cond1_i1, i32 %result_3_2_i, i32 %result_2_1_2_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_2_1_i = add nsw i32 %tmp_7_2_1_i, %result_2_2_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.69ns)   --->   "%result_2_2_1_i = select i1 %tmp_i4_mid2, i32 %result_3_2_1_i, i32 %result_2_1_2_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (8.51ns)   --->   "%tmp_7_2_2_i = mul nsw i32 %window_2_2_1_10, %kernel_load_8" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 5.57ns
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:36]
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:36]
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:37]
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [25 x i32]* %data_out, i64 0, i64 %tmp_12_cast" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_9 : Operation 192 [1/1] (2.55ns)   --->   "%result_3_2_2_i = add nsw i32 %tmp_7_2_2_i, %result_2_2_1_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.69ns)   --->   "%val_out = select i1 %p_i1, i32 %result_3_2_2_i, i32 %result_2_2_1_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (2.32ns)   --->   "store i32 %val_out, i32* %data_out_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_2) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:48]
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "br label %1"

 <State 10> : 0.00ns
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "ret void" [final_conv2d/conv_v1/conv_v1.cpp:50]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
window_0_0_1        (alloca           ) [ 00111111110]
window_0_1_1        (alloca           ) [ 00111111110]
window_0_2_1        (alloca           ) [ 00111111110]
window_1_0_1        (alloca           ) [ 00111111110]
window_1_2_1        (alloca           ) [ 00111111110]
window_2_0_1        (alloca           ) [ 00111111110]
window_2_1_1        (alloca           ) [ 00111111110]
window_2_2_1        (alloca           ) [ 00111111110]
kernel_addr         (getelementptr    ) [ 00111111110]
kernel_addr_1       (getelementptr    ) [ 00111111110]
kernel_addr_2       (getelementptr    ) [ 00111111110]
kernel_addr_3       (getelementptr    ) [ 00111111110]
kernel_addr_4       (getelementptr    ) [ 00111111110]
kernel_addr_5       (getelementptr    ) [ 00111111110]
kernel_addr_6       (getelementptr    ) [ 00111111110]
kernel_addr_7       (getelementptr    ) [ 00111111110]
kernel_addr_8       (getelementptr    ) [ 00111111110]
StgValue_28         (specbitsmap      ) [ 00000000000]
StgValue_29         (specbitsmap      ) [ 00000000000]
StgValue_30         (specbitsmap      ) [ 00000000000]
StgValue_31         (spectopmodule    ) [ 00000000000]
StgValue_32         (br               ) [ 01111111110]
indvar_flatten      (phi              ) [ 00100000000]
y_assign_1          (phi              ) [ 00100000000]
x_assign_1          (phi              ) [ 00100000000]
y_assign            (add              ) [ 00000000000]
tmp_i               (icmp             ) [ 00000000000]
y                   (add              ) [ 00000000000]
tmp_i4              (icmp             ) [ 00000000000]
exitcond_flatten    (icmp             ) [ 00111111110]
empty               (speclooptripcount) [ 00000000000]
indvar_flatten_next (add              ) [ 01111111110]
StgValue_43         (br               ) [ 00000000000]
exitcond            (icmp             ) [ 00000000000]
x_assign_1_mid2     (select           ) [ 00010000000]
tmp_mid2            (select           ) [ 01111111110]
tmp_4_mid2_v        (select           ) [ 00000000000]
tmp_4_mid2_cast     (sext             ) [ 00000000000]
tmp_4               (bitconcatenate   ) [ 00000000000]
p_shl1_cast         (sext             ) [ 00000000000]
tmp_5               (add              ) [ 00010000000]
tmp_i_mid1          (icmp             ) [ 00000000000]
tmp_i_mid2          (select           ) [ 00011100000]
y_assign_2_mid1     (add              ) [ 00000000000]
tmp_2_2_mid2        (select           ) [ 00011000000]
tmp_i4_mid1         (icmp             ) [ 00000000000]
tmp_i4_mid2         (select           ) [ 00111111100]
x_assign            (add              ) [ 00000000000]
tmp_6_cast          (sext             ) [ 00011000000]
tmp_9               (add              ) [ 00000000000]
tmp_9_cast          (sext             ) [ 00000000000]
data_in_addr        (getelementptr    ) [ 00010000000]
tmp_6_0_1_cast      (zext             ) [ 00011000000]
tmp_10              (add              ) [ 00000000000]
tmp_13_cast         (sext             ) [ 00000000000]
data_in_addr_1      (getelementptr    ) [ 00010000000]
window_0_0_1_load   (load             ) [ 00000000000]
window_0_1_1_load   (load             ) [ 00000000000]
tmp_mid2_cast       (zext             ) [ 00000000000]
tmp                 (bitconcatenate   ) [ 00000000000]
p_shl2_cast         (zext             ) [ 00000000000]
tmp_3               (add              ) [ 00001000000]
tmp_9_i             (icmp             ) [ 00101111000]
or_cond1_i          (and              ) [ 00001100000]
tmp_s               (add              ) [ 00000000000]
tmp_10_cast         (zext             ) [ 00000000000]
data_in_addr_3      (getelementptr    ) [ 00001000000]
window_0_0          (load             ) [ 00000000000]
window_0_0_1_3      (select           ) [ 00001000000]
window_0_1          (load             ) [ 00000000000]
window_0_1_1_4      (select           ) [ 00001000000]
x                   (add              ) [ 01111111110]
tmp_6_0_2_cast      (zext             ) [ 00001000000]
tmp_12              (add              ) [ 00000000000]
tmp_15_cast         (sext             ) [ 00000000000]
data_in_addr_2      (getelementptr    ) [ 00001000000]
kernel_load         (load             ) [ 00001000000]
kernel_load_1       (load             ) [ 00001000000]
StgValue_97         (store            ) [ 00000000000]
StgValue_98         (store            ) [ 00000000000]
window_0_2_1_load   (load             ) [ 00000000000]
window_1_0_1_load   (load             ) [ 00000000000]
tmp_2_2_mid2_cast   (zext             ) [ 00000000000]
tmp_1               (bitconcatenate   ) [ 00000000000]
p_shl_cast          (zext             ) [ 00000000000]
tmp_8               (add              ) [ 00000000000]
tmp_6               (add              ) [ 00000100000]
tmp_7               (add              ) [ 00000000000]
tmp_12_cast         (zext             ) [ 00111111110]
data_in_addr_4      (getelementptr    ) [ 00000100000]
tmp_11              (add              ) [ 00000100000]
tmp_1_i4            (icmp             ) [ 00100111000]
p_i                 (and              ) [ 00000110000]
tmp_13              (add              ) [ 00000000000]
tmp_16_cast         (zext             ) [ 00000000000]
data_in_addr_5      (getelementptr    ) [ 00000100000]
tmp_14              (add              ) [ 00000110000]
window_0_2          (load             ) [ 00000000000]
window_0_2_1_5      (select           ) [ 00000100000]
window_1_0          (load             ) [ 00000000000]
window_1_0_1_6      (select           ) [ 00000100000]
tmp_7_i             (mul              ) [ 00000100000]
tmp_7_0_1_i         (mul              ) [ 00000100000]
kernel_load_2       (load             ) [ 00000100000]
kernel_load_3       (load             ) [ 00000100000]
StgValue_128        (store            ) [ 00000000000]
StgValue_129        (store            ) [ 00000000000]
window_1_2_1_load   (load             ) [ 00000000000]
tmp_11_cast         (zext             ) [ 00000000000]
data_in_addr_6      (getelementptr    ) [ 00000010000]
tmp_14_cast         (zext             ) [ 00000000000]
data_in_addr_7      (getelementptr    ) [ 00000010000]
window_1_1          (load             ) [ 00000010000]
window_1_2          (load             ) [ 00000000000]
window_1_2_1_7      (select           ) [ 00000010000]
result_2_i          (select           ) [ 00000000000]
result_3_0_1_i      (add              ) [ 00000000000]
result_2_0_1_i      (select           ) [ 00000010000]
tmp_7_0_2_i         (mul              ) [ 00000010000]
tmp_7_1_i           (mul              ) [ 00100011000]
kernel_load_4       (load             ) [ 00000010000]
kernel_load_5       (load             ) [ 00000010000]
StgValue_149        (store            ) [ 00000000000]
window_2_0_1_load   (load             ) [ 00000000000]
window_2_1_1_load   (load             ) [ 00000000000]
tmp_17_cast         (zext             ) [ 00000000000]
data_in_addr_8      (getelementptr    ) [ 00100001000]
or_cond1_i1         (and              ) [ 00110001100]
window_2_0          (load             ) [ 00000000000]
window_2_0_1_8      (select           ) [ 00100001000]
window_2_1          (load             ) [ 00000000000]
window_2_1_1_9      (select           ) [ 00100001000]
result_3_0_2_i      (add              ) [ 00000000000]
result_2_0_2_i      (select           ) [ 00100001000]
tmp_7_1_1_i         (mul              ) [ 00100001000]
tmp_7_1_2_i         (mul              ) [ 00100001000]
kernel_load_6       (load             ) [ 00100001000]
kernel_load_7       (load             ) [ 00100001000]
StgValue_167        (store            ) [ 00000000000]
StgValue_168        (store            ) [ 00000000000]
window_2_2_1_load   (load             ) [ 00000000000]
p_i1                (and              ) [ 00011000110]
window_2_2          (load             ) [ 00000000000]
window_2_2_1_10     (select           ) [ 00010000100]
result_3_1_i        (add              ) [ 00000000000]
result_2_1_i        (select           ) [ 00000000000]
result_3_1_1_i      (add              ) [ 00000000000]
result_3_1_2_i      (add              ) [ 00000000000]
result_2_1_2_i      (select           ) [ 00010000100]
tmp_7_2_i           (mul              ) [ 00010000100]
tmp_7_2_1_i         (mul              ) [ 00010000100]
kernel_load_8       (load             ) [ 00010000100]
StgValue_181        (store            ) [ 00000000000]
result_3_2_i        (add              ) [ 00000000000]
result_2_2_i        (select           ) [ 00000000000]
result_3_2_1_i      (add              ) [ 00000000000]
result_2_2_1_i      (select           ) [ 00001000010]
tmp_7_2_2_i         (mul              ) [ 00001000010]
StgValue_187        (specloopname     ) [ 00000000000]
StgValue_188        (specloopname     ) [ 00000000000]
tmp_2               (specregionbegin  ) [ 00000000000]
StgValue_190        (specpipeline     ) [ 00000000000]
data_out_addr       (getelementptr    ) [ 00000000000]
result_3_2_2_i      (add              ) [ 00000000000]
val_out             (select           ) [ 00000000000]
StgValue_194        (store            ) [ 00000000000]
empty_11            (specregionend    ) [ 00000000000]
StgValue_196        (br               ) [ 01111111110]
StgValue_197        (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="do_convolution_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="for_y_for_x_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="window_0_0_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="window_0_1_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="window_0_2_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_2_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="window_1_0_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="window_1_2_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_2_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="window_2_0_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="window_2_1_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="window_2_2_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_2_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="kernel_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_addr_3_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="kernel_addr_4_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_addr_5_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="kernel_addr_6_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="kernel_addr_7_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="kernel_addr_8_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_in_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="3" bw="5" slack="0"/>
<pin id="198" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0/2 window_0_1/2 window_0_2/3 window_1_0/3 window_1_1/4 window_1_2/4 window_2_0/5 window_2_1/5 window_2_2/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="data_in_addr_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="3" bw="4" slack="1"/>
<pin id="206" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
<pin id="207" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 kernel_load_1/2 kernel_load_2/3 kernel_load_3/3 kernel_load_4/4 kernel_load_5/4 kernel_load_6/5 kernel_load_7/5 kernel_load_8/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="data_in_addr_3_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr_3/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="data_in_addr_2_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr_2/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="data_in_addr_4_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr_4/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="data_in_addr_5_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr_5/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="data_in_addr_6_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr_6/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="data_in_addr_7_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr_7/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="data_in_addr_8_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr_8/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="data_out_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="5"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="StgValue_194_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_194/9 "/>
</bind>
</comp>

<comp id="276" class="1005" name="indvar_flatten_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvar_flatten_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="y_assign_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="1"/>
<pin id="289" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="y_assign_1_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign_1/2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="x_assign_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="1"/>
<pin id="300" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="x_assign_1_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="3" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign_1/2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load kernel_load_2 kernel_load_4 kernel_load_6 kernel_load_8 "/>
</bind>
</comp>

<comp id="313" class="1005" name="reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_1 kernel_load_3 kernel_load_5 kernel_load_7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="y_assign_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_assign/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="y_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_i4_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="0" index="1" bw="3" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i4/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="exitcond_flatten_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="indvar_flatten_next_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="exitcond_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="0" index="1" bw="3" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="x_assign_1_mid2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_1_mid2/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_mid2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="0" index="2" bw="3" slack="0"/>
<pin id="371" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_4_mid2_v_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="3" slack="0"/>
<pin id="378" dir="0" index="2" bw="3" slack="0"/>
<pin id="379" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2_v/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_4_mid2_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_mid2_cast/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_shl1_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="3" slack="0"/>
<pin id="402" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_i_mid1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_mid1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_i_mid2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_mid2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="y_assign_2_mid1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="0" index="1" bw="3" slack="0"/>
<pin id="422" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_assign_2_mid1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_2_2_mid2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="3" slack="0"/>
<pin id="428" dir="0" index="2" bw="3" slack="0"/>
<pin id="429" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_2_mid2/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_i4_mid1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="0" index="1" bw="3" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i4_mid1/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_i4_mid2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i4_mid2/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="x_assign_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_assign/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_6_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_cast/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_9_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="0" index="1" bw="6" slack="0"/>
<pin id="460" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_9_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_6_0_1_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_0_1_cast/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_10_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="6" slack="0"/>
<pin id="475" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_13_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="window_0_0_1_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="2"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_1_load/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="window_0_1_1_load_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="2"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_1_load/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_mid2_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="1"/>
<pin id="491" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="0" index="1" bw="3" slack="1"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_shl2_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="0" index="1" bw="3" slack="0"/>
<pin id="506" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_9_i_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="1"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_cond1_i_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1_i/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_s_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="1"/>
<pin id="521" dir="0" index="1" bw="6" slack="0"/>
<pin id="522" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_10_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="window_0_0_1_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="32" slack="0"/>
<pin id="533" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_0_0_1_3/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="window_0_1_1_4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_0_1_1_4/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="x_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="1"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_6_0_2_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_0_2_cast/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_12_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="0" index="1" bw="6" slack="1"/>
<pin id="556" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_15_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="StgValue_97_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="2"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="StgValue_98_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="2"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="window_0_2_1_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="3"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_2_1_load/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="window_1_0_1_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="3"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_1_load/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_2_2_mid2_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="2"/>
<pin id="581" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_2_mid2_cast/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="3" slack="2"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_shl_cast_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_8_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="0"/>
<pin id="595" dir="0" index="1" bw="3" slack="0"/>
<pin id="596" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_6_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="2"/>
<pin id="601" dir="0" index="1" bw="6" slack="0"/>
<pin id="602" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_7_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="2"/>
<pin id="606" dir="0" index="1" bw="6" slack="1"/>
<pin id="607" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_12_cast_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_11_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="2"/>
<pin id="615" dir="0" index="1" bw="6" slack="0"/>
<pin id="616" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_1_i4_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="1"/>
<pin id="620" dir="0" index="1" bw="3" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i4/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_i_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="2"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_i/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_13_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="1"/>
<pin id="630" dir="0" index="1" bw="6" slack="1"/>
<pin id="631" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_16_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_14_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="1"/>
<pin id="639" dir="0" index="1" bw="6" slack="0"/>
<pin id="640" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="window_0_2_1_5_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="32" slack="0"/>
<pin id="646" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_0_2_1_5/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="window_1_0_1_6_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="32" slack="0"/>
<pin id="654" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_1_0_1_6/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_7_i_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="0" index="1" bw="32" slack="1"/>
<pin id="660" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_i/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_7_0_1_i_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="0" index="1" bw="32" slack="1"/>
<pin id="665" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_0_1_i/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="StgValue_128_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="3"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="StgValue_129_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="3"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="window_1_2_1_load_load_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="4"/>
<pin id="679" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_2_1_load/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_11_cast_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="1"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_14_cast_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="1"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="window_1_2_1_7_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="32" slack="0"/>
<pin id="692" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_1_2_1_7/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="result_2_i_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="2"/>
<pin id="697" dir="0" index="1" bw="32" slack="1"/>
<pin id="698" dir="0" index="2" bw="1" slack="0"/>
<pin id="699" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_i/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="result_3_0_1_i_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_0_1_i/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="result_2_0_1_i_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="3"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_0_1_i/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_7_0_2_i_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="0" index="1" bw="32" slack="1"/>
<pin id="716" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_0_2_i/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_7_1_i_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="0" index="1" bw="32" slack="1"/>
<pin id="721" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_1_i/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="StgValue_149_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="4"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_149/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="window_2_0_1_load_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="5"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_1_load/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="window_2_1_1_load_load_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="5"/>
<pin id="733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_1_load/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_17_cast_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="2"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="or_cond1_i1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="4"/>
<pin id="740" dir="0" index="1" bw="1" slack="3"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1_i1/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="window_2_0_1_8_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="0" index="2" bw="32" slack="0"/>
<pin id="746" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_0_1_8/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="window_2_1_1_9_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="4"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="0" index="2" bw="32" slack="0"/>
<pin id="754" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_1_1_9/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="result_3_0_2_i_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="0" index="1" bw="32" slack="1"/>
<pin id="760" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_0_2_i/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="result_2_0_2_i_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="2"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="32" slack="1"/>
<pin id="765" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_0_2_i/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_7_1_1_i_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="0" index="1" bw="32" slack="1"/>
<pin id="770" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_1_1_i/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_7_1_2_i_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="0" index="1" bw="32" slack="1"/>
<pin id="775" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_1_2_i/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="StgValue_167_store_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="5"/>
<pin id="780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_167/6 "/>
</bind>
</comp>

<comp id="782" class="1004" name="StgValue_168_store_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="5"/>
<pin id="785" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_168/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="window_2_2_1_load_load_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="6"/>
<pin id="789" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_1_load/7 "/>
</bind>
</comp>

<comp id="790" class="1004" name="p_i1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="5"/>
<pin id="792" dir="0" index="1" bw="1" slack="3"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_i1/7 "/>
</bind>
</comp>

<comp id="794" class="1004" name="window_2_2_1_10_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="0" index="2" bw="32" slack="0"/>
<pin id="798" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1_10/7 "/>
</bind>
</comp>

<comp id="802" class="1004" name="result_3_1_i_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="2"/>
<pin id="804" dir="0" index="1" bw="32" slack="1"/>
<pin id="805" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_1_i/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="result_2_1_i_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="4"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="0" index="2" bw="32" slack="1"/>
<pin id="810" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_1_i/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="result_3_1_1_i_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_1_1_i/7 "/>
</bind>
</comp>

<comp id="817" class="1004" name="result_3_1_2_i_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_1_2_i/7 "/>
</bind>
</comp>

<comp id="822" class="1004" name="result_2_1_2_i_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="3"/>
<pin id="824" dir="0" index="1" bw="32" slack="0"/>
<pin id="825" dir="0" index="2" bw="32" slack="0"/>
<pin id="826" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_1_2_i/7 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_7_2_i_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="0" index="1" bw="32" slack="1"/>
<pin id="832" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_2_i/7 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_7_2_1_i_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="0" index="1" bw="32" slack="1"/>
<pin id="837" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_2_1_i/7 "/>
</bind>
</comp>

<comp id="839" class="1004" name="StgValue_181_store_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="6"/>
<pin id="842" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_181/7 "/>
</bind>
</comp>

<comp id="844" class="1004" name="result_3_2_i_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="0" index="1" bw="32" slack="1"/>
<pin id="847" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_2_i/8 "/>
</bind>
</comp>

<comp id="848" class="1004" name="result_2_2_i_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="2"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="0" index="2" bw="32" slack="1"/>
<pin id="852" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_2_i/8 "/>
</bind>
</comp>

<comp id="854" class="1004" name="result_3_2_1_i_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_2_1_i/8 "/>
</bind>
</comp>

<comp id="859" class="1004" name="result_2_2_1_i_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="6"/>
<pin id="861" dir="0" index="1" bw="32" slack="0"/>
<pin id="862" dir="0" index="2" bw="32" slack="1"/>
<pin id="863" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_2_1_i/8 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_7_2_2_i_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="0" index="1" bw="32" slack="1"/>
<pin id="868" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_2_2_i/8 "/>
</bind>
</comp>

<comp id="870" class="1004" name="result_3_2_2_i_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="0" index="1" bw="32" slack="1"/>
<pin id="873" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_2_2_i/9 "/>
</bind>
</comp>

<comp id="874" class="1004" name="val_out_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="2"/>
<pin id="876" dir="0" index="1" bw="32" slack="0"/>
<pin id="877" dir="0" index="2" bw="32" slack="1"/>
<pin id="878" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_out/9 "/>
</bind>
</comp>

<comp id="881" class="1005" name="window_0_0_1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="2"/>
<pin id="883" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="window_0_1_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="2"/>
<pin id="889" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_1_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="window_0_2_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="3"/>
<pin id="895" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_0_2_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="window_1_0_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="3"/>
<pin id="901" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_1_0_1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="window_1_2_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="4"/>
<pin id="907" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="window_1_2_1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="window_2_0_1_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="5"/>
<pin id="913" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="window_2_0_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="window_2_1_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="5"/>
<pin id="919" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="window_2_1_1 "/>
</bind>
</comp>

<comp id="923" class="1005" name="window_2_2_1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="6"/>
<pin id="925" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="window_2_2_1 "/>
</bind>
</comp>

<comp id="929" class="1005" name="kernel_addr_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="4" slack="1"/>
<pin id="931" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="934" class="1005" name="kernel_addr_1_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="4" slack="1"/>
<pin id="936" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="939" class="1005" name="kernel_addr_2_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="4" slack="2"/>
<pin id="941" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="944" class="1005" name="kernel_addr_3_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="4" slack="2"/>
<pin id="946" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="949" class="1005" name="kernel_addr_4_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="4" slack="3"/>
<pin id="951" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="954" class="1005" name="kernel_addr_5_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="4" slack="3"/>
<pin id="956" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="959" class="1005" name="kernel_addr_6_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="4" slack="4"/>
<pin id="961" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="964" class="1005" name="kernel_addr_7_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="4"/>
<pin id="966" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="969" class="1005" name="kernel_addr_8_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="4" slack="5"/>
<pin id="971" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="974" class="1005" name="exitcond_flatten_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="1"/>
<pin id="976" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="978" class="1005" name="indvar_flatten_next_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="5" slack="0"/>
<pin id="980" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="983" class="1005" name="x_assign_1_mid2_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="3" slack="1"/>
<pin id="985" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1_mid2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="tmp_mid2_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="3" slack="0"/>
<pin id="991" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_5_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="6" slack="1"/>
<pin id="998" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="tmp_i_mid2_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_mid2 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="tmp_2_2_mid2_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="3" slack="2"/>
<pin id="1011" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2_2_mid2 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_i4_mid2_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="2"/>
<pin id="1017" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_i4_mid2 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_6_cast_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="6" slack="1"/>
<pin id="1025" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="1029" class="1005" name="data_in_addr_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="5" slack="1"/>
<pin id="1031" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_6_0_1_cast_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="6" slack="2"/>
<pin id="1036" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_0_1_cast "/>
</bind>
</comp>

<comp id="1040" class="1005" name="data_in_addr_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="5" slack="1"/>
<pin id="1042" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="tmp_3_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="6" slack="1"/>
<pin id="1047" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="tmp_9_i_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="1"/>
<pin id="1053" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="1058" class="1005" name="or_cond1_i_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="1"/>
<pin id="1060" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond1_i "/>
</bind>
</comp>

<comp id="1063" class="1005" name="data_in_addr_3_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="5" slack="1"/>
<pin id="1065" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr_3 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="window_0_0_1_3_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="1"/>
<pin id="1070" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_0_1_3 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="window_0_1_1_4_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="1"/>
<pin id="1075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_1_1_4 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="x_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="3" slack="1"/>
<pin id="1080" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1084" class="1005" name="tmp_6_0_2_cast_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="6" slack="1"/>
<pin id="1086" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_0_2_cast "/>
</bind>
</comp>

<comp id="1090" class="1005" name="data_in_addr_2_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="5" slack="1"/>
<pin id="1092" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr_2 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="tmp_6_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="6" slack="1"/>
<pin id="1097" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_12_cast_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="64" slack="5"/>
<pin id="1102" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_12_cast "/>
</bind>
</comp>

<comp id="1105" class="1005" name="data_in_addr_4_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="5" slack="1"/>
<pin id="1107" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr_4 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="tmp_11_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="6" slack="1"/>
<pin id="1112" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="tmp_1_i4_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="1"/>
<pin id="1117" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i4 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="p_i_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="1"/>
<pin id="1124" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_i "/>
</bind>
</comp>

<comp id="1127" class="1005" name="data_in_addr_5_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="5" slack="1"/>
<pin id="1129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr_5 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="tmp_14_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="6" slack="2"/>
<pin id="1134" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="window_0_2_1_5_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_2_1_5 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="window_1_0_1_6_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="1"/>
<pin id="1144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_0_1_6 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="tmp_7_i_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="1"/>
<pin id="1149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="1152" class="1005" name="tmp_7_0_1_i_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="1"/>
<pin id="1154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_0_1_i "/>
</bind>
</comp>

<comp id="1157" class="1005" name="data_in_addr_6_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="5" slack="1"/>
<pin id="1159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr_6 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="data_in_addr_7_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="5" slack="1"/>
<pin id="1164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr_7 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="window_1_1_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="window_1_2_1_7_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1_7 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="result_2_0_1_i_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="1"/>
<pin id="1179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_0_1_i "/>
</bind>
</comp>

<comp id="1183" class="1005" name="tmp_7_0_2_i_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="1"/>
<pin id="1185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_0_2_i "/>
</bind>
</comp>

<comp id="1188" class="1005" name="tmp_7_1_i_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="2"/>
<pin id="1190" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7_1_i "/>
</bind>
</comp>

<comp id="1193" class="1005" name="data_in_addr_8_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="5" slack="1"/>
<pin id="1195" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr_8 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="or_cond1_i1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="1"/>
<pin id="1200" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond1_i1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="window_2_0_1_8_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="1"/>
<pin id="1205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_0_1_8 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="window_2_1_1_9_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="1"/>
<pin id="1210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_1_1_9 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="result_2_0_2_i_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="1"/>
<pin id="1215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_0_2_i "/>
</bind>
</comp>

<comp id="1219" class="1005" name="tmp_7_1_1_i_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_1_1_i "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp_7_1_2_i_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_1_2_i "/>
</bind>
</comp>

<comp id="1229" class="1005" name="p_i1_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="1"/>
<pin id="1231" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_i1 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="window_2_2_1_10_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_1_10 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="result_2_1_2_i_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="1"/>
<pin id="1241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_1_2_i "/>
</bind>
</comp>

<comp id="1246" class="1005" name="tmp_7_2_i_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="1"/>
<pin id="1248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_2_i "/>
</bind>
</comp>

<comp id="1251" class="1005" name="tmp_7_2_1_i_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_2_1_i "/>
</bind>
</comp>

<comp id="1256" class="1005" name="result_2_2_1_i_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_2_1_i "/>
</bind>
</comp>

<comp id="1262" class="1005" name="tmp_7_2_2_i_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="1"/>
<pin id="1264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_2_2_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="3"/><net_sink comp="185" pin=3"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="223"><net_src comp="208" pin="3"/><net_sink comp="185" pin=3"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="224" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="239"><net_src comp="231" pin="3"/><net_sink comp="185" pin=3"/></net>

<net id="245"><net_src comp="2" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="2" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="8" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="240" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="255"><net_src comp="247" pin="3"/><net_sink comp="185" pin=3"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="8" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="201" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="201" pin="5"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="291" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="291" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="291" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="280" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="280" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="302" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="302" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="353" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="329" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="291" pin="4"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="353" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="291" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="317" pin="2"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="375" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="383" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="329" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="34" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="353" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="323" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="291" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="353" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="329" pin="2"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="419" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="40" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="353" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="433" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="335" pin="2"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="359" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="36" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="399" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="471"><net_src comp="359" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="399" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="497"><net_src comp="50" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="52" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="502"><net_src comp="492" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="489" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="34" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="503" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="534"><net_src comp="514" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="185" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="483" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="185" pin="5"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="486" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="38" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="567"><net_src comp="537" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="529" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="587"><net_src comp="50" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="52" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="592"><net_src comp="582" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="579" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="604" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="617"><net_src comp="593" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="40" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="635"><net_src comp="628" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="641"><net_src comp="593" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="623" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="185" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="573" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="655"><net_src comp="185" pin="5"/><net_sink comp="650" pin=1"/></net>

<net id="656"><net_src comp="576" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="309" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="313" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="650" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="642" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="683"><net_src comp="680" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="693"><net_src comp="185" pin="5"/><net_sink comp="688" pin=1"/></net>

<net id="694"><net_src comp="677" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="56" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="705"><net_src comp="695" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="56" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="717"><net_src comp="309" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="313" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="688" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="737"><net_src comp="734" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="747"><net_src comp="738" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="185" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="728" pin="1"/><net_sink comp="742" pin=2"/></net>

<net id="755"><net_src comp="185" pin="5"/><net_sink comp="750" pin=1"/></net>

<net id="756"><net_src comp="731" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="766"><net_src comp="757" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="309" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="313" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="750" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="742" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="799"><net_src comp="790" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="185" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="787" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="811"><net_src comp="802" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="806" pin="3"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="812" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="817" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="828"><net_src comp="812" pin="2"/><net_sink comp="822" pin=2"/></net>

<net id="833"><net_src comp="309" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="313" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="794" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="853"><net_src comp="844" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="848" pin="3"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="854" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="309" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="879"><net_src comp="870" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="880"><net_src comp="874" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="884"><net_src comp="74" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="890"><net_src comp="78" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="896"><net_src comp="82" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="902"><net_src comp="86" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="908"><net_src comp="90" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="914"><net_src comp="94" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="920"><net_src comp="98" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="926"><net_src comp="102" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="932"><net_src comp="106" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="937"><net_src comp="114" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="942"><net_src comp="122" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="947"><net_src comp="130" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="952"><net_src comp="138" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="957"><net_src comp="146" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="962"><net_src comp="154" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="967"><net_src comp="162" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="972"><net_src comp="170" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="977"><net_src comp="341" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="347" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="986"><net_src comp="359" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="992"><net_src comp="367" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="995"><net_src comp="989" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="999"><net_src comp="399" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1004"><net_src comp="411" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1007"><net_src comp="1001" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1008"><net_src comp="1001" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1012"><net_src comp="425" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1018"><net_src comp="439" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1021"><net_src comp="1015" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1022"><net_src comp="1015" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1026"><net_src comp="453" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1032"><net_src comp="178" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1037"><net_src comp="468" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1043"><net_src comp="190" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="185" pin=3"/></net>

<net id="1048"><net_src comp="503" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1054"><net_src comp="509" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1057"><net_src comp="1051" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1061"><net_src comp="514" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1066"><net_src comp="208" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="185" pin=3"/></net>

<net id="1071"><net_src comp="529" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1076"><net_src comp="537" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1081"><net_src comp="544" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1087"><net_src comp="549" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1093"><net_src comp="215" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1098"><net_src comp="599" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1103"><net_src comp="608" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1108"><net_src comp="224" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1113"><net_src comp="613" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1118"><net_src comp="618" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1121"><net_src comp="1115" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1125"><net_src comp="623" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1130"><net_src comp="231" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="185" pin=3"/></net>

<net id="1135"><net_src comp="637" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1140"><net_src comp="642" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1145"><net_src comp="650" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1150"><net_src comp="657" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1155"><net_src comp="662" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1160"><net_src comp="240" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1165"><net_src comp="247" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="185" pin=3"/></net>

<net id="1170"><net_src comp="185" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1175"><net_src comp="688" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1180"><net_src comp="706" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="1186"><net_src comp="713" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1191"><net_src comp="718" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1196"><net_src comp="256" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1201"><net_src comp="738" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1206"><net_src comp="742" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1211"><net_src comp="750" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1216"><net_src comp="761" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="806" pin=2"/></net>

<net id="1222"><net_src comp="767" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1227"><net_src comp="772" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1232"><net_src comp="790" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1237"><net_src comp="794" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1242"><net_src comp="822" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1244"><net_src comp="1239" pin="1"/><net_sink comp="848" pin=2"/></net>

<net id="1245"><net_src comp="1239" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="1249"><net_src comp="829" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1254"><net_src comp="834" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1259"><net_src comp="859" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="874" pin=2"/></net>

<net id="1265"><net_src comp="865" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="870" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {9 }
 - Input state : 
	Port: do_convolution : data_in | {2 3 4 5 6 7 }
	Port: do_convolution : kernel | {2 3 4 5 6 7 }
  - Chain level:
	State 1
	State 2
		y_assign : 1
		tmp_i : 1
		y : 1
		tmp_i4 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_43 : 2
		exitcond : 1
		x_assign_1_mid2 : 2
		tmp_mid2 : 2
		tmp_4_mid2_v : 2
		tmp_4_mid2_cast : 3
		tmp_4 : 3
		p_shl1_cast : 4
		tmp_5 : 5
		tmp_i_mid1 : 2
		tmp_i_mid2 : 3
		y_assign_2_mid1 : 1
		tmp_2_2_mid2 : 2
		tmp_i4_mid1 : 2
		tmp_i4_mid2 : 3
		x_assign : 3
		tmp_6_cast : 4
		tmp_9 : 6
		tmp_9_cast : 7
		data_in_addr : 8
		window_0_0 : 9
		tmp_6_0_1_cast : 3
		tmp_10 : 6
		tmp_13_cast : 7
		data_in_addr_1 : 8
		window_0_1 : 9
	State 3
		p_shl2_cast : 1
		tmp_3 : 2
		or_cond1_i : 1
		tmp_s : 3
		tmp_10_cast : 4
		data_in_addr_3 : 5
		window_0_0_1_3 : 1
		window_0_1_1_4 : 1
		tmp_6_0_2_cast : 1
		tmp_12 : 2
		tmp_15_cast : 3
		data_in_addr_2 : 4
		window_0_2 : 5
		window_1_0 : 6
		StgValue_97 : 2
		StgValue_98 : 2
	State 4
		p_shl_cast : 1
		tmp_8 : 2
		tmp_6 : 3
		tmp_12_cast : 1
		data_in_addr_4 : 2
		tmp_11 : 3
		p_i : 1
		tmp_16_cast : 1
		data_in_addr_5 : 2
		tmp_14 : 3
		window_0_2_1_5 : 1
		window_1_0_1_6 : 1
		window_1_1 : 3
		window_1_2 : 3
		StgValue_128 : 2
		StgValue_129 : 2
	State 5
		data_in_addr_6 : 1
		data_in_addr_7 : 1
		window_1_2_1_7 : 1
		window_2_0 : 2
		window_2_1 : 2
		result_3_0_1_i : 1
		result_2_0_1_i : 2
		StgValue_149 : 2
	State 6
		data_in_addr_8 : 1
		window_2_0_1_8 : 1
		window_2_1_1_9 : 1
		window_2_2 : 2
		result_2_0_2_i : 1
		StgValue_167 : 2
		StgValue_168 : 2
	State 7
		window_2_2_1_10 : 1
		result_2_1_i : 1
		result_3_1_1_i : 2
		result_3_1_2_i : 3
		result_2_1_2_i : 4
		StgValue_181 : 2
	State 8
		result_2_2_i : 1
		result_3_2_1_i : 2
		result_2_2_1_i : 3
	State 9
		val_out : 1
		StgValue_194 : 2
		empty_11 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       y_assign_fu_317      |    0    |    0    |    12   |
|          |          y_fu_329          |    0    |    0    |    12   |
|          | indvar_flatten_next_fu_347 |    0    |    0    |    15   |
|          |        tmp_5_fu_399        |    0    |    0    |    15   |
|          |   y_assign_2_mid1_fu_419   |    0    |    0    |    12   |
|          |       x_assign_fu_447      |    0    |    0    |    12   |
|          |        tmp_9_fu_457        |    0    |    0    |    15   |
|          |        tmp_10_fu_472       |    0    |    0    |    15   |
|          |        tmp_3_fu_503        |    0    |    0    |    15   |
|          |        tmp_s_fu_519        |    0    |    0    |    15   |
|          |          x_fu_544          |    0    |    0    |    12   |
|          |        tmp_12_fu_553       |    0    |    0    |    15   |
|    add   |        tmp_8_fu_593        |    0    |    0    |    15   |
|          |        tmp_6_fu_599        |    0    |    0    |    15   |
|          |        tmp_7_fu_604        |    0    |    0    |    15   |
|          |        tmp_11_fu_613       |    0    |    0    |    15   |
|          |        tmp_13_fu_628       |    0    |    0    |    15   |
|          |        tmp_14_fu_637       |    0    |    0    |    15   |
|          |    result_3_0_1_i_fu_701   |    0    |    0    |    39   |
|          |    result_3_0_2_i_fu_757   |    0    |    0    |    39   |
|          |     result_3_1_i_fu_802    |    0    |    0    |    39   |
|          |    result_3_1_1_i_fu_812   |    0    |    0    |    39   |
|          |    result_3_1_2_i_fu_817   |    0    |    0    |    39   |
|          |     result_3_2_i_fu_844    |    0    |    0    |    39   |
|          |    result_3_2_1_i_fu_854   |    0    |    0    |    39   |
|          |    result_3_2_2_i_fu_870   |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |   x_assign_1_mid2_fu_359   |    0    |    0    |    3    |
|          |       tmp_mid2_fu_367      |    0    |    0    |    3    |
|          |     tmp_4_mid2_v_fu_375    |    0    |    0    |    3    |
|          |      tmp_i_mid2_fu_411     |    0    |    0    |    2    |
|          |     tmp_2_2_mid2_fu_425    |    0    |    0    |    3    |
|          |     tmp_i4_mid2_fu_439     |    0    |    0    |    2    |
|          |    window_0_0_1_3_fu_529   |    0    |    0    |    32   |
|          |    window_0_1_1_4_fu_537   |    0    |    0    |    32   |
|          |    window_0_2_1_5_fu_642   |    0    |    0    |    32   |
|          |    window_1_0_1_6_fu_650   |    0    |    0    |    32   |
|  select  |    window_1_2_1_7_fu_688   |    0    |    0    |    32   |
|          |      result_2_i_fu_695     |    0    |    0    |    32   |
|          |    result_2_0_1_i_fu_706   |    0    |    0    |    32   |
|          |    window_2_0_1_8_fu_742   |    0    |    0    |    32   |
|          |    window_2_1_1_9_fu_750   |    0    |    0    |    32   |
|          |    result_2_0_2_i_fu_761   |    0    |    0    |    32   |
|          |   window_2_2_1_10_fu_794   |    0    |    0    |    32   |
|          |     result_2_1_i_fu_806    |    0    |    0    |    32   |
|          |    result_2_1_2_i_fu_822   |    0    |    0    |    32   |
|          |     result_2_2_i_fu_848    |    0    |    0    |    32   |
|          |    result_2_2_1_i_fu_859   |    0    |    0    |    32   |
|          |       val_out_fu_874       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_7_i_fu_657       |    3    |    0    |    20   |
|          |     tmp_7_0_1_i_fu_662     |    3    |    0    |    20   |
|          |     tmp_7_0_2_i_fu_713     |    3    |    0    |    20   |
|          |      tmp_7_1_i_fu_718      |    3    |    0    |    20   |
|    mul   |     tmp_7_1_1_i_fu_767     |    3    |    0    |    20   |
|          |     tmp_7_1_2_i_fu_772     |    3    |    0    |    20   |
|          |      tmp_7_2_i_fu_829      |    3    |    0    |    20   |
|          |     tmp_7_2_1_i_fu_834     |    3    |    0    |    20   |
|          |     tmp_7_2_2_i_fu_865     |    3    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_i_fu_323        |    0    |    0    |    9    |
|          |        tmp_i4_fu_335       |    0    |    0    |    9    |
|          |   exitcond_flatten_fu_341  |    0    |    0    |    11   |
|   icmp   |       exitcond_fu_353      |    0    |    0    |    9    |
|          |      tmp_i_mid1_fu_405     |    0    |    0    |    9    |
|          |     tmp_i4_mid1_fu_433     |    0    |    0    |    9    |
|          |       tmp_9_i_fu_509       |    0    |    0    |    9    |
|          |       tmp_1_i4_fu_618      |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|          |      or_cond1_i_fu_514     |    0    |    0    |    2    |
|    and   |         p_i_fu_623         |    0    |    0    |    2    |
|          |     or_cond1_i1_fu_738     |    0    |    0    |    2    |
|          |         p_i1_fu_790        |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |   tmp_4_mid2_cast_fu_383   |    0    |    0    |    0    |
|          |     p_shl1_cast_fu_395     |    0    |    0    |    0    |
|   sext   |      tmp_6_cast_fu_453     |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_463     |    0    |    0    |    0    |
|          |     tmp_13_cast_fu_478     |    0    |    0    |    0    |
|          |     tmp_15_cast_fu_558     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_4_fu_387        |    0    |    0    |    0    |
|bitconcatenate|         tmp_fu_492         |    0    |    0    |    0    |
|          |        tmp_1_fu_582        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_6_0_1_cast_fu_468   |    0    |    0    |    0    |
|          |    tmp_mid2_cast_fu_489    |    0    |    0    |    0    |
|          |     p_shl2_cast_fu_499     |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_524     |    0    |    0    |    0    |
|          |    tmp_6_0_2_cast_fu_549   |    0    |    0    |    0    |
|   zext   |  tmp_2_2_mid2_cast_fu_579  |    0    |    0    |    0    |
|          |      p_shl_cast_fu_589     |    0    |    0    |    0    |
|          |     tmp_12_cast_fu_608     |    0    |    0    |    0    |
|          |     tmp_16_cast_fu_632     |    0    |    0    |    0    |
|          |     tmp_11_cast_fu_680     |    0    |    0    |    0    |
|          |     tmp_14_cast_fu_684     |    0    |    0    |    0    |
|          |     tmp_17_cast_fu_734     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    27   |    0    |   1357  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  data_in_addr_1_reg_1040  |    5   |
|  data_in_addr_2_reg_1090  |    5   |
|  data_in_addr_3_reg_1063  |    5   |
|  data_in_addr_4_reg_1105  |    5   |
|  data_in_addr_5_reg_1127  |    5   |
|  data_in_addr_6_reg_1157  |    5   |
|  data_in_addr_7_reg_1162  |    5   |
|  data_in_addr_8_reg_1193  |    5   |
|   data_in_addr_reg_1029   |    5   |
|  exitcond_flatten_reg_974 |    1   |
|indvar_flatten_next_reg_978|    5   |
|   indvar_flatten_reg_276  |    5   |
|   kernel_addr_1_reg_934   |    4   |
|   kernel_addr_2_reg_939   |    4   |
|   kernel_addr_3_reg_944   |    4   |
|   kernel_addr_4_reg_949   |    4   |
|   kernel_addr_5_reg_954   |    4   |
|   kernel_addr_6_reg_959   |    4   |
|   kernel_addr_7_reg_964   |    4   |
|   kernel_addr_8_reg_969   |    4   |
|    kernel_addr_reg_929    |    4   |
|    or_cond1_i1_reg_1198   |    1   |
|    or_cond1_i_reg_1058    |    1   |
|       p_i1_reg_1229       |    1   |
|        p_i_reg_1122       |    1   |
|          reg_309          |   32   |
|          reg_313          |   32   |
|  result_2_0_1_i_reg_1177  |   32   |
|  result_2_0_2_i_reg_1213  |   32   |
|  result_2_1_2_i_reg_1239  |   32   |
|  result_2_2_1_i_reg_1256  |   32   |
|      tmp_11_reg_1110      |    6   |
|    tmp_12_cast_reg_1100   |   64   |
|      tmp_14_reg_1132      |    6   |
|     tmp_1_i4_reg_1115     |    1   |
|   tmp_2_2_mid2_reg_1009   |    3   |
|       tmp_3_reg_1045      |    6   |
|       tmp_5_reg_996       |    6   |
|  tmp_6_0_1_cast_reg_1034  |    6   |
|  tmp_6_0_2_cast_reg_1084  |    6   |
|    tmp_6_cast_reg_1023    |    6   |
|       tmp_6_reg_1095      |    6   |
|    tmp_7_0_1_i_reg_1152   |   32   |
|    tmp_7_0_2_i_reg_1183   |   32   |
|    tmp_7_1_1_i_reg_1219   |   32   |
|    tmp_7_1_2_i_reg_1224   |   32   |
|     tmp_7_1_i_reg_1188    |   32   |
|    tmp_7_2_1_i_reg_1251   |   32   |
|    tmp_7_2_2_i_reg_1262   |   32   |
|     tmp_7_2_i_reg_1246    |   32   |
|      tmp_7_i_reg_1147     |   32   |
|      tmp_9_i_reg_1051     |    1   |
|    tmp_i4_mid2_reg_1015   |    1   |
|    tmp_i_mid2_reg_1001    |    1   |
|      tmp_mid2_reg_989     |    3   |
|  window_0_0_1_3_reg_1068  |   32   |
|    window_0_0_1_reg_881   |   32   |
|  window_0_1_1_4_reg_1073  |   32   |
|    window_0_1_1_reg_887   |   32   |
|  window_0_2_1_5_reg_1137  |   32   |
|    window_0_2_1_reg_893   |   32   |
|  window_1_0_1_6_reg_1142  |   32   |
|    window_1_0_1_reg_899   |   32   |
|    window_1_1_reg_1167    |   32   |
|  window_1_2_1_7_reg_1172  |   32   |
|    window_1_2_1_reg_905   |   32   |
|  window_2_0_1_8_reg_1203  |   32   |
|    window_2_0_1_reg_911   |   32   |
|  window_2_1_1_9_reg_1208  |   32   |
|    window_2_1_1_reg_917   |   32   |
|  window_2_2_1_10_reg_1234 |   32   |
|    window_2_2_1_reg_923   |   32   |
|  x_assign_1_mid2_reg_983  |    3   |
|     x_assign_1_reg_298    |    3   |
|         x_reg_1078        |    3   |
|     y_assign_1_reg_287    |    3   |
+---------------------------+--------+
|           Total           |  1254  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p0  |  10  |   5  |   50   ||    47   |
| grp_access_fu_185 |  p3  |   8  |   5  |   40   ||    41   |
| grp_access_fu_201 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_201 |  p3  |   4  |   4  |   16   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   126  || 7.81895 ||   136   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   27   |    -   |    0   |  1357  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   136  |
|  Register |    -   |    -   |  1254  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   27   |    7   |  1254  |  1493  |
+-----------+--------+--------+--------+--------+
