Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 23:13:02 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax/post_route_timing_summary.rpt
| Design       : softmax
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: inp[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inp[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inp[47] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inp[63] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mode1_max/cmp0_out_stage1_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mode1_max/cmp0_out_stage2_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mode1_max/cmp1_out_stage2_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mode1_max/outp_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode5_ln/ln/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode5_ln/ln/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode5_ln/ln/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode5_ln/ln/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode5_ln/ln/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode5_ln/ln/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode5_ln/ln/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode5_ln/ln/u_FPAddSub/pipe_5_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode5_ln/ln/u_FPAddSub/pipe_5_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode5_ln/ln/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode5_ln/ln/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode5_ln/ln/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 203 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 77 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.526        0.000                      0                 2608        0.099        0.000                      0                 2608        4.230        0.000                       0                  1264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.526        0.000                      0                 2608        0.099        0.000                      0                 2608        4.230        0.000                       0                  1264  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 mode4_adder_tree/outp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode5_ln/ln/fpin_f_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.473ns  (logic 2.391ns (31.995%)  route 5.082ns (68.005%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1263, unset)         0.704     0.704    mode4_adder_tree/clk
    SLICE_X47Y59         FDRE                                         r  mode4_adder_tree/outp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  mode4_adder_tree/outp_reg[0]/Q
                         net (fo=7, routed)           0.299     1.344    mode4_adder_tree/mode4_adder_tree_outp[0]
    SLICE_X44Y59         LUT1 (Prop_lut1_I0_O)        0.097     1.441 r  mode4_adder_tree/fpin_f_reg[14]_i_36/O
                         net (fo=1, routed)           0.225     1.666    mode4_adder_tree/fpin_f_reg[14]_i_36_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     2.098 r  mode4_adder_tree/fpin_f_reg_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000     2.098    mode4_adder_tree/fpin_f_reg_reg[14]_i_24_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.187 r  mode4_adder_tree/fpin_f_reg_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.187    mode4_adder_tree/fpin_f_reg_reg[14]_i_25_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.417 r  mode4_adder_tree/fpin_f_reg_reg[14]_i_26/O[1]
                         net (fo=2, routed)           0.465     2.882    mode4_adder_tree/mode5_ln/value0[10]
    SLICE_X45Y61         LUT5 (Prop_lut5_I4_O)        0.239     3.121 r  mode4_adder_tree/fpin_f_reg[14]_i_13/O
                         net (fo=5, routed)           0.755     3.876    mode4_adder_tree/fpin_f_reg[14]_i_13_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.239     4.115 f  mode4_adder_tree/fpin_f_reg[14]_i_3/O
                         net (fo=10, routed)          0.473     4.588    mode4_adder_tree/fpin_f_reg[14]_i_3_n_0
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.097     4.685 f  mode4_adder_tree/fpin_f_reg[14]_i_4/O
                         net (fo=16, routed)          0.785     5.470    mode4_adder_tree/fpin_f_reg[14]_i_4_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.097     5.567 f  mode4_adder_tree/fxout2_reg_reg_i_41/O
                         net (fo=1, routed)           0.819     6.385    mode4_adder_tree/fxout2_reg_reg_i_41_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.239     6.624 f  mode4_adder_tree/fxout2_reg_reg_i_24/O
                         net (fo=5, routed)           0.453     7.077    mode4_adder_tree/fxout2_reg_reg_i_24_n_0
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.097     7.174 f  mode4_adder_tree/fpin_f_reg[14]_i_18/O
                         net (fo=2, routed)           0.399     7.574    mode4_adder_tree/fpin_f_reg[14]_i_18_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.097     7.671 r  mode4_adder_tree/fpin_f_reg[14]_i_5/O
                         net (fo=3, routed)           0.409     8.080    mode4_adder_tree/fpin_f_reg[14]_i_5_n_0
    SLICE_X42Y64         LUT3 (Prop_lut3_I1_O)        0.097     8.177 r  mode4_adder_tree/fpin_f_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.177    mode5_ln/ln/D[2]
    SLICE_X42Y64         FDRE                                         r  mode5_ln/ln/fpin_f_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1263, unset)         0.669    10.669    mode5_ln/ln/clk
    SLICE_X42Y64         FDRE                                         r  mode5_ln/ln/fpin_f_reg_reg[12]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.069    10.702    mode5_ln/ln/fpin_f_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  2.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mode5_ln/ln/u_FPAddSub/pipe_8_reg[30]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode5_ln/ln/fpout_f_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.176%)  route 0.055ns (22.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1263, unset)         0.411     0.411    mode5_ln/ln/u_FPAddSub/clk
    SLICE_X33Y65         FDRE                                         r  mode5_ln/ln/u_FPAddSub/pipe_8_reg[30]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  mode5_ln/ln/u_FPAddSub/pipe_8_reg[30]__0/Q
                         net (fo=1, routed)           0.055     0.607    mode5_ln/ln/u_FPAddSub/pipe_8[30]
    SLICE_X32Y65         LUT4 (Prop_lut4_I0_O)        0.045     0.652 r  mode5_ln/ln/u_FPAddSub/fpout_f_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.652    mode5_ln/ln/fpout_f[15]
    SLICE_X32Y65         FDRE                                         r  mode5_ln/ln/fpout_f_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1263, unset)         0.432     0.432    mode5_ln/ln/clk
    SLICE_X32Y65         FDRE                                         r  mode5_ln/ln/fpout_f_reg_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.120     0.552    mode5_ln/ln/fpout_f_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X2Y17   mode3_exp/exp1/Mult_out_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X34Y65  mode5_ln/ln/u_FPAddSub/pipe_5_reg[27]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X34Y65  mode5_ln/ln/u_FPAddSub/pipe_5_reg[27]_srl2/CLK



