{"vcs1":{"timestamp_begin":1769429332.853032491, "rt":7.51, "ut":7.11, "st":0.23}}
{"vcselab":{"timestamp_begin":1769429340.414797934, "rt":0.31, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769429340.758603413, "rt":0.23, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769429332.585461779}
{"VCS_COMP_START_TIME": 1769429332.585461779}
{"VCS_COMP_END_TIME": 1769429341.032214627}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 345820}}
{"vcselab": {"peak_mem": 173708}}
