$date
  Sun Aug 23 14:50:59 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_demux $end
$var reg 1 ! i $end
$var reg 2 " s[1:0] $end
$var reg 4 # y[3:0] $end
$scope module uut $end
$var reg 1 $ i $end
$var reg 2 % s[1:0] $end
$var reg 4 & y[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
b00 "
b0001 #
1$
b00 %
b0001 &
#20000000
b01 "
b0010 #
b01 %
b0010 &
#40000000
b10 "
b0100 #
b10 %
b0100 &
#60000000
b11 "
b1000 #
b11 %
b1000 &
#80000000
