# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../rtl_srcs/encoder_8to3.v" \
"../../../../rtl_srcs/encoder_8to3_df.v" \
"../../../../sim_srcs/tb_encoder_8to3.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
