#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcbc470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xca4d60 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0xcba850 .functor NOT 1, L_0xcfc2a0, C4<0>, C4<0>, C4<0>;
L_0xcbafd0 .functor XOR 1, L_0xcfbf40, L_0xcfbfe0, C4<0>, C4<0>;
L_0xcbb4d0 .functor XOR 1, L_0xcbafd0, L_0xcfc130, C4<0>, C4<0>;
v0xceac70_0 .net *"_ivl_10", 0 0, L_0xcfc130;  1 drivers
v0xcead70_0 .net *"_ivl_12", 0 0, L_0xcbb4d0;  1 drivers
v0xceae50_0 .net *"_ivl_2", 0 0, L_0xcfbea0;  1 drivers
v0xceaf10_0 .net *"_ivl_4", 0 0, L_0xcfbf40;  1 drivers
v0xceaff0_0 .net *"_ivl_6", 0 0, L_0xcfbfe0;  1 drivers
v0xceb120_0 .net *"_ivl_8", 0 0, L_0xcbafd0;  1 drivers
v0xceb200_0 .var "clk", 0 0;
v0xceb2a0_0 .net "in", 0 0, v0xce9b10_0;  1 drivers
v0xceb340_0 .net "out_dut", 0 0, L_0xcfbd60;  1 drivers
v0xceb470_0 .net "out_ref", 0 0, L_0xcfbbd0;  1 drivers
v0xceb510_0 .net "reset", 0 0, v0xce9be0_0;  1 drivers
v0xceb5b0_0 .var/2u "stats1", 159 0;
v0xceb650_0 .var/2u "strobe", 0 0;
v0xceb710_0 .net "tb_match", 0 0, L_0xcfc2a0;  1 drivers
v0xceb7b0_0 .net "tb_mismatch", 0 0, L_0xcba850;  1 drivers
v0xceb850_0 .net "wavedrom_enable", 0 0, v0xce9d80_0;  1 drivers
v0xceb920_0 .net "wavedrom_title", 511 0, v0xce9e70_0;  1 drivers
L_0xcfbea0 .concat [ 1 0 0 0], L_0xcfbbd0;
L_0xcfbf40 .concat [ 1 0 0 0], L_0xcfbbd0;
L_0xcfbfe0 .concat [ 1 0 0 0], L_0xcfbd60;
L_0xcfc130 .concat [ 1 0 0 0], L_0xcfbbd0;
L_0xcfc2a0 .cmp/eeq 1, L_0xcfbea0, L_0xcbb4d0;
S_0xca4ef0 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0xca4d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0xcc5fd0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xcc6010 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
v0xcbedf0_0 .net *"_ivl_0", 31 0, L_0xceba20;  1 drivers
L_0x7fa5060c2018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xcbefe0_0 .net *"_ivl_3", 30 0, L_0x7fa5060c2018;  1 drivers
L_0x7fa5060c2060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xcba3c0_0 .net/2u *"_ivl_4", 31 0, L_0x7fa5060c2060;  1 drivers
v0xcba660_0 .net "clk", 0 0, v0xceb200_0;  1 drivers
v0xcba920_0 .net "in", 0 0, v0xce9b10_0;  alias, 1 drivers
v0xcbb120_0 .var "next", 0 0;
v0xcbb5e0_0 .net "out", 0 0, L_0xcfbbd0;  alias, 1 drivers
v0xce8b10_0 .net "reset", 0 0, v0xce9be0_0;  alias, 1 drivers
v0xce8bd0_0 .var "state", 0 0;
E_0xca29e0 .event posedge, v0xcba660_0;
E_0xca2780 .event anyedge, v0xce8bd0_0, v0xcba920_0;
L_0xceba20 .concat [ 1 31 0 0], v0xce8bd0_0, L_0x7fa5060c2018;
L_0xcfbbd0 .cmp/eq 32, L_0xceba20, L_0x7fa5060c2060;
S_0xce8da0 .scope module, "stim1" "stimulus_gen" 3 137, 3 32 0, S_0xca4d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0xce9a40_0 .net "clk", 0 0, v0xceb200_0;  alias, 1 drivers
v0xce9b10_0 .var "in", 0 0;
v0xce9be0_0 .var "reset", 0 0;
v0xce9ce0_0 .net "tb_match", 0 0, L_0xcfc2a0;  alias, 1 drivers
v0xce9d80_0 .var "wavedrom_enable", 0 0;
v0xce9e70_0 .var "wavedrom_title", 511 0;
E_0xc8b9f0/0 .event negedge, v0xcba660_0;
E_0xc8b9f0/1 .event posedge, v0xcba660_0;
E_0xc8b9f0 .event/or E_0xc8b9f0/0, E_0xc8b9f0/1;
S_0xce9040 .scope task, "reset_test" "reset_test" 3 40, 3 40 0, S_0xce8da0;
 .timescale -12 -12;
v0xce9280_0 .var/2u "arfail", 0 0;
v0xce9360_0 .var "async", 0 0;
v0xce9420_0 .var/2u "datafail", 0 0;
v0xce94c0_0 .var/2u "srfail", 0 0;
E_0xccb210 .event negedge, v0xcba660_0;
TD_tb.stim1.reset_test ;
    %wait E_0xca29e0;
    %wait E_0xca29e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xce9be0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xca29e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xccb210;
    %load/vec4 v0xce9ce0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xce9420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xce9be0_0, 0;
    %wait E_0xca29e0;
    %load/vec4 v0xce9ce0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xce9280_0, 0, 1;
    %wait E_0xca29e0;
    %load/vec4 v0xce9ce0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xce94c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xce9be0_0, 0;
    %load/vec4 v0xce94c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 54 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xce9280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xce9360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xce9420_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xce9360_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 56 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xce9580 .scope task, "wavedrom_start" "wavedrom_start" 3 67, 3 67 0, S_0xce8da0;
 .timescale -12 -12;
v0xce9780_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xce9860 .scope task, "wavedrom_stop" "wavedrom_stop" 3 70, 3 70 0, S_0xce8da0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xce9fd0 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0xca4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
enum0xc8da90 .enum4 (2)
   "A" 2'b00,
   "B" 2'b01
 ;
L_0x7fa5060c20a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xcea310_0 .net/2u *"_ivl_0", 1 0, L_0x7fa5060c20a8;  1 drivers
v0xcea410_0 .net "clk", 0 0, v0xceb200_0;  alias, 1 drivers
v0xcea520_0 .net "in", 0 0, v0xce9b10_0;  alias, 1 drivers
v0xcea610_0 .var "next_state", 1 0;
v0xcea6b0_0 .net "out", 0 0, L_0xcfbd60;  alias, 1 drivers
v0xcea7c0_0 .net "reset", 0 0, v0xce9be0_0;  alias, 1 drivers
v0xcea8b0_0 .var "state", 1 0;
E_0xca2f00 .event posedge, v0xce8b10_0, v0xcba660_0;
E_0xcea290 .event anyedge, v0xcea8b0_0, v0xcba920_0;
L_0xcfbd60 .cmp/eq 2, v0xcea8b0_0, L_0x7fa5060c20a8;
S_0xceaa10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0xca4d60;
 .timescale -12 -12;
E_0xceabf0 .event anyedge, v0xceb650_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xceb650_0;
    %nor/r;
    %assign/vec4 v0xceb650_0, 0;
    %wait E_0xceabf0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xce8da0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xce9be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xce9b10_0, 0;
    %wait E_0xca29e0;
    %wait E_0xca29e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xce9be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xce9b10_0, 0;
    %wait E_0xca29e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xce9b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xce9360_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xce9040;
    %join;
    %wait E_0xca29e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xce9b10_0, 0;
    %wait E_0xca29e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xce9b10_0, 0;
    %wait E_0xca29e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xce9b10_0, 0;
    %wait E_0xca29e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xce9b10_0, 0;
    %wait E_0xca29e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xce9b10_0, 0;
    %wait E_0xccb210;
    %fork TD_tb.stim1.wavedrom_stop, S_0xce9860;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc8b9f0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xce9b10_0, 0;
    %vpi_func 3 93 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xce9be0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xca4ef0;
T_5 ;
Ewait_0 .event/or E_0xca2780, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xce8bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0xcba920_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v0xcbb120_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0xcba920_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0xcbb120_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xca4ef0;
T_6 ;
    %wait E_0xca29e0;
    %load/vec4 v0xce8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xce8bd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xcbb120_0;
    %assign/vec4 v0xce8bd0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xce9fd0;
T_7 ;
Ewait_1 .event/or E_0xcea290, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xcea8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xcea610_0, 0, 2;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0xcea520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xcea610_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xcea610_0, 0, 2;
T_7.5 ;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0xcea520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xcea610_0, 0, 2;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xcea610_0, 0, 2;
T_7.7 ;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xce9fd0;
T_8 ;
    %wait E_0xca2f00;
    %load/vec4 v0xcea7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xcea8b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xcea610_0;
    %assign/vec4 v0xcea8b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xca4d60;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xceb200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xceb650_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xca4d60;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xceb200_0;
    %inv;
    %store/vec4 v0xceb200_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xca4d60;
T_11 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0xce9a40_0, v0xceb7b0_0, v0xceb200_0, v0xceb2a0_0, v0xceb510_0, v0xceb470_0, v0xceb340_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xca4d60;
T_12 ;
    %load/vec4 v0xceb5b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xceb5b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xceb5b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_12.1 ;
    %load/vec4 v0xceb5b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xceb5b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xceb5b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xceb5b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xca4d60;
T_13 ;
    %wait E_0xc8b9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xceb5b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xceb5b0_0, 4, 32;
    %load/vec4 v0xceb710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xceb5b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xceb5b0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xceb5b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xceb5b0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xceb470_0;
    %load/vec4 v0xceb470_0;
    %load/vec4 v0xceb340_0;
    %xor;
    %load/vec4 v0xceb470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xceb5b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xceb5b0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xceb5b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xceb5b0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm1s/fsm1s_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/fsm1s/iter0/response25/top_module.sv";
