Source Block: hdl/library/axi_ad9361/axi_ad9361.v@322:332@HdlIdDef
  wire    [ 7:0]  tdd_status_s;

  wire            dac_valid_i0_s;
  wire            dac_valid_q0_s;
  wire            dac_valid_i1_s;
  wire            dac_valid_q1_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

Diff Content:
- 327   wire            dac_valid_q1_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/axi_ad9361.v@321:331
  wire            tdd_tx_rf_en_s;
  wire    [ 7:0]  tdd_status_s;

  wire            dac_valid_i0_s;
  wire            dac_valid_q0_s;
  wire            dac_valid_i1_s;
  wire            dac_valid_q1_s;

  // signal name changes

  assign up_clk = s_axi_aclk;

Clone Blocks 2:
hdl/library/axi_ad9361/axi_ad9361.v@320:330
  wire            tdd_rx_rf_en_s;
  wire            tdd_tx_rf_en_s;
  wire    [ 7:0]  tdd_status_s;

  wire            dac_valid_i0_s;
  wire            dac_valid_q0_s;
  wire            dac_valid_i1_s;
  wire            dac_valid_q1_s;

  // signal name changes


