Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 08:03:57 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/control/post_route_timing.rpt
| Design       : control
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
FSM_sequential_state_reg[1]/C  FSM_sequential_state_reg[0]/D  7.473         
FSM_sequential_state_reg[1]/C  FSM_sequential_state_reg[1]/D  7.682         
FSM_sequential_state_reg[1]/C  FSM_sequential_state_reg[2]/D  7.689         
FSM_sequential_state_reg[2]/C  start_mat_mul_reg/D            8.151         
FSM_sequential_state_reg[2]/C  done_tpu_reg/D                 8.784         



