#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Dec  7 22:34:13 2023
# Process ID: 3299218
# Current directory: /home/user/vivado_project
# Command line: vivado -mode tcl
# Log file: /home/user/vivado_project/vivado.log
# Journal file: /home/user/vivado_project/vivado.jou
# Running On: user-System-Product-Name, OS: Linux, CPU Frequency: 5415.361 MHz, CPU Physical cores: 24, Host memory: 134858 MB
#-----------------------------------------------------------
read_verilog rtl.v 
/home/user/vivado_project/rtl.v
synth_design -top top
Command: synth_design -top top
Starting synth_design
Using part: xc7k70tfbv676-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3300520
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1701.633 ; gain = 364.773 ; free physical = 5077 ; free virtual = 99985
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module22' [/home/user/vivado_project/rtl.v:657]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module27' [/home/user/vivado_project/rtl.v:4101]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-6090] variable 'reg61' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4538]
WARNING: [Synth 8-6090] variable 'reg61' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4550]
WARNING: [Synth 8-6090] variable 'reg91' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4654]
WARNING: [Synth 8-6090] variable 'reg91' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4664]
WARNING: [Synth 8-6090] variable 'reg91' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4654]
WARNING: [Synth 8-6090] variable 'reg91' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4664]
WARNING: [Synth 8-6090] variable 'reg114' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4724]
WARNING: [Synth 8-6090] variable 'reg114' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:4730]
INFO: [Synth 8-6155] done synthesizing module 'module27' (0#1) [/home/user/vivado_project/rtl.v:4101]
WARNING: [Synth 8-689] width (15) of port connection 'wire31' does not match port width (10) of module 'module27' [/home/user/vivado_project/rtl.v:1035]
WARNING: [Synth 8-689] width (17) of port connection 'y' does not match port width (1635) of module 'module27' [/home/user/vivado_project/rtl.v:1035]
WARNING: [Synth 8-689] width (21) of port connection 'wire29' does not match port width (14) of module 'module27' [/home/user/vivado_project/rtl.v:1035]
WARNING: [Synth 8-6090] variable 'reg178' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:1059]
WARNING: [Synth 8-6090] variable 'reg178' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:1059]
INFO: [Synth 8-6157] synthesizing module 'module204' [/home/user/vivado_project/rtl.v:3480]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-6090] variable 'reg264' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3893]
WARNING: [Synth 8-6090] variable 'reg265' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3894]
WARNING: [Synth 8-6090] variable 'reg264' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3900]
WARNING: [Synth 8-6090] variable 'reg265' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3901]
WARNING: [Synth 8-6090] variable 'reg264' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3893]
WARNING: [Synth 8-6090] variable 'reg265' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3894]
WARNING: [Synth 8-6090] variable 'reg264' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3900]
WARNING: [Synth 8-6090] variable 'reg265' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3901]
INFO: [Synth 8-6155] done synthesizing module 'module204' (0#1) [/home/user/vivado_project/rtl.v:3480]
WARNING: [Synth 8-689] width (13) of port connection 'y' does not match port width (1335) of module 'module204' [/home/user/vivado_project/rtl.v:1185]
WARNING: [Synth 8-689] width (21) of port connection 'wire206' does not match port width (3) of module 'module204' [/home/user/vivado_project/rtl.v:1185]
WARNING: [Synth 8-689] width (18) of port connection 'wire207' does not match port width (10) of module 'module204' [/home/user/vivado_project/rtl.v:1185]
INFO: [Synth 8-6157] synthesizing module 'module326' [/home/user/vivado_project/rtl.v:3202]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module326' (0#1) [/home/user/vivado_project/rtl.v:3202]
WARNING: [Synth 8-689] width (13) of port connection 'y' does not match port width (617) of module 'module326' [/home/user/vivado_project/rtl.v:1196]
WARNING: [Synth 8-689] width (22) of port connection 'wire331' does not match port width (14) of module 'module326' [/home/user/vivado_project/rtl.v:1196]
WARNING: [Synth 8-689] width (18) of port connection 'wire330' does not match port width (6) of module 'module326' [/home/user/vivado_project/rtl.v:1196]
WARNING: [Synth 8-689] width (17) of port connection 'wire329' does not match port width (8) of module 'module326' [/home/user/vivado_project/rtl.v:1196]
WARNING: [Synth 8-689] width (15) of port connection 'wire328' does not match port width (9) of module 'module326' [/home/user/vivado_project/rtl.v:1196]
INFO: [Synth 8-6157] synthesizing module 'module385' [/home/user/vivado_project/rtl.v:1638]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2413]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2413]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2413]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2413]
WARNING: [Synth 8-6090] variable 'reg467' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2500]
WARNING: [Synth 8-6090] variable 'reg468' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2501]
WARNING: [Synth 8-6090] variable 'reg469' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2502]
WARNING: [Synth 8-6090] variable 'reg470' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2503]
WARNING: [Synth 8-6090] variable 'reg467' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2507]
WARNING: [Synth 8-6090] variable 'reg468' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2511]
WARNING: [Synth 8-6090] variable 'reg469' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2513]
WARNING: [Synth 8-6090] variable 'reg470' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2514]
WARNING: [Synth 8-6090] variable 'reg467' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2500]
WARNING: [Synth 8-6090] variable 'reg468' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2501]
WARNING: [Synth 8-6090] variable 'reg469' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2502]
WARNING: [Synth 8-6090] variable 'reg470' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2503]
WARNING: [Synth 8-6090] variable 'reg467' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2507]
WARNING: [Synth 8-6090] variable 'reg468' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2511]
WARNING: [Synth 8-6090] variable 'reg469' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2513]
WARNING: [Synth 8-6090] variable 'reg470' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2514]
WARNING: [Synth 8-6090] variable 'reg518' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2655]
WARNING: [Synth 8-6090] variable 'reg519' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2657]
WARNING: [Synth 8-6090] variable 'reg518' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2663]
WARNING: [Synth 8-6090] variable 'reg519' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2664]
WARNING: [Synth 8-6090] variable 'reg518' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2655]
WARNING: [Synth 8-6090] variable 'reg519' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2657]
WARNING: [Synth 8-6090] variable 'reg518' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2663]
WARNING: [Synth 8-6090] variable 'reg519' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2664]
WARNING: [Synth 8-6090] variable 'reg518' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2655]
WARNING: [Synth 8-6090] variable 'reg519' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2657]
WARNING: [Synth 8-6090] variable 'reg518' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2663]
WARNING: [Synth 8-6090] variable 'reg519' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:2664]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2818]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2818]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2824]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2824]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2824]
INFO: [Synth 8-6155] done synthesizing module 'module385' (0#1) [/home/user/vivado_project/rtl.v:1638]
WARNING: [Synth 8-689] width (22) of port connection 'wire390' does not match port width (8) of module 'module385' [/home/user/vivado_project/rtl.v:1197]
WARNING: [Synth 8-689] width (14) of port connection 'y' does not match port width (3393) of module 'module385' [/home/user/vivado_project/rtl.v:1197]
WARNING: [Synth 8-6090] variable 'reg686' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:1246]
WARNING: [Synth 8-6090] variable 'reg686' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:1252]
WARNING: [Synth 8-6090] variable 'reg686' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:1246]
WARNING: [Synth 8-6090] variable 'reg686' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:1252]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (617) of module 'module326' [/home/user/vivado_project/rtl.v:1437]
WARNING: [Synth 8-689] width (16) of port connection 'wire330' does not match port width (6) of module 'module326' [/home/user/vivado_project/rtl.v:1437]
WARNING: [Synth 8-689] width (22) of port connection 'wire329' does not match port width (8) of module 'module326' [/home/user/vivado_project/rtl.v:1437]
WARNING: [Synth 8-689] width (17) of port connection 'wire327' does not match port width (6) of module 'module326' [/home/user/vivado_project/rtl.v:1437]
WARNING: [Synth 8-689] width (22) of port connection 'wire389' does not match port width (21) of module 'module385' [/home/user/vivado_project/rtl.v:1439]
WARNING: [Synth 8-689] width (18) of port connection 'y' does not match port width (3393) of module 'module385' [/home/user/vivado_project/rtl.v:1439]
WARNING: [Synth 8-689] width (20) of port connection 'wire386' does not match port width (12) of module 'module385' [/home/user/vivado_project/rtl.v:1439]
WARNING: [Synth 8-689] width (11) of port connection 'wire390' does not match port width (8) of module 'module385' [/home/user/vivado_project/rtl.v:1439]
WARNING: [Synth 8-689] width (19) of port connection 'wire387' does not match port width (15) of module 'module385' [/home/user/vivado_project/rtl.v:1439]
WARNING: [Synth 8-6090] variable 'reg778' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:1483]
WARNING: [Synth 8-6090] variable 'reg778' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:1487]
INFO: [Synth 8-6155] done synthesizing module 'module22' (0#1) [/home/user/vivado_project/rtl.v:657]
WARNING: [Synth 8-689] width (10) of port connection 'y' does not match port width (2185) of module 'module22' [/home/user/vivado_project/rtl.v:311]
WARNING: [Synth 8-689] width (17) of port connection 'wire25' does not match port width (15) of module 'module22' [/home/user/vivado_project/rtl.v:311]
WARNING: [Synth 8-689] width (13) of port connection 'wire23' does not match port width (9) of module 'module22' [/home/user/vivado_project/rtl.v:311]
WARNING: [Synth 8-689] width (19) of port connection 'wire206' does not match port width (3) of module 'module204' [/home/user/vivado_project/rtl.v:404]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (1335) of module 'module204' [/home/user/vivado_project/rtl.v:404]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (617) of module 'module326' [/home/user/vivado_project/rtl.v:493]
WARNING: [Synth 8-689] width (17) of port connection 'wire329' does not match port width (8) of module 'module326' [/home/user/vivado_project/rtl.v:493]
WARNING: [Synth 8-689] width (22) of port connection 'wire327' does not match port width (6) of module 'module326' [/home/user/vivado_project/rtl.v:493]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (1335) of module 'module204' [/home/user/vivado_project/rtl.v:494]
WARNING: [Synth 8-689] width (12) of port connection 'wire207' does not match port width (10) of module 'module204' [/home/user/vivado_project/rtl.v:494]
WARNING: [Synth 8-689] width (22) of port connection 'wire206' does not match port width (3) of module 'module204' [/home/user/vivado_project/rtl.v:494]
WARNING: [Synth 8-689] width (22) of port connection 'wire205' does not match port width (21) of module 'module204' [/home/user/vivado_project/rtl.v:494]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:547]
WARNING: [Synth 8-6090] variable 'reg905' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:597]
WARNING: [Synth 8-6090] variable 'reg905' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:607]
WARNING: [Synth 8-6090] variable 'reg905' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:597]
WARNING: [Synth 8-6090] variable 'reg905' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:607]
WARNING: [Synth 8-6090] variable 'reg905' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:597]
WARNING: [Synth 8-6090] variable 'reg905' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:607]
WARNING: [Synth 8-689] width (19) of port connection 'y' does not match port width (1635) of module 'module27' [/home/user/vivado_project/rtl.v:637]
WARNING: [Synth 8-689] width (18) of port connection 'wire32' does not match port width (9) of module 'module27' [/home/user/vivado_project/rtl.v:637]
WARNING: [Synth 8-689] width (18) of port connection 'wire31' does not match port width (10) of module 'module27' [/home/user/vivado_project/rtl.v:637]
WARNING: [Synth 8-689] width (18) of port connection 'wire28' does not match port width (5) of module 'module27' [/home/user/vivado_project/rtl.v:637]
WARNING: [Synth 8-689] width (10) of port connection 'wire328' does not match port width (9) of module 'module326' [/home/user/vivado_project/rtl.v:641]
WARNING: [Synth 8-689] width (16) of port connection 'wire327' does not match port width (6) of module 'module326' [/home/user/vivado_project/rtl.v:641]
WARNING: [Synth 8-689] width (12) of port connection 'wire330' does not match port width (6) of module 'module326' [/home/user/vivado_project/rtl.v:641]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (617) of module 'module326' [/home/user/vivado_project/rtl.v:641]
WARNING: [Synth 8-689] width (20) of port connection 'wire331' does not match port width (14) of module 'module326' [/home/user/vivado_project/rtl.v:641]
WARNING: [Synth 8-689] width (14) of port connection 'wire329' does not match port width (8) of module 'module326' [/home/user/vivado_project/rtl.v:641]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg157_reg was removed.  [/home/user/vivado_project/rtl.v:4265]
WARNING: [Synth 8-6014] Unused sequential element reg159_reg was removed.  [/home/user/vivado_project/rtl.v:4263]
WARNING: [Synth 8-6014] Unused sequential element reg160_reg was removed.  [/home/user/vivado_project/rtl.v:4262]
WARNING: [Synth 8-6014] Unused sequential element reg161_reg was removed.  [/home/user/vivado_project/rtl.v:4261]
WARNING: [Synth 8-6014] Unused sequential element reg162_reg was removed.  [/home/user/vivado_project/rtl.v:4260]
WARNING: [Synth 8-6014] Unused sequential element reg163_reg was removed.  [/home/user/vivado_project/rtl.v:4259]
WARNING: [Synth 8-6014] Unused sequential element reg164_reg was removed.  [/home/user/vivado_project/rtl.v:4258]
WARNING: [Synth 8-6014] Unused sequential element reg165_reg was removed.  [/home/user/vivado_project/rtl.v:4257]
WARNING: [Synth 8-6014] Unused sequential element reg310_reg was removed.  [/home/user/vivado_project/rtl.v:3608]
WARNING: [Synth 8-6014] Unused sequential element reg312_reg was removed.  [/home/user/vivado_project/rtl.v:3606]
WARNING: [Synth 8-6014] Unused sequential element reg313_reg was removed.  [/home/user/vivado_project/rtl.v:3605]
WARNING: [Synth 8-6014] Unused sequential element reg314_reg was removed.  [/home/user/vivado_project/rtl.v:3604]
WARNING: [Synth 8-6014] Unused sequential element reg315_reg was removed.  [/home/user/vivado_project/rtl.v:3603]
WARNING: [Synth 8-6014] Unused sequential element reg378_reg was removed.  [/home/user/vivado_project/rtl.v:3267]
WARNING: [Synth 8-6014] Unused sequential element reg379_reg was removed.  [/home/user/vivado_project/rtl.v:3266]
WARNING: [Synth 8-6014] Unused sequential element reg644_reg was removed.  [/home/user/vivado_project/rtl.v:1971]
WARNING: [Synth 8-6014] Unused sequential element reg645_reg was removed.  [/home/user/vivado_project/rtl.v:1970]
WARNING: [Synth 8-6014] Unused sequential element reg646_reg was removed.  [/home/user/vivado_project/rtl.v:1969]
WARNING: [Synth 8-6014] Unused sequential element reg647_reg was removed.  [/home/user/vivado_project/rtl.v:1968]
WARNING: [Synth 8-6014] Unused sequential element reg648_reg was removed.  [/home/user/vivado_project/rtl.v:1967]
WARNING: [Synth 8-6014] Unused sequential element reg649_reg was removed.  [/home/user/vivado_project/rtl.v:1966]
WARNING: [Synth 8-6014] Unused sequential element reg650_reg was removed.  [/home/user/vivado_project/rtl.v:1965]
WARNING: [Synth 8-6014] Unused sequential element reg651_reg was removed.  [/home/user/vivado_project/rtl.v:1964]
WARNING: [Synth 8-6014] Unused sequential element reg654_reg was removed.  [/home/user/vivado_project/rtl.v:1961]
WARNING: [Synth 8-6014] Unused sequential element reg655_reg was removed.  [/home/user/vivado_project/rtl.v:1960]
WARNING: [Synth 8-6014] Unused sequential element reg656_reg was removed.  [/home/user/vivado_project/rtl.v:1959]
WARNING: [Synth 8-6014] Unused sequential element reg657_reg was removed.  [/home/user/vivado_project/rtl.v:1958]
WARNING: [Synth 8-6014] Unused sequential element reg659_reg was removed.  [/home/user/vivado_project/rtl.v:1956]
WARNING: [Synth 8-6014] Unused sequential element reg660_reg was removed.  [/home/user/vivado_project/rtl.v:1955]
WARNING: [Synth 8-6014] Unused sequential element reg661_reg was removed.  [/home/user/vivado_project/rtl.v:1954]
WARNING: [Synth 8-6014] Unused sequential element reg662_reg was removed.  [/home/user/vivado_project/rtl.v:1953]
WARNING: [Synth 8-6014] Unused sequential element reg663_reg was removed.  [/home/user/vivado_project/rtl.v:1952]
WARNING: [Synth 8-6014] Unused sequential element reg664_reg was removed.  [/home/user/vivado_project/rtl.v:1951]
WARNING: [Synth 8-6014] Unused sequential element reg665_reg was removed.  [/home/user/vivado_project/rtl.v:1950]
WARNING: [Synth 8-6014] Unused sequential element reg667_reg was removed.  [/home/user/vivado_project/rtl.v:1948]
WARNING: [Synth 8-6014] Unused sequential element reg668_reg was removed.  [/home/user/vivado_project/rtl.v:1947]
WARNING: [Synth 8-6014] Unused sequential element reg669_reg was removed.  [/home/user/vivado_project/rtl.v:1946]
WARNING: [Synth 8-6014] Unused sequential element reg670_reg was removed.  [/home/user/vivado_project/rtl.v:1945]
WARNING: [Synth 8-6014] Unused sequential element reg671_reg was removed.  [/home/user/vivado_project/rtl.v:1944]
WARNING: [Synth 8-6014] Unused sequential element reg672_reg was removed.  [/home/user/vivado_project/rtl.v:1943]
WARNING: [Synth 8-6014] Unused sequential element reg804_reg was removed.  [/home/user/vivado_project/rtl.v:862]
WARNING: [Synth 8-6014] Unused sequential element reg805_reg was removed.  [/home/user/vivado_project/rtl.v:861]
WARNING: [Synth 8-6014] Unused sequential element reg806_reg was removed.  [/home/user/vivado_project/rtl.v:860]
WARNING: [Synth 8-6014] Unused sequential element reg807_reg was removed.  [/home/user/vivado_project/rtl.v:859]
WARNING: [Synth 8-6014] Unused sequential element reg808_reg was removed.  [/home/user/vivado_project/rtl.v:858]
WARNING: [Synth 8-6014] Unused sequential element reg810_reg was removed.  [/home/user/vivado_project/rtl.v:855]
WARNING: [Synth 8-6014] Unused sequential element reg811_reg was removed.  [/home/user/vivado_project/rtl.v:854]
WARNING: [Synth 8-6014] Unused sequential element reg813_reg was removed.  [/home/user/vivado_project/rtl.v:852]
WARNING: [Synth 8-6014] Unused sequential element reg814_reg was removed.  [/home/user/vivado_project/rtl.v:851]
WARNING: [Synth 8-6014] Unused sequential element reg815_reg was removed.  [/home/user/vivado_project/rtl.v:850]
WARNING: [Synth 8-6014] Unused sequential element reg920_reg was removed.  [/home/user/vivado_project/rtl.v:147]
WARNING: [Synth 8-6014] Unused sequential element reg926_reg was removed.  [/home/user/vivado_project/rtl.v:145]
WARNING: [Synth 8-6014] Unused sequential element reg11_reg was removed.  [/home/user/vivado_project/rtl.v:199]
WARNING: [Synth 8-3917] design top has port y[1633] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1632] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1631] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1630] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1629] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1628] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1627] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1626] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1625] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1624] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1623] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1622] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1621] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1620] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1619] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1618] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1617] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1616] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1554] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1553] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1552] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1551] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1550] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1549] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1548] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1547] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1546] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1545] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1544] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1543] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1542] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1541] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1540] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1539] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1538] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1525] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1524] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1523] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1522] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1521] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1520] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1519] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1518] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1517] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1516] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1515] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1514] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1513] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1512] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1428] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1427] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1426] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1425] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1424] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1423] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1422] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1421] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1420] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1419] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1418] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1417] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1416] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1415] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1414] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1413] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1412] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1411] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1213] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1212] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1211] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1210] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1209] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1208] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1207] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1206] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1205] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1204] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1203] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1202] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1201] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1200] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1199] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1198] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1197] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1196] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1195] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1194] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1193] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1192] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1191] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1190] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1189] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1188] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1187] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1186] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1185] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1184] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1183] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1182] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1181] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port wire207[9] in module module204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire207[8] in module module204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire207[7] in module module204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire207[6] in module module204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire207[5] in module module204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire207[4] in module module204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire207[3] in module module204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire207[2] in module module204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire207[1] in module module204 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire207[0] in module module204 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1821.602 ; gain = 484.742 ; free physical = 4966 ; free virtual = 99882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.414 ; gain = 502.555 ; free physical = 5862 ; free virtual = 100798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.418 ; gain = 510.559 ; free physical = 5983 ; free virtual = 100918
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'forvar34' [/home/user/vivado_project/rtl.v:4392]
WARNING: [Synth 8-327] inferring latch for variable 'forvar40' [/home/user/vivado_project/rtl.v:4390]
WARNING: [Synth 8-327] inferring latch for variable 'forvar48' [/home/user/vivado_project/rtl.v:4382]
WARNING: [Synth 8-327] inferring latch for variable 'forvar71' [/home/user/vivado_project/rtl.v:4358]
WARNING: [Synth 8-327] inferring latch for variable 'forvar66' [/home/user/vivado_project/rtl.v:4351]
WARNING: [Synth 8-327] inferring latch for variable 'forvar68' [/home/user/vivado_project/rtl.v:4350]
WARNING: [Synth 8-327] inferring latch for variable 'forvar144' [/home/user/vivado_project/rtl.v:4277]
WARNING: [Synth 8-327] inferring latch for variable 'forvar148' [/home/user/vivado_project/rtl.v:4271]
WARNING: [Synth 8-327] inferring latch for variable 'forvar233' [/home/user/vivado_project/rtl.v:3686]
WARNING: [Synth 8-327] inferring latch for variable 'forvar291' [/home/user/vivado_project/rtl.v:3628]
WARNING: [Synth 8-327] inferring latch for variable 'forvar339' [/home/user/vivado_project/rtl.v:3309]
WARNING: [Synth 8-327] inferring latch for variable 'forvar338' [/home/user/vivado_project/rtl.v:3307]
WARNING: [Synth 8-327] inferring latch for variable 'forvar340' [/home/user/vivado_project/rtl.v:3305]
WARNING: [Synth 8-327] inferring latch for variable 'forvar343' [/home/user/vivado_project/rtl.v:3302]
WARNING: [Synth 8-327] inferring latch for variable 'forvar393' [/home/user/vivado_project/rtl.v:2234]
WARNING: [Synth 8-327] inferring latch for variable 'forvar428' [/home/user/vivado_project/rtl.v:2198]
WARNING: [Synth 8-327] inferring latch for variable 'forvar433' [/home/user/vivado_project/rtl.v:2193]
WARNING: [Synth 8-327] inferring latch for variable 'forvar437' [/home/user/vivado_project/rtl.v:2189]
WARNING: [Synth 8-327] inferring latch for variable 'forvar441' [/home/user/vivado_project/rtl.v:2185]
WARNING: [Synth 8-327] inferring latch for variable 'forvar429' [/home/user/vivado_project/rtl.v:2179]
WARNING: [Synth 8-327] inferring latch for variable 'forvar432' [/home/user/vivado_project/rtl.v:2178]
WARNING: [Synth 8-327] inferring latch for variable 'forvar438' [/home/user/vivado_project/rtl.v:2175]
WARNING: [Synth 8-327] inferring latch for variable 'forvar488' [/home/user/vivado_project/rtl.v:2131]
WARNING: [Synth 8-327] inferring latch for variable 'forvar493' [/home/user/vivado_project/rtl.v:2126]
WARNING: [Synth 8-327] inferring latch for variable 'forvar495' [/home/user/vivado_project/rtl.v:2124]
WARNING: [Synth 8-327] inferring latch for variable 'forvar524' [/home/user/vivado_project/rtl.v:2095]
WARNING: [Synth 8-327] inferring latch for variable 'forvar529' [/home/user/vivado_project/rtl.v:2082]
WARNING: [Synth 8-327] inferring latch for variable 'forvar533' [/home/user/vivado_project/rtl.v:2081]
WARNING: [Synth 8-327] inferring latch for variable 'forvar537' [/home/user/vivado_project/rtl.v:2079]
WARNING: [Synth 8-327] inferring latch for variable 'forvar542' [/home/user/vivado_project/rtl.v:2074]
WARNING: [Synth 8-327] inferring latch for variable 'forvar549' [/home/user/vivado_project/rtl.v:2067]
WARNING: [Synth 8-327] inferring latch for variable 'forvar560' [/home/user/vivado_project/rtl.v:2050]
WARNING: [Synth 8-327] inferring latch for variable 'forvar628' [/home/user/vivado_project/rtl.v:1987]
WARNING: [Synth 8-327] inferring latch for variable 'forvar630' [/home/user/vivado_project/rtl.v:1985]
WARNING: [Synth 8-327] inferring latch for variable 'forvar192' [/home/user/vivado_project/rtl.v:1001]
WARNING: [Synth 8-327] inferring latch for variable 'forvar195' [/home/user/vivado_project/rtl.v:1000]
WARNING: [Synth 8-327] inferring latch for variable 'forvar199' [/home/user/vivado_project/rtl.v:999]
WARNING: [Synth 8-327] inferring latch for variable 'forvar679' [/home/user/vivado_project/rtl.v:981]
WARNING: [Synth 8-327] inferring latch for variable 'forvar711' [/home/user/vivado_project/rtl.v:951]
WARNING: [Synth 8-327] inferring latch for variable 'forvar820' [/home/user/vivado_project/rtl.v:220]
WARNING: [Synth 8-327] inferring latch for variable 'forvar819' [/home/user/vivado_project/rtl.v:212]
WARNING: [Synth 8-327] inferring latch for variable 'forvar824' [/home/user/vivado_project/rtl.v:221]
WARNING: [Synth 8-327] inferring latch for variable 'forvar900' [/home/user/vivado_project/rtl.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'forvar890' [/home/user/vivado_project/rtl.v:165]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1872.340 ; gain = 535.480 ; free physical = 5950 ; free virtual = 100884
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  144 Bit       Adders := 2     
	   3 Input  128 Bit       Adders := 2     
	   2 Input   56 Bit       Adders := 2     
	   4 Input   22 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 3     
	   3 Input   17 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 6     
	   3 Input   16 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 5     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 4     
	   3 Input    3 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input    144 Bit         XORs := 1     
	   2 Input    128 Bit         XORs := 2     
	   2 Input     35 Bit         XORs := 3     
	   2 Input     29 Bit         XORs := 1     
	   2 Input     22 Bit         XORs := 5     
	   2 Input     21 Bit         XORs := 9     
	   2 Input     20 Bit         XORs := 13    
	   2 Input     19 Bit         XORs := 5     
	   2 Input     18 Bit         XORs := 4     
	   2 Input     17 Bit         XORs := 12    
	   2 Input     16 Bit         XORs := 5     
	   2 Input     15 Bit         XORs := 6     
	   2 Input     14 Bit         XORs := 13    
	   2 Input     13 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 8     
	   2 Input     11 Bit         XORs := 5     
	   2 Input     10 Bit         XORs := 2     
	   3 Input     10 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 10    
	   2 Input      7 Bit         XORs := 3     
	   2 Input      6 Bit         XORs := 3     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 7     
	   2 Input      3 Bit         XORs := 6     
	   2 Input      2 Bit         XORs := 6     
+---XORs : 
	               33 Bit    Wide XORs := 2     
	               22 Bit    Wide XORs := 7     
	               21 Bit    Wide XORs := 6     
	               20 Bit    Wide XORs := 12    
	               18 Bit    Wide XORs := 7     
	               17 Bit    Wide XORs := 17    
	               16 Bit    Wide XORs := 2     
	               15 Bit    Wide XORs := 24    
	               14 Bit    Wide XORs := 10    
	               13 Bit    Wide XORs := 5     
	               12 Bit    Wide XORs := 5     
	               11 Bit    Wide XORs := 4     
	               10 Bit    Wide XORs := 4     
	                9 Bit    Wide XORs := 5     
	                8 Bit    Wide XORs := 5     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 10    
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 5     
	                3 Bit    Wide XORs := 6     
	                2 Bit    Wide XORs := 8     
	                1 Bit    Wide XORs := 21    
+---Registers : 
	               22 Bit    Registers := 34    
	               21 Bit    Registers := 28    
	               20 Bit    Registers := 48    
	               19 Bit    Registers := 38    
	               18 Bit    Registers := 40    
	               17 Bit    Registers := 46    
	               16 Bit    Registers := 41    
	               15 Bit    Registers := 66    
	               14 Bit    Registers := 45    
	               13 Bit    Registers := 33    
	               12 Bit    Registers := 38    
	               11 Bit    Registers := 43    
	               10 Bit    Registers := 40    
	                9 Bit    Registers := 37    
	                8 Bit    Registers := 48    
	                7 Bit    Registers := 29    
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 63    
	                3 Bit    Registers := 60    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 44    
+---Multipliers : 
	               3x24  Multipliers := 3     
	              18x21  Multipliers := 3     
	               8x11  Multipliers := 3     
	               8x18  Multipliers := 3     
	               9x17  Multipliers := 2     
	               8x17  Multipliers := 3     
	                8x8  Multipliers := 4     
	                3x4  Multipliers := 2     
+---Muxes : 
	   2 Input  144 Bit        Muxes := 2     
	   2 Input  142 Bit        Muxes := 3     
	   2 Input   72 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 2     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 4     
	   2 Input   39 Bit        Muxes := 3     
	   2 Input   38 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 42    
	   3 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 39    
	   2 Input   20 Bit        Muxes := 48    
	   4 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 38    
	   2 Input   18 Bit        Muxes := 38    
	   3 Input   18 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 75    
	   2 Input   16 Bit        Muxes := 46    
	   2 Input   15 Bit        Muxes := 79    
	   2 Input   14 Bit        Muxes := 43    
	   2 Input   13 Bit        Muxes := 47    
	   2 Input   12 Bit        Muxes := 74    
	   2 Input   11 Bit        Muxes := 62    
	   2 Input   10 Bit        Muxes := 28    
	   3 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 55    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 95    
	   3 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 33    
	   2 Input    6 Bit        Muxes := 47    
	   3 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 40    
	   3 Input    5 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 75    
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 83    
	   4 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 37    
	   2 Input    1 Bit        Muxes := 81    
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'reg309_reg' and it is trimmed from '8' to '7' bits. [/home/user/vivado_project/rtl.v:3610]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg308_reg' and it is trimmed from '20' to '9' bits. [/home/user/vivado_project/rtl.v:3611]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg309_reg' and it is trimmed from '8' to '7' bits. [/home/user/vivado_project/rtl.v:3610]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg308_reg' and it is trimmed from '20' to '9' bits. [/home/user/vivado_project/rtl.v:3611]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg309_reg' and it is trimmed from '8' to '7' bits. [/home/user/vivado_project/rtl.v:3610]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg308_reg' and it is trimmed from '20' to '9' bits. [/home/user/vivado_project/rtl.v:3611]
WARNING: [Synth 8-3332] Sequential element (forvar393) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar393__12) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar524) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar524__3) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar560) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar560__7) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar628__11) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar437__13) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar438__5) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar438) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar495__11) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar495) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar533) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar533__16) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar549__15) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar549) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar437) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar630) is unused and will be removed from module module385.
WARNING: [Synth 8-3332] Sequential element (forvar34) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__0) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__1) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__2) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__3) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__4) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__5) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__6) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__7) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__8) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__9) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__10) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__11) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__12) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__13) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__14) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__15) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar34__16) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar40) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar40__0) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar40__1) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar40__2) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar40__3) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar40__4) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar40__5) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar40__6) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar48) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar48__0) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar48__1) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar48__2) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar48__3) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar48__4) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar48__5) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar71) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar71__0) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar71__1) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__0) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__1) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__2) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__3) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__4) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__5) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__6) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__7) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__8) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__9) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__10) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__11) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__12) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__13) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__14) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__15) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__16) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__17) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__18) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar66__19) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__0) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__1) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__2) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__3) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__4) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__5) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__6) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__7) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__8) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__9) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__10) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__11) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__12) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__13) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__14) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar68__15) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar144) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar144__0) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar144__1) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar144__2) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar144__3) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar144__4) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar144__5) is unused and will be removed from module module27__1.
WARNING: [Synth 8-3332] Sequential element (forvar144__6) is unused and will be removed from module module27__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
