

================================================================
== Vitis HLS Report for 'decode_can_message'
================================================================
* Date:           Tue Dec 17 11:28:49 2024

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        CAN_decoder
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  11.099 ns|     0.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_172_3  |     1536|   102912|   3 ~ 201|          -|          -|   512|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 12 
10 --> 11 
11 --> 12 
12 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.66>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%message_read = read i128 @_ssdm_op_Read.s_axilite.i128, i128 %message"   --->   Operation 13 'read' 'message_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%icmp_ln84_loc = alloca i64 1"   --->   Operation 14 'alloca' 'icmp_ln84_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mul_ln164_loc = alloca i64 1"   --->   Operation 15 'alloca' 'mul_ln164_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hash_index_1_loc = alloca i64 1"   --->   Operation 16 'alloca' 'hash_index_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%message_id = trunc i128 %message_read"   --->   Operation 17 'trunc' 'message_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i128 %message_read" [can_message_decoder.cpp:13->can_message_decoder.cpp:76]   --->   Operation 18 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i128 %message_read" [can_message_decoder.cpp:13->can_message_decoder.cpp:76]   --->   Operation 19 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln13_1, i5 0" [can_message_decoder.cpp:13->can_message_decoder.cpp:76]   --->   Operation 20 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%hash_index = sub i9 %p_shl1, i9 %trunc_ln13" [can_message_decoder.cpp:13->can_message_decoder.cpp:76]   --->   Operation 21 'sub' 'hash_index' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [2/2] (4.84ns)   --->   "%call_ln13 = call void @decode_can_message_Pipeline_VITIS_LOOP_84_1, i9 %hash_index, i29 %hash_table_message_id, i29 %message_id, i9 %hash_index_1_loc, i16 %mul_ln164_loc, i1 %icmp_ln84_loc" [can_message_decoder.cpp:13->can_message_decoder.cpp:76]   --->   Operation 22 'call' 'call_ln13' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%message_data = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %message_read, i32 64, i32 127"   --->   Operation 23 'partselect' 'message_data' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 24 [1/2] (8.28ns)   --->   "%call_ln13 = call void @decode_can_message_Pipeline_VITIS_LOOP_84_1, i9 %hash_index, i29 %hash_table_message_id, i29 %message_id, i9 %hash_index_1_loc, i16 %mul_ln164_loc, i1 %icmp_ln84_loc" [can_message_decoder.cpp:13->can_message_decoder.cpp:76]   --->   Operation 24 'call' 'call_ln13' <Predicate = true> <Delay = 8.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln61 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [can_message_decoder.cpp:61]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %message"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %message, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %message, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i43 %decoded_signals, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i43 %decoded_signals"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_decoded_signals"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_decoded_signals, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_decoded_signals, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i29 %hash_table_message_id, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i29 %hash_table_message_id"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hash_table_lut_index, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hash_table_lut_index"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hash_table_accumulator_accumulated_values, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %hash_table_accumulator_accumulated_values"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hash_table_accumulator_counter, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hash_table_accumulator_counter"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msg_lut, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i56 %msg_lut"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %signal_def_mem, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i80 %signal_def_mem"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%hash_index_1_loc_load = load i9 %hash_index_1_loc"   --->   Operation 46 'load' 'hash_index_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%mul_ln164_loc_load = load i16 %mul_ln164_loc"   --->   Operation 47 'load' 'mul_ln164_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%icmp_ln84_loc_load = load i1 %icmp_ln84_loc"   --->   Operation 48 'load' 'icmp_ln84_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln84_loc_load, void %if.end, void %cleanup.cont" [can_message_decoder.cpp:93]   --->   Operation 49 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i9 %hash_index_1_loc_load" [can_message_decoder.cpp:76]   --->   Operation 50 'zext' 'zext_ln76' <Predicate = (!icmp_ln84_loc_load)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%hash_table_lut_index_addr = getelementptr i32 %hash_table_lut_index, i64 0, i64 %zext_ln76" [can_message_decoder.cpp:99]   --->   Operation 51 'getelementptr' 'hash_table_lut_index_addr' <Predicate = (!icmp_ln84_loc_load)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (3.25ns)   --->   "%hash_table_lut_index_load = load i9 %hash_table_lut_index_addr" [can_message_decoder.cpp:99]   --->   Operation 52 'load' 'hash_table_lut_index_load' <Predicate = (!icmp_ln84_loc_load)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%hash_table_accumulator_counter_addr = getelementptr i32 %hash_table_accumulator_counter, i64 0, i64 %zext_ln76" [can_message_decoder.cpp:110]   --->   Operation 53 'getelementptr' 'hash_table_accumulator_counter_addr' <Predicate = (!icmp_ln84_loc_load)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%hash_table_accumulator_counter_load = load i9 %hash_table_accumulator_counter_addr" [can_message_decoder.cpp:110]   --->   Operation 54 'load' 'hash_table_accumulator_counter_load' <Predicate = (!icmp_ln84_loc_load)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [can_message_decoder.cpp:172]   --->   Operation 55 'alloca' 'i' <Predicate = (!icmp_ln84_loc_load)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln172 = store i10 0, i10 %i" [can_message_decoder.cpp:172]   --->   Operation 56 'store' 'store_ln172' <Predicate = (!icmp_ln84_loc_load)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 9.06>
ST_4 : Operation 57 [1/2] (3.25ns)   --->   "%hash_table_lut_index_load = load i9 %hash_table_lut_index_addr" [can_message_decoder.cpp:99]   --->   Operation 57 'load' 'hash_table_lut_index_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i32 %hash_table_lut_index_load" [can_message_decoder.cpp:99]   --->   Operation 58 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%msg_lut_addr = getelementptr i56 %msg_lut, i64 0, i64 %zext_ln99" [can_message_decoder.cpp:99]   --->   Operation 59 'getelementptr' 'msg_lut_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%entry_1 = load i9 %msg_lut_addr" [can_message_decoder.cpp:99]   --->   Operation 60 'load' 'entry_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 56> <Depth = 512> <RAM>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%hash_table_accumulator_counter_load = load i9 %hash_table_accumulator_counter_addr" [can_message_decoder.cpp:110]   --->   Operation 61 'load' 'hash_table_accumulator_counter_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 62 [1/1] (2.55ns)   --->   "%add_ln110 = add i32 %hash_table_accumulator_counter_load, i32 1" [can_message_decoder.cpp:110]   --->   Operation 62 'add' 'add_ln110' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %add_ln110, i9 %hash_table_accumulator_counter_addr" [can_message_decoder.cpp:110]   --->   Operation 63 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 64 [1/2] (3.25ns)   --->   "%entry_1 = load i9 %msg_lut_addr" [can_message_decoder.cpp:99]   --->   Operation 64 'load' 'entry_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 56> <Depth = 512> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%num_signals = partselect i7 @_ssdm_op_PartSelect.i7.i56.i32.i32, i56 %entry_1, i32 16, i32 22" [can_message_decoder.cpp:100]   --->   Operation 65 'partselect' 'num_signals' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i56 %entry_1" [can_message_decoder.cpp:117]   --->   Operation 66 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.95>
ST_6 : Operation 67 [2/2] (6.95ns)   --->   "%call_ln100 = call void @decode_can_message_Pipeline_VITIS_LOOP_117_2, i7 %num_signals, i9 %trunc_ln117, i80 %signal_def_mem, i64 %message_data, i16 %mul_ln164_loc_load, i64 %hash_table_accumulator_accumulated_values, i7 %num_signals" [can_message_decoder.cpp:100]   --->   Operation 67 'call' 'call_ln100' <Predicate = true> <Delay = 6.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln100 = call void @decode_can_message_Pipeline_VITIS_LOOP_117_2, i7 %num_signals, i9 %trunc_ln117, i80 %signal_def_mem, i64 %message_data, i16 %mul_ln164_loc_load, i64 %hash_table_accumulator_accumulated_values, i7 %num_signals" [can_message_decoder.cpp:100]   --->   Operation 68 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.body66" [can_message_decoder.cpp:172]   --->   Operation 69 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [can_message_decoder.cpp:172]   --->   Operation 70 'load' 'i_1' <Predicate = (!icmp_ln84_loc_load)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.73ns)   --->   "%icmp_ln172 = icmp_eq  i10 %i_1, i10 512" [can_message_decoder.cpp:172]   --->   Operation 71 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln84_loc_load)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (1.73ns)   --->   "%add_ln172 = add i10 %i_1, i10 1" [can_message_decoder.cpp:172]   --->   Operation 72 'add' 'add_ln172' <Predicate = (!icmp_ln84_loc_load)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %for.body66.split, void %mergeST" [can_message_decoder.cpp:172]   --->   Operation 73 'br' 'br_ln172' <Predicate = (!icmp_ln84_loc_load)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i10 %i_1" [can_message_decoder.cpp:172]   --->   Operation 74 'zext' 'zext_ln172' <Predicate = (!icmp_ln84_loc_load & !icmp_ln172)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%hash_table_accumulator_counter_addr_1 = getelementptr i32 %hash_table_accumulator_counter, i64 0, i64 %zext_ln172" [can_message_decoder.cpp:174]   --->   Operation 75 'getelementptr' 'hash_table_accumulator_counter_addr_1' <Predicate = (!icmp_ln84_loc_load & !icmp_ln172)> <Delay = 0.00>
ST_8 : Operation 76 [2/2] (3.25ns)   --->   "%hash_table_accumulator_counter_load_1 = load i9 %hash_table_accumulator_counter_addr_1" [can_message_decoder.cpp:174]   --->   Operation 76 'load' 'hash_table_accumulator_counter_load_1' <Predicate = (!icmp_ln84_loc_load & !icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln168 = store i32 0, i32 %timer" [can_message_decoder.cpp:168]   --->   Operation 77 'store' 'store_ln168' <Predicate = (!icmp_ln84_loc_load & icmp_ln172)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln196 = br void %cleanup.cont" [can_message_decoder.cpp:196]   --->   Operation 78 'br' 'br_ln196' <Predicate = (!icmp_ln84_loc_load & icmp_ln172)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln196 = ret" [can_message_decoder.cpp:196]   --->   Operation 79 'ret' 'ret_ln196' <Predicate = (icmp_ln172) | (icmp_ln84_loc_load)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.80>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %i_1, i6 0" [can_message_decoder.cpp:184]   --->   Operation 80 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %i_1, i2 0" [can_message_decoder.cpp:184]   --->   Operation 81 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i12 %tmp" [can_message_decoder.cpp:184]   --->   Operation 82 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (2.07ns)   --->   "%add_ln184 = add i16 %p_shl, i16 %zext_ln184" [can_message_decoder.cpp:184]   --->   Operation 83 'add' 'add_ln184' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln172 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [can_message_decoder.cpp:172]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln172' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln172 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [can_message_decoder.cpp:172]   --->   Operation 85 'specloopname' 'specloopname_ln172' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/2] (3.25ns)   --->   "%hash_table_accumulator_counter_load_1 = load i9 %hash_table_accumulator_counter_addr_1" [can_message_decoder.cpp:174]   --->   Operation 86 'load' 'hash_table_accumulator_counter_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 87 [1/1] (2.55ns)   --->   "%icmp_ln174 = icmp_eq  i32 %hash_table_accumulator_counter_load_1, i32 0" [can_message_decoder.cpp:174]   --->   Operation 87 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %VITIS_LOOP_182_4, void %for.inc129" [can_message_decoder.cpp:174]   --->   Operation 88 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%hash_table_lut_index_addr_1 = getelementptr i32 %hash_table_lut_index, i64 0, i64 %zext_ln172" [can_message_decoder.cpp:177]   --->   Operation 89 'getelementptr' 'hash_table_lut_index_addr_1' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_9 : Operation 90 [2/2] (3.25ns)   --->   "%hash_table_lut_index_load_1 = load i9 %hash_table_lut_index_addr_1" [can_message_decoder.cpp:177]   --->   Operation 90 'load' 'hash_table_lut_index_load_1' <Predicate = (!icmp_ln174)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 91 [1/2] (3.25ns)   --->   "%hash_table_lut_index_load_1 = load i9 %hash_table_lut_index_addr_1" [can_message_decoder.cpp:177]   --->   Operation 91 'load' 'hash_table_lut_index_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i32 %hash_table_lut_index_load_1" [can_message_decoder.cpp:177]   --->   Operation 92 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%msg_lut_addr_1 = getelementptr i56 %msg_lut, i64 0, i64 %zext_ln177" [can_message_decoder.cpp:177]   --->   Operation 93 'getelementptr' 'msg_lut_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [2/2] (3.25ns)   --->   "%entry_2 = load i9 %msg_lut_addr_1" [can_message_decoder.cpp:177]   --->   Operation 94 'load' 'entry_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 56> <Depth = 512> <RAM>

State 11 <SV = 10> <Delay = 8.58>
ST_11 : Operation 95 [1/2] (3.25ns)   --->   "%entry_2 = load i9 %msg_lut_addr_1" [can_message_decoder.cpp:177]   --->   Operation 95 'load' 'entry_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 56> <Depth = 512> <RAM>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%num_signals_1 = partselect i7 @_ssdm_op_PartSelect.i7.i56.i32.i32, i56 %entry_2, i32 16, i32 22" [can_message_decoder.cpp:178]   --->   Operation 96 'partselect' 'num_signals_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i56 %entry_2" [can_message_decoder.cpp:182]   --->   Operation 97 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.00ns)   --->   "%num_decoded_signals_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %num_decoded_signals" [can_message_decoder.cpp:183]   --->   Operation 98 'read' 'num_decoded_signals_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%empty = trunc i32 %num_decoded_signals_read" [can_message_decoder.cpp:183]   --->   Operation 99 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [2/2] (5.33ns)   --->   "%call_ln183 = call void @decode_can_message_Pipeline_VITIS_LOOP_182_4, i7 %empty, i7 %num_signals_1, i16 %add_ln184, i64 %hash_table_accumulator_accumulated_values, i9 %trunc_ln182, i80 %signal_def_mem, i32 %hash_table_accumulator_counter_load_1, i43 %decoded_signals" [can_message_decoder.cpp:183]   --->   Operation 100 'call' 'call_ln183' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.55>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%conv_i_i73 = zext i7 %num_signals_1" [can_message_decoder.cpp:178]   --->   Operation 101 'zext' 'conv_i_i73' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (1.87ns)   --->   "%icmp_ln182 = icmp_eq  i7 %num_signals_1, i7 0" [can_message_decoder.cpp:182]   --->   Operation 102 'icmp' 'icmp_ln182' <Predicate = (!icmp_ln174)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln183 = call void @decode_can_message_Pipeline_VITIS_LOOP_182_4, i7 %empty, i7 %num_signals_1, i16 %add_ln184, i64 %hash_table_accumulator_accumulated_values, i9 %trunc_ln182, i80 %signal_def_mem, i32 %hash_table_accumulator_counter_load_1, i43 %decoded_signals" [can_message_decoder.cpp:183]   --->   Operation 103 'call' 'call_ln183' <Predicate = (!icmp_ln174)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %icmp_ln182, void %for.cond84.for.end122_crit_edge.split, void %for.end122" [can_message_decoder.cpp:182]   --->   Operation 104 'br' 'br_ln182' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln182 = add i32 %num_decoded_signals_read, i32 %conv_i_i73" [can_message_decoder.cpp:182]   --->   Operation 105 'add' 'add_ln182' <Predicate = (!icmp_ln174 & !icmp_ln182)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (1.00ns)   --->   "%write_ln183 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %num_decoded_signals, i32 %add_ln182" [can_message_decoder.cpp:183]   --->   Operation 106 'write' 'write_ln183' <Predicate = (!icmp_ln174 & !icmp_ln182)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.end122" [can_message_decoder.cpp:182]   --->   Operation 107 'br' 'br_ln182' <Predicate = (!icmp_ln174 & !icmp_ln182)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln192 = store i32 0, i9 %hash_table_accumulator_counter_addr_1" [can_message_decoder.cpp:192]   --->   Operation 108 'store' 'store_ln192' <Predicate = (!icmp_ln174)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln193 = br void %for.inc129" [can_message_decoder.cpp:193]   --->   Operation 109 'br' 'br_ln193' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln172 = store i10 %add_ln172, i10 %i" [can_message_decoder.cpp:172]   --->   Operation 110 'store' 'store_ln172' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.body66" [can_message_decoder.cpp:172]   --->   Operation 111 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 0.500ns.

 <State 1>: 7.665ns
The critical path consists of the following:
	s_axi read operation ('message_read') on port 'message' [11]  (1.000 ns)
	'sub' operation 9 bit ('hash_index', can_message_decoder.cpp:13->can_message_decoder.cpp:76) [40]  (1.823 ns)
	'call' operation 0 bit ('call_ln13', can_message_decoder.cpp:13->can_message_decoder.cpp:76) to 'decode_can_message_Pipeline_VITIS_LOOP_84_1' [41]  (4.842 ns)

 <State 2>: 8.283ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln13', can_message_decoder.cpp:13->can_message_decoder.cpp:76) to 'decode_can_message_Pipeline_VITIS_LOOP_84_1' [41]  (8.283 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 9 bit ('hash_index_1_loc_load') on local variable 'hash_index_1_loc' [42]  (0.000 ns)
	'getelementptr' operation 9 bit ('hash_table_lut_index_addr', can_message_decoder.cpp:99) [49]  (0.000 ns)
	'load' operation 32 bit ('hash_table_lut_index_load', can_message_decoder.cpp:99) on array 'hash_table_lut_index' [50]  (3.254 ns)

 <State 4>: 9.060ns
The critical path consists of the following:
	'load' operation 32 bit ('hash_table_accumulator_counter_load', can_message_decoder.cpp:110) on array 'hash_table_accumulator_counter' [56]  (3.254 ns)
	'add' operation 32 bit ('add_ln110', can_message_decoder.cpp:110) [57]  (2.552 ns)
	'store' operation 0 bit ('store_ln110', can_message_decoder.cpp:110) of variable 'add_ln110', can_message_decoder.cpp:110 on array 'hash_table_accumulator_counter' [58]  (3.254 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'load' operation 56 bit ('entry', can_message_decoder.cpp:99) on array 'msg_lut' [53]  (3.254 ns)

 <State 6>: 6.952ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln100', can_message_decoder.cpp:100) to 'decode_can_message_Pipeline_VITIS_LOOP_117_2' [60]  (6.952 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 3.254ns
The critical path consists of the following:
	'load' operation 10 bit ('i', can_message_decoder.cpp:172) on local variable 'i', can_message_decoder.cpp:172 [65]  (0.000 ns)
	'getelementptr' operation 9 bit ('hash_table_accumulator_counter_addr_1', can_message_decoder.cpp:174) [77]  (0.000 ns)
	'load' operation 32 bit ('hash_table_accumulator_counter_load_1', can_message_decoder.cpp:174) on array 'hash_table_accumulator_counter' [78]  (3.254 ns)

 <State 9>: 5.806ns
The critical path consists of the following:
	'load' operation 32 bit ('hash_table_accumulator_counter_load_1', can_message_decoder.cpp:174) on array 'hash_table_accumulator_counter' [78]  (3.254 ns)
	'icmp' operation 1 bit ('icmp_ln174', can_message_decoder.cpp:174) [79]  (2.552 ns)

 <State 10>: 6.508ns
The critical path consists of the following:
	'load' operation 32 bit ('hash_table_lut_index_load_1', can_message_decoder.cpp:177) on array 'hash_table_lut_index' [83]  (3.254 ns)
	'getelementptr' operation 9 bit ('msg_lut_addr_1', can_message_decoder.cpp:177) [85]  (0.000 ns)
	'load' operation 56 bit ('entry', can_message_decoder.cpp:177) on array 'msg_lut' [86]  (3.254 ns)

 <State 11>: 8.585ns
The critical path consists of the following:
	'load' operation 56 bit ('entry', can_message_decoder.cpp:177) on array 'msg_lut' [86]  (3.254 ns)
	'call' operation 0 bit ('call_ln183', can_message_decoder.cpp:183) to 'decode_can_message_Pipeline_VITIS_LOOP_182_4' [93]  (5.331 ns)

 <State 12>: 3.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln182', can_message_decoder.cpp:182) [96]  (2.552 ns)
	s_axi write operation ('write_ln183', can_message_decoder.cpp:183) on port 'num_decoded_signals' (can_message_decoder.cpp:183) [97]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
