Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 48e5ae86d7f546aea17caf6894206e70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb2_behav xil_defaultlib.Tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 18 differs from formal bit length 8 for port A [C:/Users/mehbo/OneDrive/Documents/lab_11/lab_11.srcs/sources_1/new/TimeShared32bitAdder.v:22]
WARNING: [VRFC 10-278] actual bit length 18 differs from formal bit length 8 for port A [C:/Users/mehbo/OneDrive/Documents/lab_11/lab_11.srcs/sources_1/new/TimeShared32bitAdder.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux8bit4x1
Compiling module xil_defaultlib.TimeShared32bitAdder
Compiling module xil_defaultlib.Tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot Tb2_behav
