Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May  4 16:23:40 2022
| Host         : LAPTOP-9GJB53N6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ParCoGli_timing_summary_routed.rpt -pb ParCoGli_timing_summary_routed.pb -rpx ParCoGli_timing_summary_routed.rpx -warn_on_violation
| Design       : ParCoGli
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
TIMING-18  Warning   Missing input or output delay     13          
TIMING-20  Warning   Non-clocked latch                 27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (864)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (864)
--------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[10]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[11]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[12]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[13]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[15]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[16]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[17]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[18]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[19]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[20]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[21]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[22]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[31]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[8]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.597        0.000                      0                  914        0.034        0.000                      0                  914        4.500        0.000                       0                   352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.597        0.000                      0                  914        0.034        0.000                      0                  914        4.500        0.000                       0                   352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 tiempoinyectoInsLispro_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.578ns (25.804%)  route 4.537ns (74.195%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X22Y108        FDRE                                         r  tiempoinyectoInsLispro_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456     5.715 r  tiempoinyectoInsLispro_reg[0]/Q
                         net (fo=5, routed)           1.359     7.074    tiempoinyectoInsLispro_reg_n_0_[0]
    SLICE_X27Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  tiempoinyectoInsLispro[31]_i_28/O
                         net (fo=1, routed)           0.000     7.198    tiempoinyectoInsLispro[31]_i_28_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.730 r  tiempoinyectoInsLispro_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.730    tiempoinyectoInsLispro_reg[31]_i_19_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  tiempoinyectoInsLispro_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.844    tiempoinyectoInsLispro_reg[31]_i_14_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  tiempoinyectoInsLispro_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.958    tiempoinyectoInsLispro_reg[31]_i_9_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 f  tiempoinyectoInsLispro_reg[31]_i_5/CO[3]
                         net (fo=6, routed)           1.631     9.703    tiempoinyectoInsLispro1
    SLICE_X26Y109        LUT2 (Prop_lut2_I1_O)        0.124     9.827 r  tiempoinyectoInsLispro[31]_i_2/O
                         net (fo=32, routed)          1.548    11.374    tiempoinyectoInsLispro[31]_i_2_n_0
    SLICE_X28Y116        FDRE                                         r  tiempoinyectoInsLispro_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.604    14.945    clk_IBUF_BUFG
    SLICE_X28Y116        FDRE                                         r  tiempoinyectoInsLispro_reg[29]/C
                         clock pessimism              0.267    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X28Y116        FDRE (Setup_fdre_C_CE)      -0.205    14.972    tiempoinyectoInsLispro_reg[29]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 tiempoinyectoInsLispro_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.578ns (25.804%)  route 4.537ns (74.195%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X22Y108        FDRE                                         r  tiempoinyectoInsLispro_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456     5.715 r  tiempoinyectoInsLispro_reg[0]/Q
                         net (fo=5, routed)           1.359     7.074    tiempoinyectoInsLispro_reg_n_0_[0]
    SLICE_X27Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  tiempoinyectoInsLispro[31]_i_28/O
                         net (fo=1, routed)           0.000     7.198    tiempoinyectoInsLispro[31]_i_28_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.730 r  tiempoinyectoInsLispro_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.730    tiempoinyectoInsLispro_reg[31]_i_19_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  tiempoinyectoInsLispro_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.844    tiempoinyectoInsLispro_reg[31]_i_14_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  tiempoinyectoInsLispro_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.958    tiempoinyectoInsLispro_reg[31]_i_9_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 f  tiempoinyectoInsLispro_reg[31]_i_5/CO[3]
                         net (fo=6, routed)           1.631     9.703    tiempoinyectoInsLispro1
    SLICE_X26Y109        LUT2 (Prop_lut2_I1_O)        0.124     9.827 r  tiempoinyectoInsLispro[31]_i_2/O
                         net (fo=32, routed)          1.548    11.374    tiempoinyectoInsLispro[31]_i_2_n_0
    SLICE_X28Y116        FDRE                                         r  tiempoinyectoInsLispro_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.604    14.945    clk_IBUF_BUFG
    SLICE_X28Y116        FDRE                                         r  tiempoinyectoInsLispro_reg[30]/C
                         clock pessimism              0.267    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X28Y116        FDRE (Setup_fdre_C_CE)      -0.205    14.972    tiempoinyectoInsLispro_reg[30]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 tiempoinyectoInsLispro_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.578ns (25.804%)  route 4.537ns (74.195%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.738     5.259    clk_IBUF_BUFG
    SLICE_X22Y108        FDRE                                         r  tiempoinyectoInsLispro_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.456     5.715 r  tiempoinyectoInsLispro_reg[0]/Q
                         net (fo=5, routed)           1.359     7.074    tiempoinyectoInsLispro_reg_n_0_[0]
    SLICE_X27Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  tiempoinyectoInsLispro[31]_i_28/O
                         net (fo=1, routed)           0.000     7.198    tiempoinyectoInsLispro[31]_i_28_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.730 r  tiempoinyectoInsLispro_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.730    tiempoinyectoInsLispro_reg[31]_i_19_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  tiempoinyectoInsLispro_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.844    tiempoinyectoInsLispro_reg[31]_i_14_n_0
    SLICE_X27Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  tiempoinyectoInsLispro_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.958    tiempoinyectoInsLispro_reg[31]_i_9_n_0
    SLICE_X27Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 f  tiempoinyectoInsLispro_reg[31]_i_5/CO[3]
                         net (fo=6, routed)           1.631     9.703    tiempoinyectoInsLispro1
    SLICE_X26Y109        LUT2 (Prop_lut2_I1_O)        0.124     9.827 r  tiempoinyectoInsLispro[31]_i_2/O
                         net (fo=32, routed)          1.548    11.374    tiempoinyectoInsLispro[31]_i_2_n_0
    SLICE_X28Y116        FDRE                                         r  tiempoinyectoInsLispro_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.604    14.945    clk_IBUF_BUFG
    SLICE_X28Y116        FDRE                                         r  tiempoinyectoInsLispro_reg[31]/C
                         clock pessimism              0.267    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X28Y116        FDRE (Setup_fdre_C_CE)      -0.205    14.972    tiempoinyectoInsLispro_reg[31]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.782ns (30.472%)  route 4.066ns (69.528%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.734     5.255    clk_IBUF_BUFG
    SLICE_X30Y109        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.949     6.723    divisor_reg[2]
    SLICE_X31Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.847 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.847    divisor[0]_i_29_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.397 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.397    divisor_reg[0]_i_17_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.511    divisor_reg[0]_i_12_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.625    divisor_reg[0]_i_3_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  divisor_reg[0]_i_1__1/CO[3]
                         net (fo=106, routed)         1.337     9.076    leoGlucosaOInsulina0
    SLICE_X26Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.200 r  nivelGlucemicoPrevio[1]_i_2/O
                         net (fo=6, routed)           0.324     9.523    nivelGlucemicoPrevio[1]_i_2_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I1_O)        0.124     9.647 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.456    11.103    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.606    14.947    clk_IBUF_BUFG
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[21]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X28Y114        FDRE (Setup_fdre_C_R)       -0.429    14.750    tiempoinyectoInsLispro_reg[21]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.782ns (30.472%)  route 4.066ns (69.528%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.734     5.255    clk_IBUF_BUFG
    SLICE_X30Y109        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.949     6.723    divisor_reg[2]
    SLICE_X31Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.847 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.847    divisor[0]_i_29_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.397 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.397    divisor_reg[0]_i_17_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.511    divisor_reg[0]_i_12_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.625    divisor_reg[0]_i_3_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  divisor_reg[0]_i_1__1/CO[3]
                         net (fo=106, routed)         1.337     9.076    leoGlucosaOInsulina0
    SLICE_X26Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.200 r  nivelGlucemicoPrevio[1]_i_2/O
                         net (fo=6, routed)           0.324     9.523    nivelGlucemicoPrevio[1]_i_2_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I1_O)        0.124     9.647 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.456    11.103    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.606    14.947    clk_IBUF_BUFG
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[22]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X28Y114        FDRE (Setup_fdre_C_R)       -0.429    14.750    tiempoinyectoInsLispro_reg[22]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.782ns (30.472%)  route 4.066ns (69.528%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.734     5.255    clk_IBUF_BUFG
    SLICE_X30Y109        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.949     6.723    divisor_reg[2]
    SLICE_X31Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.847 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.847    divisor[0]_i_29_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.397 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.397    divisor_reg[0]_i_17_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.511    divisor_reg[0]_i_12_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.625    divisor_reg[0]_i_3_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  divisor_reg[0]_i_1__1/CO[3]
                         net (fo=106, routed)         1.337     9.076    leoGlucosaOInsulina0
    SLICE_X26Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.200 r  nivelGlucemicoPrevio[1]_i_2/O
                         net (fo=6, routed)           0.324     9.523    nivelGlucemicoPrevio[1]_i_2_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I1_O)        0.124     9.647 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.456    11.103    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.606    14.947    clk_IBUF_BUFG
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[23]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X28Y114        FDRE (Setup_fdre_C_R)       -0.429    14.750    tiempoinyectoInsLispro_reg[23]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.782ns (30.472%)  route 4.066ns (69.528%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.734     5.255    clk_IBUF_BUFG
    SLICE_X30Y109        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_fdre_C_Q)         0.518     5.773 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.949     6.723    divisor_reg[2]
    SLICE_X31Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.847 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.847    divisor[0]_i_29_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.397 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.397    divisor_reg[0]_i_17_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.511    divisor_reg[0]_i_12_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.625    divisor_reg[0]_i_3_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  divisor_reg[0]_i_1__1/CO[3]
                         net (fo=106, routed)         1.337     9.076    leoGlucosaOInsulina0
    SLICE_X26Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.200 r  nivelGlucemicoPrevio[1]_i_2/O
                         net (fo=6, routed)           0.324     9.523    nivelGlucemicoPrevio[1]_i_2_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I1_O)        0.124     9.647 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.456    11.103    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.606    14.947    clk_IBUF_BUFG
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[24]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X28Y114        FDRE (Setup_fdre_C_R)       -0.429    14.750    tiempoinyectoInsLispro_reg[24]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.464ns (25.024%)  route 4.386ns (74.976%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.736     5.257    InyectorGlucosa/CLK
    SLICE_X36Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.456     5.713 f  InyectorGlucosa/divisor_reg[8]/Q
                         net (fo=3, routed)           1.087     6.800    InyectorGlucosa/divisor_reg[8]
    SLICE_X35Y102        LUT2 (Prop_lut2_I1_O)        0.124     6.924 r  InyectorGlucosa/estado_anterior1_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.924    InyectorGlucosa/estado_anterior1_carry__0_i_7__1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.456 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.456    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.893     8.577    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X37Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.701 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          2.407    11.108    InyectorGlucosa/estado_anterior0
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509    14.850    InyectorGlucosa/CLK
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[0]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X64Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.832    InyectorGlucosa/estado_reg[0]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.464ns (25.024%)  route 4.386ns (74.976%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.736     5.257    InyectorGlucosa/CLK
    SLICE_X36Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.456     5.713 f  InyectorGlucosa/divisor_reg[8]/Q
                         net (fo=3, routed)           1.087     6.800    InyectorGlucosa/divisor_reg[8]
    SLICE_X35Y102        LUT2 (Prop_lut2_I1_O)        0.124     6.924 r  InyectorGlucosa/estado_anterior1_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.924    InyectorGlucosa/estado_anterior1_carry__0_i_7__1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.456 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.456    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.893     8.577    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X37Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.701 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          2.407    11.108    InyectorGlucosa/estado_anterior0
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509    14.850    InyectorGlucosa/CLK
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[1]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X64Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.832    InyectorGlucosa/estado_reg[1]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 InyectorGlucosa/divisor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.464ns (25.024%)  route 4.386ns (74.976%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.736     5.257    InyectorGlucosa/CLK
    SLICE_X36Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.456     5.713 f  InyectorGlucosa/divisor_reg[8]/Q
                         net (fo=3, routed)           1.087     6.800    InyectorGlucosa/divisor_reg[8]
    SLICE_X35Y102        LUT2 (Prop_lut2_I1_O)        0.124     6.924 r  InyectorGlucosa/estado_anterior1_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.924    InyectorGlucosa/estado_anterior1_carry__0_i_7__1_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.456 r  InyectorGlucosa/estado_anterior1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.456    InyectorGlucosa/estado_anterior1_carry__0_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  InyectorGlucosa/estado_anterior1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.570    InyectorGlucosa/estado_anterior1_carry__1_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  InyectorGlucosa/estado_anterior1_carry__2/CO[3]
                         net (fo=1, routed)           0.893     8.577    InyectorGlucosa/estado_anterior1_carry__2_n_0
    SLICE_X37Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.701 r  InyectorGlucosa/estado[3]_i_1__1/O
                         net (fo=40, routed)          2.407    11.108    InyectorGlucosa/estado_anterior0
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509    14.850    InyectorGlucosa/CLK
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[2]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X64Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.832    InyectorGlucosa/estado_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  3.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X36Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[2]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[0]_i_1__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  InyectorGlucosa/divisor_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.935    InyectorGlucosa/divisor_reg[4]_i_1__3_n_7
    SLICE_X36Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X36Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[4]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X36Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[2]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[0]_i_1__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  InyectorGlucosa/divisor_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.946    InyectorGlucosa/divisor_reg[4]_i_1__3_n_5
    SLICE_X36Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X36Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[6]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X36Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[2]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[0]_i_1__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  InyectorGlucosa/divisor_reg[4]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     1.971    InyectorGlucosa/divisor_reg[4]_i_1__3_n_6
    SLICE_X36Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X36Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[5]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X36Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[2]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[0]_i_1__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  InyectorGlucosa/divisor_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.971    InyectorGlucosa/divisor_reg[4]_i_1__3_n_4
    SLICE_X36Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X36Y100        FDRE                                         r  InyectorGlucosa/divisor_reg[7]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X36Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[2]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[0]_i_1__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  InyectorGlucosa/divisor_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.920    InyectorGlucosa/divisor_reg[4]_i_1__3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  InyectorGlucosa/divisor_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.974    InyectorGlucosa/divisor_reg[8]_i_1__3_n_7
    SLICE_X36Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X36Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[8]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X36Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[2]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[0]_i_1__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  InyectorGlucosa/divisor_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.920    InyectorGlucosa/divisor_reg[4]_i_1__3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  InyectorGlucosa/divisor_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.985    InyectorGlucosa/divisor_reg[8]_i_1__3_n_5
    SLICE_X36Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X36Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[10]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X36Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[2]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[0]_i_1__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  InyectorGlucosa/divisor_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.920    InyectorGlucosa/divisor_reg[4]_i_1__3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.010 r  InyectorGlucosa/divisor_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.010    InyectorGlucosa/divisor_reg[8]_i_1__3_n_4
    SLICE_X36Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X36Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[11]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X36Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[2]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[0]_i_1__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  InyectorGlucosa/divisor_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.920    InyectorGlucosa/divisor_reg[4]_i_1__3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  InyectorGlucosa/divisor_reg[8]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.010    InyectorGlucosa/divisor_reg[8]_i_1__3_n_6
    SLICE_X36Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X36Y101        FDRE                                         r  InyectorGlucosa/divisor_reg[9]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X36Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[2]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[0]_i_1__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  InyectorGlucosa/divisor_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.920    InyectorGlucosa/divisor_reg[4]_i_1__3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  InyectorGlucosa/divisor_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.959    InyectorGlucosa/divisor_reg[8]_i_1__3_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  InyectorGlucosa/divisor_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.013    InyectorGlucosa/divisor_reg[12]_i_1__3_n_7
    SLICE_X36Y102        FDRE                                         r  InyectorGlucosa/divisor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X36Y102        FDRE                                         r  InyectorGlucosa/divisor_reg[12]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 InyectorGlucosa/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/divisor_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    InyectorGlucosa/CLK
    SLICE_X36Y99         FDRE                                         r  InyectorGlucosa/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  InyectorGlucosa/divisor_reg[2]/Q
                         net (fo=3, routed)           0.134     1.720    InyectorGlucosa/divisor_reg[2]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  InyectorGlucosa/divisor_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    InyectorGlucosa/divisor_reg[0]_i_1__2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  InyectorGlucosa/divisor_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.920    InyectorGlucosa/divisor_reg[4]_i_1__3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  InyectorGlucosa/divisor_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.959    InyectorGlucosa/divisor_reg[8]_i_1__3_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  InyectorGlucosa/divisor_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.024    InyectorGlucosa/divisor_reg[12]_i_1__3_n_5
    SLICE_X36Y102        FDRE                                         r  InyectorGlucosa/divisor_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    InyectorGlucosa/CLK
    SLICE_X36Y102        FDRE                                         r  InyectorGlucosa/divisor_reg[14]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.105     1.901    InyectorGlucosa/divisor_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      uut/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y109  divisor_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y111  divisor_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y111  divisor_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y112  divisor_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y112  divisor_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y112  divisor_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y112  divisor_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y113  divisor_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y109  divisor_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y109  divisor_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y111  divisor_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y111  divisor_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y111  divisor_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y111  divisor_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y112  divisor_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y112  divisor_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y112  divisor_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y112  divisor_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y109  divisor_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y109  divisor_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y111  divisor_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y111  divisor_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y111  divisor_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y111  divisor_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y112  divisor_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y112  divisor_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y112  divisor_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y112  divisor_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.746ns  (logic 5.113ns (43.527%)  route 6.633ns (56.473%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           3.533     4.985    sNGlucosa_IBUF
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     5.109 r  ledRGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.101     8.209    ledRGB_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.537    11.746 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.746    ledRGB[0]
    K17                                                               r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlargina
                            (input port)
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.728ns  (logic 5.314ns (45.311%)  route 6.414ns (54.689%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  sNGlargina (IN)
                         net (fo=0)                   0.000     0.000    sNGlargina
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sNGlargina_IBUF_inst/O
                         net (fo=2, routed)           1.680     3.134    sNGlargina_IBUF
    SLICE_X55Y88         LUT3 (Prop_lut3_I2_O)        0.150     3.284 r  ledRGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.734     8.018    ledRGB_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         3.710    11.728 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.728    ledRGB[1]
    M18                                                               r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlargina
                            (input port)
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.578ns  (logic 5.070ns (43.794%)  route 6.507ns (56.206%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  sNGlargina (IN)
                         net (fo=0)                   0.000     0.000    sNGlargina
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sNGlargina_IBUF_inst/O
                         net (fo=2, routed)           1.680     3.134    sNGlargina_IBUF
    SLICE_X55Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  ledRGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.827     8.085    ledRGB_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         3.492    11.578 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.578    ledRGB[2]
    N17                                                               r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemico_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 1.133ns (30.965%)  route 2.526ns (69.035%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        LDCE                         0.000     0.000 r  nivelGlucosa_reg[7]/G
    SLICE_X22Y102        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  nivelGlucosa_reg[7]/Q
                         net (fo=1, routed)           0.658     1.419    nivelGlucosa[7]
    SLICE_X22Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.543 f  nivelGlucemico_reg[1]_i_5/O
                         net (fo=2, routed)           1.033     2.576    nivelGlucemico_reg[1]_i_5_n_0
    SLICE_X22Y103        LUT6 (Prop_lut6_I5_O)        0.124     2.700 r  nivelGlucemico_reg[1]_i_3/O
                         net (fo=2, routed)           0.498     3.198    nivelGlucemico_reg[1]_i_3_n_0
    SLICE_X22Y103        LUT6 (Prop_lut6_I0_O)        0.124     3.322 r  nivelGlucemico_reg[0]_i_1/O
                         net (fo=1, routed)           0.337     3.659    L
    SLICE_X22Y104        LDCE                                         r  nivelGlucemico_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemico_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 1.133ns (30.975%)  route 2.525ns (69.025%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        LDCE                         0.000     0.000 r  nivelGlucosa_reg[7]/G
    SLICE_X22Y102        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  nivelGlucosa_reg[7]/Q
                         net (fo=1, routed)           0.658     1.419    nivelGlucosa[7]
    SLICE_X22Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.543 f  nivelGlucemico_reg[1]_i_5/O
                         net (fo=2, routed)           1.033     2.576    nivelGlucemico_reg[1]_i_5_n_0
    SLICE_X22Y103        LUT6 (Prop_lut6_I5_O)        0.124     2.700 r  nivelGlucemico_reg[1]_i_3/O
                         net (fo=2, routed)           0.502     3.202    nivelGlucemico_reg[1]_i_3_n_0
    SLICE_X22Y103        LUT6 (Prop_lut6_I0_O)        0.124     3.326 r  nivelGlucemico_reg[1]_i_1/O
                         net (fo=1, routed)           0.332     3.658    nivelGlucemico_reg[1]_i_1_n_0
    SLICE_X22Y104        LDCE                                         r  nivelGlucemico_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelGlucosa_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemico_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.265ns (59.498%)  route 0.180ns (40.502%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        LDCE                         0.000     0.000 r  nivelGlucosa_reg[6]/G
    SLICE_X23Y103        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  nivelGlucosa_reg[6]/Q
                         net (fo=2, routed)           0.069     0.289    nivelGlucosa[6]
    SLICE_X22Y103        LUT6 (Prop_lut6_I3_O)        0.045     0.334 r  nivelGlucemico_reg[1]_i_1/O
                         net (fo=1, routed)           0.112     0.445    nivelGlucemico_reg[1]_i_1_n_0
    SLICE_X22Y104        LDCE                                         r  nivelGlucemico_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemico_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.265ns (53.472%)  route 0.231ns (46.528%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y103        LDCE                         0.000     0.000 r  nivelGlucosa_reg[14]/G
    SLICE_X21Y103        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  nivelGlucosa_reg[14]/Q
                         net (fo=2, routed)           0.114     0.334    nivelGlucosa[14]
    SLICE_X22Y103        LUT6 (Prop_lut6_I3_O)        0.045     0.379 r  nivelGlucemico_reg[0]_i_1/O
                         net (fo=1, routed)           0.117     0.496    L
    SLICE_X22Y104        LDCE                                         r  nivelGlucemico_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNLispro
                            (input port)
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.868ns  (logic 1.457ns (37.656%)  route 2.411ns (62.344%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  sNLispro (IN)
                         net (fo=0)                   0.000     0.000    sNLispro
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  sNLispro_IBUF_inst/O
                         net (fo=2, routed)           0.621     0.839    sNLispro_IBUF
    SLICE_X55Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.884 r  ledRGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.790     2.674    ledRGB_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         1.194     3.868 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.868    ledRGB[2]
    N17                                                               r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNLispro
                            (input port)
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.923ns  (logic 1.537ns (39.179%)  route 2.386ns (60.821%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  sNLispro (IN)
                         net (fo=0)                   0.000     0.000    sNLispro
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sNLispro_IBUF_inst/O
                         net (fo=2, routed)           0.621     0.839    sNLispro_IBUF
    SLICE_X55Y88         LUT3 (Prop_lut3_I1_O)        0.048     0.887 r  ledRGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.765     2.652    ledRGB_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         1.271     3.923 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.923    ledRGB[1]
    M18                                                               r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.023ns  (logic 1.503ns (37.352%)  route 2.520ns (62.648%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           1.553     1.773    sNGlucosa_IBUF
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  ledRGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.968     2.785    ledRGB_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.238     4.023 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.023    ledRGB[0]
    K17                                                               r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Buzzy/buzz_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 4.025ns (57.693%)  route 2.952ns (42.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.736     5.257    Buzzy/CLK
    SLICE_X30Y106        FDRE                                         r  Buzzy/buzz_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     5.775 r  Buzzy/buzz_int_reg/Q
                         net (fo=2, routed)           2.952     8.727    buzzer_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.507    12.234 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    12.234    buzzer
    G3                                                                r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.976ns (65.713%)  route 2.075ns (34.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsGlargina/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  InyectorbombaInsGlargina/estado_reg[0]/Q
                         net (fo=2, routed)           2.075     7.841    bombaInsGlargina_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.361 r  bombaInsGlargina_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.361    bombaInsGlargina[0]
    A14                                                               r  bombaInsGlargina[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 3.959ns (65.741%)  route 2.063ns (34.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.791     5.312    InyectorbombaInsLispro/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsLispro/estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  InyectorbombaInsLispro/estado_reg[0]/Q
                         net (fo=2, routed)           2.063     7.831    bombaInsLispro_OBUF[0]
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.334 r  bombaInsLispro_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.334    bombaInsLispro[0]
    A15                                                               r  bombaInsLispro[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.015ns  (logic 4.083ns (67.888%)  route 1.931ns (32.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.791     5.312    InyectorbombaInsLispro/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsLispro/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  InyectorbombaInsLispro/estado_reg[3]/Q
                         net (fo=2, routed)           1.931     7.663    bombaInsLispro_OBUF[3]
    C16                  OBUF (Prop_obuf_I_O)         3.664    11.327 r  bombaInsLispro_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.327    bombaInsLispro[3]
    C16                                                               r  bombaInsLispro[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 4.094ns (68.712%)  route 1.864ns (31.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsGlargina/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  InyectorbombaInsGlargina/estado_reg[3]/Q
                         net (fo=2, routed)           1.864     7.594    bombaInsGlargina_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.675    11.269 r  bombaInsGlargina_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.269    bombaInsGlargina[3]
    B16                                                               r  bombaInsGlargina[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.940ns  (logic 4.102ns (69.056%)  route 1.838ns (30.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.791     5.312    InyectorbombaInsLispro/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsLispro/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  InyectorbombaInsLispro/estado_reg[1]/Q
                         net (fo=2, routed)           1.838     7.569    bombaInsLispro_OBUF[1]
    A17                  OBUF (Prop_obuf_I_O)         3.683    11.252 r  bombaInsLispro_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.252    bombaInsLispro[1]
    A17                                                               r  bombaInsLispro[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.932ns  (logic 4.106ns (69.208%)  route 1.827ns (30.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsGlargina/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  InyectorbombaInsGlargina/estado_reg[1]/Q
                         net (fo=2, routed)           1.827     7.556    bombaInsGlargina_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.687    11.243 r  bombaInsGlargina_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.243    bombaInsGlargina[1]
    A16                                                               r  bombaInsGlargina[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorGlucosa/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaGlucosa[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 4.165ns (68.846%)  route 1.885ns (31.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.626     5.147    InyectorGlucosa/CLK
    SLICE_X64Y95         FDRE                                         r  InyectorGlucosa/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  InyectorGlucosa/estado_reg[1]/Q
                         net (fo=2, routed)           1.885     7.510    bombaGlucosa_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.687    11.197 r  bombaGlucosa_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.197    bombaGlucosa[1]
    L2                                                                r  bombaGlucosa[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 3.981ns (68.149%)  route 1.861ns (31.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.789     5.310    InyectorbombaInsGlargina/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  InyectorbombaInsGlargina/estado_reg[2]/Q
                         net (fo=2, routed)           1.861     7.627    bombaInsGlargina_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    11.152 r  bombaInsGlargina_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.152    bombaInsGlargina[2]
    B15                                                               r  bombaInsGlargina[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 3.961ns (68.040%)  route 1.861ns (31.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.791     5.312    InyectorbombaInsLispro/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsLispro/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  InyectorbombaInsLispro/estado_reg[2]/Q
                         net (fo=2, routed)           1.861     7.629    bombaInsLispro_OBUF[2]
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.134 r  bombaInsLispro_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.134    bombaInsLispro[2]
    C15                                                               r  bombaInsLispro[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edaddr_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.141ns (36.014%)  route 0.251ns (63.986%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.644     1.528    clk_IBUF_BUFG
    SLICE_X25Y104        FDRE                                         r  leoGlucosaOInsulina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  leoGlucosaOInsulina_reg[2]/Q
                         net (fo=8, routed)           0.251     1.919    leoGlucosaOInsulina_reg[2]
    SLICE_X26Y103        LDCE                                         r  edaddr_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.811ns  (logic 0.256ns (31.566%)  route 0.555ns (68.434%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256     1.687 r  uut/U0/DO[4]
                         net (fo=2, routed)           0.555     2.242    do_out[4]
    SLICE_X23Y103        LDCE                                         r  nivelGlucosa_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.256ns (30.258%)  route 0.590ns (69.742%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256     1.687 r  uut/U0/DO[4]
                         net (fo=2, routed)           0.590     2.277    do_out[4]
    SLICE_X24Y103        LDCE                                         r  nivelInsulina_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.256ns (30.194%)  route 0.592ns (69.806%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256     1.687 r  uut/U0/DO[9]
                         net (fo=2, routed)           0.592     2.279    do_out[9]
    SLICE_X23Y103        LDCE                                         r  nivelGlucosa_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.912ns  (logic 0.256ns (28.069%)  route 0.656ns (71.931%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256     1.687 r  uut/U0/DO[7]
                         net (fo=2, routed)           0.656     2.343    do_out[7]
    SLICE_X24Y103        LDCE                                         r  nivelInsulina_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.918ns  (logic 0.256ns (27.875%)  route 0.662ns (72.125%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      0.256     1.687 r  uut/U0/DO[15]
                         net (fo=2, routed)           0.662     2.350    do_out[15]
    SLICE_X23Y102        LDCE                                         r  nivelInsulina_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.256ns (27.734%)  route 0.667ns (72.266%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.687 r  uut/U0/DO[14]
                         net (fo=2, routed)           0.667     2.354    do_out[14]
    SLICE_X21Y103        LDCE                                         r  nivelGlucosa_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.945ns  (logic 0.256ns (27.097%)  route 0.689ns (72.903%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     1.687 r  uut/U0/DO[13]
                         net (fo=2, routed)           0.689     2.376    do_out[13]
    SLICE_X23Y102        LDCE                                         r  nivelInsulina_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.256ns (27.022%)  route 0.691ns (72.978%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256     1.687 r  uut/U0/DO[11]
                         net (fo=2, routed)           0.691     2.379    do_out[11]
    SLICE_X22Y103        LDCE                                         r  nivelGlucosa_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.256ns (26.735%)  route 0.702ns (73.265%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      0.256     1.687 r  uut/U0/DO[6]
                         net (fo=2, routed)           0.702     2.389    do_out[6]
    SLICE_X23Y103        LDCE                                         r  nivelGlucosa_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelInsulina_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 1.055ns (20.402%)  route 4.116ns (79.598%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        LDCE                         0.000     0.000 r  nivelInsulina_reg[5]/G
    SLICE_X24Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[5]/Q
                         net (fo=1, routed)           0.658     1.217    nivelInsulina[5]
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.124     1.341 f  inyectoInsGlargina_i_4/O
                         net (fo=1, routed)           0.971     2.312    inyectoInsGlargina_i_4_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124     2.436 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           0.752     3.188    L3
    SLICE_X22Y107        LUT5 (Prop_lut5_I0_O)        0.124     3.312 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.279     3.591    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.715 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.456     5.171    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.606     4.947    clk_IBUF_BUFG
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[21]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 1.055ns (20.402%)  route 4.116ns (79.598%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        LDCE                         0.000     0.000 r  nivelInsulina_reg[5]/G
    SLICE_X24Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[5]/Q
                         net (fo=1, routed)           0.658     1.217    nivelInsulina[5]
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.124     1.341 f  inyectoInsGlargina_i_4/O
                         net (fo=1, routed)           0.971     2.312    inyectoInsGlargina_i_4_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124     2.436 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           0.752     3.188    L3
    SLICE_X22Y107        LUT5 (Prop_lut5_I0_O)        0.124     3.312 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.279     3.591    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.715 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.456     5.171    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.606     4.947    clk_IBUF_BUFG
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[22]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 1.055ns (20.402%)  route 4.116ns (79.598%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        LDCE                         0.000     0.000 r  nivelInsulina_reg[5]/G
    SLICE_X24Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[5]/Q
                         net (fo=1, routed)           0.658     1.217    nivelInsulina[5]
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.124     1.341 f  inyectoInsGlargina_i_4/O
                         net (fo=1, routed)           0.971     2.312    inyectoInsGlargina_i_4_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124     2.436 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           0.752     3.188    L3
    SLICE_X22Y107        LUT5 (Prop_lut5_I0_O)        0.124     3.312 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.279     3.591    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.715 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.456     5.171    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.606     4.947    clk_IBUF_BUFG
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[23]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 1.055ns (20.402%)  route 4.116ns (79.598%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        LDCE                         0.000     0.000 r  nivelInsulina_reg[5]/G
    SLICE_X24Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[5]/Q
                         net (fo=1, routed)           0.658     1.217    nivelInsulina[5]
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.124     1.341 f  inyectoInsGlargina_i_4/O
                         net (fo=1, routed)           0.971     2.312    inyectoInsGlargina_i_4_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124     2.436 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           0.752     3.188    L3
    SLICE_X22Y107        LUT5 (Prop_lut5_I0_O)        0.124     3.312 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.279     3.591    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.715 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.456     5.171    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.606     4.947    clk_IBUF_BUFG
    SLICE_X28Y114        FDRE                                         r  tiempoinyectoInsLispro_reg[24]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.077ns  (logic 1.055ns (20.779%)  route 4.022ns (79.221%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        LDCE                         0.000     0.000 r  nivelInsulina_reg[5]/G
    SLICE_X24Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[5]/Q
                         net (fo=1, routed)           0.658     1.217    nivelInsulina[5]
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.124     1.341 f  inyectoInsGlargina_i_4/O
                         net (fo=1, routed)           0.971     2.312    inyectoInsGlargina_i_4_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124     2.436 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           0.752     3.188    L3
    SLICE_X22Y107        LUT5 (Prop_lut5_I0_O)        0.124     3.312 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.279     3.591    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.715 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.362     5.077    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y115        FDRE                                         r  tiempoinyectoInsLispro_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.605     4.946    clk_IBUF_BUFG
    SLICE_X28Y115        FDRE                                         r  tiempoinyectoInsLispro_reg[25]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.077ns  (logic 1.055ns (20.779%)  route 4.022ns (79.221%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        LDCE                         0.000     0.000 r  nivelInsulina_reg[5]/G
    SLICE_X24Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[5]/Q
                         net (fo=1, routed)           0.658     1.217    nivelInsulina[5]
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.124     1.341 f  inyectoInsGlargina_i_4/O
                         net (fo=1, routed)           0.971     2.312    inyectoInsGlargina_i_4_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124     2.436 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           0.752     3.188    L3
    SLICE_X22Y107        LUT5 (Prop_lut5_I0_O)        0.124     3.312 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.279     3.591    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.715 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.362     5.077    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y115        FDRE                                         r  tiempoinyectoInsLispro_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.605     4.946    clk_IBUF_BUFG
    SLICE_X28Y115        FDRE                                         r  tiempoinyectoInsLispro_reg[26]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.077ns  (logic 1.055ns (20.779%)  route 4.022ns (79.221%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        LDCE                         0.000     0.000 r  nivelInsulina_reg[5]/G
    SLICE_X24Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[5]/Q
                         net (fo=1, routed)           0.658     1.217    nivelInsulina[5]
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.124     1.341 f  inyectoInsGlargina_i_4/O
                         net (fo=1, routed)           0.971     2.312    inyectoInsGlargina_i_4_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124     2.436 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           0.752     3.188    L3
    SLICE_X22Y107        LUT5 (Prop_lut5_I0_O)        0.124     3.312 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.279     3.591    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.715 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.362     5.077    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y115        FDRE                                         r  tiempoinyectoInsLispro_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.605     4.946    clk_IBUF_BUFG
    SLICE_X28Y115        FDRE                                         r  tiempoinyectoInsLispro_reg[27]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.077ns  (logic 1.055ns (20.779%)  route 4.022ns (79.221%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        LDCE                         0.000     0.000 r  nivelInsulina_reg[5]/G
    SLICE_X24Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[5]/Q
                         net (fo=1, routed)           0.658     1.217    nivelInsulina[5]
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.124     1.341 f  inyectoInsGlargina_i_4/O
                         net (fo=1, routed)           0.971     2.312    inyectoInsGlargina_i_4_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124     2.436 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           0.752     3.188    L3
    SLICE_X22Y107        LUT5 (Prop_lut5_I0_O)        0.124     3.312 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.279     3.591    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.715 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.362     5.077    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y115        FDRE                                         r  tiempoinyectoInsLispro_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.605     4.946    clk_IBUF_BUFG
    SLICE_X28Y115        FDRE                                         r  tiempoinyectoInsLispro_reg[28]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 1.055ns (20.977%)  route 3.974ns (79.023%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        LDCE                         0.000     0.000 r  nivelInsulina_reg[5]/G
    SLICE_X24Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[5]/Q
                         net (fo=1, routed)           0.658     1.217    nivelInsulina[5]
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.124     1.341 f  inyectoInsGlargina_i_4/O
                         net (fo=1, routed)           0.971     2.312    inyectoInsGlargina_i_4_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124     2.436 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           0.752     3.188    L3
    SLICE_X22Y107        LUT5 (Prop_lut5_I0_O)        0.124     3.312 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.279     3.591    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.715 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.314     5.029    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y113        FDRE                                         r  tiempoinyectoInsLispro_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.606     4.947    clk_IBUF_BUFG
    SLICE_X28Y113        FDRE                                         r  tiempoinyectoInsLispro_reg[17]/C

Slack:                    inf
  Source:                 nivelInsulina_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 1.055ns (20.977%)  route 3.974ns (79.023%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        LDCE                         0.000     0.000 r  nivelInsulina_reg[5]/G
    SLICE_X24Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  nivelInsulina_reg[5]/Q
                         net (fo=1, routed)           0.658     1.217    nivelInsulina[5]
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.124     1.341 f  inyectoInsGlargina_i_4/O
                         net (fo=1, routed)           0.971     2.312    inyectoInsGlargina_i_4_n_0
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124     2.436 r  inyectoInsGlargina_i_2/O
                         net (fo=3, routed)           0.752     3.188    L3
    SLICE_X22Y107        LUT5 (Prop_lut5_I0_O)        0.124     3.312 f  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.279     3.591    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X22Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.715 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.314     5.029    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X28Y113        FDRE                                         r  tiempoinyectoInsLispro_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.606     4.947    clk_IBUF_BUFG
    SLICE_X28Y113        FDRE                                         r  tiempoinyectoInsLispro_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.158ns (38.296%)  route 0.255ns (61.704%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X22Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.255     0.413    Buzzy/Q[1]
    SLICE_X28Y104        FDRE                                         r  Buzzy/divisor_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    Buzzy/CLK
    SLICE_X28Y104        FDRE                                         r  Buzzy/divisor_reg[12]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.158ns (38.296%)  route 0.255ns (61.704%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X22Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.255     0.413    Buzzy/Q[1]
    SLICE_X28Y104        FDRE                                         r  Buzzy/divisor_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    Buzzy/CLK
    SLICE_X28Y104        FDRE                                         r  Buzzy/divisor_reg[13]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.158ns (38.296%)  route 0.255ns (61.704%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X22Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.255     0.413    Buzzy/Q[1]
    SLICE_X28Y104        FDRE                                         r  Buzzy/divisor_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    Buzzy/CLK
    SLICE_X28Y104        FDRE                                         r  Buzzy/divisor_reg[14]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.158ns (38.296%)  route 0.255ns (61.704%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X22Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.255     0.413    Buzzy/Q[1]
    SLICE_X28Y104        FDRE                                         r  Buzzy/divisor_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    Buzzy/CLK
    SLICE_X28Y104        FDRE                                         r  Buzzy/divisor_reg[15]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.158ns (33.170%)  route 0.318ns (66.830%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X22Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.318     0.476    Buzzy/Q[1]
    SLICE_X28Y103        FDRE                                         r  Buzzy/divisor_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    Buzzy/CLK
    SLICE_X28Y103        FDRE                                         r  Buzzy/divisor_reg[10]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.158ns (33.170%)  route 0.318ns (66.830%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X22Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.318     0.476    Buzzy/Q[1]
    SLICE_X28Y103        FDRE                                         r  Buzzy/divisor_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    Buzzy/CLK
    SLICE_X28Y103        FDRE                                         r  Buzzy/divisor_reg[11]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.158ns (33.170%)  route 0.318ns (66.830%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X22Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.318     0.476    Buzzy/Q[1]
    SLICE_X28Y103        FDRE                                         r  Buzzy/divisor_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    Buzzy/CLK
    SLICE_X28Y103        FDRE                                         r  Buzzy/divisor_reg[8]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.158ns (33.170%)  route 0.318ns (66.830%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X22Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.318     0.476    Buzzy/Q[1]
    SLICE_X28Y103        FDRE                                         r  Buzzy/divisor_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.917     2.045    Buzzy/CLK
    SLICE_X28Y103        FDRE                                         r  Buzzy/divisor_reg[9]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.158ns (30.368%)  route 0.362ns (69.632%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X22Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.362     0.520    Buzzy/Q[1]
    SLICE_X28Y102        FDRE                                         r  Buzzy/divisor_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.918     2.046    Buzzy/CLK
    SLICE_X28Y102        FDRE                                         r  Buzzy/divisor_reg[4]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.158ns (30.368%)  route 0.362ns (69.632%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X22Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=42, routed)          0.362     0.520    Buzzy/Q[1]
    SLICE_X28Y102        FDRE                                         r  Buzzy/divisor_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.918     2.046    Buzzy/CLK
    SLICE_X28Y102        FDRE                                         r  Buzzy/divisor_reg[5]/C





