{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1474772571019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474772571022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 00:02:50 2016 " "Processing started: Sun Sep 25 00:02:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474772571022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772571022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Interleaver -c Interleaver " "Command: quartus_map --read_settings_files=on --write_settings_files=off Interleaver -c Interleaver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772571022 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1474772571255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interleaver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interleaver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interleaver-behavior " "Found design unit 1: interleaver-behavior" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772580152 ""} { "Info" "ISGN_ENTITY_NAME" "1 interleaver " "Found entity 1: interleaver" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772580152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772580153 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772580153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deinterleaver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deinterleaver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deinterleaver-behavior " "Found design unit 1: deinterleaver-behavior" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772580154 ""} { "Info" "ISGN_ENTITY_NAME" "1 deinterleaver " "Found entity 1: deinterleaver" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772580154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interleaver " "Elaborating entity \"interleaver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1474772580182 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d interleaver.vhd(127) " "VHDL Process Statement warning at interleaver.vhd(127): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580184 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d interleaver.vhd(144) " "VHDL Process Statement warning at interleaver.vhd(144): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580184 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "depth interleaver.vhd(148) " "VHDL Process Statement warning at interleaver.vhd(148): signal \"depth\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580184 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "depth interleaver.vhd(152) " "VHDL Process Statement warning at interleaver.vhd(152): signal \"depth\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580184 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d interleaver.vhd(159) " "VHDL Process Statement warning at interleaver.vhd(159): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580184 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "depth interleaver.vhd(163) " "VHDL Process Statement warning at interleaver.vhd(163): signal \"depth\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580184 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_a_sig interleaver.vhd(174) " "VHDL Process Statement warning at interleaver.vhd(174): signal \"q_a_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580184 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d interleaver.vhd(188) " "VHDL Process Statement warning at interleaver.vhd(188): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580185 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "depth interleaver.vhd(192) " "VHDL Process Statement warning at interleaver.vhd(192): signal \"depth\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580185 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "depth interleaver.vhd(196) " "VHDL Process Statement warning at interleaver.vhd(196): signal \"depth\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580185 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d interleaver.vhd(203) " "VHDL Process Statement warning at interleaver.vhd(203): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580185 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "depth interleaver.vhd(207) " "VHDL Process Statement warning at interleaver.vhd(207): signal \"depth\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580185 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_a_sig interleaver.vhd(218) " "VHDL Process Statement warning at interleaver.vhd(218): signal \"q_a_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580185 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_a_sig interleaver.vhd(237) " "VHDL Process Statement warning at interleaver.vhd(237): signal \"q_a_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580186 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_a_sig interleaver.vhd(261) " "VHDL Process Statement warning at interleaver.vhd(261): signal \"q_a_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580186 "|interleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_a_sig interleaver.vhd(288) " "VHDL Process Statement warning at interleaver.vhd(288): signal \"q_a_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772580186 "|interleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q interleaver.vhd(91) " "VHDL Process Statement warning at interleaver.vhd(91): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772580187 "|interleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "finished interleaver.vhd(91) " "VHDL Process Statement warning at interleaver.vhd(91): inferring latch(es) for signal or variable \"finished\", which holds its previous value in one or more paths through the process" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772580187 "|interleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i interleaver.vhd(91) " "VHDL Process Statement warning at interleaver.vhd(91): inferring latch(es) for signal or variable \"i\", which holds its previous value in one or more paths through the process" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772580187 "|interleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t interleaver.vhd(91) " "VHDL Process Statement warning at interleaver.vhd(91): inferring latch(es) for signal or variable \"t\", which holds its previous value in one or more paths through the process" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772580187 "|interleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "it interleaver.vhd(91) " "VHDL Process Statement warning at interleaver.vhd(91): inferring latch(es) for signal or variable \"it\", which holds its previous value in one or more paths through the process" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772580187 "|interleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux1 interleaver.vhd(91) " "VHDL Process Statement warning at interleaver.vhd(91): inferring latch(es) for signal or variable \"aux1\", which holds its previous value in one or more paths through the process" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772580187 "|interleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "old_max_t interleaver.vhd(91) " "VHDL Process Statement warning at interleaver.vhd(91): inferring latch(es) for signal or variable \"old_max_t\", which holds its previous value in one or more paths through the process" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772580187 "|interleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address_a_sig interleaver.vhd(91) " "VHDL Process Statement warning at interleaver.vhd(91): inferring latch(es) for signal or variable \"address_a_sig\", which holds its previous value in one or more paths through the process" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772580187 "|interleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_a_sig interleaver.vhd(91) " "VHDL Process Statement warning at interleaver.vhd(91): inferring latch(es) for signal or variable \"data_a_sig\", which holds its previous value in one or more paths through the process" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772580187 "|interleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wren_a_sig interleaver.vhd(91) " "VHDL Process Statement warning at interleaver.vhd(91): inferring latch(es) for signal or variable \"wren_a_sig\", which holds its previous value in one or more paths through the process" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772580187 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren_a_sig interleaver.vhd(91) " "Inferred latch for \"wren_a_sig\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580189 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_sig\[0\] interleaver.vhd(91) " "Inferred latch for \"data_a_sig\[0\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580189 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_sig\[1\] interleaver.vhd(91) " "Inferred latch for \"data_a_sig\[1\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580189 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_sig\[2\] interleaver.vhd(91) " "Inferred latch for \"data_a_sig\[2\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580189 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_sig\[3\] interleaver.vhd(91) " "Inferred latch for \"data_a_sig\[3\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580189 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[0\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[0\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[1\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[1\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[2\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[2\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[3\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[3\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[4\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[4\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[5\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[5\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[6\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[6\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[7\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[7\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[8\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[8\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[9\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[9\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[10\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[10\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[11\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[11\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[12\] interleaver.vhd(91) " "Inferred latch for \"address_a_sig\[12\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_max_t\[0\] interleaver.vhd(91) " "Inferred latch for \"old_max_t\[0\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_max_t\[1\] interleaver.vhd(91) " "Inferred latch for \"old_max_t\[1\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_max_t\[2\] interleaver.vhd(91) " "Inferred latch for \"old_max_t\[2\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580190 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_max_t\[3\] interleaver.vhd(91) " "Inferred latch for \"old_max_t\[3\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_max_t\[4\] interleaver.vhd(91) " "Inferred latch for \"old_max_t\[4\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_max_t\[5\] interleaver.vhd(91) " "Inferred latch for \"old_max_t\[5\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_max_t\[6\] interleaver.vhd(91) " "Inferred latch for \"old_max_t\[6\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_max_t\[7\] interleaver.vhd(91) " "Inferred latch for \"old_max_t\[7\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_max_t\[8\] interleaver.vhd(91) " "Inferred latch for \"old_max_t\[8\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_max_t\[9\] interleaver.vhd(91) " "Inferred latch for \"old_max_t\[9\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_max_t\[10\] interleaver.vhd(91) " "Inferred latch for \"old_max_t\[10\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux1 interleaver.vhd(91) " "Inferred latch for \"aux1\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "it\[0\] interleaver.vhd(91) " "Inferred latch for \"it\[0\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "it\[1\] interleaver.vhd(91) " "Inferred latch for \"it\[1\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "it\[2\] interleaver.vhd(91) " "Inferred latch for \"it\[2\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "it\[3\] interleaver.vhd(91) " "Inferred latch for \"it\[3\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580191 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\] interleaver.vhd(91) " "Inferred latch for \"t\[0\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\] interleaver.vhd(91) " "Inferred latch for \"t\[1\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\] interleaver.vhd(91) " "Inferred latch for \"t\[2\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\] interleaver.vhd(91) " "Inferred latch for \"t\[3\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\] interleaver.vhd(91) " "Inferred latch for \"t\[4\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\] interleaver.vhd(91) " "Inferred latch for \"t\[5\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\] interleaver.vhd(91) " "Inferred latch for \"t\[6\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\] interleaver.vhd(91) " "Inferred latch for \"t\[7\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[8\] interleaver.vhd(91) " "Inferred latch for \"t\[8\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[9\] interleaver.vhd(91) " "Inferred latch for \"t\[9\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] interleaver.vhd(91) " "Inferred latch for \"i\[0\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] interleaver.vhd(91) " "Inferred latch for \"i\[1\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] interleaver.vhd(91) " "Inferred latch for \"i\[2\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] interleaver.vhd(91) " "Inferred latch for \"i\[3\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] interleaver.vhd(91) " "Inferred latch for \"i\[4\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580192 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] interleaver.vhd(91) " "Inferred latch for \"i\[5\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580193 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] interleaver.vhd(91) " "Inferred latch for \"i\[6\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580193 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finished interleaver.vhd(91) " "Inferred latch for \"finished\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580193 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] interleaver.vhd(91) " "Inferred latch for \"q\[0\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580193 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] interleaver.vhd(91) " "Inferred latch for \"q\[1\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580193 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] interleaver.vhd(91) " "Inferred latch for \"q\[2\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580193 "|interleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] interleaver.vhd(91) " "Inferred latch for \"q\[3\]\" at interleaver.vhd(91)" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580193 "|interleaver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "interleaver.vhd" "ram_inst" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772580209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772580245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772580260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INTR " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INTR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580261 ""}  } { { "ram.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474772580261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hcr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hcr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hcr3 " "Found entity 1: altsyncram_hcr3" {  } { { "db/altsyncram_hcr3.tdf" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772580298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hcr3 ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated " "Elaborating entity \"altsyncram_hcr3\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772580298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qo2 " "Found entity 1: altsyncram_4qo2" {  } { { "db/altsyncram_4qo2.tdf" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_4qo2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772580342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772580342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4qo2 ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|altsyncram_4qo2:altsyncram1 " "Elaborating entity \"altsyncram_4qo2\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|altsyncram_4qo2:altsyncram1\"" {  } { { "db/altsyncram_hcr3.tdf" "altsyncram1" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772580342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hcr3.tdf" "mgl_prim2" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772580499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hcr3.tdf" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772580570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229870162 " "Parameter \"NODE_NAME\" = \"1229870162\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 8192 " "Parameter \"NUMWORDS\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 13 " "Parameter \"WIDTHAD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772580570 ""}  } { { "db/altsyncram_hcr3.tdf" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474772580570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772580719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772580872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772581021 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1474772581268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.09.25.00:03:04 Progress: Loading sldb79c33a9/alt_sld_fab_wrapper_hw.tcl " "2016.09.25.00:03:04 Progress: Loading sldb79c33a9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772584845 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772586872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772587005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772588078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772588228 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772588376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772588534 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772588541 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772588541 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1474772589249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb79c33a9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb79c33a9/alt_sld_fab.v" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772589528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772589528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772589631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772589631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772589634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772589634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772589723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772589723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772589829 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772589829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772589829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772589922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772589922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux1 " "Latch aux1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591449 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "old_max_t\[10\] " "Latch old_max_t\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591449 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "old_max_t\[9\] " "Latch old_max_t\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591449 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "old_max_t\[8\] " "Latch old_max_t\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591449 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "old_max_t\[7\] " "Latch old_max_t\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591449 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "old_max_t\[6\] " "Latch old_max_t\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591449 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "old_max_t\[5\] " "Latch old_max_t\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591449 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "old_max_t\[4\] " "Latch old_max_t\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591449 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "old_max_t\[3\] " "Latch old_max_t\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "old_max_t\[2\] " "Latch old_max_t\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "old_max_t\[1\] " "Latch old_max_t\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "old_max_t\[0\] " "Latch old_max_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "it\[2\] " "Latch it\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "it\[1\] " "Latch it\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "it\[0\] " "Latch it\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "it\[3\] " "Latch it\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[6\] " "Latch i\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[5\] " "Latch i\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[4\] " "Latch i\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[3\] " "Latch i\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[2\] " "Latch i\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[1\] " "Latch i\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[0\] " "Latch i\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772591450 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772591450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772591605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1474772593100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772593100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "471 " "Implemented 471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1474772593173 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1474772593173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "440 " "Implemented 440 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1474772593173 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1474772593173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1474772593173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "879 " "Peak virtual memory: 879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474772593239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 00:03:13 2016 " "Processing ended: Sun Sep 25 00:03:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474772593239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474772593239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474772593239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772593239 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1474772594287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474772594291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 00:03:14 2016 " "Processing started: Sun Sep 25 00:03:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474772594291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1474772594291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Interleaver -c Interleaver " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Interleaver -c Interleaver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1474772594291 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1474772594356 ""}
{ "Info" "0" "" "Project  = Interleaver" {  } {  } 0 0 "Project  = Interleaver" 0 0 "Fitter" 0 0 1474772594357 ""}
{ "Info" "0" "" "Revision = Interleaver" {  } {  } 0 0 "Revision = Interleaver" 0 0 "Fitter" 0 0 1474772594357 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1474772594426 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Interleaver EP4CE6F17I8L " "Selected device EP4CE6F17I8L for design \"Interleaver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1474772594433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474772594492 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474772594492 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1474772594595 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1474772594598 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8L " "Device EP4CE10F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474772594661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17I8L " "Device EP4CE10F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474772594661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8L " "Device EP4CE6F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474772594661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8L " "Device EP4CE15F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474772594661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I8L " "Device EP4CE15F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474772594661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8L " "Device EP4CE22F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474772594661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17I8L " "Device EP4CE22F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474772594661 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1474772594661 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 1128 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474772594664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 1130 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474772594664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 1132 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474772594664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 1134 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474772594664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 1136 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474772594664 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1474772594664 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1474772594665 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1474772594670 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1474772594949 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1474772595097 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474772595098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474772595098 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1474772595098 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1474772595098 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Interleaver.sdc " "Synopsys Design Constraints File file not found: 'Interleaver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1474772595100 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_s.s1 " "Node: current_s.s1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch finished\$latch current_s.s1 " "Latch finished\$latch is being clocked by current_s.s1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772595102 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1474772595102 "|interleaver|current_s.s1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register current_s.s0 clk " "Register current_s.s0 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772595102 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1474772595102 "|interleaver|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_s.s3 " "Node: current_s.s3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch wren_a_sig current_s.s3 " "Latch wren_a_sig is being clocked by current_s.s3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772595102 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1474772595102 "|interleaver|current_s.s3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_s.s5 " "Node: current_s.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch t\[0\] current_s.s5 " "Latch t\[0\] is being clocked by current_s.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772595102 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1474772595102 "|interleaver|current_s.s5"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474772595105 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474772595105 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1474772595105 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1474772595105 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474772595105 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474772595105 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474772595105 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1474772595105 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474772595138 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 1114 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474772595138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474772595138 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 728 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474772595138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector41~1  " "Automatically promoted node Selector41~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_s.s5 " "Destination node current_s.s5" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 209 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474772595139 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1474772595139 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 353 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474772595139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector3~0  " "Automatically promoted node Selector3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474772595139 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 382 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474772595139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "current_s.s5  " "Automatically promoted node current_s.s5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr2~0 " "Destination node WideOr2~0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 283 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr0~0 " "Destination node WideOr0~0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 285 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector66~0 " "Destination node Selector66~0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 311 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector67~0 " "Destination node Selector67~0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 347 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector68~0 " "Destination node Selector68~0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 348 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector69~0 " "Destination node Selector69~0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 349 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector41~1 " "Destination node Selector41~1" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 353 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector40~0 " "Destination node Selector40~0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 539 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector37~0 " "Destination node Selector37~0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 573 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector36~0 " "Destination node Selector36~0" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 574 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1474772595139 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1474772595139 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 209 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474772595139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector64~0  " "Automatically promoted node Selector64~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474772595139 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 487 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474772595139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector1~1  " "Automatically promoted node Selector1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474772595139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wren_a_sig " "Destination node wren_a_sig" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 236 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474772595139 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1474772595139 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 497 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474772595139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector34~2  " "Automatically promoted node Selector34~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474772595140 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 541 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474772595140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector70~1  " "Automatically promoted node Selector70~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474772595140 ""}  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 0 { 0 ""} 0 346 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474772595140 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1474772595278 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474772595279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474772595279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474772595280 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474772595281 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1474772595282 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1474772595282 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1474772595282 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1474772595283 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1474772595283 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1474772595283 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 12 9 0 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 12 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1474772595285 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1474772595285 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1474772595285 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474772595286 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474772595286 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474772595286 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474772595286 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474772595286 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474772595286 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474772595286 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474772595286 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1474772595286 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1474772595286 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474772595308 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1474772595314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1474772595641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474772595719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1474772595733 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1474772595953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474772595953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1474772596116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1474772596607 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1474772596607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1474772596657 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1474772596657 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1474772596657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474772596661 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1474772596733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474772596741 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474772596944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474772596945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474772597225 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474772597592 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/output_files/Interleaver.fit.smsg " "Generated suppressed messages file C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/output_files/Interleaver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1474772597920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1541 " "Peak virtual memory: 1541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474772598322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 00:03:18 2016 " "Processing ended: Sun Sep 25 00:03:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474772598322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474772598322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474772598322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1474772598322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1474772599292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474772599295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 00:03:19 2016 " "Processing started: Sun Sep 25 00:03:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474772599295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1474772599295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Interleaver -c Interleaver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Interleaver -c Interleaver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1474772599295 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1474772600256 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1474772600272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "752 " "Peak virtual memory: 752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474772600401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 00:03:20 2016 " "Processing ended: Sun Sep 25 00:03:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474772600401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474772600401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474772600401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1474772600401 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1474772601014 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1474772601443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474772601446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 00:03:21 2016 " "Processing started: Sun Sep 25 00:03:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474772601446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Interleaver -c Interleaver " "Command: quartus_sta Interleaver -c Interleaver" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601447 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1474772601520 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601693 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601847 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474772601869 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474772601869 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1474772601869 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601869 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Interleaver.sdc " "Synopsys Design Constraints File file not found: 'Interleaver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601871 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "depth\[0\] " "Node: depth\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch old_max_t\[0\] depth\[0\] " "Latch old_max_t\[0\] is being clocked by depth\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772601873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601873 "|interleaver|depth[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_s.s1 " "Node: current_s.s1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch finished\$latch current_s.s1 " "Latch finished\$latch is being clocked by current_s.s1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772601873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601873 "|interleaver|current_s.s1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register current_s.s5 clk " "Register current_s.s5 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772601873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601873 "|interleaver|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_s.s3 " "Node: current_s.s3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch wren_a_sig current_s.s3 " "Latch wren_a_sig is being clocked by current_s.s3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772601873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601873 "|interleaver|current_s.s3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_s.s5 " "Node: current_s.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch t\[9\] current_s.s5 " "Latch t\[9\] is being clocked by current_s.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772601873 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601873 "|interleaver|current_s.s5"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474772601875 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474772601875 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601875 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1474772601875 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1474772601884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.441 " "Worst-case setup slack is 45.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.441               0.000 altera_reserved_tck  " "   45.441               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.781 " "Worst-case recovery slack is 96.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.781               0.000 altera_reserved_tck  " "   96.781               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.397 " "Worst-case removal slack is 1.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.397               0.000 altera_reserved_tck  " "    1.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.652 " "Worst-case minimum pulse width slack is 49.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.652               0.000 altera_reserved_tck  " "   49.652               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772601923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601923 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772601967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772601967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772601967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772601967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.473 ns " "Worst Case Available Settling Time: 343.473 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772601967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772601967 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601967 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1000mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1474772601973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772601997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602251 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "depth\[0\] " "Node: depth\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch old_max_t\[0\] depth\[0\] " "Latch old_max_t\[0\] is being clocked by depth\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772602330 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602330 "|interleaver|depth[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_s.s1 " "Node: current_s.s1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch finished\$latch current_s.s1 " "Latch finished\$latch is being clocked by current_s.s1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772602330 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602330 "|interleaver|current_s.s1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register current_s.s5 clk " "Register current_s.s5 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772602330 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602330 "|interleaver|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_s.s3 " "Node: current_s.s3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch wren_a_sig current_s.s3 " "Latch wren_a_sig is being clocked by current_s.s3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772602331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602331 "|interleaver|current_s.s3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_s.s5 " "Node: current_s.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch t\[9\] current_s.s5 " "Latch t\[9\] is being clocked by current_s.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772602331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602331 "|interleaver|current_s.s5"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474772602331 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474772602331 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.665 " "Worst-case setup slack is 45.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.665               0.000 altera_reserved_tck  " "   45.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.497 " "Worst-case hold slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 altera_reserved_tck  " "    0.497               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.871 " "Worst-case recovery slack is 96.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.871               0.000 altera_reserved_tck  " "   96.871               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.381 " "Worst-case removal slack is 1.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 altera_reserved_tck  " "    1.381               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.611 " "Worst-case minimum pulse width slack is 49.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.611               0.000 altera_reserved_tck  " "   49.611               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602370 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772602432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772602432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772602432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772602432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.630 ns " "Worst Case Available Settling Time: 343.630 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772602432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772602432 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602432 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1000mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1474772602439 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "depth\[0\] " "Node: depth\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch old_max_t\[0\] depth\[0\] " "Latch old_max_t\[0\] is being clocked by depth\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772602477 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602477 "|interleaver|depth[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_s.s1 " "Node: current_s.s1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch finished\$latch current_s.s1 " "Latch finished\$latch is being clocked by current_s.s1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772602477 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602477 "|interleaver|current_s.s1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register current_s.s5 clk " "Register current_s.s5 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772602477 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602477 "|interleaver|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_s.s3 " "Node: current_s.s3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch wren_a_sig current_s.s3 " "Latch wren_a_sig is being clocked by current_s.s3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772602477 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602477 "|interleaver|current_s.s3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_s.s5 " "Node: current_s.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch t\[9\] current_s.s5 " "Latch t\[9\] is being clocked by current_s.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1474772602477 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602477 "|interleaver|current_s.s5"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474772602478 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474772602478 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.605 " "Worst-case setup slack is 47.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.605               0.000 altera_reserved_tck  " "   47.605               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.272 " "Worst-case hold slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 altera_reserved_tck  " "    0.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.157 " "Worst-case recovery slack is 98.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.157               0.000 altera_reserved_tck  " "   98.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.767 " "Worst-case removal slack is 0.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.767               0.000 altera_reserved_tck  " "    0.767               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.488 " "Worst-case minimum pulse width slack is 49.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.488               0.000 altera_reserved_tck  " "   49.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474772602515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602515 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772602560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772602560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772602560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772602560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.660 ns " "Worst Case Available Settling Time: 346.660 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772602560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1474772602560 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602560 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602817 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474772602918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 00:03:22 2016 " "Processing ended: Sun Sep 25 00:03:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474772602918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474772602918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474772602918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772602918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474772603874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474772603877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 00:03:23 2016 " "Processing started: Sun Sep 25 00:03:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474772603877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1474772603877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Interleaver -c Interleaver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Interleaver -c Interleaver" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1474772603877 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_8l_1000mv_100c_slow.vho C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_8l_1000mv_100c_slow.vho in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474772604858 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_8l_1000mv_-40c_slow.vho C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_8l_1000mv_-40c_slow.vho in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474772604918 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_min_1000mv_-40c_fast.vho C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_min_1000mv_-40c_fast.vho in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474772604972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver.vho C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver.vho in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474772605033 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_8l_1000mv_100c_vhd_slow.sdo C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_8l_1000mv_100c_vhd_slow.sdo in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474772605100 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_8l_1000mv_-40c_vhd_slow.sdo C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_8l_1000mv_-40c_vhd_slow.sdo in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474772605169 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_min_1000mv_-40c_vhd_fast.sdo C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_min_1000mv_-40c_vhd_fast.sdo in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474772605236 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interleaver_vhd.sdo C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/ simulation " "Generated file Interleaver_vhd.sdo in folder \"C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474772605303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474772606335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 00:03:26 2016 " "Processing ended: Sun Sep 25 00:03:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474772606335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474772606335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474772606335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1474772606335 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 110 s " "Quartus Prime Full Compilation was successful. 0 errors, 110 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1474772606946 ""}
