/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [14:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [25:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 12'h000;
    else _00_ <= in_data[80:69];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 15'h0000;
    else _01_ <= { in_data[182:169], celloutsig_1_6z };
  assign celloutsig_0_3z = { _00_[9:7], _00_, celloutsig_0_1z } <= { in_data[25:23], celloutsig_0_0z, _00_ };
  assign celloutsig_1_13z = celloutsig_1_4z[5:0] <= celloutsig_1_4z[11:6];
  assign celloutsig_1_14z = { in_data[143:133], celloutsig_1_3z } <= { celloutsig_1_4z[12:2], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_4z[11:5], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_15z } <= { in_data[146:114], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_18z } <= { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_11z };
  assign celloutsig_0_4z = { _00_[4:2], celloutsig_0_1z } <= { in_data[34:33], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[33:23], celloutsig_0_4z } && { _00_[10:0], celloutsig_0_3z };
  assign celloutsig_0_16z = { _00_[8:7], celloutsig_0_6z } && { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_1_16z = ! in_data[141:139];
  assign celloutsig_0_1z = ! { in_data[74:53], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = ! { in_data[138:129], celloutsig_1_1z };
  assign celloutsig_1_5z = ! { in_data[141:139], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_11z = in_data[61:58] < { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_7z = { in_data[158:156], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } < { celloutsig_1_4z[6:2], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_2z, _01_, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_11z } % { 1'h1, in_data[131:123], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_3z ? in_data[189:177] : { in_data[168:161], celloutsig_1_2z, 1'h0, celloutsig_1_1z, 1'h0, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[52:46] !== in_data[32:26];
  assign celloutsig_1_11z = in_data[177:172] !== { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_18z = & _00_[7:0];
  assign celloutsig_1_2z = & { celloutsig_1_1z, in_data[170:151] };
  assign celloutsig_1_8z = & celloutsig_1_4z[11:9];
  assign celloutsig_1_12z = ~((celloutsig_1_4z[11] & _01_[13]) | celloutsig_1_5z);
  assign celloutsig_0_17z = ~((celloutsig_0_6z & celloutsig_0_6z) | _00_[3]);
  assign celloutsig_1_0z = ~((in_data[145] & in_data[120]) | in_data[106]);
  assign celloutsig_1_1z = ~((in_data[191] & in_data[132]) | in_data[99]);
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_2z) | celloutsig_1_0z);
  assign celloutsig_1_10z = ~((in_data[116] & celloutsig_1_3z) | celloutsig_1_8z);
  assign celloutsig_0_19z = ~((celloutsig_0_16z & celloutsig_0_17z) | (celloutsig_0_6z & in_data[17]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
