
../repos/sgerbino-table-2fdd8d0/bin/table_column_test:     file format elf32-littlearm


Disassembly of section .init:

00011e70 <.init>:
   11e70:	push	{r3, lr}
   11e74:	bl	11f5c <_start@@Base+0x3c>
   11e78:	pop	{r3, pc}

Disassembly of section .plt:

00011e7c <strcmp@plt-0x14>:
   11e7c:	push	{lr}		; (str lr, [sp, #-4]!)
   11e80:	ldr	lr, [pc, #4]	; 11e8c <strcmp@plt-0x4>
   11e84:	add	lr, pc, lr
   11e88:	ldr	pc, [lr, #8]!
   11e8c:	andeq	r3, r1, r4, ror r1

00011e90 <strcmp@plt>:
   11e90:	add	ip, pc, #0, 12
   11e94:	add	ip, ip, #77824	; 0x13000
   11e98:	ldr	pc, [ip, #372]!	; 0x174

00011e9c <printf@plt>:
   11e9c:	add	ip, pc, #0, 12
   11ea0:	add	ip, ip, #77824	; 0x13000
   11ea4:	ldr	pc, [ip, #364]!	; 0x16c

00011ea8 <free@plt>:
   11ea8:	add	ip, pc, #0, 12
   11eac:	add	ip, ip, #77824	; 0x13000
   11eb0:	ldr	pc, [ip, #356]!	; 0x164

00011eb4 <realloc@plt>:
   11eb4:	add	ip, pc, #0, 12
   11eb8:	add	ip, ip, #77824	; 0x13000
   11ebc:	ldr	pc, [ip, #348]!	; 0x15c

00011ec0 <strcpy@plt>:
   11ec0:	add	ip, pc, #0, 12
   11ec4:	add	ip, ip, #77824	; 0x13000
   11ec8:	ldr	pc, [ip, #340]!	; 0x154

00011ecc <malloc@plt>:
   11ecc:	add	ip, pc, #0, 12
   11ed0:	add	ip, ip, #77824	; 0x13000
   11ed4:	ldr	pc, [ip, #332]!	; 0x14c

00011ed8 <__libc_start_main@plt>:
   11ed8:	add	ip, pc, #0, 12
   11edc:	add	ip, ip, #77824	; 0x13000
   11ee0:	ldr	pc, [ip, #324]!	; 0x144

00011ee4 <__gmon_start__@plt>:
   11ee4:	add	ip, pc, #0, 12
   11ee8:	add	ip, ip, #77824	; 0x13000
   11eec:	ldr	pc, [ip, #316]!	; 0x13c

00011ef0 <strlen@plt>:
   11ef0:	add	ip, pc, #0, 12
   11ef4:	add	ip, ip, #77824	; 0x13000
   11ef8:	ldr	pc, [ip, #308]!	; 0x134

00011efc <snprintf@plt>:
   11efc:	add	ip, pc, #0, 12
   11f00:	add	ip, ip, #77824	; 0x13000
   11f04:	ldr	pc, [ip, #300]!	; 0x12c

00011f08 <__isoc99_sscanf@plt>:
   11f08:	add	ip, pc, #0, 12
   11f0c:	add	ip, ip, #77824	; 0x13000
   11f10:	ldr	pc, [ip, #292]!	; 0x124

00011f14 <abort@plt>:
   11f14:	add	ip, pc, #0, 12
   11f18:	add	ip, ip, #77824	; 0x13000
   11f1c:	ldr	pc, [ip, #284]!	; 0x11c

Disassembly of section .text:

00011f20 <_start@@Base>:
   11f20:	mov	fp, #0
   11f24:	mov	lr, #0
   11f28:	pop	{r1}		; (ldr r1, [sp], #4)
   11f2c:	mov	r2, sp
   11f30:	push	{r2}		; (str r2, [sp, #-4]!)
   11f34:	push	{r0}		; (str r0, [sp, #-4]!)
   11f38:	ldr	ip, [pc, #16]	; 11f50 <_start@@Base+0x30>
   11f3c:	push	{ip}		; (str ip, [sp, #-4]!)
   11f40:	ldr	r0, [pc, #12]	; 11f54 <_start@@Base+0x34>
   11f44:	ldr	r3, [pc, #12]	; 11f58 <_start@@Base+0x38>
   11f48:	bl	11ed8 <__libc_start_main@plt>
   11f4c:	bl	11f14 <abort@plt>
   11f50:	andeq	r4, r1, ip, lsl #22
   11f54:	andeq	r2, r1, r0, lsl r0
   11f58:	andeq	r4, r1, ip, lsr #21
   11f5c:	ldr	r3, [pc, #20]	; 11f78 <_start@@Base+0x58>
   11f60:	ldr	r2, [pc, #20]	; 11f7c <_start@@Base+0x5c>
   11f64:	add	r3, pc, r3
   11f68:	ldr	r2, [r3, r2]
   11f6c:	cmp	r2, #0
   11f70:	bxeq	lr
   11f74:	b	11ee4 <__gmon_start__@plt>
   11f78:	muleq	r1, r4, r0
   11f7c:	andeq	r0, r0, ip, lsr r0
   11f80:	ldr	r0, [pc, #24]	; 11fa0 <_start@@Base+0x80>
   11f84:	ldr	r3, [pc, #24]	; 11fa4 <_start@@Base+0x84>
   11f88:	cmp	r3, r0
   11f8c:	bxeq	lr
   11f90:	ldr	r3, [pc, #16]	; 11fa8 <_start@@Base+0x88>
   11f94:	cmp	r3, #0
   11f98:	bxeq	lr
   11f9c:	bx	r3
   11fa0:	andeq	r5, r2, r8, asr #32
   11fa4:	andeq	r5, r2, r8, asr #32
   11fa8:	andeq	r0, r0, r0
   11fac:	ldr	r0, [pc, #36]	; 11fd8 <_start@@Base+0xb8>
   11fb0:	ldr	r1, [pc, #36]	; 11fdc <_start@@Base+0xbc>
   11fb4:	sub	r1, r1, r0
   11fb8:	asr	r1, r1, #2
   11fbc:	add	r1, r1, r1, lsr #31
   11fc0:	asrs	r1, r1, #1
   11fc4:	bxeq	lr
   11fc8:	ldr	r3, [pc, #16]	; 11fe0 <_start@@Base+0xc0>
   11fcc:	cmp	r3, #0
   11fd0:	bxeq	lr
   11fd4:	bx	r3
   11fd8:	andeq	r5, r2, r8, asr #32
   11fdc:	andeq	r5, r2, r8, asr #32
   11fe0:	andeq	r0, r0, r0
   11fe4:	push	{r4, lr}
   11fe8:	ldr	r4, [pc, #24]	; 12008 <_start@@Base+0xe8>
   11fec:	ldrb	r3, [r4]
   11ff0:	cmp	r3, #0
   11ff4:	popne	{r4, pc}
   11ff8:	bl	11f80 <_start@@Base+0x60>
   11ffc:	mov	r3, #1
   12000:	strb	r3, [r4]
   12004:	pop	{r4, pc}
   12008:	andeq	r5, r2, r8, asr #32
   1200c:	b	11fac <_start@@Base+0x8c>

00012010 <main@@Base>:
   12010:	push	{r4, r5, r6, r7, fp, lr}
   12014:	add	fp, sp, #16
   12018:	sub	sp, sp, #56	; 0x38
   1201c:	mov	r7, sp
   12020:	mov	r0, r7
   12024:	bl	12140 <table_init@@Base>
   12028:	movw	r1, #19236	; 0x4b24
   1202c:	mov	r0, r7
   12030:	mov	r2, #0
   12034:	mov	r4, #0
   12038:	movt	r1, #1
   1203c:	bl	12ba8 <table_add_column@@Base>
   12040:	movw	r1, #19302	; 0x4b66
   12044:	mov	r6, r0
   12048:	mov	r0, r7
   1204c:	mov	r2, #21
   12050:	movt	r1, #1
   12054:	bl	12ba8 <table_add_column@@Base>
   12058:	mov	r5, r0
   1205c:	mov	r0, r7
   12060:	bl	12b20 <table_get_column_length@@Base>
   12064:	cmp	r0, #2
   12068:	beq	1207c <main@@Base+0x6c>
   1206c:	movw	r0, #19239	; 0x4b27
   12070:	movt	r0, #1
   12074:	bl	11e9c <printf@plt>
   12078:	mvn	r4, #0
   1207c:	mov	r0, sp
   12080:	mov	r1, r6
   12084:	bl	12b84 <table_get_column_name@@Base>
   12088:	movw	r1, #19236	; 0x4b24
   1208c:	movt	r1, #1
   12090:	bl	11e90 <strcmp@plt>
   12094:	cmp	r0, #0
   12098:	beq	120ac <main@@Base+0x9c>
   1209c:	movw	r0, #19276	; 0x4b4c
   120a0:	movt	r0, #1
   120a4:	bl	11e9c <printf@plt>
   120a8:	mvn	r4, #0
   120ac:	mov	r0, sp
   120b0:	mov	r1, r5
   120b4:	bl	12b84 <table_get_column_name@@Base>
   120b8:	movw	r1, #19302	; 0x4b66
   120bc:	movt	r1, #1
   120c0:	bl	11e90 <strcmp@plt>
   120c4:	cmp	r0, #0
   120c8:	beq	120dc <main@@Base+0xcc>
   120cc:	movw	r0, #19276	; 0x4b4c
   120d0:	movt	r0, #1
   120d4:	bl	11e9c <printf@plt>
   120d8:	mvn	r4, #0
   120dc:	mov	r0, sp
   120e0:	bl	1219c <table_destroy@@Base>
   120e4:	mov	r0, r4
   120e8:	sub	sp, fp, #16
   120ec:	pop	{r4, r5, r6, r7, fp, pc}

000120f0 <table_new@@Base>:
   120f0:	push	{fp, lr}
   120f4:	mov	fp, sp
   120f8:	mov	r0, #56	; 0x38
   120fc:	bl	11ecc <malloc@plt>
   12100:	mov	r1, #0
   12104:	mov	r2, #10
   12108:	mov	r3, #20
   1210c:	vmov.i32	q8, #0	; 0x00000000
   12110:	str	r1, [r0]
   12114:	stmib	r0, {r1, r2}
   12118:	str	r1, [r0, #12]
   1211c:	str	r1, [r0, #16]
   12120:	str	r1, [r0, #20]
   12124:	str	r3, [r0, #24]
   12128:	str	r1, [r0, #28]
   1212c:	str	r2, [r0, #48]	; 0x30
   12130:	str	r1, [r0, #52]	; 0x34
   12134:	add	r1, r0, #32
   12138:	vst1.32	{d16-d17}, [r1]
   1213c:	pop	{fp, pc}

00012140 <table_init@@Base>:
   12140:	mov	r1, #0
   12144:	mov	r2, #10
   12148:	mov	r3, #20
   1214c:	vmov.i32	q8, #0	; 0x00000000
   12150:	str	r1, [r0]
   12154:	stmib	r0, {r1, r2}
   12158:	str	r1, [r0, #12]
   1215c:	str	r1, [r0, #16]
   12160:	str	r1, [r0, #20]
   12164:	str	r3, [r0, #24]
   12168:	str	r1, [r0, #28]
   1216c:	str	r2, [r0, #48]	; 0x30
   12170:	str	r1, [r0, #52]	; 0x34
   12174:	add	r0, r0, #32
   12178:	vst1.32	{d16-d17}, [r0]
   1217c:	bx	lr

00012180 <table_delete@@Base>:
   12180:	push	{r4, sl, fp, lr}
   12184:	add	fp, sp, #8
   12188:	mov	r4, r0
   1218c:	bl	1219c <table_destroy@@Base>
   12190:	mov	r0, r4
   12194:	pop	{r4, sl, fp, lr}
   12198:	b	11ea8 <free@plt>

0001219c <table_destroy@@Base>:
   1219c:	cmp	r0, #0
   121a0:	bxeq	lr
   121a4:	push	{r4, r5, r6, sl, fp, lr}
   121a8:	add	fp, sp, #16
   121ac:	mvn	r1, #0
   121b0:	mvn	r2, #0
   121b4:	mov	r3, #64	; 0x40
   121b8:	mov	r4, r0
   121bc:	bl	12a2c <table_notify@@Base>
   121c0:	mov	r0, r4
   121c4:	bl	137c8 <table_get_row_length@@Base>
   121c8:	cmp	r0, #1
   121cc:	blt	121f0 <table_destroy@@Base+0x54>
   121d0:	mov	r5, r0
   121d4:	mov	r6, #0
   121d8:	mov	r0, r4
   121dc:	mov	r1, r6
   121e0:	bl	13770 <table_row_destroy@@Base>
   121e4:	add	r6, r6, #1
   121e8:	cmp	r5, r6
   121ec:	bne	121d8 <table_destroy@@Base+0x3c>
   121f0:	ldr	r0, [r4, #16]
   121f4:	cmp	r0, #0
   121f8:	beq	12200 <table_destroy@@Base+0x64>
   121fc:	bl	11ea8 <free@plt>
   12200:	mov	r0, r4
   12204:	bl	12b20 <table_get_column_length@@Base>
   12208:	cmp	r0, #1
   1220c:	blt	12230 <table_destroy@@Base+0x94>
   12210:	mov	r5, r0
   12214:	mov	r6, #0
   12218:	mov	r0, r4
   1221c:	mov	r1, r6
   12220:	bl	12b08 <table_column_destroy@@Base>
   12224:	add	r6, r6, #1
   12228:	cmp	r5, r6
   1222c:	bne	12218 <table_destroy@@Base+0x7c>
   12230:	ldr	r0, [r4]
   12234:	cmp	r0, #0
   12238:	beq	12240 <table_destroy@@Base+0xa4>
   1223c:	bl	11ea8 <free@plt>
   12240:	ldr	r0, [r4, #36]	; 0x24
   12244:	cmp	r0, #0
   12248:	beq	12250 <table_destroy@@Base+0xb4>
   1224c:	bl	11ea8 <free@plt>
   12250:	ldr	r0, [r4, #40]	; 0x28
   12254:	cmp	r0, #0
   12258:	beq	12260 <table_destroy@@Base+0xc4>
   1225c:	bl	11ea8 <free@plt>
   12260:	ldr	r0, [r4, #44]	; 0x2c
   12264:	cmp	r0, #0
   12268:	pop	{r4, r5, r6, sl, fp, lr}
   1226c:	beq	12274 <table_destroy@@Base+0xd8>
   12270:	b	11ea8 <free@plt>
   12274:	bx	lr

00012278 <table_dupe@@Base>:
   12278:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1227c:	add	fp, sp, #28
   12280:	sub	sp, sp, #12
   12284:	mov	r4, r0
   12288:	bl	137c8 <table_get_row_length@@Base>
   1228c:	mov	r8, r0
   12290:	mov	r0, r4
   12294:	bl	12b20 <table_get_column_length@@Base>
   12298:	mov	r6, r0
   1229c:	mov	r0, #56	; 0x38
   122a0:	bl	11ecc <malloc@plt>
   122a4:	mov	sl, r0
   122a8:	mov	r5, #0
   122ac:	mov	r0, #10
   122b0:	mov	r1, #20
   122b4:	cmp	r6, #1
   122b8:	vmov.i32	q8, #0	; 0x00000000
   122bc:	str	r5, [sl]
   122c0:	str	r5, [sl, #4]
   122c4:	str	r0, [sl, #8]
   122c8:	str	r5, [sl, #12]
   122cc:	str	r5, [sl, #16]
   122d0:	str	r5, [sl, #20]
   122d4:	str	r1, [sl, #24]
   122d8:	str	r5, [sl, #28]
   122dc:	str	r0, [sl, #48]	; 0x30
   122e0:	add	r0, sl, #32
   122e4:	str	r5, [sl, #52]	; 0x34
   122e8:	vst1.32	{d16-d17}, [r0]
   122ec:	blt	12328 <table_dupe@@Base+0xb0>
   122f0:	mov	r0, r4
   122f4:	mov	r1, r5
   122f8:	bl	12b84 <table_get_column_name@@Base>
   122fc:	mov	r7, r0
   12300:	mov	r0, r4
   12304:	mov	r1, r5
   12308:	bl	12b94 <table_get_column_data_type@@Base>
   1230c:	mov	r2, r0
   12310:	mov	r0, sl
   12314:	mov	r1, r7
   12318:	bl	12ba8 <table_add_column@@Base>
   1231c:	add	r5, r5, #1
   12320:	cmp	r6, r5
   12324:	bne	122f0 <table_dupe@@Base+0x78>
   12328:	cmp	r8, #1
   1232c:	blt	12794 <table_dupe@@Base+0x51c>
   12330:	mov	r5, #0
   12334:	add	r9, sp, #8
   12338:	mov	r0, sl
   1233c:	bl	137d0 <table_add_row@@Base>
   12340:	cmp	r6, #1
   12344:	blt	12788 <table_dupe@@Base+0x510>
   12348:	mov	r7, #0
   1234c:	mov	r0, r4
   12350:	mov	r1, r7
   12354:	bl	12b94 <table_get_column_data_type@@Base>
   12358:	cmp	r0, #23
   1235c:	bhi	1277c <table_dupe@@Base+0x504>
   12360:	add	r1, pc, #0
   12364:	ldr	pc, [r1, r0, lsl #2]
   12368:	andeq	r2, r1, r8, asr #7
   1236c:	strdeq	r2, [r1], -r0
   12370:	andeq	r2, r1, r8, lsl r4
   12374:	andeq	r2, r1, r0, asr #8
   12378:	andeq	r2, r1, r8, ror #8
   1237c:	muleq	r1, r0, r4
   12380:			; <UNDEFINED> instruction: 0x000124b8
   12384:	andeq	r2, r1, r0, ror #9
   12388:	andeq	r2, r1, r8, lsl #10
   1238c:	andeq	r2, r1, r0, lsr r5
   12390:	andeq	r2, r1, r8, asr r5
   12394:	andeq	r2, r1, r0, lsl #11
   12398:	andeq	r2, r1, r8, lsr #11
   1239c:	ldrdeq	r2, [r1], -r0
   123a0:	strdeq	r2, [r1], -r8
   123a4:	andeq	r2, r1, r0, lsr #12
   123a8:	andeq	r2, r1, r8, asr #12
   123ac:	andeq	r2, r1, ip, ror #12
   123b0:	muleq	r1, r0, r6
   123b4:			; <UNDEFINED> instruction: 0x000126b4
   123b8:	ldrdeq	r2, [r1], -ip
   123bc:	andeq	r2, r1, r4, lsl #14
   123c0:	andeq	r2, r1, ip, lsr #14
   123c4:	andeq	r2, r1, r4, asr r7
   123c8:	mov	r0, r4
   123cc:	mov	r1, r5
   123d0:	mov	r2, r7
   123d4:	bl	13520 <table_get_int@@Base>
   123d8:	mov	r3, r0
   123dc:	mov	r0, sl
   123e0:	mov	r1, r5
   123e4:	mov	r2, r7
   123e8:	bl	13ccc <table_set_int@@Base>
   123ec:	b	1277c <table_dupe@@Base+0x504>
   123f0:	mov	r0, r4
   123f4:	mov	r1, r5
   123f8:	mov	r2, r7
   123fc:	bl	13538 <table_get_uint@@Base>
   12400:	mov	r3, r0
   12404:	mov	r0, sl
   12408:	mov	r1, r5
   1240c:	mov	r2, r7
   12410:	bl	13cf4 <table_set_uint@@Base>
   12414:	b	1277c <table_dupe@@Base+0x504>
   12418:	mov	r0, r4
   1241c:	mov	r1, r5
   12420:	mov	r2, r7
   12424:	bl	13550 <table_get_int8@@Base>
   12428:	mov	r3, r0
   1242c:	mov	r0, sl
   12430:	mov	r1, r5
   12434:	mov	r2, r7
   12438:	bl	13d1c <table_set_int8@@Base>
   1243c:	b	1277c <table_dupe@@Base+0x504>
   12440:	mov	r0, r4
   12444:	mov	r1, r5
   12448:	mov	r2, r7
   1244c:	bl	13568 <table_get_uint8@@Base>
   12450:	mov	r3, r0
   12454:	mov	r0, sl
   12458:	mov	r1, r5
   1245c:	mov	r2, r7
   12460:	bl	13d44 <table_set_uint8@@Base>
   12464:	b	1277c <table_dupe@@Base+0x504>
   12468:	mov	r0, r4
   1246c:	mov	r1, r5
   12470:	mov	r2, r7
   12474:	bl	13580 <table_get_int16@@Base>
   12478:	mov	r3, r0
   1247c:	mov	r0, sl
   12480:	mov	r1, r5
   12484:	mov	r2, r7
   12488:	bl	13d6c <table_set_int16@@Base>
   1248c:	b	1277c <table_dupe@@Base+0x504>
   12490:	mov	r0, r4
   12494:	mov	r1, r5
   12498:	mov	r2, r7
   1249c:	bl	13598 <table_get_uint16@@Base>
   124a0:	mov	r3, r0
   124a4:	mov	r0, sl
   124a8:	mov	r1, r5
   124ac:	mov	r2, r7
   124b0:	bl	13d94 <table_set_uint16@@Base>
   124b4:	b	1277c <table_dupe@@Base+0x504>
   124b8:	mov	r0, r4
   124bc:	mov	r1, r5
   124c0:	mov	r2, r7
   124c4:	bl	135b0 <table_get_int32@@Base>
   124c8:	mov	r3, r0
   124cc:	mov	r0, sl
   124d0:	mov	r1, r5
   124d4:	mov	r2, r7
   124d8:	bl	13dbc <table_set_int32@@Base>
   124dc:	b	1277c <table_dupe@@Base+0x504>
   124e0:	mov	r0, r4
   124e4:	mov	r1, r5
   124e8:	mov	r2, r7
   124ec:	bl	135c8 <table_get_uint32@@Base>
   124f0:	mov	r3, r0
   124f4:	mov	r0, sl
   124f8:	mov	r1, r5
   124fc:	mov	r2, r7
   12500:	bl	13de4 <table_set_uint32@@Base>
   12504:	b	1277c <table_dupe@@Base+0x504>
   12508:	mov	r0, r4
   1250c:	mov	r1, r5
   12510:	mov	r2, r7
   12514:	bl	135e0 <table_get_int64@@Base>
   12518:	stm	sp, {r0, r1}
   1251c:	mov	r0, sl
   12520:	mov	r1, r5
   12524:	mov	r2, r7
   12528:	bl	13e0c <table_set_int64@@Base>
   1252c:	b	1277c <table_dupe@@Base+0x504>
   12530:	mov	r0, r4
   12534:	mov	r1, r5
   12538:	mov	r2, r7
   1253c:	bl	135f8 <table_get_uint64@@Base>
   12540:	stm	sp, {r0, r1}
   12544:	mov	r0, sl
   12548:	mov	r1, r5
   1254c:	mov	r2, r7
   12550:	bl	13e40 <table_set_uint64@@Base>
   12554:	b	1277c <table_dupe@@Base+0x504>
   12558:	mov	r0, r4
   1255c:	mov	r1, r5
   12560:	mov	r2, r7
   12564:	bl	13610 <table_get_short@@Base>
   12568:	mov	r3, r0
   1256c:	mov	r0, sl
   12570:	mov	r1, r5
   12574:	mov	r2, r7
   12578:	bl	13e74 <table_set_short@@Base>
   1257c:	b	1277c <table_dupe@@Base+0x504>
   12580:	mov	r0, r4
   12584:	mov	r1, r5
   12588:	mov	r2, r7
   1258c:	bl	13628 <table_get_ushort@@Base>
   12590:	mov	r3, r0
   12594:	mov	r0, sl
   12598:	mov	r1, r5
   1259c:	mov	r2, r7
   125a0:	bl	13e9c <table_set_ushort@@Base>
   125a4:	b	1277c <table_dupe@@Base+0x504>
   125a8:	mov	r0, r4
   125ac:	mov	r1, r5
   125b0:	mov	r2, r7
   125b4:	bl	13640 <table_get_long@@Base>
   125b8:	mov	r3, r0
   125bc:	mov	r0, sl
   125c0:	mov	r1, r5
   125c4:	mov	r2, r7
   125c8:	bl	13ec4 <table_set_long@@Base>
   125cc:	b	1277c <table_dupe@@Base+0x504>
   125d0:	mov	r0, r4
   125d4:	mov	r1, r5
   125d8:	mov	r2, r7
   125dc:	bl	13658 <table_get_ulong@@Base>
   125e0:	mov	r3, r0
   125e4:	mov	r0, sl
   125e8:	mov	r1, r5
   125ec:	mov	r2, r7
   125f0:	bl	13eec <table_set_ulong@@Base>
   125f4:	b	1277c <table_dupe@@Base+0x504>
   125f8:	mov	r0, r4
   125fc:	mov	r1, r5
   12600:	mov	r2, r7
   12604:	bl	13670 <table_get_llong@@Base>
   12608:	stm	sp, {r0, r1}
   1260c:	mov	r0, sl
   12610:	mov	r1, r5
   12614:	mov	r2, r7
   12618:	bl	13f14 <table_set_llong@@Base>
   1261c:	b	1277c <table_dupe@@Base+0x504>
   12620:	mov	r0, r4
   12624:	mov	r1, r5
   12628:	mov	r2, r7
   1262c:	bl	13688 <table_get_ullong@@Base>
   12630:	stm	sp, {r0, r1}
   12634:	mov	r0, sl
   12638:	mov	r1, r5
   1263c:	mov	r2, r7
   12640:	bl	13f48 <table_set_ullong@@Base>
   12644:	b	1277c <table_dupe@@Base+0x504>
   12648:	mov	r0, r4
   1264c:	mov	r1, r5
   12650:	mov	r2, r7
   12654:	bl	136a0 <table_get_float@@Base>
   12658:	mov	r0, sl
   1265c:	mov	r1, r5
   12660:	mov	r2, r7
   12664:	bl	13f7c <table_set_float@@Base>
   12668:	b	1277c <table_dupe@@Base+0x504>
   1266c:	mov	r0, r4
   12670:	mov	r1, r5
   12674:	mov	r2, r7
   12678:	bl	136b8 <table_get_double@@Base>
   1267c:	mov	r0, sl
   12680:	mov	r1, r5
   12684:	mov	r2, r7
   12688:	bl	13fa4 <table_set_double@@Base>
   1268c:	b	1277c <table_dupe@@Base+0x504>
   12690:	mov	r0, r4
   12694:	mov	r1, r5
   12698:	mov	r2, r7
   1269c:	bl	136d0 <table_get_ldouble@@Base>
   126a0:	mov	r0, sl
   126a4:	mov	r1, r5
   126a8:	mov	r2, r7
   126ac:	bl	13fcc <table_set_ldouble@@Base>
   126b0:	b	1277c <table_dupe@@Base+0x504>
   126b4:	mov	r0, r4
   126b8:	mov	r1, r5
   126bc:	mov	r2, r7
   126c0:	bl	136e8 <table_get_char@@Base>
   126c4:	mov	r3, r0
   126c8:	mov	r0, sl
   126cc:	mov	r1, r5
   126d0:	mov	r2, r7
   126d4:	bl	14014 <table_set_char@@Base>
   126d8:	b	1277c <table_dupe@@Base+0x504>
   126dc:	mov	r0, r4
   126e0:	mov	r1, r5
   126e4:	mov	r2, r7
   126e8:	bl	13700 <table_get_uchar@@Base>
   126ec:	mov	r3, r0
   126f0:	mov	r0, sl
   126f4:	mov	r1, r5
   126f8:	mov	r2, r7
   126fc:	bl	1403c <table_set_uchar@@Base>
   12700:	b	1277c <table_dupe@@Base+0x504>
   12704:	mov	r0, r4
   12708:	mov	r1, r5
   1270c:	mov	r2, r7
   12710:	bl	13718 <table_get_string@@Base>
   12714:	mov	r3, r0
   12718:	mov	r0, sl
   1271c:	mov	r1, r5
   12720:	mov	r2, r7
   12724:	bl	13ff4 <table_set_string@@Base>
   12728:	b	1277c <table_dupe@@Base+0x504>
   1272c:	mov	r0, r4
   12730:	mov	r1, r5
   12734:	mov	r2, r7
   12738:	bl	13508 <table_get_bool@@Base>
   1273c:	mov	r3, r0
   12740:	mov	r0, sl
   12744:	mov	r1, r5
   12748:	mov	r2, r7
   1274c:	bl	13ca4 <table_set_bool@@Base>
   12750:	b	1277c <table_dupe@@Base+0x504>
   12754:	mov	r0, r4
   12758:	mov	r1, r5
   1275c:	mov	r2, r7
   12760:	bl	1372c <table_get_ptr@@Base>
   12764:	str	r0, [sp, #8]
   12768:	mov	r0, sl
   1276c:	mov	r1, r5
   12770:	mov	r2, r7
   12774:	mov	r3, r9
   12778:	bl	14064 <table_set_ptr@@Base>
   1277c:	add	r7, r7, #1
   12780:	cmp	r6, r7
   12784:	bne	1234c <table_dupe@@Base+0xd4>
   12788:	add	r5, r5, #1
   1278c:	cmp	r5, r8
   12790:	bne	12338 <table_dupe@@Base+0xc0>
   12794:	mov	r0, sl
   12798:	sub	sp, fp, #28
   1279c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

000127a0 <table_get_major_version@@Base>:
   127a0:	mov	r0, #0
   127a4:	bx	lr

000127a8 <table_get_minor_version@@Base>:
   127a8:	mov	r0, #0
   127ac:	bx	lr

000127b0 <table_get_patch_version@@Base>:
   127b0:	mov	r0, #0
   127b4:	bx	lr

000127b8 <table_get_version@@Base>:
   127b8:	movw	r0, #19456	; 0x4c00
   127bc:	movt	r0, #1
   127c0:	bx	lr

000127c4 <table_get_callback_length@@Base>:
   127c4:	ldr	r0, [r0, #32]
   127c8:	bx	lr

000127cc <table_register_callback@@Base>:
   127cc:	push	{r4, r5, r6, r7, fp, lr}
   127d0:	add	fp, sp, #16
   127d4:	mov	r5, r0
   127d8:	ldr	r0, [r0, #32]
   127dc:	mov	r4, r3
   127e0:	mov	r6, r2
   127e4:	mov	r7, r1
   127e8:	cmp	r0, #1
   127ec:	blt	12820 <table_register_callback@@Base+0x54>
   127f0:	ldr	r2, [r5, #36]	; 0x24
   127f4:	mov	r1, #0
   127f8:	ldr	r3, [r2, r1, lsl #2]
   127fc:	cmp	r3, r7
   12800:	bne	12814 <table_register_callback@@Base+0x48>
   12804:	ldr	r3, [r5, #40]	; 0x28
   12808:	ldr	r3, [r3, r1, lsl #2]
   1280c:	cmp	r3, r6
   12810:	beq	128a4 <table_register_callback@@Base+0xd8>
   12814:	add	r1, r1, #1
   12818:	cmp	r1, r0
   1281c:	blt	127f8 <table_register_callback@@Base+0x2c>
   12820:	ldr	r1, [r5, #48]	; 0x30
   12824:	udiv	r2, r0, r1
   12828:	mls	r2, r2, r1, r0
   1282c:	cmp	r2, #0
   12830:	bne	1287c <table_register_callback@@Base+0xb0>
   12834:	ldr	r2, [r5, #52]	; 0x34
   12838:	ldr	r0, [r5, #36]	; 0x24
   1283c:	add	r1, r2, r1
   12840:	str	r1, [r5, #52]	; 0x34
   12844:	lsl	r1, r1, #2
   12848:	bl	11eb4 <realloc@plt>
   1284c:	str	r0, [r5, #36]	; 0x24
   12850:	ldr	r1, [r5, #52]	; 0x34
   12854:	ldr	r0, [r5, #40]	; 0x28
   12858:	lsl	r1, r1, #2
   1285c:	bl	11eb4 <realloc@plt>
   12860:	str	r0, [r5, #40]	; 0x28
   12864:	ldr	r1, [r5, #52]	; 0x34
   12868:	ldr	r0, [r5, #44]	; 0x2c
   1286c:	lsl	r1, r1, #2
   12870:	bl	11eb4 <realloc@plt>
   12874:	str	r0, [r5, #44]	; 0x2c
   12878:	ldr	r0, [r5, #32]
   1287c:	ldr	r1, [r5, #36]	; 0x24
   12880:	str	r7, [r1, r0, lsl #2]
   12884:	ldr	r1, [r5, #40]	; 0x28
   12888:	str	r6, [r1, r0, lsl #2]
   1288c:	ldr	r1, [r5, #44]	; 0x2c
   12890:	str	r4, [r1, r0, lsl #2]
   12894:	ldr	r0, [r5, #32]
   12898:	add	r0, r0, #1
   1289c:	str	r0, [r5, #32]
   128a0:	pop	{r4, r5, r6, r7, fp, pc}
   128a4:	cmp	r1, #0
   128a8:	ldrne	r0, [r5, #44]	; 0x2c
   128ac:	ldrne	r2, [r0, r1, lsl #2]
   128b0:	orrne	r2, r2, r4
   128b4:	strne	r2, [r0, r1, lsl #2]
   128b8:	popne	{r4, r5, r6, r7, fp, pc}
   128bc:	b	12820 <table_register_callback@@Base+0x54>

000128c0 <table_unregister_callback@@Base>:
   128c0:	push	{r4, r5, r6, sl, fp, lr}
   128c4:	add	fp, sp, #16
   128c8:	ldr	r4, [r0, #32]
   128cc:	cmp	r4, #1
   128d0:	blt	12908 <table_unregister_callback@@Base+0x48>
   128d4:	ldr	r3, [r0, #36]	; 0x24
   128d8:	mov	r6, r0
   128dc:	mov	r0, #0
   128e0:	ldr	r5, [r3, r0, lsl #2]
   128e4:	cmp	r5, r1
   128e8:	bne	128fc <table_unregister_callback@@Base+0x3c>
   128ec:	ldr	r5, [r6, #40]	; 0x28
   128f0:	ldr	r5, [r5, r0, lsl #2]
   128f4:	cmp	r5, r2
   128f8:	beq	1290c <table_unregister_callback@@Base+0x4c>
   128fc:	add	r0, r0, #1
   12900:	cmp	r0, r4
   12904:	blt	128e0 <table_unregister_callback@@Base+0x20>
   12908:	pop	{r4, r5, r6, sl, fp, pc}
   1290c:	sub	r1, r4, #1
   12910:	cmp	r0, r1
   12914:	bge	129a4 <table_unregister_callback@@Base+0xe4>
   12918:	add	r1, r3, r0, lsl #2
   1291c:	ldr	r1, [r1, #4]
   12920:	str	r1, [r3, r0, lsl #2]
   12924:	ldr	r1, [r6, #40]	; 0x28
   12928:	add	r2, r1, r0, lsl #2
   1292c:	ldr	r2, [r2, #4]
   12930:	str	r2, [r1, r0, lsl #2]
   12934:	ldr	r1, [r6, #44]	; 0x2c
   12938:	add	r2, r1, r0, lsl #2
   1293c:	ldr	r2, [r2, #4]
   12940:	str	r2, [r1, r0, lsl #2]
   12944:	add	r2, r0, #1
   12948:	ldr	r1, [r6, #32]
   1294c:	sub	r1, r1, #1
   12950:	cmp	r2, r1
   12954:	bge	129a4 <table_unregister_callback@@Base+0xe4>
   12958:	ldr	r1, [r6, #36]	; 0x24
   1295c:	add	r1, r1, r0, lsl #2
   12960:	ldr	r2, [r1, #8]
   12964:	str	r2, [r1, #4]
   12968:	ldr	r1, [r6, #40]	; 0x28
   1296c:	add	r1, r1, r0, lsl #2
   12970:	ldr	r2, [r1, #8]
   12974:	str	r2, [r1, #4]
   12978:	ldr	r1, [r6, #44]	; 0x2c
   1297c:	add	r1, r1, r0, lsl #2
   12980:	ldr	r2, [r1, #8]
   12984:	str	r2, [r1, #4]
   12988:	add	r2, r0, #1
   1298c:	add	r0, r0, #2
   12990:	ldr	r1, [r6, #32]
   12994:	sub	r1, r1, #1
   12998:	cmp	r0, r1
   1299c:	mov	r0, r2
   129a0:	blt	12958 <table_unregister_callback@@Base+0x98>
   129a4:	str	r1, [r6, #32]
   129a8:	ldr	r2, [r6, #48]	; 0x30
   129ac:	udiv	r0, r1, r2
   129b0:	mls	r0, r0, r2, r1
   129b4:	cmp	r0, #0
   129b8:	popne	{r4, r5, r6, sl, fp, pc}
   129bc:	ldr	r1, [r6, #52]	; 0x34
   129c0:	ldr	r0, [r6, #36]	; 0x24
   129c4:	subs	r1, r1, r2
   129c8:	str	r1, [r6, #52]	; 0x34
   129cc:	beq	12a04 <table_unregister_callback@@Base+0x144>
   129d0:	lsl	r1, r1, #2
   129d4:	bl	11eb4 <realloc@plt>
   129d8:	str	r0, [r6, #36]	; 0x24
   129dc:	ldr	r1, [r6, #52]	; 0x34
   129e0:	ldr	r0, [r6, #40]	; 0x28
   129e4:	lsl	r1, r1, #2
   129e8:	bl	11eb4 <realloc@plt>
   129ec:	str	r0, [r6, #40]	; 0x28
   129f0:	ldr	r1, [r6, #52]	; 0x34
   129f4:	ldr	r0, [r6, #44]	; 0x2c
   129f8:	lsl	r1, r1, #2
   129fc:	bl	11eb4 <realloc@plt>
   12a00:	b	12a24 <table_unregister_callback@@Base+0x164>
   12a04:	bl	11ea8 <free@plt>
   12a08:	ldr	r0, [r6, #40]	; 0x28
   12a0c:	bl	11ea8 <free@plt>
   12a10:	ldr	r0, [r6, #44]	; 0x2c
   12a14:	bl	11ea8 <free@plt>
   12a18:	mov	r0, #0
   12a1c:	str	r0, [r6, #36]	; 0x24
   12a20:	str	r0, [r6, #40]	; 0x28
   12a24:	str	r0, [r6, #44]	; 0x2c
   12a28:	pop	{r4, r5, r6, sl, fp, pc}

00012a2c <table_notify@@Base>:
   12a2c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12a30:	add	fp, sp, #24
   12a34:	sub	sp, sp, #8
   12a38:	mov	r7, r0
   12a3c:	ldr	r0, [r0, #32]
   12a40:	cmp	r0, #1
   12a44:	blt	12aa0 <table_notify@@Base+0x74>
   12a48:	mov	r4, r3
   12a4c:	mov	r8, r2
   12a50:	mov	r9, r1
   12a54:	mov	r5, #0
   12a58:	ldr	r1, [r7, #44]	; 0x2c
   12a5c:	ldr	r1, [r1, r5, lsl #2]
   12a60:	tst	r1, r4
   12a64:	beq	12a94 <table_notify@@Base+0x68>
   12a68:	ldr	r0, [r7, #36]	; 0x24
   12a6c:	ldr	r1, [r7, #40]	; 0x28
   12a70:	mov	r2, r8
   12a74:	mov	r3, r4
   12a78:	ldr	r6, [r0, r5, lsl #2]
   12a7c:	ldr	r0, [r1, r5, lsl #2]
   12a80:	mov	r1, r9
   12a84:	str	r0, [sp]
   12a88:	mov	r0, r7
   12a8c:	blx	r6
   12a90:	ldr	r0, [r7, #32]
   12a94:	add	r5, r5, #1
   12a98:	cmp	r5, r0
   12a9c:	blt	12a58 <table_notify@@Base+0x2c>
   12aa0:	sub	sp, fp, #24
   12aa4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00012aa8 <table_column_init@@Base>:
   12aa8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12aac:	add	fp, sp, #24
   12ab0:	ldr	r7, [r0]
   12ab4:	mov	r0, r2
   12ab8:	mov	r4, r3
   12abc:	mov	r5, r2
   12ac0:	mov	r6, r1
   12ac4:	bl	11ef0 <strlen@plt>
   12ac8:	add	r0, r0, #1
   12acc:	bl	11ecc <malloc@plt>
   12ad0:	ldr	r8, [fp, #8]
   12ad4:	add	r6, r6, r6, lsl #1
   12ad8:	cmp	r0, #0
   12adc:	str	r0, [r7, r6, lsl #2]
   12ae0:	beq	12aec <table_column_init@@Base+0x44>
   12ae4:	mov	r1, r5
   12ae8:	bl	11ec0 <strcpy@plt>
   12aec:	add	r0, r7, r6, lsl #2
   12af0:	stmib	r0, {r4, r8}
   12af4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00012af8 <table_get_col_ptr@@Base>:
   12af8:	ldr	r0, [r0]
   12afc:	add	r1, r1, r1, lsl #1
   12b00:	add	r0, r0, r1, lsl #2
   12b04:	bx	lr

00012b08 <table_column_destroy@@Base>:
   12b08:	ldr	r0, [r0]
   12b0c:	add	r1, r1, r1, lsl #1
   12b10:	ldr	r0, [r0, r1, lsl #2]
   12b14:	cmp	r0, #0
   12b18:	bxeq	lr
   12b1c:	b	11ea8 <free@plt>

00012b20 <table_get_column_length@@Base>:
   12b20:	ldr	r0, [r0, #4]
   12b24:	bx	lr

00012b28 <table_get_column@@Base>:
   12b28:	push	{r4, r5, r6, r7, fp, lr}
   12b2c:	add	fp, sp, #16
   12b30:	ldr	r6, [r0, #4]
   12b34:	cmp	r6, #1
   12b38:	blt	12b70 <table_get_column@@Base+0x48>
   12b3c:	ldr	r7, [r0]
   12b40:	mov	r5, r1
   12b44:	mov	r4, #0
   12b48:	ldr	r0, [r7]
   12b4c:	mov	r1, r5
   12b50:	bl	11e90 <strcmp@plt>
   12b54:	cmp	r0, #0
   12b58:	beq	12b74 <table_get_column@@Base+0x4c>
   12b5c:	add	r4, r4, #1
   12b60:	add	r7, r7, #12
   12b64:	cmp	r4, r6
   12b68:	blt	12b48 <table_get_column@@Base+0x20>
   12b6c:	b	12b74 <table_get_column@@Base+0x4c>
   12b70:	mov	r4, #0
   12b74:	cmp	r4, r6
   12b78:	mvneq	r4, #0
   12b7c:	mov	r0, r4
   12b80:	pop	{r4, r5, r6, r7, fp, pc}

00012b84 <table_get_column_name@@Base>:
   12b84:	ldr	r0, [r0]
   12b88:	add	r1, r1, r1, lsl #1
   12b8c:	ldr	r0, [r0, r1, lsl #2]
   12b90:	bx	lr

00012b94 <table_get_column_data_type@@Base>:
   12b94:	ldr	r0, [r0]
   12b98:	add	r1, r1, r1, lsl #1
   12b9c:	add	r0, r0, r1, lsl #2
   12ba0:	ldr	r0, [r0, #4]
   12ba4:	bx	lr

00012ba8 <table_add_column@@Base>:
   12ba8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12bac:	add	fp, sp, #24
   12bb0:	sub	sp, sp, #8
   12bb4:	mov	r4, r0
   12bb8:	mov	r8, r1
   12bbc:	ldr	r0, [r0, #4]
   12bc0:	mov	r9, r2
   12bc4:	ldr	r1, [r4, #8]
   12bc8:	udiv	r2, r0, r1
   12bcc:	mls	r0, r2, r1, r0
   12bd0:	cmp	r0, #0
   12bd4:	bne	12c40 <table_add_column@@Base+0x98>
   12bd8:	ldr	r2, [r4, #12]
   12bdc:	ldr	r0, [r4]
   12be0:	add	r1, r2, r1
   12be4:	str	r1, [r4, #12]
   12be8:	add	r1, r1, r1, lsl #1
   12bec:	lsl	r1, r1, #2
   12bf0:	bl	11eb4 <realloc@plt>
   12bf4:	str	r0, [r4]
   12bf8:	mov	r0, r4
   12bfc:	bl	137c8 <table_get_row_length@@Base>
   12c00:	cmp	r0, #1
   12c04:	blt	12c40 <table_add_column@@Base+0x98>
   12c08:	mov	r6, r0
   12c0c:	mov	r7, #0
   12c10:	mov	r0, r4
   12c14:	mov	r1, r7
   12c18:	bl	13764 <table_get_row_ptr@@Base>
   12c1c:	ldr	r1, [r4, #12]
   12c20:	mov	r5, r0
   12c24:	ldr	r0, [r0]
   12c28:	lsl	r1, r1, #2
   12c2c:	bl	11eb4 <realloc@plt>
   12c30:	add	r7, r7, #1
   12c34:	str	r0, [r5]
   12c38:	cmp	r6, r7
   12c3c:	bne	12c10 <table_add_column@@Base+0x68>
   12c40:	mov	r0, r4
   12c44:	bl	137c8 <table_get_row_length@@Base>
   12c48:	ldr	r6, [r4, #4]
   12c4c:	mov	r7, r0
   12c50:	mov	r0, r9
   12c54:	bl	134dc <table_get_default_compare_function_for_data_type@@Base>
   12c58:	str	r0, [sp]
   12c5c:	mov	r0, r4
   12c60:	mov	r1, r6
   12c64:	mov	r2, r8
   12c68:	mov	r3, r9
   12c6c:	bl	12aa8 <table_column_init@@Base>
   12c70:	cmp	r7, #1
   12c74:	blt	12c98 <table_add_column@@Base+0xf0>
   12c78:	mov	r5, #0
   12c7c:	mov	r0, r4
   12c80:	mov	r1, r5
   12c84:	mov	r2, r6
   12c88:	bl	14084 <table_cell_init@@Base>
   12c8c:	add	r5, r5, #1
   12c90:	cmp	r7, r5
   12c94:	bne	12c7c <table_add_column@@Base+0xd4>
   12c98:	ldr	r2, [r4, #4]
   12c9c:	mov	r0, r4
   12ca0:	mvn	r1, #0
   12ca4:	mov	r3, #8
   12ca8:	bl	12a2c <table_notify@@Base>
   12cac:	ldr	r0, [r4, #4]
   12cb0:	add	r1, r0, #1
   12cb4:	str	r1, [r4, #4]
   12cb8:	sub	sp, fp, #24
   12cbc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00012cc0 <table_remove_column@@Base>:
   12cc0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12cc4:	add	fp, sp, #24
   12cc8:	mov	r5, r0
   12ccc:	ldr	r0, [r0]
   12cd0:	add	r6, r1, r1, lsl #1
   12cd4:	mov	r9, r1
   12cd8:	ldr	r0, [r0, r6, lsl #2]
   12cdc:	cmp	r0, #0
   12ce0:	beq	12ce8 <table_remove_column@@Base+0x28>
   12ce4:	bl	11ea8 <free@plt>
   12ce8:	ldr	r0, [r5, #4]
   12cec:	sub	r4, r0, #1
   12cf0:	cmp	r4, r9
   12cf4:	ble	12d24 <table_remove_column@@Base+0x64>
   12cf8:	sub	r0, r4, r9
   12cfc:	lsl	r1, r6, #2
   12d00:	ldr	r2, [r5]
   12d04:	subs	r0, r0, #1
   12d08:	add	r2, r2, r1
   12d0c:	add	r1, r1, #12
   12d10:	vldr	d16, [r2, #12]
   12d14:	ldr	r3, [r2, #20]
   12d18:	str	r3, [r2, #8]
   12d1c:	vstr	d16, [r2]
   12d20:	bne	12d00 <table_remove_column@@Base+0x40>
   12d24:	mov	r0, r5
   12d28:	bl	137c8 <table_get_row_length@@Base>
   12d2c:	cmp	r0, #1
   12d30:	blt	12d8c <table_remove_column@@Base+0xcc>
   12d34:	mov	r6, r0
   12d38:	mov	r7, #0
   12d3c:	mov	r0, r5
   12d40:	mov	r1, r7
   12d44:	mov	r2, r9
   12d48:	bl	140c0 <table_cell_destroy@@Base>
   12d4c:	mov	r0, r5
   12d50:	mov	r1, r7
   12d54:	bl	13764 <table_get_row_ptr@@Base>
   12d58:	cmp	r4, r9
   12d5c:	ble	12d80 <table_remove_column@@Base+0xc0>
   12d60:	mov	r1, r9
   12d64:	ldr	r2, [r0]
   12d68:	add	r3, r2, r1, lsl #2
   12d6c:	ldr	r3, [r3, #4]
   12d70:	str	r3, [r2, r1, lsl #2]
   12d74:	add	r1, r1, #1
   12d78:	cmp	r4, r1
   12d7c:	bne	12d64 <table_remove_column@@Base+0xa4>
   12d80:	add	r7, r7, #1
   12d84:	cmp	r7, r6
   12d88:	bne	12d3c <table_remove_column@@Base+0x7c>
   12d8c:	ldmib	r5, {r0, r1}
   12d90:	sub	r0, r0, #1
   12d94:	udiv	r2, r0, r1
   12d98:	str	r0, [r5, #4]
   12d9c:	mls	r0, r2, r1, r0
   12da0:	cmp	r0, #0
   12da4:	bne	12e10 <table_remove_column@@Base+0x150>
   12da8:	ldr	r2, [r5, #12]
   12dac:	ldr	r0, [r5]
   12db0:	sub	r1, r2, r1
   12db4:	str	r1, [r5, #12]
   12db8:	add	r1, r1, r1, lsl #1
   12dbc:	lsl	r1, r1, #2
   12dc0:	bl	11eb4 <realloc@plt>
   12dc4:	str	r0, [r5]
   12dc8:	mov	r0, r5
   12dcc:	bl	137c8 <table_get_row_length@@Base>
   12dd0:	cmp	r0, #1
   12dd4:	blt	12e10 <table_remove_column@@Base+0x150>
   12dd8:	mov	r8, r0
   12ddc:	mov	r7, #0
   12de0:	mov	r0, r5
   12de4:	mov	r1, r7
   12de8:	bl	13764 <table_get_row_ptr@@Base>
   12dec:	ldr	r1, [r5, #12]
   12df0:	mov	r6, r0
   12df4:	ldr	r0, [r0]
   12df8:	lsl	r1, r1, #2
   12dfc:	bl	11eb4 <realloc@plt>
   12e00:	add	r7, r7, #1
   12e04:	str	r0, [r6]
   12e08:	cmp	r8, r7
   12e0c:	bne	12de0 <table_remove_column@@Base+0x120>
   12e10:	mov	r0, r5
   12e14:	mvn	r1, #0
   12e18:	mov	r2, r9
   12e1c:	mov	r3, #16
   12e20:	bl	12a2c <table_notify@@Base>
   12e24:	mov	r0, #0
   12e28:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00012e2c <table_get_column_compare_function@@Base>:
   12e2c:	ldr	r0, [r0]
   12e30:	add	r1, r1, r1, lsl #1
   12e34:	add	r0, r0, r1, lsl #2
   12e38:	ldr	r0, [r0, #8]
   12e3c:	bx	lr

00012e40 <table_set_column_compare_function@@Base>:
   12e40:	ldr	r0, [r0]
   12e44:	add	r1, r1, r1, lsl #1
   12e48:	add	r0, r0, r1, lsl #2
   12e4c:	str	r2, [r0, #8]
   12e50:	bx	lr

00012e54 <table_compare_bool@@Base>:
   12e54:	cmp	r0, #0
   12e58:	beq	12e80 <table_compare_bool@@Base+0x2c>
   12e5c:	cmp	r1, #0
   12e60:	beq	12e8c <table_compare_bool@@Base+0x38>
   12e64:	ldrb	r2, [r1]
   12e68:	ldrb	r0, [r0]
   12e6c:	mov	r1, #0
   12e70:	cmp	r0, r2
   12e74:	mvncc	r1, #0
   12e78:	movwhi	r1, #1
   12e7c:	b	12e90 <table_compare_bool@@Base+0x3c>
   12e80:	cmp	r1, #0
   12e84:	mvnne	r1, #0
   12e88:	b	12e90 <table_compare_bool@@Base+0x3c>
   12e8c:	mov	r1, #1
   12e90:	mov	r0, r1
   12e94:	bx	lr

00012e98 <table_compare_int@@Base>:
   12e98:	cmp	r0, #0
   12e9c:	beq	12ec4 <table_compare_int@@Base+0x2c>
   12ea0:	cmp	r1, #0
   12ea4:	beq	12ed0 <table_compare_int@@Base+0x38>
   12ea8:	ldr	r2, [r1]
   12eac:	ldr	r0, [r0]
   12eb0:	mov	r1, #0
   12eb4:	cmp	r0, r2
   12eb8:	mvnlt	r1, #0
   12ebc:	movwgt	r1, #1
   12ec0:	b	12ed4 <table_compare_int@@Base+0x3c>
   12ec4:	cmp	r1, #0
   12ec8:	mvnne	r1, #0
   12ecc:	b	12ed4 <table_compare_int@@Base+0x3c>
   12ed0:	mov	r1, #1
   12ed4:	mov	r0, r1
   12ed8:	bx	lr

00012edc <table_compare_uint@@Base>:
   12edc:	cmp	r0, #0
   12ee0:	beq	12f08 <table_compare_uint@@Base+0x2c>
   12ee4:	cmp	r1, #0
   12ee8:	beq	12f14 <table_compare_uint@@Base+0x38>
   12eec:	ldr	r2, [r1]
   12ef0:	ldr	r0, [r0]
   12ef4:	mov	r1, #0
   12ef8:	cmp	r0, r2
   12efc:	mvncc	r1, #0
   12f00:	movwhi	r1, #1
   12f04:	b	12f18 <table_compare_uint@@Base+0x3c>
   12f08:	cmp	r1, #0
   12f0c:	mvnne	r1, #0
   12f10:	b	12f18 <table_compare_uint@@Base+0x3c>
   12f14:	mov	r1, #1
   12f18:	mov	r0, r1
   12f1c:	bx	lr

00012f20 <table_compare_int8@@Base>:
   12f20:	cmp	r0, #0
   12f24:	beq	12f4c <table_compare_int8@@Base+0x2c>
   12f28:	cmp	r1, #0
   12f2c:	beq	12f58 <table_compare_int8@@Base+0x38>
   12f30:	ldrsb	r2, [r1]
   12f34:	ldrsb	r0, [r0]
   12f38:	mov	r1, #0
   12f3c:	cmp	r0, r2
   12f40:	mvnlt	r1, #0
   12f44:	movwgt	r1, #1
   12f48:	b	12f5c <table_compare_int8@@Base+0x3c>
   12f4c:	cmp	r1, #0
   12f50:	mvnne	r1, #0
   12f54:	b	12f5c <table_compare_int8@@Base+0x3c>
   12f58:	mov	r1, #1
   12f5c:	mov	r0, r1
   12f60:	bx	lr

00012f64 <table_compare_uint8@@Base>:
   12f64:	cmp	r0, #0
   12f68:	beq	12f90 <table_compare_uint8@@Base+0x2c>
   12f6c:	cmp	r1, #0
   12f70:	beq	12f9c <table_compare_uint8@@Base+0x38>
   12f74:	ldrb	r2, [r1]
   12f78:	ldrb	r0, [r0]
   12f7c:	mov	r1, #0
   12f80:	cmp	r0, r2
   12f84:	mvncc	r1, #0
   12f88:	movwhi	r1, #1
   12f8c:	b	12fa0 <table_compare_uint8@@Base+0x3c>
   12f90:	cmp	r1, #0
   12f94:	mvnne	r1, #0
   12f98:	b	12fa0 <table_compare_uint8@@Base+0x3c>
   12f9c:	mov	r1, #1
   12fa0:	mov	r0, r1
   12fa4:	bx	lr

00012fa8 <table_compare_int16@@Base>:
   12fa8:	cmp	r0, #0
   12fac:	beq	12fd4 <table_compare_int16@@Base+0x2c>
   12fb0:	cmp	r1, #0
   12fb4:	beq	12fe0 <table_compare_int16@@Base+0x38>
   12fb8:	ldrsh	r2, [r1]
   12fbc:	ldrsh	r0, [r0]
   12fc0:	mov	r1, #0
   12fc4:	cmp	r0, r2
   12fc8:	mvnlt	r1, #0
   12fcc:	movwgt	r1, #1
   12fd0:	b	12fe4 <table_compare_int16@@Base+0x3c>
   12fd4:	cmp	r1, #0
   12fd8:	mvnne	r1, #0
   12fdc:	b	12fe4 <table_compare_int16@@Base+0x3c>
   12fe0:	mov	r1, #1
   12fe4:	mov	r0, r1
   12fe8:	bx	lr

00012fec <table_compare_uint16@@Base>:
   12fec:	cmp	r0, #0
   12ff0:	beq	13018 <table_compare_uint16@@Base+0x2c>
   12ff4:	cmp	r1, #0
   12ff8:	beq	13024 <table_compare_uint16@@Base+0x38>
   12ffc:	ldrh	r2, [r1]
   13000:	ldrh	r0, [r0]
   13004:	mov	r1, #0
   13008:	cmp	r0, r2
   1300c:	mvncc	r1, #0
   13010:	movwhi	r1, #1
   13014:	b	13028 <table_compare_uint16@@Base+0x3c>
   13018:	cmp	r1, #0
   1301c:	mvnne	r1, #0
   13020:	b	13028 <table_compare_uint16@@Base+0x3c>
   13024:	mov	r1, #1
   13028:	mov	r0, r1
   1302c:	bx	lr

00013030 <table_compare_int32@@Base>:
   13030:	cmp	r0, #0
   13034:	beq	1305c <table_compare_int32@@Base+0x2c>
   13038:	cmp	r1, #0
   1303c:	beq	13068 <table_compare_int32@@Base+0x38>
   13040:	ldr	r2, [r1]
   13044:	ldr	r0, [r0]
   13048:	mov	r1, #0
   1304c:	cmp	r0, r2
   13050:	mvnlt	r1, #0
   13054:	movwgt	r1, #1
   13058:	b	1306c <table_compare_int32@@Base+0x3c>
   1305c:	cmp	r1, #0
   13060:	mvnne	r1, #0
   13064:	b	1306c <table_compare_int32@@Base+0x3c>
   13068:	mov	r1, #1
   1306c:	mov	r0, r1
   13070:	bx	lr

00013074 <table_compare_uint32@@Base>:
   13074:	cmp	r0, #0
   13078:	beq	130a0 <table_compare_uint32@@Base+0x2c>
   1307c:	cmp	r1, #0
   13080:	beq	130ac <table_compare_uint32@@Base+0x38>
   13084:	ldr	r2, [r1]
   13088:	ldr	r0, [r0]
   1308c:	mov	r1, #0
   13090:	cmp	r0, r2
   13094:	mvncc	r1, #0
   13098:	movwhi	r1, #1
   1309c:	b	130b0 <table_compare_uint32@@Base+0x3c>
   130a0:	cmp	r1, #0
   130a4:	mvnne	r1, #0
   130a8:	b	130b0 <table_compare_uint32@@Base+0x3c>
   130ac:	mov	r1, #1
   130b0:	mov	r0, r1
   130b4:	bx	lr

000130b8 <table_compare_int64@@Base>:
   130b8:	cmp	r0, #0
   130bc:	beq	13104 <table_compare_int64@@Base+0x4c>
   130c0:	cmp	r1, #0
   130c4:	beq	13110 <table_compare_int64@@Base+0x58>
   130c8:	push	{r5, r7, fp, lr}
   130cc:	add	fp, sp, #8
   130d0:	ldm	r1, {r2, r7}
   130d4:	ldm	r0, {r0, r5}
   130d8:	mov	r1, #0
   130dc:	subs	r3, r0, r2
   130e0:	sbcs	r3, r5, r7
   130e4:	movwlt	r1, #1
   130e8:	cmp	r1, #0
   130ec:	mvnne	r1, #0
   130f0:	subs	r0, r2, r0
   130f4:	sbcs	r0, r7, r5
   130f8:	movwlt	r1, #1
   130fc:	pop	{r5, r7, fp, lr}
   13100:	b	13114 <table_compare_int64@@Base+0x5c>
   13104:	cmp	r1, #0
   13108:	mvnne	r1, #0
   1310c:	b	13114 <table_compare_int64@@Base+0x5c>
   13110:	mov	r1, #1
   13114:	mov	r0, r1
   13118:	bx	lr

0001311c <table_compare_uint64@@Base>:
   1311c:	cmp	r0, #0
   13120:	beq	13168 <table_compare_uint64@@Base+0x4c>
   13124:	cmp	r1, #0
   13128:	beq	13174 <table_compare_uint64@@Base+0x58>
   1312c:	push	{r5, r7, fp, lr}
   13130:	add	fp, sp, #8
   13134:	ldm	r1, {r2, r7}
   13138:	ldm	r0, {r0, r5}
   1313c:	mov	r1, #0
   13140:	subs	r3, r0, r2
   13144:	sbcs	r3, r5, r7
   13148:	movwcc	r1, #1
   1314c:	cmp	r1, #0
   13150:	mvnne	r1, #0
   13154:	subs	r0, r2, r0
   13158:	sbcs	r0, r7, r5
   1315c:	movwcc	r1, #1
   13160:	pop	{r5, r7, fp, lr}
   13164:	b	13178 <table_compare_uint64@@Base+0x5c>
   13168:	cmp	r1, #0
   1316c:	mvnne	r1, #0
   13170:	b	13178 <table_compare_uint64@@Base+0x5c>
   13174:	mov	r1, #1
   13178:	mov	r0, r1
   1317c:	bx	lr

00013180 <table_compare_short@@Base>:
   13180:	cmp	r0, #0
   13184:	beq	131ac <table_compare_short@@Base+0x2c>
   13188:	cmp	r1, #0
   1318c:	beq	131b8 <table_compare_short@@Base+0x38>
   13190:	ldrsh	r2, [r1]
   13194:	ldrsh	r0, [r0]
   13198:	mov	r1, #0
   1319c:	cmp	r0, r2
   131a0:	mvnlt	r1, #0
   131a4:	movwgt	r1, #1
   131a8:	b	131bc <table_compare_short@@Base+0x3c>
   131ac:	cmp	r1, #0
   131b0:	mvnne	r1, #0
   131b4:	b	131bc <table_compare_short@@Base+0x3c>
   131b8:	mov	r1, #1
   131bc:	mov	r0, r1
   131c0:	bx	lr

000131c4 <table_compare_ushort@@Base>:
   131c4:	cmp	r0, #0
   131c8:	beq	131f0 <table_compare_ushort@@Base+0x2c>
   131cc:	cmp	r1, #0
   131d0:	beq	131fc <table_compare_ushort@@Base+0x38>
   131d4:	ldrh	r2, [r1]
   131d8:	ldrh	r0, [r0]
   131dc:	mov	r1, #0
   131e0:	cmp	r0, r2
   131e4:	mvncc	r1, #0
   131e8:	movwhi	r1, #1
   131ec:	b	13200 <table_compare_ushort@@Base+0x3c>
   131f0:	cmp	r1, #0
   131f4:	mvnne	r1, #0
   131f8:	b	13200 <table_compare_ushort@@Base+0x3c>
   131fc:	mov	r1, #1
   13200:	mov	r0, r1
   13204:	bx	lr

00013208 <table_compare_long@@Base>:
   13208:	cmp	r0, #0
   1320c:	beq	13234 <table_compare_long@@Base+0x2c>
   13210:	cmp	r1, #0
   13214:	beq	13240 <table_compare_long@@Base+0x38>
   13218:	ldr	r2, [r1]
   1321c:	ldr	r0, [r0]
   13220:	mov	r1, #0
   13224:	cmp	r0, r2
   13228:	mvnlt	r1, #0
   1322c:	movwgt	r1, #1
   13230:	b	13244 <table_compare_long@@Base+0x3c>
   13234:	cmp	r1, #0
   13238:	mvnne	r1, #0
   1323c:	b	13244 <table_compare_long@@Base+0x3c>
   13240:	mov	r1, #1
   13244:	mov	r0, r1
   13248:	bx	lr

0001324c <table_compare_ulong@@Base>:
   1324c:	cmp	r0, #0
   13250:	beq	13278 <table_compare_ulong@@Base+0x2c>
   13254:	cmp	r1, #0
   13258:	beq	13284 <table_compare_ulong@@Base+0x38>
   1325c:	ldr	r2, [r1]
   13260:	ldr	r0, [r0]
   13264:	mov	r1, #0
   13268:	cmp	r0, r2
   1326c:	mvncc	r1, #0
   13270:	movwhi	r1, #1
   13274:	b	13288 <table_compare_ulong@@Base+0x3c>
   13278:	cmp	r1, #0
   1327c:	mvnne	r1, #0
   13280:	b	13288 <table_compare_ulong@@Base+0x3c>
   13284:	mov	r1, #1
   13288:	mov	r0, r1
   1328c:	bx	lr

00013290 <table_compare_llong@@Base>:
   13290:	cmp	r0, #0
   13294:	beq	132dc <table_compare_llong@@Base+0x4c>
   13298:	cmp	r1, #0
   1329c:	beq	132e8 <table_compare_llong@@Base+0x58>
   132a0:	push	{r5, r7, fp, lr}
   132a4:	add	fp, sp, #8
   132a8:	ldm	r1, {r2, r7}
   132ac:	ldm	r0, {r0, r5}
   132b0:	mov	r1, #0
   132b4:	subs	r3, r0, r2
   132b8:	sbcs	r3, r5, r7
   132bc:	movwlt	r1, #1
   132c0:	cmp	r1, #0
   132c4:	mvnne	r1, #0
   132c8:	subs	r0, r2, r0
   132cc:	sbcs	r0, r7, r5
   132d0:	movwlt	r1, #1
   132d4:	pop	{r5, r7, fp, lr}
   132d8:	b	132ec <table_compare_llong@@Base+0x5c>
   132dc:	cmp	r1, #0
   132e0:	mvnne	r1, #0
   132e4:	b	132ec <table_compare_llong@@Base+0x5c>
   132e8:	mov	r1, #1
   132ec:	mov	r0, r1
   132f0:	bx	lr

000132f4 <table_compare_ullong@@Base>:
   132f4:	cmp	r0, #0
   132f8:	beq	13320 <table_compare_ullong@@Base+0x2c>
   132fc:	cmp	r1, #0
   13300:	beq	1332c <table_compare_ullong@@Base+0x38>
   13304:	ldr	r2, [r1]
   13308:	ldr	r0, [r0]
   1330c:	mov	r1, #0
   13310:	cmp	r0, r2
   13314:	mvncc	r1, #0
   13318:	movwhi	r1, #1
   1331c:	b	13330 <table_compare_ullong@@Base+0x3c>
   13320:	cmp	r1, #0
   13324:	mvnne	r1, #0
   13328:	b	13330 <table_compare_ullong@@Base+0x3c>
   1332c:	mov	r1, #1
   13330:	mov	r0, r1
   13334:	bx	lr

00013338 <table_compare_float@@Base>:
   13338:	cmp	r0, #0
   1333c:	beq	13368 <table_compare_float@@Base+0x30>
   13340:	cmp	r1, #0
   13344:	beq	13374 <table_compare_float@@Base+0x3c>
   13348:	vldr	s0, [r1]
   1334c:	vldr	s2, [r0]
   13350:	mov	r1, #0
   13354:	vcmpe.f32	s2, s0
   13358:	vmrs	APSR_nzcv, fpscr
   1335c:	mvnmi	r1, #0
   13360:	movwgt	r1, #1
   13364:	b	13378 <table_compare_float@@Base+0x40>
   13368:	cmp	r1, #0
   1336c:	mvnne	r1, #0
   13370:	b	13378 <table_compare_float@@Base+0x40>
   13374:	mov	r1, #1
   13378:	mov	r0, r1
   1337c:	bx	lr

00013380 <table_compare_double@@Base>:
   13380:	cmp	r0, #0
   13384:	beq	133b0 <table_compare_double@@Base+0x30>
   13388:	cmp	r1, #0
   1338c:	beq	133bc <table_compare_double@@Base+0x3c>
   13390:	vldr	d16, [r1]
   13394:	vldr	d17, [r0]
   13398:	mov	r1, #0
   1339c:	vcmpe.f64	d17, d16
   133a0:	vmrs	APSR_nzcv, fpscr
   133a4:	mvnmi	r1, #0
   133a8:	movwgt	r1, #1
   133ac:	b	133c0 <table_compare_double@@Base+0x40>
   133b0:	cmp	r1, #0
   133b4:	mvnne	r1, #0
   133b8:	b	133c0 <table_compare_double@@Base+0x40>
   133bc:	mov	r1, #1
   133c0:	mov	r0, r1
   133c4:	bx	lr

000133c8 <table_compare_ldouble@@Base>:
   133c8:	cmp	r0, #0
   133cc:	beq	133f8 <table_compare_ldouble@@Base+0x30>
   133d0:	cmp	r1, #0
   133d4:	beq	13404 <table_compare_ldouble@@Base+0x3c>
   133d8:	vldr	d16, [r1]
   133dc:	vldr	d17, [r0]
   133e0:	mov	r1, #0
   133e4:	vcmpe.f64	d17, d16
   133e8:	vmrs	APSR_nzcv, fpscr
   133ec:	mvnmi	r1, #0
   133f0:	movwgt	r1, #1
   133f4:	b	13408 <table_compare_ldouble@@Base+0x40>
   133f8:	cmp	r1, #0
   133fc:	mvnne	r1, #0
   13400:	b	13408 <table_compare_ldouble@@Base+0x40>
   13404:	mov	r1, #1
   13408:	mov	r0, r1
   1340c:	bx	lr

00013410 <table_compare_char@@Base>:
   13410:	cmp	r0, #0
   13414:	beq	1343c <table_compare_char@@Base+0x2c>
   13418:	cmp	r1, #0
   1341c:	beq	13448 <table_compare_char@@Base+0x38>
   13420:	ldrb	r2, [r1]
   13424:	ldrb	r0, [r0]
   13428:	mov	r1, #0
   1342c:	cmp	r0, r2
   13430:	mvncc	r1, #0
   13434:	movwhi	r1, #1
   13438:	b	1344c <table_compare_char@@Base+0x3c>
   1343c:	cmp	r1, #0
   13440:	mvnne	r1, #0
   13444:	b	1344c <table_compare_char@@Base+0x3c>
   13448:	mov	r1, #1
   1344c:	mov	r0, r1
   13450:	bx	lr

00013454 <table_compare_uchar@@Base>:
   13454:	cmp	r0, #0
   13458:	beq	13480 <table_compare_uchar@@Base+0x2c>
   1345c:	cmp	r1, #0
   13460:	beq	1348c <table_compare_uchar@@Base+0x38>
   13464:	ldrb	r2, [r1]
   13468:	ldrb	r0, [r0]
   1346c:	mov	r1, #0
   13470:	cmp	r0, r2
   13474:	mvncc	r1, #0
   13478:	movwhi	r1, #1
   1347c:	b	13490 <table_compare_uchar@@Base+0x3c>
   13480:	cmp	r1, #0
   13484:	mvnne	r1, #0
   13488:	b	13490 <table_compare_uchar@@Base+0x3c>
   1348c:	mov	r1, #1
   13490:	mov	r0, r1
   13494:	bx	lr

00013498 <table_compare_string@@Base>:
   13498:	cmp	r0, #0
   1349c:	beq	134ac <table_compare_string@@Base+0x14>
   134a0:	cmp	r1, #0
   134a4:	beq	134b8 <table_compare_string@@Base+0x20>
   134a8:	b	11e90 <strcmp@plt>
   134ac:	cmp	r1, #0
   134b0:	mvnne	r1, #0
   134b4:	b	134bc <table_compare_string@@Base+0x24>
   134b8:	mov	r1, #1
   134bc:	mov	r0, r1
   134c0:	bx	lr

000134c4 <table_compare_ptr@@Base>:
   134c4:	mov	r2, #0
   134c8:	cmp	r0, r1
   134cc:	mvncc	r2, #0
   134d0:	movwhi	r2, #1
   134d4:	mov	r0, r2
   134d8:	bx	lr

000134dc <table_get_default_compare_function_for_data_type@@Base>:
   134dc:	cmp	r0, #23
   134e0:	movwls	r1, #19312	; 0x4b70
   134e4:	movhi	r0, #0
   134e8:	movtls	r1, #1
   134ec:	ldrls	r0, [r1, r0, lsl #2]
   134f0:	bx	lr

000134f4 <table_get@@Base>:
   134f4:	push	{fp, lr}
   134f8:	mov	fp, sp
   134fc:	bl	140a4 <table_get_cell_ptr@@Base>
   13500:	ldr	r0, [r0]
   13504:	pop	{fp, pc}

00013508 <table_get_bool@@Base>:
   13508:	push	{fp, lr}
   1350c:	mov	fp, sp
   13510:	bl	140a4 <table_get_cell_ptr@@Base>
   13514:	ldr	r0, [r0]
   13518:	ldrb	r0, [r0]
   1351c:	pop	{fp, pc}

00013520 <table_get_int@@Base>:
   13520:	push	{fp, lr}
   13524:	mov	fp, sp
   13528:	bl	140a4 <table_get_cell_ptr@@Base>
   1352c:	ldr	r0, [r0]
   13530:	ldr	r0, [r0]
   13534:	pop	{fp, pc}

00013538 <table_get_uint@@Base>:
   13538:	push	{fp, lr}
   1353c:	mov	fp, sp
   13540:	bl	140a4 <table_get_cell_ptr@@Base>
   13544:	ldr	r0, [r0]
   13548:	ldr	r0, [r0]
   1354c:	pop	{fp, pc}

00013550 <table_get_int8@@Base>:
   13550:	push	{fp, lr}
   13554:	mov	fp, sp
   13558:	bl	140a4 <table_get_cell_ptr@@Base>
   1355c:	ldr	r0, [r0]
   13560:	ldrsb	r0, [r0]
   13564:	pop	{fp, pc}

00013568 <table_get_uint8@@Base>:
   13568:	push	{fp, lr}
   1356c:	mov	fp, sp
   13570:	bl	140a4 <table_get_cell_ptr@@Base>
   13574:	ldr	r0, [r0]
   13578:	ldrb	r0, [r0]
   1357c:	pop	{fp, pc}

00013580 <table_get_int16@@Base>:
   13580:	push	{fp, lr}
   13584:	mov	fp, sp
   13588:	bl	140a4 <table_get_cell_ptr@@Base>
   1358c:	ldr	r0, [r0]
   13590:	ldrsh	r0, [r0]
   13594:	pop	{fp, pc}

00013598 <table_get_uint16@@Base>:
   13598:	push	{fp, lr}
   1359c:	mov	fp, sp
   135a0:	bl	140a4 <table_get_cell_ptr@@Base>
   135a4:	ldr	r0, [r0]
   135a8:	ldrh	r0, [r0]
   135ac:	pop	{fp, pc}

000135b0 <table_get_int32@@Base>:
   135b0:	push	{fp, lr}
   135b4:	mov	fp, sp
   135b8:	bl	140a4 <table_get_cell_ptr@@Base>
   135bc:	ldr	r0, [r0]
   135c0:	ldr	r0, [r0]
   135c4:	pop	{fp, pc}

000135c8 <table_get_uint32@@Base>:
   135c8:	push	{fp, lr}
   135cc:	mov	fp, sp
   135d0:	bl	140a4 <table_get_cell_ptr@@Base>
   135d4:	ldr	r0, [r0]
   135d8:	ldr	r0, [r0]
   135dc:	pop	{fp, pc}

000135e0 <table_get_int64@@Base>:
   135e0:	push	{fp, lr}
   135e4:	mov	fp, sp
   135e8:	bl	140a4 <table_get_cell_ptr@@Base>
   135ec:	ldr	r0, [r0]
   135f0:	ldrd	r0, [r0]
   135f4:	pop	{fp, pc}

000135f8 <table_get_uint64@@Base>:
   135f8:	push	{fp, lr}
   135fc:	mov	fp, sp
   13600:	bl	140a4 <table_get_cell_ptr@@Base>
   13604:	ldr	r0, [r0]
   13608:	ldrd	r0, [r0]
   1360c:	pop	{fp, pc}

00013610 <table_get_short@@Base>:
   13610:	push	{fp, lr}
   13614:	mov	fp, sp
   13618:	bl	140a4 <table_get_cell_ptr@@Base>
   1361c:	ldr	r0, [r0]
   13620:	ldrsh	r0, [r0]
   13624:	pop	{fp, pc}

00013628 <table_get_ushort@@Base>:
   13628:	push	{fp, lr}
   1362c:	mov	fp, sp
   13630:	bl	140a4 <table_get_cell_ptr@@Base>
   13634:	ldr	r0, [r0]
   13638:	ldrh	r0, [r0]
   1363c:	pop	{fp, pc}

00013640 <table_get_long@@Base>:
   13640:	push	{fp, lr}
   13644:	mov	fp, sp
   13648:	bl	140a4 <table_get_cell_ptr@@Base>
   1364c:	ldr	r0, [r0]
   13650:	ldr	r0, [r0]
   13654:	pop	{fp, pc}

00013658 <table_get_ulong@@Base>:
   13658:	push	{fp, lr}
   1365c:	mov	fp, sp
   13660:	bl	140a4 <table_get_cell_ptr@@Base>
   13664:	ldr	r0, [r0]
   13668:	ldr	r0, [r0]
   1366c:	pop	{fp, pc}

00013670 <table_get_llong@@Base>:
   13670:	push	{fp, lr}
   13674:	mov	fp, sp
   13678:	bl	140a4 <table_get_cell_ptr@@Base>
   1367c:	ldr	r0, [r0]
   13680:	ldrd	r0, [r0]
   13684:	pop	{fp, pc}

00013688 <table_get_ullong@@Base>:
   13688:	push	{fp, lr}
   1368c:	mov	fp, sp
   13690:	bl	140a4 <table_get_cell_ptr@@Base>
   13694:	ldr	r0, [r0]
   13698:	ldrd	r0, [r0]
   1369c:	pop	{fp, pc}

000136a0 <table_get_float@@Base>:
   136a0:	push	{fp, lr}
   136a4:	mov	fp, sp
   136a8:	bl	140a4 <table_get_cell_ptr@@Base>
   136ac:	ldr	r0, [r0]
   136b0:	vldr	s0, [r0]
   136b4:	pop	{fp, pc}

000136b8 <table_get_double@@Base>:
   136b8:	push	{fp, lr}
   136bc:	mov	fp, sp
   136c0:	bl	140a4 <table_get_cell_ptr@@Base>
   136c4:	ldr	r0, [r0]
   136c8:	vldr	d0, [r0]
   136cc:	pop	{fp, pc}

000136d0 <table_get_ldouble@@Base>:
   136d0:	push	{fp, lr}
   136d4:	mov	fp, sp
   136d8:	bl	140a4 <table_get_cell_ptr@@Base>
   136dc:	ldr	r0, [r0]
   136e0:	vldr	d0, [r0]
   136e4:	pop	{fp, pc}

000136e8 <table_get_char@@Base>:
   136e8:	push	{fp, lr}
   136ec:	mov	fp, sp
   136f0:	bl	140a4 <table_get_cell_ptr@@Base>
   136f4:	ldr	r0, [r0]
   136f8:	ldrb	r0, [r0]
   136fc:	pop	{fp, pc}

00013700 <table_get_uchar@@Base>:
   13700:	push	{fp, lr}
   13704:	mov	fp, sp
   13708:	bl	140a4 <table_get_cell_ptr@@Base>
   1370c:	ldr	r0, [r0]
   13710:	ldrb	r0, [r0]
   13714:	pop	{fp, pc}

00013718 <table_get_string@@Base>:
   13718:	push	{fp, lr}
   1371c:	mov	fp, sp
   13720:	bl	140a4 <table_get_cell_ptr@@Base>
   13724:	ldr	r0, [r0]
   13728:	pop	{fp, pc}

0001372c <table_get_ptr@@Base>:
   1372c:	push	{fp, lr}
   13730:	mov	fp, sp
   13734:	bl	140a4 <table_get_cell_ptr@@Base>
   13738:	ldr	r0, [r0]
   1373c:	pop	{fp, pc}

00013740 <table_row_init@@Base>:
   13740:	push	{r4, r5, fp, lr}
   13744:	add	fp, sp, #8
   13748:	mov	r4, r1
   1374c:	ldr	r1, [r0, #12]
   13750:	ldr	r5, [r0, #16]
   13754:	lsl	r0, r1, #2
   13758:	bl	11ecc <malloc@plt>
   1375c:	str	r0, [r5, r4, lsl #2]
   13760:	pop	{r4, r5, fp, pc}

00013764 <table_get_row_ptr@@Base>:
   13764:	ldr	r0, [r0, #16]
   13768:	add	r0, r0, r1, lsl #2
   1376c:	bx	lr

00013770 <table_row_destroy@@Base>:
   13770:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13774:	add	fp, sp, #24
   13778:	mov	r4, r1
   1377c:	mov	r5, r0
   13780:	bl	12b20 <table_get_column_length@@Base>
   13784:	ldr	r8, [r5, #16]
   13788:	cmp	r0, #1
   1378c:	blt	137b4 <table_row_destroy@@Base+0x44>
   13790:	mov	r6, r0
   13794:	mov	r7, #0
   13798:	mov	r0, r5
   1379c:	mov	r1, r4
   137a0:	mov	r2, r7
   137a4:	bl	140c0 <table_cell_destroy@@Base>
   137a8:	add	r7, r7, #1
   137ac:	cmp	r6, r7
   137b0:	bne	13798 <table_row_destroy@@Base+0x28>
   137b4:	ldr	r0, [r8, r4, lsl #2]
   137b8:	cmp	r0, #0
   137bc:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   137c0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   137c4:	b	11ea8 <free@plt>

000137c8 <table_get_row_length@@Base>:
   137c8:	ldr	r0, [r0, #20]
   137cc:	bx	lr

000137d0 <table_add_row@@Base>:
   137d0:	push	{r4, r5, r6, r7, fp, lr}
   137d4:	add	fp, sp, #16
   137d8:	ldr	r5, [r0, #20]
   137dc:	ldr	r1, [r0, #24]
   137e0:	mov	r4, r0
   137e4:	udiv	r0, r5, r1
   137e8:	mls	r0, r0, r1, r5
   137ec:	cmp	r0, #0
   137f0:	bne	13814 <table_add_row@@Base+0x44>
   137f4:	ldr	r2, [r4, #28]
   137f8:	ldr	r0, [r4, #16]
   137fc:	add	r1, r2, r1
   13800:	str	r1, [r4, #28]
   13804:	lsl	r1, r1, #2
   13808:	bl	11eb4 <realloc@plt>
   1380c:	str	r0, [r4, #16]
   13810:	ldr	r5, [r4, #20]
   13814:	mov	r0, r4
   13818:	bl	12b20 <table_get_column_length@@Base>
   1381c:	mov	r6, r0
   13820:	ldr	r0, [r4, #12]
   13824:	ldr	r7, [r4, #16]
   13828:	lsl	r0, r0, #2
   1382c:	bl	11ecc <malloc@plt>
   13830:	cmp	r6, #1
   13834:	str	r0, [r7, r5, lsl #2]
   13838:	blt	1385c <table_add_row@@Base+0x8c>
   1383c:	mov	r7, #0
   13840:	mov	r0, r4
   13844:	mov	r1, r5
   13848:	mov	r2, r7
   1384c:	bl	14084 <table_cell_init@@Base>
   13850:	add	r7, r7, #1
   13854:	cmp	r6, r7
   13858:	bne	13840 <table_add_row@@Base+0x70>
   1385c:	ldr	r1, [r4, #20]
   13860:	mov	r0, r4
   13864:	mvn	r2, #0
   13868:	mov	r3, #2
   1386c:	bl	12a2c <table_notify@@Base>
   13870:	ldr	r0, [r4, #20]
   13874:	add	r1, r0, #1
   13878:	str	r1, [r4, #20]
   1387c:	pop	{r4, r5, r6, r7, fp, pc}

00013880 <table_remove_row@@Base>:
   13880:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13884:	add	fp, sp, #24
   13888:	ldr	r8, [r0, #20]
   1388c:	mov	r4, r1
   13890:	mov	r5, r0
   13894:	bl	12b20 <table_get_column_length@@Base>
   13898:	cmp	r0, #1
   1389c:	blt	138e8 <table_remove_row@@Base+0x68>
   138a0:	mov	r6, r0
   138a4:	mov	r7, #0
   138a8:	mov	r0, r5
   138ac:	mov	r1, r7
   138b0:	bl	12b94 <table_get_column_data_type@@Base>
   138b4:	cmp	r0, #23
   138b8:	beq	138dc <table_remove_row@@Base+0x5c>
   138bc:	mov	r0, r5
   138c0:	mov	r1, r4
   138c4:	mov	r2, r7
   138c8:	bl	140a4 <table_get_cell_ptr@@Base>
   138cc:	ldr	r0, [r0]
   138d0:	cmp	r0, #0
   138d4:	beq	138dc <table_remove_row@@Base+0x5c>
   138d8:	bl	11ea8 <free@plt>
   138dc:	add	r7, r7, #1
   138e0:	cmp	r6, r7
   138e4:	bne	138a8 <table_remove_row@@Base+0x28>
   138e8:	ldr	r0, [r5, #16]
   138ec:	ldr	r0, [r0, r4, lsl #2]
   138f0:	cmp	r0, #0
   138f4:	beq	138fc <table_remove_row@@Base+0x7c>
   138f8:	bl	11ea8 <free@plt>
   138fc:	sub	r0, r8, #1
   13900:	cmp	r0, r4
   13904:	ble	13928 <table_remove_row@@Base+0xa8>
   13908:	mov	r1, r4
   1390c:	ldr	r2, [r5, #16]
   13910:	add	r3, r2, r1, lsl #2
   13914:	ldr	r3, [r3, #4]
   13918:	str	r3, [r2, r1, lsl #2]
   1391c:	add	r1, r1, #1
   13920:	cmp	r0, r1
   13924:	bne	1390c <table_remove_row@@Base+0x8c>
   13928:	ldr	r0, [r5, #20]
   1392c:	ldr	r1, [r5, #24]
   13930:	sub	r0, r0, #1
   13934:	udiv	r2, r0, r1
   13938:	str	r0, [r5, #20]
   1393c:	mls	r0, r2, r1, r0
   13940:	cmp	r0, #0
   13944:	bne	13964 <table_remove_row@@Base+0xe4>
   13948:	ldr	r2, [r5, #28]
   1394c:	ldr	r0, [r5, #16]
   13950:	sub	r1, r2, r1
   13954:	str	r1, [r5, #28]
   13958:	lsl	r1, r1, #2
   1395c:	bl	11eb4 <realloc@plt>
   13960:	str	r0, [r5, #16]
   13964:	mov	r0, r5
   13968:	mov	r1, r4
   1396c:	mvn	r2, #0
   13970:	mov	r3, #4
   13974:	bl	12a2c <table_notify@@Base>
   13978:	mov	r0, #0
   1397c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00013980 <table_set_row_ptr@@Base>:
   13980:	ldr	r2, [r2]
   13984:	ldr	r0, [r0, #16]
   13988:	str	r2, [r0, r1, lsl #2]
   1398c:	bx	lr

00013990 <table_set@@Base>:
   13990:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13994:	add	fp, sp, #24
   13998:	mov	r8, r3
   1399c:	mov	r4, r2
   139a0:	mov	r9, r1
   139a4:	mov	r6, r0
   139a8:	bl	140a4 <table_get_cell_ptr@@Base>
   139ac:	mov	r5, r0
   139b0:	mov	r0, r6
   139b4:	mov	r1, r4
   139b8:	bl	12af8 <table_get_col_ptr@@Base>
   139bc:	ldr	r1, [fp, #8]
   139c0:	mvn	r7, #0
   139c4:	cmp	r1, #23
   139c8:	bhi	13c88 <table_set@@Base+0x2f8>
   139cc:	add	r2, pc, #0
   139d0:	ldr	pc, [r2, r1, lsl #2]
   139d4:	andeq	r3, r1, r4, lsr sl
   139d8:	andeq	r3, r1, r4, asr #20
   139dc:	andeq	r3, r1, r4, asr sl
   139e0:	andeq	r3, r1, r4, ror #20
   139e4:	andeq	r3, r1, r4, ror sl
   139e8:	andeq	r3, r1, r4, lsl #21
   139ec:	muleq	r1, r4, sl
   139f0:	andeq	r3, r1, r4, lsr #21
   139f4:			; <UNDEFINED> instruction: 0x00013ab4
   139f8:	andeq	r3, r1, r4, asr #21
   139fc:	ldrdeq	r3, [r1], -r4
   13a00:	andeq	r3, r1, r4, ror #21
   13a04:	andeq	r3, r1, ip, lsl fp
   13a08:	andeq	r3, r1, ip, lsr #22
   13a0c:	andeq	r3, r1, ip, lsr fp
   13a10:	andeq	r3, r1, ip, asr #22
   13a14:	andeq	r3, r1, ip, asr fp
   13a18:	muleq	r1, r0, fp
   13a1c:	andeq	r3, r1, r0, lsr #23
   13a20:	andeq	r3, r1, r0, ror #23
   13a24:	strdeq	r3, [r1], -r0
   13a28:	andeq	r3, r1, r0, lsl #24
   13a2c:	andeq	r3, r1, ip, lsr ip
   13a30:	muleq	r1, r0, ip
   13a34:	ldr	r0, [r0, #4]
   13a38:	cmp	r0, #0
   13a3c:	bne	13c88 <table_set@@Base+0x2f8>
   13a40:	b	13b68 <table_set@@Base+0x1d8>
   13a44:	ldr	r0, [r0, #4]
   13a48:	cmp	r0, #1
   13a4c:	beq	13b68 <table_set@@Base+0x1d8>
   13a50:	b	13c88 <table_set@@Base+0x2f8>
   13a54:	ldr	r0, [r0, #4]
   13a58:	cmp	r0, #2
   13a5c:	beq	13c48 <table_set@@Base+0x2b8>
   13a60:	b	13c88 <table_set@@Base+0x2f8>
   13a64:	ldr	r0, [r0, #4]
   13a68:	cmp	r0, #3
   13a6c:	beq	13c48 <table_set@@Base+0x2b8>
   13a70:	b	13c88 <table_set@@Base+0x2f8>
   13a74:	ldr	r0, [r0, #4]
   13a78:	cmp	r0, #4
   13a7c:	beq	13af0 <table_set@@Base+0x160>
   13a80:	b	13c88 <table_set@@Base+0x2f8>
   13a84:	ldr	r0, [r0, #4]
   13a88:	cmp	r0, #5
   13a8c:	beq	13af0 <table_set@@Base+0x160>
   13a90:	b	13c88 <table_set@@Base+0x2f8>
   13a94:	ldr	r0, [r0, #4]
   13a98:	cmp	r0, #6
   13a9c:	beq	13b68 <table_set@@Base+0x1d8>
   13aa0:	b	13c88 <table_set@@Base+0x2f8>
   13aa4:	ldr	r0, [r0, #4]
   13aa8:	cmp	r0, #7
   13aac:	beq	13b68 <table_set@@Base+0x1d8>
   13ab0:	b	13c88 <table_set@@Base+0x2f8>
   13ab4:	ldr	r0, [r0, #4]
   13ab8:	cmp	r0, #8
   13abc:	beq	13bac <table_set@@Base+0x21c>
   13ac0:	b	13c88 <table_set@@Base+0x2f8>
   13ac4:	ldr	r0, [r0, #4]
   13ac8:	cmp	r0, #9
   13acc:	beq	13bac <table_set@@Base+0x21c>
   13ad0:	b	13c88 <table_set@@Base+0x2f8>
   13ad4:	ldr	r0, [r0, #4]
   13ad8:	cmp	r0, #10
   13adc:	beq	13af0 <table_set@@Base+0x160>
   13ae0:	b	13c88 <table_set@@Base+0x2f8>
   13ae4:	ldr	r0, [r0, #4]
   13ae8:	cmp	r0, #11
   13aec:	bne	13c88 <table_set@@Base+0x2f8>
   13af0:	ldr	r0, [r5]
   13af4:	cmp	r0, #0
   13af8:	bne	13b10 <table_set@@Base+0x180>
   13afc:	mov	r0, #2
   13b00:	bl	11ecc <malloc@plt>
   13b04:	cmp	r0, #0
   13b08:	str	r0, [r5]
   13b0c:	beq	13c88 <table_set@@Base+0x2f8>
   13b10:	ldrh	r1, [r8]
   13b14:	strh	r1, [r0]
   13b18:	b	13c70 <table_set@@Base+0x2e0>
   13b1c:	ldr	r0, [r0, #4]
   13b20:	cmp	r0, #12
   13b24:	beq	13b68 <table_set@@Base+0x1d8>
   13b28:	b	13c88 <table_set@@Base+0x2f8>
   13b2c:	ldr	r0, [r0, #4]
   13b30:	cmp	r0, #13
   13b34:	beq	13b68 <table_set@@Base+0x1d8>
   13b38:	b	13c88 <table_set@@Base+0x2f8>
   13b3c:	ldr	r0, [r0, #4]
   13b40:	cmp	r0, #14
   13b44:	beq	13bac <table_set@@Base+0x21c>
   13b48:	b	13c88 <table_set@@Base+0x2f8>
   13b4c:	ldr	r0, [r0, #4]
   13b50:	cmp	r0, #15
   13b54:	beq	13bac <table_set@@Base+0x21c>
   13b58:	b	13c88 <table_set@@Base+0x2f8>
   13b5c:	ldr	r0, [r0, #4]
   13b60:	cmp	r0, #16
   13b64:	bne	13c88 <table_set@@Base+0x2f8>
   13b68:	ldr	r0, [r5]
   13b6c:	cmp	r0, #0
   13b70:	bne	13b88 <table_set@@Base+0x1f8>
   13b74:	mov	r0, #4
   13b78:	bl	11ecc <malloc@plt>
   13b7c:	cmp	r0, #0
   13b80:	str	r0, [r5]
   13b84:	beq	13c88 <table_set@@Base+0x2f8>
   13b88:	ldr	r1, [r8]
   13b8c:	b	13bd8 <table_set@@Base+0x248>
   13b90:	ldr	r0, [r0, #4]
   13b94:	cmp	r0, #17
   13b98:	beq	13bac <table_set@@Base+0x21c>
   13b9c:	b	13c88 <table_set@@Base+0x2f8>
   13ba0:	ldr	r0, [r0, #4]
   13ba4:	cmp	r0, #18
   13ba8:	bne	13c88 <table_set@@Base+0x2f8>
   13bac:	ldr	r0, [r5]
   13bb0:	cmp	r0, #0
   13bb4:	bne	13bcc <table_set@@Base+0x23c>
   13bb8:	mov	r0, #8
   13bbc:	bl	11ecc <malloc@plt>
   13bc0:	cmp	r0, #0
   13bc4:	str	r0, [r5]
   13bc8:	beq	13c88 <table_set@@Base+0x2f8>
   13bcc:	ldr	r1, [r8]
   13bd0:	ldr	r2, [r8, #4]
   13bd4:	str	r2, [r0, #4]
   13bd8:	str	r1, [r0]
   13bdc:	b	13c70 <table_set@@Base+0x2e0>
   13be0:	ldr	r0, [r0, #4]
   13be4:	cmp	r0, #19
   13be8:	beq	13c48 <table_set@@Base+0x2b8>
   13bec:	b	13c88 <table_set@@Base+0x2f8>
   13bf0:	ldr	r0, [r0, #4]
   13bf4:	cmp	r0, #20
   13bf8:	beq	13c48 <table_set@@Base+0x2b8>
   13bfc:	b	13c88 <table_set@@Base+0x2f8>
   13c00:	ldr	r0, [r0, #4]
   13c04:	cmp	r0, #21
   13c08:	bne	13c88 <table_set@@Base+0x2f8>
   13c0c:	mov	r0, r8
   13c10:	bl	11ef0 <strlen@plt>
   13c14:	ldr	r2, [r5]
   13c18:	add	r1, r0, #1
   13c1c:	mov	r0, r2
   13c20:	bl	11eb4 <realloc@plt>
   13c24:	cmp	r0, #0
   13c28:	str	r0, [r5]
   13c2c:	beq	13c88 <table_set@@Base+0x2f8>
   13c30:	mov	r1, r8
   13c34:	bl	11ec0 <strcpy@plt>
   13c38:	b	13c70 <table_set@@Base+0x2e0>
   13c3c:	ldr	r0, [r0, #4]
   13c40:	cmp	r0, #22
   13c44:	bne	13c88 <table_set@@Base+0x2f8>
   13c48:	ldr	r0, [r5]
   13c4c:	cmp	r0, #0
   13c50:	bne	13c68 <table_set@@Base+0x2d8>
   13c54:	mov	r0, #1
   13c58:	bl	11ecc <malloc@plt>
   13c5c:	cmp	r0, #0
   13c60:	str	r0, [r5]
   13c64:	beq	13c88 <table_set@@Base+0x2f8>
   13c68:	ldrb	r1, [r8]
   13c6c:	strb	r1, [r0]
   13c70:	mov	r0, r6
   13c74:	mov	r1, r9
   13c78:	mov	r2, r4
   13c7c:	mov	r3, #1
   13c80:	bl	12a2c <table_notify@@Base>
   13c84:	mov	r7, #0
   13c88:	mov	r0, r7
   13c8c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13c90:	ldr	r0, [r0, #4]
   13c94:	cmp	r0, #23
   13c98:	bne	13c88 <table_set@@Base+0x2f8>
   13c9c:	str	r8, [r5]
   13ca0:	b	13c70 <table_set@@Base+0x2e0>

00013ca4 <table_set_bool@@Base>:
   13ca4:	push	{fp, lr}
   13ca8:	mov	fp, sp
   13cac:	sub	sp, sp, #8
   13cb0:	strb	r3, [fp, #-1]
   13cb4:	mov	r3, #22
   13cb8:	str	r3, [sp]
   13cbc:	sub	r3, fp, #1
   13cc0:	bl	13990 <table_set@@Base>
   13cc4:	mov	sp, fp
   13cc8:	pop	{fp, pc}

00013ccc <table_set_int@@Base>:
   13ccc:	push	{fp, lr}
   13cd0:	mov	fp, sp
   13cd4:	sub	sp, sp, #8
   13cd8:	str	r3, [sp, #4]
   13cdc:	mov	r3, #0
   13ce0:	str	r3, [sp]
   13ce4:	add	r3, sp, #4
   13ce8:	bl	13990 <table_set@@Base>
   13cec:	mov	sp, fp
   13cf0:	pop	{fp, pc}

00013cf4 <table_set_uint@@Base>:
   13cf4:	push	{fp, lr}
   13cf8:	mov	fp, sp
   13cfc:	sub	sp, sp, #8
   13d00:	str	r3, [sp, #4]
   13d04:	mov	r3, #1
   13d08:	str	r3, [sp]
   13d0c:	add	r3, sp, #4
   13d10:	bl	13990 <table_set@@Base>
   13d14:	mov	sp, fp
   13d18:	pop	{fp, pc}

00013d1c <table_set_int8@@Base>:
   13d1c:	push	{fp, lr}
   13d20:	mov	fp, sp
   13d24:	sub	sp, sp, #8
   13d28:	strb	r3, [fp, #-1]
   13d2c:	mov	r3, #2
   13d30:	str	r3, [sp]
   13d34:	sub	r3, fp, #1
   13d38:	bl	13990 <table_set@@Base>
   13d3c:	mov	sp, fp
   13d40:	pop	{fp, pc}

00013d44 <table_set_uint8@@Base>:
   13d44:	push	{fp, lr}
   13d48:	mov	fp, sp
   13d4c:	sub	sp, sp, #8
   13d50:	strb	r3, [fp, #-1]
   13d54:	mov	r3, #3
   13d58:	str	r3, [sp]
   13d5c:	sub	r3, fp, #1
   13d60:	bl	13990 <table_set@@Base>
   13d64:	mov	sp, fp
   13d68:	pop	{fp, pc}

00013d6c <table_set_int16@@Base>:
   13d6c:	push	{fp, lr}
   13d70:	mov	fp, sp
   13d74:	sub	sp, sp, #8
   13d78:	strh	r3, [fp, #-2]
   13d7c:	mov	r3, #4
   13d80:	str	r3, [sp]
   13d84:	sub	r3, fp, #2
   13d88:	bl	13990 <table_set@@Base>
   13d8c:	mov	sp, fp
   13d90:	pop	{fp, pc}

00013d94 <table_set_uint16@@Base>:
   13d94:	push	{fp, lr}
   13d98:	mov	fp, sp
   13d9c:	sub	sp, sp, #8
   13da0:	strh	r3, [fp, #-2]
   13da4:	mov	r3, #5
   13da8:	str	r3, [sp]
   13dac:	sub	r3, fp, #2
   13db0:	bl	13990 <table_set@@Base>
   13db4:	mov	sp, fp
   13db8:	pop	{fp, pc}

00013dbc <table_set_int32@@Base>:
   13dbc:	push	{fp, lr}
   13dc0:	mov	fp, sp
   13dc4:	sub	sp, sp, #8
   13dc8:	str	r3, [sp, #4]
   13dcc:	mov	r3, #6
   13dd0:	str	r3, [sp]
   13dd4:	add	r3, sp, #4
   13dd8:	bl	13990 <table_set@@Base>
   13ddc:	mov	sp, fp
   13de0:	pop	{fp, pc}

00013de4 <table_set_uint32@@Base>:
   13de4:	push	{fp, lr}
   13de8:	mov	fp, sp
   13dec:	sub	sp, sp, #8
   13df0:	str	r3, [sp, #4]
   13df4:	mov	r3, #7
   13df8:	str	r3, [sp]
   13dfc:	add	r3, sp, #4
   13e00:	bl	13990 <table_set@@Base>
   13e04:	mov	sp, fp
   13e08:	pop	{fp, pc}

00013e0c <table_set_int64@@Base>:
   13e0c:	push	{fp, lr}
   13e10:	mov	fp, sp
   13e14:	sub	sp, sp, #16
   13e18:	ldr	r3, [fp, #12]
   13e1c:	str	r3, [sp, #12]
   13e20:	ldr	r3, [fp, #8]
   13e24:	str	r3, [sp, #8]
   13e28:	mov	r3, #8
   13e2c:	str	r3, [sp]
   13e30:	add	r3, sp, #8
   13e34:	bl	13990 <table_set@@Base>
   13e38:	mov	sp, fp
   13e3c:	pop	{fp, pc}

00013e40 <table_set_uint64@@Base>:
   13e40:	push	{fp, lr}
   13e44:	mov	fp, sp
   13e48:	sub	sp, sp, #16
   13e4c:	ldr	r3, [fp, #12]
   13e50:	str	r3, [sp, #12]
   13e54:	ldr	r3, [fp, #8]
   13e58:	str	r3, [sp, #8]
   13e5c:	mov	r3, #9
   13e60:	str	r3, [sp]
   13e64:	add	r3, sp, #8
   13e68:	bl	13990 <table_set@@Base>
   13e6c:	mov	sp, fp
   13e70:	pop	{fp, pc}

00013e74 <table_set_short@@Base>:
   13e74:	push	{fp, lr}
   13e78:	mov	fp, sp
   13e7c:	sub	sp, sp, #8
   13e80:	strh	r3, [fp, #-2]
   13e84:	mov	r3, #10
   13e88:	str	r3, [sp]
   13e8c:	sub	r3, fp, #2
   13e90:	bl	13990 <table_set@@Base>
   13e94:	mov	sp, fp
   13e98:	pop	{fp, pc}

00013e9c <table_set_ushort@@Base>:
   13e9c:	push	{fp, lr}
   13ea0:	mov	fp, sp
   13ea4:	sub	sp, sp, #8
   13ea8:	strh	r3, [fp, #-2]
   13eac:	mov	r3, #11
   13eb0:	str	r3, [sp]
   13eb4:	sub	r3, fp, #2
   13eb8:	bl	13990 <table_set@@Base>
   13ebc:	mov	sp, fp
   13ec0:	pop	{fp, pc}

00013ec4 <table_set_long@@Base>:
   13ec4:	push	{fp, lr}
   13ec8:	mov	fp, sp
   13ecc:	sub	sp, sp, #8
   13ed0:	str	r3, [sp, #4]
   13ed4:	mov	r3, #12
   13ed8:	str	r3, [sp]
   13edc:	add	r3, sp, #4
   13ee0:	bl	13990 <table_set@@Base>
   13ee4:	mov	sp, fp
   13ee8:	pop	{fp, pc}

00013eec <table_set_ulong@@Base>:
   13eec:	push	{fp, lr}
   13ef0:	mov	fp, sp
   13ef4:	sub	sp, sp, #8
   13ef8:	str	r3, [sp, #4]
   13efc:	mov	r3, #13
   13f00:	str	r3, [sp]
   13f04:	add	r3, sp, #4
   13f08:	bl	13990 <table_set@@Base>
   13f0c:	mov	sp, fp
   13f10:	pop	{fp, pc}

00013f14 <table_set_llong@@Base>:
   13f14:	push	{fp, lr}
   13f18:	mov	fp, sp
   13f1c:	sub	sp, sp, #16
   13f20:	ldr	r3, [fp, #12]
   13f24:	str	r3, [sp, #12]
   13f28:	ldr	r3, [fp, #8]
   13f2c:	str	r3, [sp, #8]
   13f30:	mov	r3, #14
   13f34:	str	r3, [sp]
   13f38:	add	r3, sp, #8
   13f3c:	bl	13990 <table_set@@Base>
   13f40:	mov	sp, fp
   13f44:	pop	{fp, pc}

00013f48 <table_set_ullong@@Base>:
   13f48:	push	{fp, lr}
   13f4c:	mov	fp, sp
   13f50:	sub	sp, sp, #16
   13f54:	ldr	r3, [fp, #12]
   13f58:	str	r3, [sp, #12]
   13f5c:	ldr	r3, [fp, #8]
   13f60:	str	r3, [sp, #8]
   13f64:	mov	r3, #15
   13f68:	str	r3, [sp]
   13f6c:	add	r3, sp, #8
   13f70:	bl	13990 <table_set@@Base>
   13f74:	mov	sp, fp
   13f78:	pop	{fp, pc}

00013f7c <table_set_float@@Base>:
   13f7c:	push	{fp, lr}
   13f80:	mov	fp, sp
   13f84:	sub	sp, sp, #8
   13f88:	mov	r3, #16
   13f8c:	vstr	s0, [sp, #4]
   13f90:	str	r3, [sp]
   13f94:	add	r3, sp, #4
   13f98:	bl	13990 <table_set@@Base>
   13f9c:	mov	sp, fp
   13fa0:	pop	{fp, pc}

00013fa4 <table_set_double@@Base>:
   13fa4:	push	{fp, lr}
   13fa8:	mov	fp, sp
   13fac:	sub	sp, sp, #16
   13fb0:	mov	r3, #17
   13fb4:	vstr	d0, [sp, #8]
   13fb8:	str	r3, [sp]
   13fbc:	add	r3, sp, #8
   13fc0:	bl	13990 <table_set@@Base>
   13fc4:	mov	sp, fp
   13fc8:	pop	{fp, pc}

00013fcc <table_set_ldouble@@Base>:
   13fcc:	push	{fp, lr}
   13fd0:	mov	fp, sp
   13fd4:	sub	sp, sp, #16
   13fd8:	mov	r3, #18
   13fdc:	vstr	d0, [sp, #8]
   13fe0:	str	r3, [sp]
   13fe4:	add	r3, sp, #8
   13fe8:	bl	13990 <table_set@@Base>
   13fec:	mov	sp, fp
   13ff0:	pop	{fp, pc}

00013ff4 <table_set_string@@Base>:
   13ff4:	push	{fp, lr}
   13ff8:	mov	fp, sp
   13ffc:	sub	sp, sp, #8
   14000:	mov	ip, #21
   14004:	str	ip, [sp]
   14008:	bl	13990 <table_set@@Base>
   1400c:	mov	sp, fp
   14010:	pop	{fp, pc}

00014014 <table_set_char@@Base>:
   14014:	push	{fp, lr}
   14018:	mov	fp, sp
   1401c:	sub	sp, sp, #8
   14020:	strb	r3, [fp, #-1]
   14024:	mov	r3, #19
   14028:	str	r3, [sp]
   1402c:	sub	r3, fp, #1
   14030:	bl	13990 <table_set@@Base>
   14034:	mov	sp, fp
   14038:	pop	{fp, pc}

0001403c <table_set_uchar@@Base>:
   1403c:	push	{fp, lr}
   14040:	mov	fp, sp
   14044:	sub	sp, sp, #8
   14048:	strb	r3, [fp, #-1]
   1404c:	mov	r3, #20
   14050:	str	r3, [sp]
   14054:	sub	r3, fp, #1
   14058:	bl	13990 <table_set@@Base>
   1405c:	mov	sp, fp
   14060:	pop	{fp, pc}

00014064 <table_set_ptr@@Base>:
   14064:	push	{fp, lr}
   14068:	mov	fp, sp
   1406c:	sub	sp, sp, #8
   14070:	mov	ip, #23
   14074:	str	ip, [sp]
   14078:	bl	13990 <table_set@@Base>
   1407c:	mov	sp, fp
   14080:	pop	{fp, pc}

00014084 <table_cell_init@@Base>:
   14084:	push	{r4, sl, fp, lr}
   14088:	add	fp, sp, #8
   1408c:	mov	r4, r2
   14090:	bl	13764 <table_get_row_ptr@@Base>
   14094:	ldr	r0, [r0]
   14098:	mov	r1, #0
   1409c:	str	r1, [r0, r4, lsl #2]
   140a0:	pop	{r4, sl, fp, pc}

000140a4 <table_get_cell_ptr@@Base>:
   140a4:	push	{r4, sl, fp, lr}
   140a8:	add	fp, sp, #8
   140ac:	mov	r4, r2
   140b0:	bl	13764 <table_get_row_ptr@@Base>
   140b4:	ldr	r0, [r0]
   140b8:	add	r0, r0, r4, lsl #2
   140bc:	pop	{r4, sl, fp, pc}

000140c0 <table_cell_destroy@@Base>:
   140c0:	push	{r4, r5, r6, sl, fp, lr}
   140c4:	add	fp, sp, #16
   140c8:	mov	r5, r1
   140cc:	mov	r1, r2
   140d0:	mov	r4, r2
   140d4:	mov	r6, r0
   140d8:	bl	12b94 <table_get_column_data_type@@Base>
   140dc:	cmp	r0, #23
   140e0:	popeq	{r4, r5, r6, sl, fp, pc}
   140e4:	mov	r0, r6
   140e8:	mov	r1, r5
   140ec:	bl	13764 <table_get_row_ptr@@Base>
   140f0:	ldr	r0, [r0]
   140f4:	ldr	r0, [r0, r4, lsl #2]
   140f8:	cmp	r0, #0
   140fc:	beq	14108 <table_cell_destroy@@Base+0x48>
   14100:	pop	{r4, r5, r6, sl, fp, lr}
   14104:	b	11ea8 <free@plt>
   14108:	pop	{r4, r5, r6, sl, fp, pc}

0001410c <table_cell_to_buffer@@Base>:
   1410c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14110:	add	fp, sp, #24
   14114:	sub	sp, sp, #8
   14118:	mov	r7, r1
   1411c:	mov	r1, r2
   14120:	mov	r5, r3
   14124:	mov	r6, r2
   14128:	mov	r4, r0
   1412c:	bl	12b94 <table_get_column_data_type@@Base>
   14130:	cmp	r0, #23
   14134:	bhi	14424 <table_cell_to_buffer@@Base+0x318>
   14138:	ldr	r8, [fp, #8]
   1413c:	add	r1, pc, #0
   14140:	ldr	pc, [r1, r0, lsl #2]
   14144:	andeq	r4, r1, r4, lsr #3
   14148:			; <UNDEFINED> instruction: 0x000141b8
   1414c:	andeq	r4, r1, ip, asr #3
   14150:	andeq	r4, r1, r0, ror #3
   14154:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14158:	andeq	r4, r1, r8, lsl #4
   1415c:	andeq	r4, r1, ip, lsl r2
   14160:	andeq	r4, r1, r0, lsr r2
   14164:	andeq	r4, r1, r0, asr r2
   14168:	andeq	r4, r1, r4, ror #4
   1416c:	andeq	r4, r1, r8, ror r2
   14170:	muleq	r1, r8, r2
   14174:			; <UNDEFINED> instruction: 0x000142b8
   14178:	ldrdeq	r4, [r1], -r8
   1417c:	strdeq	r4, [r1], -r8
   14180:	andeq	r4, r1, r8, lsl r3
   14184:	andeq	r4, r1, r8, lsr r3
   14188:	andeq	r4, r1, ip, asr r3
   1418c:	andeq	r4, r1, ip, ror r3
   14190:	andeq	r4, r1, r8, lsr #7
   14194:			; <UNDEFINED> instruction: 0x000143bc
   14198:	ldrdeq	r4, [r1], -ip
   1419c:	strdeq	r4, [r1], -ip
   141a0:	andeq	r4, r1, r0, lsr r4
   141a4:	mov	r0, r4
   141a8:	mov	r1, r7
   141ac:	mov	r2, r6
   141b0:	bl	13520 <table_get_int@@Base>
   141b4:	b	1440c <table_cell_to_buffer@@Base+0x300>
   141b8:	mov	r0, r4
   141bc:	mov	r1, r7
   141c0:	mov	r2, r6
   141c4:	bl	13538 <table_get_uint@@Base>
   141c8:	b	14240 <table_cell_to_buffer@@Base+0x134>
   141cc:	mov	r0, r4
   141d0:	mov	r1, r7
   141d4:	mov	r2, r6
   141d8:	bl	13550 <table_get_int8@@Base>
   141dc:	b	1440c <table_cell_to_buffer@@Base+0x300>
   141e0:	mov	r0, r4
   141e4:	mov	r1, r7
   141e8:	mov	r2, r6
   141ec:	bl	13568 <table_get_uint8@@Base>
   141f0:	b	14240 <table_cell_to_buffer@@Base+0x134>
   141f4:	mov	r0, r4
   141f8:	mov	r1, r7
   141fc:	mov	r2, r6
   14200:	bl	13580 <table_get_int16@@Base>
   14204:	b	1440c <table_cell_to_buffer@@Base+0x300>
   14208:	mov	r0, r4
   1420c:	mov	r1, r7
   14210:	mov	r2, r6
   14214:	bl	13598 <table_get_uint16@@Base>
   14218:	b	14240 <table_cell_to_buffer@@Base+0x134>
   1421c:	mov	r0, r4
   14220:	mov	r1, r7
   14224:	mov	r2, r6
   14228:	bl	135b0 <table_get_int32@@Base>
   1422c:	b	1440c <table_cell_to_buffer@@Base+0x300>
   14230:	mov	r0, r4
   14234:	mov	r1, r7
   14238:	mov	r2, r6
   1423c:	bl	135c8 <table_get_uint32@@Base>
   14240:	movw	r2, #19411	; 0x4bd3
   14244:	mov	r3, r0
   14248:	movt	r2, #1
   1424c:	b	14418 <table_cell_to_buffer@@Base+0x30c>
   14250:	mov	r0, r4
   14254:	mov	r1, r7
   14258:	mov	r2, r6
   1425c:	bl	135e0 <table_get_int64@@Base>
   14260:	b	14308 <table_cell_to_buffer@@Base+0x1fc>
   14264:	mov	r0, r4
   14268:	mov	r1, r7
   1426c:	mov	r2, r6
   14270:	bl	135f8 <table_get_uint64@@Base>
   14274:	b	14328 <table_cell_to_buffer@@Base+0x21c>
   14278:	mov	r0, r4
   1427c:	mov	r1, r7
   14280:	mov	r2, r6
   14284:	bl	13610 <table_get_short@@Base>
   14288:	movw	r2, #19424	; 0x4be0
   1428c:	mov	r3, r0
   14290:	movt	r2, #1
   14294:	b	14418 <table_cell_to_buffer@@Base+0x30c>
   14298:	mov	r0, r4
   1429c:	mov	r1, r7
   142a0:	mov	r2, r6
   142a4:	bl	13628 <table_get_ushort@@Base>
   142a8:	movw	r2, #19428	; 0x4be4
   142ac:	mov	r3, r0
   142b0:	movt	r2, #1
   142b4:	b	14418 <table_cell_to_buffer@@Base+0x30c>
   142b8:	mov	r0, r4
   142bc:	mov	r1, r7
   142c0:	mov	r2, r6
   142c4:	bl	13640 <table_get_long@@Base>
   142c8:	movw	r2, #19432	; 0x4be8
   142cc:	mov	r3, r0
   142d0:	movt	r2, #1
   142d4:	b	14418 <table_cell_to_buffer@@Base+0x30c>
   142d8:	mov	r0, r4
   142dc:	mov	r1, r7
   142e0:	mov	r2, r6
   142e4:	bl	13658 <table_get_ulong@@Base>
   142e8:	movw	r2, #19436	; 0x4bec
   142ec:	mov	r3, r0
   142f0:	movt	r2, #1
   142f4:	b	14418 <table_cell_to_buffer@@Base+0x30c>
   142f8:	mov	r0, r4
   142fc:	mov	r1, r7
   14300:	mov	r2, r6
   14304:	bl	13670 <table_get_llong@@Base>
   14308:	movw	r2, #19414	; 0x4bd6
   1430c:	stm	sp, {r0, r1}
   14310:	movt	r2, #1
   14314:	b	14398 <table_cell_to_buffer@@Base+0x28c>
   14318:	mov	r0, r4
   1431c:	mov	r1, r7
   14320:	mov	r2, r6
   14324:	bl	13688 <table_get_ullong@@Base>
   14328:	movw	r2, #19419	; 0x4bdb
   1432c:	stm	sp, {r0, r1}
   14330:	movt	r2, #1
   14334:	b	14398 <table_cell_to_buffer@@Base+0x28c>
   14338:	mov	r0, r4
   1433c:	mov	r1, r7
   14340:	mov	r2, r6
   14344:	bl	136a0 <table_get_float@@Base>
   14348:	movw	r2, #19443	; 0x4bf3
   1434c:	vcvt.f64.f32	d16, s0
   14350:	vstr	d16, [sp]
   14354:	movt	r2, #1
   14358:	b	14398 <table_cell_to_buffer@@Base+0x28c>
   1435c:	mov	r0, r4
   14360:	mov	r1, r7
   14364:	mov	r2, r6
   14368:	bl	136b8 <table_get_double@@Base>
   1436c:	movw	r2, #19446	; 0x4bf6
   14370:	vstr	d0, [sp]
   14374:	movt	r2, #1
   14378:	b	14398 <table_cell_to_buffer@@Base+0x28c>
   1437c:	mov	r0, r4
   14380:	mov	r1, r7
   14384:	mov	r2, r6
   14388:	bl	136d0 <table_get_ldouble@@Base>
   1438c:	movw	r2, #19450	; 0x4bfa
   14390:	vstr	d0, [sp]
   14394:	movt	r2, #1
   14398:	mov	r0, r5
   1439c:	mov	r1, r8
   143a0:	bl	11efc <snprintf@plt>
   143a4:	b	14424 <table_cell_to_buffer@@Base+0x318>
   143a8:	mov	r0, r4
   143ac:	mov	r1, r7
   143b0:	mov	r2, r6
   143b4:	bl	136e8 <table_get_char@@Base>
   143b8:	b	143cc <table_cell_to_buffer@@Base+0x2c0>
   143bc:	mov	r0, r4
   143c0:	mov	r1, r7
   143c4:	mov	r2, r6
   143c8:	bl	13700 <table_get_uchar@@Base>
   143cc:	movw	r2, #19454	; 0x4bfe
   143d0:	mov	r3, r0
   143d4:	movt	r2, #1
   143d8:	b	14418 <table_cell_to_buffer@@Base+0x30c>
   143dc:	mov	r0, r4
   143e0:	mov	r1, r7
   143e4:	mov	r2, r6
   143e8:	bl	13718 <table_get_string@@Base>
   143ec:	movw	r2, #19440	; 0x4bf0
   143f0:	mov	r3, r0
   143f4:	movt	r2, #1
   143f8:	b	14418 <table_cell_to_buffer@@Base+0x30c>
   143fc:	mov	r0, r4
   14400:	mov	r1, r7
   14404:	mov	r2, r6
   14408:	bl	13508 <table_get_bool@@Base>
   1440c:	movw	r2, #19408	; 0x4bd0
   14410:	mov	r3, r0
   14414:	movt	r2, #1
   14418:	mov	r0, r5
   1441c:	mov	r1, r8
   14420:	bl	11efc <snprintf@plt>
   14424:	mov	r0, #0
   14428:	sub	sp, fp, #24
   1442c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14430:	mov	r0, r4
   14434:	mov	r1, r7
   14438:	mov	r2, r6
   1443c:	bl	1372c <table_get_ptr@@Base>
   14440:	movw	r2, #19457	; 0x4c01
   14444:	mov	r3, r0
   14448:	movt	r2, #1
   1444c:	b	14418 <table_cell_to_buffer@@Base+0x30c>

00014450 <table_cell_from_buffer@@Base>:
   14450:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14454:	add	fp, sp, #24
   14458:	sub	sp, sp, #264	; 0x108
   1445c:	mov	r5, r1
   14460:	mov	r1, r2
   14464:	mov	r7, r3
   14468:	mov	r4, r2
   1446c:	mov	r6, r0
   14470:	bl	12b94 <table_get_column_data_type@@Base>
   14474:	cmp	r0, #23
   14478:	bhi	14a4c <table_cell_from_buffer@@Base+0x5fc>
   1447c:	add	r1, pc, #0
   14480:	ldr	pc, [r1, r0, lsl #2]
   14484:	andeq	r4, r1, r4, ror #9
   14488:	andeq	r4, r1, ip, lsl r5
   1448c:	andeq	r4, r1, r4, asr r5
   14490:	andeq	r4, r1, ip, lsl #11
   14494:	andeq	r4, r1, r4, asr #11
   14498:	strdeq	r4, [r1], -ip
   1449c:	andeq	r4, r1, r4, lsr r6
   144a0:	andeq	r4, r1, ip, ror #12
   144a4:	andeq	r4, r1, r4, lsr #13
   144a8:	andeq	r4, r1, r4, ror #13
   144ac:	andeq	r4, r1, r4, lsr #14
   144b0:	andeq	r4, r1, ip, asr r7
   144b4:	muleq	r1, r4, r7
   144b8:	andeq	r4, r1, ip, asr #15
   144bc:	andeq	r4, r1, r4, lsl #16
   144c0:	andeq	r4, r1, r4, asr #16
   144c4:	andeq	r4, r1, r4, lsl #17
   144c8:			; <UNDEFINED> instruction: 0x000148bc
   144cc:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   144d0:	andeq	r4, r1, ip, lsr #18
   144d4:	andeq	r4, r1, r4, ror #18
   144d8:	muleq	r1, ip, r9
   144dc:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   144e0:	andeq	r4, r1, r8, lsl sl
   144e4:	movw	r1, #19408	; 0x4bd0
   144e8:	add	r2, sp, #8
   144ec:	mov	r0, r7
   144f0:	movt	r1, #1
   144f4:	bl	11f08 <__isoc99_sscanf@plt>
   144f8:	mvn	r7, #0
   144fc:	cmp	r0, #1
   14500:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   14504:	ldr	r3, [sp, #8]
   14508:	mov	r0, r6
   1450c:	mov	r1, r5
   14510:	mov	r2, r4
   14514:	bl	13ccc <table_set_int@@Base>
   14518:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   1451c:	movw	r1, #19411	; 0x4bd3
   14520:	add	r2, sp, #8
   14524:	mov	r0, r7
   14528:	movt	r1, #1
   1452c:	bl	11f08 <__isoc99_sscanf@plt>
   14530:	mvn	r7, #0
   14534:	cmp	r0, #1
   14538:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   1453c:	ldr	r3, [sp, #8]
   14540:	mov	r0, r6
   14544:	mov	r1, r5
   14548:	mov	r2, r4
   1454c:	bl	13cf4 <table_set_uint@@Base>
   14550:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   14554:	movw	r1, #19460	; 0x4c04
   14558:	add	r2, sp, #8
   1455c:	mov	r0, r7
   14560:	movt	r1, #1
   14564:	bl	11f08 <__isoc99_sscanf@plt>
   14568:	mvn	r7, #0
   1456c:	cmp	r0, #1
   14570:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   14574:	ldrsb	r3, [sp, #8]
   14578:	mov	r0, r6
   1457c:	mov	r1, r5
   14580:	mov	r2, r4
   14584:	bl	13d1c <table_set_int8@@Base>
   14588:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   1458c:	movw	r1, #19465	; 0x4c09
   14590:	add	r2, sp, #8
   14594:	mov	r0, r7
   14598:	movt	r1, #1
   1459c:	bl	11f08 <__isoc99_sscanf@plt>
   145a0:	mvn	r7, #0
   145a4:	cmp	r0, #1
   145a8:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   145ac:	ldrb	r3, [sp, #8]
   145b0:	mov	r0, r6
   145b4:	mov	r1, r5
   145b8:	mov	r2, r4
   145bc:	bl	13d44 <table_set_uint8@@Base>
   145c0:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   145c4:	movw	r1, #19424	; 0x4be0
   145c8:	add	r2, sp, #8
   145cc:	mov	r0, r7
   145d0:	movt	r1, #1
   145d4:	bl	11f08 <__isoc99_sscanf@plt>
   145d8:	mvn	r7, #0
   145dc:	cmp	r0, #1
   145e0:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   145e4:	ldrsh	r3, [sp, #8]
   145e8:	mov	r0, r6
   145ec:	mov	r1, r5
   145f0:	mov	r2, r4
   145f4:	bl	13d6c <table_set_int16@@Base>
   145f8:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   145fc:	movw	r1, #19428	; 0x4be4
   14600:	add	r2, sp, #8
   14604:	mov	r0, r7
   14608:	movt	r1, #1
   1460c:	bl	11f08 <__isoc99_sscanf@plt>
   14610:	mvn	r7, #0
   14614:	cmp	r0, #1
   14618:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   1461c:	ldrh	r3, [sp, #8]
   14620:	mov	r0, r6
   14624:	mov	r1, r5
   14628:	mov	r2, r4
   1462c:	bl	13d94 <table_set_uint16@@Base>
   14630:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   14634:	movw	r1, #19408	; 0x4bd0
   14638:	add	r2, sp, #8
   1463c:	mov	r0, r7
   14640:	movt	r1, #1
   14644:	bl	11f08 <__isoc99_sscanf@plt>
   14648:	mvn	r7, #0
   1464c:	cmp	r0, #1
   14650:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   14654:	ldr	r3, [sp, #8]
   14658:	mov	r0, r6
   1465c:	mov	r1, r5
   14660:	mov	r2, r4
   14664:	bl	13dbc <table_set_int32@@Base>
   14668:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   1466c:	movw	r1, #19411	; 0x4bd3
   14670:	add	r2, sp, #8
   14674:	mov	r0, r7
   14678:	movt	r1, #1
   1467c:	bl	11f08 <__isoc99_sscanf@plt>
   14680:	mvn	r7, #0
   14684:	cmp	r0, #1
   14688:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   1468c:	ldr	r3, [sp, #8]
   14690:	mov	r0, r6
   14694:	mov	r1, r5
   14698:	mov	r2, r4
   1469c:	bl	13de4 <table_set_uint32@@Base>
   146a0:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   146a4:	movw	r1, #19414	; 0x4bd6
   146a8:	add	r2, sp, #8
   146ac:	mov	r0, r7
   146b0:	movt	r1, #1
   146b4:	bl	11f08 <__isoc99_sscanf@plt>
   146b8:	mvn	r7, #0
   146bc:	cmp	r0, #1
   146c0:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   146c4:	ldr	r0, [sp, #8]
   146c8:	ldr	r1, [sp, #12]
   146cc:	mov	r2, r4
   146d0:	stm	sp, {r0, r1}
   146d4:	mov	r0, r6
   146d8:	mov	r1, r5
   146dc:	bl	13e0c <table_set_int64@@Base>
   146e0:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   146e4:	movw	r1, #19419	; 0x4bdb
   146e8:	add	r2, sp, #8
   146ec:	mov	r0, r7
   146f0:	movt	r1, #1
   146f4:	bl	11f08 <__isoc99_sscanf@plt>
   146f8:	mvn	r7, #0
   146fc:	cmp	r0, #1
   14700:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   14704:	ldr	r0, [sp, #8]
   14708:	ldr	r1, [sp, #12]
   1470c:	mov	r2, r4
   14710:	stm	sp, {r0, r1}
   14714:	mov	r0, r6
   14718:	mov	r1, r5
   1471c:	bl	13e40 <table_set_uint64@@Base>
   14720:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   14724:	movw	r1, #19424	; 0x4be0
   14728:	add	r2, sp, #8
   1472c:	mov	r0, r7
   14730:	movt	r1, #1
   14734:	bl	11f08 <__isoc99_sscanf@plt>
   14738:	mvn	r7, #0
   1473c:	cmp	r0, #1
   14740:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   14744:	ldrsh	r3, [sp, #8]
   14748:	mov	r0, r6
   1474c:	mov	r1, r5
   14750:	mov	r2, r4
   14754:	bl	13e74 <table_set_short@@Base>
   14758:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   1475c:	movw	r1, #19428	; 0x4be4
   14760:	add	r2, sp, #8
   14764:	mov	r0, r7
   14768:	movt	r1, #1
   1476c:	bl	11f08 <__isoc99_sscanf@plt>
   14770:	mvn	r7, #0
   14774:	cmp	r0, #1
   14778:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   1477c:	ldrh	r3, [sp, #8]
   14780:	mov	r0, r6
   14784:	mov	r1, r5
   14788:	mov	r2, r4
   1478c:	bl	13e9c <table_set_ushort@@Base>
   14790:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   14794:	movw	r1, #19432	; 0x4be8
   14798:	add	r2, sp, #8
   1479c:	mov	r0, r7
   147a0:	movt	r1, #1
   147a4:	bl	11f08 <__isoc99_sscanf@plt>
   147a8:	mvn	r7, #0
   147ac:	cmp	r0, #1
   147b0:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   147b4:	ldr	r3, [sp, #8]
   147b8:	mov	r0, r6
   147bc:	mov	r1, r5
   147c0:	mov	r2, r4
   147c4:	bl	13ec4 <table_set_long@@Base>
   147c8:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   147cc:	movw	r1, #19436	; 0x4bec
   147d0:	add	r2, sp, #8
   147d4:	mov	r0, r7
   147d8:	movt	r1, #1
   147dc:	bl	11f08 <__isoc99_sscanf@plt>
   147e0:	mvn	r7, #0
   147e4:	cmp	r0, #1
   147e8:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   147ec:	ldr	r3, [sp, #8]
   147f0:	mov	r0, r6
   147f4:	mov	r1, r5
   147f8:	mov	r2, r4
   147fc:	bl	13eec <table_set_ulong@@Base>
   14800:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   14804:	movw	r1, #19414	; 0x4bd6
   14808:	add	r2, sp, #8
   1480c:	mov	r0, r7
   14810:	movt	r1, #1
   14814:	bl	11f08 <__isoc99_sscanf@plt>
   14818:	mvn	r7, #0
   1481c:	cmp	r0, #1
   14820:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   14824:	ldr	r0, [sp, #8]
   14828:	ldr	r1, [sp, #12]
   1482c:	mov	r2, r4
   14830:	stm	sp, {r0, r1}
   14834:	mov	r0, r6
   14838:	mov	r1, r5
   1483c:	bl	13f14 <table_set_llong@@Base>
   14840:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   14844:	movw	r1, #19419	; 0x4bdb
   14848:	add	r2, sp, #8
   1484c:	mov	r0, r7
   14850:	movt	r1, #1
   14854:	bl	11f08 <__isoc99_sscanf@plt>
   14858:	mvn	r7, #0
   1485c:	cmp	r0, #1
   14860:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   14864:	ldr	r0, [sp, #8]
   14868:	ldr	r1, [sp, #12]
   1486c:	mov	r2, r4
   14870:	stm	sp, {r0, r1}
   14874:	mov	r0, r6
   14878:	mov	r1, r5
   1487c:	bl	13f48 <table_set_ullong@@Base>
   14880:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   14884:	movw	r1, #19443	; 0x4bf3
   14888:	add	r2, sp, #8
   1488c:	mov	r0, r7
   14890:	movt	r1, #1
   14894:	bl	11f08 <__isoc99_sscanf@plt>
   14898:	mvn	r7, #0
   1489c:	cmp	r0, #1
   148a0:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   148a4:	vldr	s0, [sp, #8]
   148a8:	mov	r0, r6
   148ac:	mov	r1, r5
   148b0:	mov	r2, r4
   148b4:	bl	13f7c <table_set_float@@Base>
   148b8:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   148bc:	movw	r1, #19446	; 0x4bf6
   148c0:	add	r2, sp, #8
   148c4:	mov	r0, r7
   148c8:	movt	r1, #1
   148cc:	bl	11f08 <__isoc99_sscanf@plt>
   148d0:	mvn	r7, #0
   148d4:	cmp	r0, #1
   148d8:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   148dc:	vldr	d0, [sp, #8]
   148e0:	mov	r0, r6
   148e4:	mov	r1, r5
   148e8:	mov	r2, r4
   148ec:	bl	13fa4 <table_set_double@@Base>
   148f0:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   148f4:	movw	r1, #19450	; 0x4bfa
   148f8:	add	r2, sp, #8
   148fc:	mov	r0, r7
   14900:	movt	r1, #1
   14904:	bl	11f08 <__isoc99_sscanf@plt>
   14908:	mvn	r7, #0
   1490c:	cmp	r0, #1
   14910:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   14914:	vldr	d0, [sp, #8]
   14918:	mov	r0, r6
   1491c:	mov	r1, r5
   14920:	mov	r2, r4
   14924:	bl	13fcc <table_set_ldouble@@Base>
   14928:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   1492c:	movw	r1, #19454	; 0x4bfe
   14930:	add	r2, sp, #8
   14934:	mov	r0, r7
   14938:	movt	r1, #1
   1493c:	bl	11f08 <__isoc99_sscanf@plt>
   14940:	mvn	r7, #0
   14944:	cmp	r0, #1
   14948:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   1494c:	ldrb	r3, [sp, #8]
   14950:	mov	r0, r6
   14954:	mov	r1, r5
   14958:	mov	r2, r4
   1495c:	bl	14014 <table_set_char@@Base>
   14960:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   14964:	movw	r1, #19454	; 0x4bfe
   14968:	add	r2, sp, #8
   1496c:	mov	r0, r7
   14970:	movt	r1, #1
   14974:	bl	11f08 <__isoc99_sscanf@plt>
   14978:	mvn	r7, #0
   1497c:	cmp	r0, #1
   14980:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   14984:	ldrb	r3, [sp, #8]
   14988:	mov	r0, r6
   1498c:	mov	r1, r5
   14990:	mov	r2, r4
   14994:	bl	1403c <table_set_uchar@@Base>
   14998:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   1499c:	movw	r1, #19440	; 0x4bf0
   149a0:	add	r2, sp, #8
   149a4:	mov	r0, r7
   149a8:	movt	r1, #1
   149ac:	bl	11f08 <__isoc99_sscanf@plt>
   149b0:	mvn	r7, #0
   149b4:	cmp	r0, #1
   149b8:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   149bc:	add	r3, sp, #8
   149c0:	mov	r0, r6
   149c4:	mov	r1, r5
   149c8:	mov	r2, r4
   149cc:	bl	13ff4 <table_set_string@@Base>
   149d0:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   149d4:	movw	r1, #19408	; 0x4bd0
   149d8:	add	r2, sp, #8
   149dc:	mov	r0, r7
   149e0:	movt	r1, #1
   149e4:	bl	11f08 <__isoc99_sscanf@plt>
   149e8:	mvn	r7, #0
   149ec:	cmp	r0, #1
   149f0:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   149f4:	ldr	r0, [sp, #8]
   149f8:	cmp	r0, #0
   149fc:	beq	14a5c <table_cell_from_buffer@@Base+0x60c>
   14a00:	mov	r0, r6
   14a04:	mov	r1, r5
   14a08:	mov	r2, r4
   14a0c:	mov	r3, #1
   14a10:	bl	13ca4 <table_set_bool@@Base>
   14a14:	b	14a4c <table_cell_from_buffer@@Base+0x5fc>
   14a18:	movw	r1, #19457	; 0x4c01
   14a1c:	add	r2, sp, #8
   14a20:	mov	r0, r7
   14a24:	movt	r1, #1
   14a28:	bl	11f08 <__isoc99_sscanf@plt>
   14a2c:	mvn	r7, #0
   14a30:	cmp	r0, #1
   14a34:	bne	14a50 <table_cell_from_buffer@@Base+0x600>
   14a38:	ldr	r3, [sp, #8]
   14a3c:	mov	r0, r6
   14a40:	mov	r1, r5
   14a44:	mov	r2, r4
   14a48:	bl	14064 <table_set_ptr@@Base>
   14a4c:	mov	r7, #0
   14a50:	mov	r0, r7
   14a54:	sub	sp, fp, #24
   14a58:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14a5c:	mov	r0, r6
   14a60:	mov	r1, r5
   14a64:	mov	r2, r4
   14a68:	mov	r3, #0
   14a6c:	mov	r7, #0
   14a70:	bl	13ca4 <table_set_bool@@Base>
   14a74:	b	14a50 <table_cell_from_buffer@@Base+0x600>

00014a78 <table_cell_nullify@@Base>:
   14a78:	push	{r4, r5, fp, lr}
   14a7c:	add	fp, sp, #8
   14a80:	mov	r4, r2
   14a84:	bl	13764 <table_get_row_ptr@@Base>
   14a88:	ldr	r5, [r0]
   14a8c:	ldr	r0, [r5, r4, lsl #2]
   14a90:	cmp	r0, #0
   14a94:	beq	14aa4 <table_cell_nullify@@Base+0x2c>
   14a98:	bl	11ea8 <free@plt>
   14a9c:	mov	r0, #0
   14aa0:	str	r0, [r5, r4, lsl #2]
   14aa4:	mov	r0, #0
   14aa8:	pop	{r4, r5, fp, pc}

00014aac <__libc_csu_init@@Base>:
   14aac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14ab0:	mov	r7, r0
   14ab4:	ldr	r6, [pc, #72]	; 14b04 <__libc_csu_init@@Base+0x58>
   14ab8:	ldr	r5, [pc, #72]	; 14b08 <__libc_csu_init@@Base+0x5c>
   14abc:	add	r6, pc, r6
   14ac0:	add	r5, pc, r5
   14ac4:	sub	r6, r6, r5
   14ac8:	mov	r8, r1
   14acc:	mov	r9, r2
   14ad0:	bl	11e70 <strcmp@plt-0x20>
   14ad4:	asrs	r6, r6, #2
   14ad8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14adc:	mov	r4, #0
   14ae0:	add	r4, r4, #1
   14ae4:	ldr	r3, [r5], #4
   14ae8:	mov	r2, r9
   14aec:	mov	r1, r8
   14af0:	mov	r0, r7
   14af4:	blx	r3
   14af8:	cmp	r6, r4
   14afc:	bne	14ae0 <__libc_csu_init@@Base+0x34>
   14b00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14b04:	andeq	r0, r1, r8, asr #8
   14b08:	andeq	r0, r1, r0, asr #8

00014b0c <__libc_csu_fini@@Base>:
   14b0c:	bx	lr

Disassembly of section .fini:

00014b10 <.fini>:
   14b10:	push	{r3, lr}
   14b14:	pop	{r3, pc}
