<profile>

<section name = "Vitis HLS Report for 'update_A_ap_fixed_64_21_0_3_0_160_3_2_80_s'" level="0">
<item name = "Date">Sun May  8 11:37:40 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">LLS_SineReconstructor</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.186 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">84, 84, 0.840 us, 0.840 us, 84, 84, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- UPDATE_A">82, 82, 4, 1, 1, 80, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 915, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 64, 0, 360, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 92, -</column>
<column name="Register">-, -, 1308, 32, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 17, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_64s_64s_107_1_1_U586">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U587">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U588">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U589">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U590">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U591">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U592">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U593">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln137_fu_243_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln144_fu_321_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln145_fu_331_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln713_2_fu_479_p2">+, 0, 0, 50, 43, 43</column>
<column name="add_ln713_fu_400_p2">+, 0, 0, 50, 43, 43</column>
<column name="matA_V_0_d0">+, 0, 0, 71, 64, 64</column>
<column name="matA_V_0_d1">+, 0, 0, 71, 64, 64</column>
<column name="matA_V_1_d0">+, 0, 0, 71, 64, 64</column>
<column name="matA_V_1_d1">+, 0, 0, 71, 64, 64</column>
<column name="ret_V_4_fu_384_p2">+, 0, 0, 114, 107, 107</column>
<column name="ret_V_6_fu_463_p2">+, 0, 0, 114, 107, 107</column>
<column name="ret_V_5_fu_414_p2">-, 0, 0, 114, 107, 107</column>
<column name="ret_V_fu_335_p2">-, 0, 0, 114, 107, 107</column>
<column name="sub_ln144_fu_279_p2">-, 0, 0, 15, 8, 8</column>
<column name="icmp_ln137_fu_249_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="c_blk_n">9, 2, 1, 2</column>
<column name="col_i_blk_n">9, 2, 1, 2</column>
<column name="col_j_blk_n">9, 2, 1, 2</column>
<column name="k_reg_216">9, 2, 7, 14</column>
<column name="s_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln145_reg_617">8, 0, 8, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="c_cast_i_i_reg_516">107, 0, 107, 0</column>
<column name="col_i_load_cast_reg_532">2, 0, 8, 6</column>
<column name="icmp_ln137_reg_547">1, 0, 1, 0</column>
<column name="k_reg_216">7, 0, 7, 0</column>
<column name="r_V_23_reg_582">107, 0, 107, 0</column>
<column name="r_V_24_reg_592">107, 0, 107, 0</column>
<column name="r_V_25_reg_602">107, 0, 107, 0</column>
<column name="r_V_26_reg_612">107, 0, 107, 0</column>
<column name="s_cast_i_i_reg_524">107, 0, 107, 0</column>
<column name="sext_ln1118_4_reg_587">107, 0, 107, 0</column>
<column name="sext_ln1118_5_reg_597">107, 0, 107, 0</column>
<column name="sext_ln1118_6_reg_607">107, 0, 107, 0</column>
<column name="sext_ln1118_reg_577">107, 0, 107, 0</column>
<column name="sub_ln144_reg_551">8, 0, 8, 0</column>
<column name="sub_ln144_reg_551_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="tmp_4_reg_627">1, 0, 1, 0</column>
<column name="tmp_6_reg_637">1, 0, 1, 0</column>
<column name="trunc_ln708_4_reg_622">64, 0, 64, 0</column>
<column name="trunc_ln708_6_reg_632">64, 0, 64, 0</column>
<column name="zext_ln137_1_reg_537">2, 0, 8, 6</column>
<column name="icmp_ln137_reg_547">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, update_A&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, update_A&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, update_A&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, update_A&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, update_A&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, update_A&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, update_A&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="col_i_dout">in, 2, ap_fifo, col_i, pointer</column>
<column name="col_i_empty_n">in, 1, ap_fifo, col_i, pointer</column>
<column name="col_i_read">out, 1, ap_fifo, col_i, pointer</column>
<column name="col_j_dout">in, 2, ap_fifo, col_j, pointer</column>
<column name="col_j_empty_n">in, 1, ap_fifo, col_j, pointer</column>
<column name="col_j_read">out, 1, ap_fifo, col_j, pointer</column>
<column name="s_dout">in, 64, ap_fifo, s, pointer</column>
<column name="s_empty_n">in, 1, ap_fifo, s, pointer</column>
<column name="s_read">out, 1, ap_fifo, s, pointer</column>
<column name="c_dout">in, 64, ap_fifo, c, pointer</column>
<column name="c_empty_n">in, 1, ap_fifo, c, pointer</column>
<column name="c_read">out, 1, ap_fifo, c, pointer</column>
<column name="matA_V_0_address0">out, 8, ap_memory, matA_V_0, array</column>
<column name="matA_V_0_ce0">out, 1, ap_memory, matA_V_0, array</column>
<column name="matA_V_0_we0">out, 1, ap_memory, matA_V_0, array</column>
<column name="matA_V_0_d0">out, 64, ap_memory, matA_V_0, array</column>
<column name="matA_V_0_address1">out, 8, ap_memory, matA_V_0, array</column>
<column name="matA_V_0_ce1">out, 1, ap_memory, matA_V_0, array</column>
<column name="matA_V_0_we1">out, 1, ap_memory, matA_V_0, array</column>
<column name="matA_V_0_d1">out, 64, ap_memory, matA_V_0, array</column>
<column name="matA_V_1_address0">out, 8, ap_memory, matA_V_1, array</column>
<column name="matA_V_1_ce0">out, 1, ap_memory, matA_V_1, array</column>
<column name="matA_V_1_we0">out, 1, ap_memory, matA_V_1, array</column>
<column name="matA_V_1_d0">out, 64, ap_memory, matA_V_1, array</column>
<column name="matA_V_1_address1">out, 8, ap_memory, matA_V_1, array</column>
<column name="matA_V_1_ce1">out, 1, ap_memory, matA_V_1, array</column>
<column name="matA_V_1_we1">out, 1, ap_memory, matA_V_1, array</column>
<column name="matA_V_1_d1">out, 64, ap_memory, matA_V_1, array</column>
<column name="A_i_V_0_address0">out, 7, ap_memory, A_i_V_0, array</column>
<column name="A_i_V_0_ce0">out, 1, ap_memory, A_i_V_0, array</column>
<column name="A_i_V_0_q0">in, 64, ap_memory, A_i_V_0, array</column>
<column name="A_j_V_0_address0">out, 7, ap_memory, A_j_V_0, array</column>
<column name="A_j_V_0_ce0">out, 1, ap_memory, A_j_V_0, array</column>
<column name="A_j_V_0_q0">in, 64, ap_memory, A_j_V_0, array</column>
<column name="A_i_V_1_address0">out, 7, ap_memory, A_i_V_1, array</column>
<column name="A_i_V_1_ce0">out, 1, ap_memory, A_i_V_1, array</column>
<column name="A_i_V_1_q0">in, 64, ap_memory, A_i_V_1, array</column>
<column name="A_j_V_1_address0">out, 7, ap_memory, A_j_V_1, array</column>
<column name="A_j_V_1_ce0">out, 1, ap_memory, A_j_V_1, array</column>
<column name="A_j_V_1_q0">in, 64, ap_memory, A_j_V_1, array</column>
</table>
</item>
</section>
</profile>
