
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 781.066 ; gain = 234.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.runs/synth_1/.Xil/Vivado-32868-LAPTOP-FQ5SKUKF/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.runs/synth_1/.Xil/Vivado-32868-LAPTOP-FQ5SKUKF/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'nolabel_line53' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/top.v:53]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/display.v:1]
	Parameter LAUNCHING bound to: 2'b00 
	Parameter PLAYING bound to: 2'b01 
	Parameter DIE_FLASHING bound to: 2'b10 
	Parameter INITIALIZING bound to: 2'b11 
	Parameter UP bound to: 2'b00 
	Parameter RIGHT bound to: 2'b01 
	Parameter DOWN bound to: 2'b10 
	Parameter LEFT bound to: 2'b11 
	Parameter h_active_pixels bound to: 1920 - type: integer 
	Parameter v_active_pixels bound to: 1080 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga_sync_generator' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/vga_sync_generator.v:3]
	Parameter h_active_pixels bound to: 1920 - type: integer 
	Parameter h_front_porch bound to: 88 - type: integer 
	Parameter h_sync_width bound to: 44 - type: integer 
	Parameter h_back_porch bound to: 148 - type: integer 
	Parameter h_total_piexls bound to: 2200 - type: integer 
	Parameter v_active_pixels bound to: 1080 - type: integer 
	Parameter v_front_porch bound to: 4 - type: integer 
	Parameter v_sync_width bound to: 5 - type: integer 
	Parameter v_back_porch bound to: 36 - type: integer 
	Parameter v_total_piexls bound to: 1125 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync_generator' (2#1) [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/vga_sync_generator.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/display.v:81]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.runs/synth_1/.Xil/Vivado-32868-LAPTOP-FQ5SKUKF/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (3#1) [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.runs/synth_1/.Xil/Vivado-32868-LAPTOP-FQ5SKUKF/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'wea' does not match port width (1) of module 'blk_mem_gen_0' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/display.v:81]
WARNING: [Synth 8-7023] instance 'nolabel_line81' of module 'blk_mem_gen_0' has 5 connections declared, but only 3 given [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/display.v:81]
WARNING: [Synth 8-3848] Net data in module/entity display does not have driver. [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/display.v:34]
INFO: [Synth 8-6155] done synthesizing module 'display' (4#1) [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'snake' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/snake.v:3]
	Parameter LAUNCHING bound to: 2'b00 
	Parameter PLAYING bound to: 2'b01 
	Parameter DIE_FLASHING bound to: 2'b10 
	Parameter INITIALIZING bound to: 2'b11 
	Parameter UP bound to: 2'b00 
	Parameter RIGHT bound to: 2'b01 
	Parameter DOWN bound to: 2'b10 
	Parameter LEFT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/snake.v:144]
INFO: [Synth 8-6155] done synthesizing module 'snake' (5#1) [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/snake.v:3]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/fsm.v:3]
	Parameter LAUNCHING bound to: 2'b00 
	Parameter PLAYING bound to: 2'b01 
	Parameter DIE_FLASHING bound to: 2'b10 
	Parameter INITIALIZING bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fsm' (6#1) [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/fsm.v:3]
INFO: [Synth 8-6157] synthesizing module 'turn' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/turn.v:3]
	Parameter UP bound to: 2'b00 
	Parameter RIGHT bound to: 2'b01 
	Parameter DOWN bound to: 2'b10 
	Parameter LEFT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/turn.v:19]
INFO: [Synth 8-6155] done synthesizing module 'turn' (7#1) [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/turn.v:3]
INFO: [Synth 8-6157] synthesizing module 'apple' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/apple.v:3]
	Parameter LAUNCHING bound to: 2'b00 
	Parameter PLAYING bound to: 2'b01 
	Parameter DIE_FLASHING bound to: 2'b10 
	Parameter INITIALIZING bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'apple' (8#1) [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/apple.v:3]
INFO: [Synth 8-6157] synthesizing module 'score' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/score.v:3]
	Parameter LAUNCHING bound to: 2'b00 
	Parameter PLAYING bound to: 2'b01 
	Parameter DIE_FLASHING bound to: 2'b10 
	Parameter INITIALIZING bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.runs/synth_1/.Xil/Vivado-32868-LAPTOP-FQ5SKUKF/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (9#1) [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.runs/synth_1/.Xil/Vivado-32868-LAPTOP-FQ5SKUKF/realtime/c_counter_binary_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (16) of module 'c_counter_binary_0' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/score.v:28]
ERROR: [Synth 8-349] instance 'nolabel_line28' of module 'c_counter_binary_0' passed 5 connections, but takes just 2 [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/score.v:28]
ERROR: [Synth 8-349] instance 'nolabel_line28' of module 'c_counter_binary_0' passed 5 connections, but takes just 2 [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/score.v:28]
ERROR: [Synth 8-349] instance 'nolabel_line28' of module 'c_counter_binary_0' passed 5 connections, but takes just 2 [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/score.v:28]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_1' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.runs/synth_1/.Xil/Vivado-32868-LAPTOP-FQ5SKUKF/realtime/c_counter_binary_1_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'c_counter_binary_1' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.runs/synth_1/.Xil/Vivado-32868-LAPTOP-FQ5SKUKF/realtime/c_counter_binary_1_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'score' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/score.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/Users/user/HardwareDesign/greedy_snake/greedy_snake.srcs/sources_1/imports/verilog/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 857.094 ; gain = 310.094
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 6 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 03:04:34 2023...
