{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602716083326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602716083336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 00:54:43 2020 " "Processing started: Thu Oct 15 00:54:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602716083336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716083336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor16Bits -c Processor16Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor16Bits -c Processor16Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716083336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602716084359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602716084359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_platform/mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_platform/mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCode-Behavioral " "Found design unit 1: MCode-Behavioral" {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602716098953 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCode " "Found entity 1: MCode" {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602716098953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716098953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_platform/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_platform/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavioral " "Found design unit 1: cpu-Behavioral" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602716098961 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602716098961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716098961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_platform/constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_platform/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constants " "Found design unit 1: Constants" {  } { { "CPU_Platform/Constants.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/Constants.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602716098968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716098968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_platform/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_platform/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "CPU_Platform/ALU.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/ALU.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602716098975 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU_Platform/ALU.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/ALU.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602716098975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716098975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor16Bits-Behavioral " "Found design unit 1: Processor16Bits-Behavioral" {  } { { "Processor16Bits.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/Processor16Bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602716098982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor16Bits " "Found entity 1: Processor16Bits" {  } { { "Processor16Bits.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/Processor16Bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602716098982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716098982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602716099105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Halt cpu.vhd(322) " "Verilog HDL or VHDL warning at cpu.vhd(322): object \"Halt\" assigned a value but never read" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602716099108 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_in cpu.vhd(371) " "Verilog HDL or VHDL warning at cpu.vhd(371): object \"IR_in\" assigned a value but never read" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 371 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602716099108 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EA_in cpu.vhd(414) " "VHDL Signal Declaration warning at cpu.vhd(414): used implicit default value for signal \"EA_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 414 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602716099109 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EB_in cpu.vhd(417) " "VHDL Signal Declaration warning at cpu.vhd(417): used implicit default value for signal \"EB_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 417 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602716099109 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EAB cpu.vhd(910) " "VHDL Process Statement warning at cpu.vhd(910): inferring latch(es) for signal or variable \"EAB\", which holds its previous value in one or more paths through the process" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1602716099122 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[0\] cpu.vhd(910) " "Inferred latch for \"EAB\[0\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099144 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[1\] cpu.vhd(910) " "Inferred latch for \"EAB\[1\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099144 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[2\] cpu.vhd(910) " "Inferred latch for \"EAB\[2\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099144 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[3\] cpu.vhd(910) " "Inferred latch for \"EAB\[3\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099144 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[4\] cpu.vhd(910) " "Inferred latch for \"EAB\[4\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099145 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[5\] cpu.vhd(910) " "Inferred latch for \"EAB\[5\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099145 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[6\] cpu.vhd(910) " "Inferred latch for \"EAB\[6\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099145 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[7\] cpu.vhd(910) " "Inferred latch for \"EAB\[7\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099145 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[8\] cpu.vhd(910) " "Inferred latch for \"EAB\[8\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099145 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[9\] cpu.vhd(910) " "Inferred latch for \"EAB\[9\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099145 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[10\] cpu.vhd(910) " "Inferred latch for \"EAB\[10\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099145 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[11\] cpu.vhd(910) " "Inferred latch for \"EAB\[11\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099145 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[12\] cpu.vhd(910) " "Inferred latch for \"EAB\[12\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099145 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[13\] cpu.vhd(910) " "Inferred latch for \"EAB\[13\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099145 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[14\] cpu.vhd(910) " "Inferred latch for \"EAB\[14\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099145 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[15\] cpu.vhd(910) " "Inferred latch for \"EAB\[15\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099145 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[16\] cpu.vhd(910) " "Inferred latch for \"EAB\[16\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[17\] cpu.vhd(910) " "Inferred latch for \"EAB\[17\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[18\] cpu.vhd(910) " "Inferred latch for \"EAB\[18\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[19\] cpu.vhd(910) " "Inferred latch for \"EAB\[19\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[20\] cpu.vhd(910) " "Inferred latch for \"EAB\[20\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[21\] cpu.vhd(910) " "Inferred latch for \"EAB\[21\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[22\] cpu.vhd(910) " "Inferred latch for \"EAB\[22\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[23\] cpu.vhd(910) " "Inferred latch for \"EAB\[23\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[24\] cpu.vhd(910) " "Inferred latch for \"EAB\[24\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[25\] cpu.vhd(910) " "Inferred latch for \"EAB\[25\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[26\] cpu.vhd(910) " "Inferred latch for \"EAB\[26\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[27\] cpu.vhd(910) " "Inferred latch for \"EAB\[27\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[28\] cpu.vhd(910) " "Inferred latch for \"EAB\[28\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099146 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[29\] cpu.vhd(910) " "Inferred latch for \"EAB\[29\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099147 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[30\] cpu.vhd(910) " "Inferred latch for \"EAB\[30\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099147 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EAB\[31\] cpu.vhd(910) " "Inferred latch for \"EAB\[31\]\" at cpu.vhd(910)" {  } { { "CPU_Platform/cpu.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 910 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099147 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCode MCode:MicroCode " "Elaborating entity \"MCode\" for hierarchy \"MCode:MicroCode\"" {  } { { "CPU_Platform/cpu.vhd" "MicroCode" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602716099242 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ae_in MCode.vhd(61) " "VHDL Signal Declaration warning at MCode.vhd(61): used implicit default value for signal \"Ae_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602716099285 "|cpu|MCode:MicroCode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Be_in MCode.vhd(65) " "VHDL Signal Declaration warning at MCode.vhd(65): used implicit default value for signal \"Be_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602716099285 "|cpu|MCode:MicroCode"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOp MCode.vhd(126) " "VHDL Process Statement warning at MCode.vhd(126): inferring latch(es) for signal or variable \"ALUOp\", which holds its previous value in one or more paths through the process" {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1602716099285 "|cpu|MCode:MicroCode"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOpL MCode.vhd(126) " "VHDL Process Statement warning at MCode.vhd(126): inferring latch(es) for signal or variable \"ALUOpL\", which holds its previous value in one or more paths through the process" {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1602716099285 "|cpu|MCode:MicroCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOpL MCode.vhd(126) " "Inferred latch for \"ALUOpL\" at MCode.vhd(126)" {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099285 "|cpu|MCode:MicroCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] MCode.vhd(126) " "Inferred latch for \"ALUOp\[0\]\" at MCode.vhd(126)" {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099285 "|cpu|MCode:MicroCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] MCode.vhd(126) " "Inferred latch for \"ALUOp\[1\]\" at MCode.vhd(126)" {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099285 "|cpu|MCode:MicroCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] MCode.vhd(126) " "Inferred latch for \"ALUOp\[2\]\" at MCode.vhd(126)" {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099285 "|cpu|MCode:MicroCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[3\] MCode.vhd(126) " "Inferred latch for \"ALUOp\[3\]\" at MCode.vhd(126)" {  } { { "CPU_Platform/MCode.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/MCode.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099285 "|cpu|MCode:MicroCode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ArithmeticLogicUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ArithmeticLogicUnit\"" {  } { { "CPU_Platform/cpu.vhd" "ArithmeticLogicUnit" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602716099289 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_Q ALU.vhd(165) " "VHDL Process Statement warning at ALU.vhd(165): signal \"ADC_Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_Platform/ALU.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/ALU.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1602716099291 "|cpu|ALU:ArithmeticLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SBC_Q ALU.vhd(246) " "VHDL Process Statement warning at ALU.vhd(246): signal \"SBC_Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_Platform/ALU.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/ALU.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1602716099292 "|cpu|ALU:ArithmeticLogicUnit"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "31 33 ALU.vhd(355) " "VHDL expression error at ALU.vhd(355): expression has 31 elements, but must have 33 elements" {  } { { "CPU_Platform/ALU.vhd" "" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/ALU.vhd" 355 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1602716099294 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ALU:ArithmeticLogicUnit " "Can't elaborate user hierarchy \"ALU:ArithmeticLogicUnit\"" {  } { { "CPU_Platform/cpu.vhd" "ArithmeticLogicUnit" { Text "C:/Users/pabri/Desktop/Electronica/16Bit computer project/Programacion del proyecto/FPGA Programming/Processor16Bits/Processor-16Bits/CPU/CPU_Platform/cpu.vhd" 573 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602716099295 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602716099414 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 15 00:54:59 2020 " "Processing ended: Thu Oct 15 00:54:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602716099414 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602716099414 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602716099414 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716099414 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602716100051 ""}
