{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 23:37:42 2017 " "Info: Processing started: Fri Oct 20 23:37:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Alarmas -c Alarmas --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Alarmas -c Alarmas --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sm2 aenc 10.395 ns Longest " "Info: Longest tpd from source pin \"sm2\" to destination pin \"aenc\" is 10.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns sm2 1 PIN PIN_139 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_139; Fanout = 1; PIN Node = 'sm2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm2 } "NODE_NAME" } } { "Alarmas.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Alarma)/Alarmas.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.248 ns) + CELL(0.437 ns) 6.535 ns arob~7 2 COMB LCCOMB_X2_Y4_N2 2 " "Info: 2: + IC(5.248 ns) + CELL(0.437 ns) = 6.535 ns; Loc. = LCCOMB_X2_Y4_N2; Fanout = 2; COMB Node = 'arob~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.685 ns" { sm2 arob~7 } "NODE_NAME" } } { "Alarmas.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Alarma)/Alarmas.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.149 ns) 6.932 ns aenc~2 3 COMB LCCOMB_X2_Y4_N20 1 " "Info: 3: + IC(0.248 ns) + CELL(0.149 ns) = 6.932 ns; Loc. = LCCOMB_X2_Y4_N20; Fanout = 1; COMB Node = 'aenc~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { arob~7 aenc~2 } "NODE_NAME" } } { "Alarmas.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Alarma)/Alarmas.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(2.808 ns) 10.395 ns aenc 4 PIN PIN_41 0 " "Info: 4: + IC(0.655 ns) + CELL(2.808 ns) = 10.395 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'aenc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.463 ns" { aenc~2 aenc } "NODE_NAME" } } { "Alarmas.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Alarma)/Alarmas.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.244 ns ( 40.83 % ) " "Info: Total cell delay = 4.244 ns ( 40.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.151 ns ( 59.17 % ) " "Info: Total interconnect delay = 6.151 ns ( 59.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.395 ns" { sm2 arob~7 aenc~2 aenc } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.395 ns" { sm2 {} sm2~combout {} arob~7 {} aenc~2 {} aenc {} } { 0.000ns 0.000ns 5.248ns 0.248ns 0.655ns } { 0.000ns 0.850ns 0.437ns 0.149ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 23:37:43 2017 " "Info: Processing ended: Fri Oct 20 23:37:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
