--**********************************************************
-- Experiment 6 - 4.3(a)
--	Author: C. A. Snyder
--			  M. Bbela
--			  B. Rutledge
--	
--	File:	combined_tbird.vhd
--
--	Design units:
--		ENTITY 
--		ARCHITECTURE combined_arch
--
--	Purpose: top level entity of zero counting circuit
--				count the number of 0's in a 10-bit input
--
--	Library/Package:
--		ieee.std_logic_1164
--		ieee.std_logic_unsigned
--
--	Software/Version:
--		Simulated by: Altera Quartus v13.0
--		Synthesized by: Altera Quartus v13.0
--
--	Revisiom History:
--		Version 1.0:
--		Date: 10/26/2015
--		Comments: Original
--**********************************************************

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL; 

ENTITY zero_count IS 
	PORT(
		clk, start, reset IN std_logic;
		ready OUT std_logic;
		hex3, hex2, hex1, hex0 OUT std_logic_vector(6 DOWNTO 0)
	);
END zero_count; 