$date
	Thu Nov 27 16:19:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_mod_k_ro_tb $end
$var wire 1 ! l_roll_over $end
$var parameter 32 " N $end
$var reg 1 # l_clk $end
$var reg 3 $ l_k [2:0] $end
$var reg 1 % l_reset $end
$scope module dut $end
$var wire 1 # i_clk $end
$var wire 3 & i_k [2:0] $end
$var wire 1 % i_reset $end
$var wire 3 ' count [2:0] $end
$var parameter 32 ( N $end
$var reg 1 ! o_roll_over $end
$scope module counter_inst $end
$var wire 1 # i_clk $end
$var wire 3 ) i_k [2:0] $end
$var wire 1 % i_reset $end
$var wire 3 * o_count [2:0] $end
$var parameter 32 + N $end
$var reg 3 , count [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 +
b11 (
b11 "
$end
#0
$dumpvars
b0 ,
b0 *
b100 )
b0 '
b100 &
1%
b100 $
0#
0!
$end
#3
0%
#5
b1 '
b1 *
b1 ,
1#
#10
0#
#15
b10 '
b10 *
b10 ,
1#
#20
0#
#25
b11 '
b11 *
b11 ,
1#
#30
0#
#35
b0 '
b0 *
b0 ,
1!
1#
#40
0#
#45
0!
b1 '
b1 *
b1 ,
1#
#50
0#
#55
b10 '
b10 *
b10 ,
1#
#60
0#
#65
b11 '
b11 *
b11 ,
1#
#70
0#
#75
b0 '
b0 *
b0 ,
1!
1#
#80
0#
#85
0!
b1 '
b1 *
b1 ,
1#
#90
0#
#95
b10 '
b10 *
b10 ,
1#
#100
0#
