// Seed: 782111671
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wor id_3;
  assign id_3 = 1;
  assign #id_4 id_3 = 1 < 1;
  wor id_5 = 1;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0(
      id_4, id_1
  );
  wire id_6 = id_3;
  assign id_2 = !id_1 * 1;
endmodule
