--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml TestArea.twx TestArea.ncd -o TestArea.twr TestArea.pcf
-ucf TestArea.ucf

Design file:              TestArea.ncd
Physical constraint file: TestArea.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PgrmOrRun
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
WriteMem    |    2.144(R)|    0.772(R)|XLXI_6/XLXN_68    |   0.000|
------------+------------+------------+------------------+--------+

Clock AddrOrData to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSEG<0>     |   23.269(R)|XLXI_6/XLXN_42    |   0.000|
SSEG<1>     |   23.578(R)|XLXI_6/XLXN_42    |   0.000|
SSEG<2>     |   23.151(R)|XLXI_6/XLXN_42    |   0.000|
SSEG<3>     |   23.435(R)|XLXI_6/XLXN_42    |   0.000|
SSEG<4>     |   23.300(R)|XLXI_6/XLXN_42    |   0.000|
SSEG<5>     |   24.325(R)|XLXI_6/XLXN_42    |   0.000|
SSEG<6>     |   23.578(R)|XLXI_6/XLXN_42    |   0.000|
------------+------------+------------------+--------+

Clock InstOrData to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSEG<0>     |   21.284(R)|XLXI_6/XLXN_80    |   0.000|
            |   22.549(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<1>     |   21.593(R)|XLXI_6/XLXN_80    |   0.000|
            |   22.858(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<2>     |   21.327(R)|XLXI_6/XLXN_80    |   0.000|
            |   22.386(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<3>     |   21.450(R)|XLXI_6/XLXN_80    |   0.000|
            |   22.715(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<4>     |   21.315(R)|XLXI_6/XLXN_80    |   0.000|
            |   22.580(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<5>     |   22.340(R)|XLXI_6/XLXN_80    |   0.000|
            |   23.605(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<6>     |   21.593(R)|XLXI_6/XLXN_80    |   0.000|
            |   22.858(R)|XLXI_6/XLXN_81    |   0.000|
------------+------------+------------------+--------+

Clock PgrmOrRun to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSEG<0>     |   22.053(R)|XLXI_6/XLXN_80    |   0.000|
            |   23.365(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<1>     |   22.362(R)|XLXI_6/XLXN_80    |   0.000|
            |   23.674(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<2>     |   22.096(R)|XLXI_6/XLXN_80    |   0.000|
            |   23.202(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<3>     |   22.219(R)|XLXI_6/XLXN_80    |   0.000|
            |   23.531(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<4>     |   22.084(R)|XLXI_6/XLXN_80    |   0.000|
            |   23.396(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<5>     |   23.109(R)|XLXI_6/XLXN_80    |   0.000|
            |   24.421(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<6>     |   22.362(R)|XLXI_6/XLXN_80    |   0.000|
            |   23.674(R)|XLXI_6/XLXN_81    |   0.000|
------------+------------+------------------+--------+

Clock ReadMem to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SSEG<0>     |   21.583(R)|XLXI_6/XLXN_80    |   0.000|
            |   22.895(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<1>     |   21.892(R)|XLXI_6/XLXN_80    |   0.000|
            |   23.204(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<2>     |   21.626(R)|XLXI_6/XLXN_80    |   0.000|
            |   22.732(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<3>     |   21.749(R)|XLXI_6/XLXN_80    |   0.000|
            |   23.061(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<4>     |   21.614(R)|XLXI_6/XLXN_80    |   0.000|
            |   22.926(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<5>     |   22.639(R)|XLXI_6/XLXN_80    |   0.000|
            |   23.951(R)|XLXI_6/XLXN_81    |   0.000|
SSEG<6>     |   21.892(R)|XLXI_6/XLXN_80    |   0.000|
            |   23.204(R)|XLXI_6/XLXN_81    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock AddrOrData
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AddrOrData     |    1.512|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.918|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock InstOrData
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AddrOrData     |    8.948|         |         |         |
InstOrData     |    4.587|    4.587|         |         |
PgrmOrRun      |    8.238|    4.606|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PgrmOrRun
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AddrOrData     |    8.948|         |         |         |
InstOrData     |    5.572|    5.572|         |         |
PgrmOrRun      |    8.238|    5.591|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ReadMem
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AddrOrData     |    8.948|         |         |         |
InstOrData     |    4.349|    4.349|         |         |
PgrmOrRun      |    8.238|    4.331|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
InstOrData     |SSEG<0>        |   12.103|
InstOrData     |SSEG<1>        |   12.412|
InstOrData     |SSEG<2>        |   12.212|
InstOrData     |SSEG<3>        |   12.346|
InstOrData     |SSEG<4>        |   12.176|
InstOrData     |SSEG<5>        |   13.159|
InstOrData     |SSEG<6>        |   12.412|
PgrmOrRun      |SSEG<0>        |   19.679|
PgrmOrRun      |SSEG<1>        |   19.988|
PgrmOrRun      |SSEG<2>        |   19.761|
PgrmOrRun      |SSEG<3>        |   19.845|
PgrmOrRun      |SSEG<4>        |   19.710|
PgrmOrRun      |SSEG<5>        |   20.735|
PgrmOrRun      |SSEG<6>        |   19.988|
---------------+---------------+---------+


Analysis completed Sat May 12 22:26:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4519 MB



