// The CCU registers base address.
#define CCU_BASE 0x01C20000

// CCU register helpers.
#define PLL1_CFG_REG           *(volatile uint32_t *)(CCU_BASE + 0x0000)
#define PLL1_TUN_REG           *(volatile uint32_t *)(CCU_BASE + 0x0004)
#define PLL2_CFG_REG           *(volatile uint32_t *)(CCU_BASE + 0x0008)
#define PLL2_TUN_REG           *(volatile uint32_t *)(CCU_BASE + 0x000C)
#define PLL3_CFG_REG           *(volatile uint32_t *)(CCU_BASE + 0x0010)
#define PLL4_CFG_REG           *(volatile uint32_t *)(CCU_BASE + 0x0018)
#define PLL5_CFG_REG           *(volatile uint32_t *)(CCU_BASE + 0x0020)
#define PLL5_TUN_REG           *(volatile uint32_t *)(CCU_BASE + 0x0024)
#define PLL6_CFG_REG           *(volatile uint32_t *)(CCU_BASE + 0x0028)
#define PLL6_TUN_REG           *(volatile uint32_t *)(CCU_BASE + 0x002C)
#define PLL7_CFG_REG           *(volatile uint32_t *)(CCU_BASE + 0x0030)
#define PLL1_TUN2_REG          *(volatile uint32_t *)(CCU_BASE + 0x0038)
#define PLL5_TUN2_REG          *(volatile uint32_t *)(CCU_BASE + 0x003C)
#define PLL8_CFG_REG           *(volatile uint32_t *)(CCU_BASE + 0x0040)
#define OSC24M_CFG_REG         *(volatile uint32_t *)(CCU_BASE + 0x0050)
#define CPU_AHB_APB0_CFG_REG   *(volatile uint32_t *)(CCU_BASE + 0x0054)
#define APB1_CLK_DIV_REG       *(volatile uint32_t *)(CCU_BASE + 0x0058)
#define AHB_GATING_REG0        *(volatile uint32_t *)(CCU_BASE + 0x0060)
#define AHB_GATING_REG1        *(volatile uint32_t *)(CCU_BASE + 0x0064)
#define APB0_GATING_REG        *(volatile uint32_t *)(CCU_BASE + 0x0068)
#define APB1_GATING_REG        *(volatile uint32_t *)(CCU_BASE + 0x006C)
#define NAND_SCLK_CFG_REG      *(volatile uint32_t *)(CCU_BASE + 0x0080)
#define MS_SCLK_CFG_REG        *(volatile uint32_t *)(CCU_BASE + 0x0084)
#define SD0_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x0088)
#define SD1_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x008C)
#define SD2_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x0090)
#define SD3_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x0094)
#define TS_CLK_REG             *(volatile uint32_t *)(CCU_BASE + 0x0098)
#define SS_CLK_REG             *(volatile uint32_t *)(CCU_BASE + 0x009C)
#define SPI0_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x00A0)
#define SPI1_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x00A4)
#define SPI2_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x00A8)
#define IR0_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x00B0)
#define IR1_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x00B4)
#define IIS0_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x00B8)
#define AC97_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x00BC)
#define SPDIF_CLK_REG          *(volatile uint32_t *)(CCU_BASE + 0x00C0)
#define KEYPAD_CLK_REG         *(volatile uint32_t *)(CCU_BASE + 0x00C4)
#define SATA_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x00C8)
#define USB_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x00CC)
#define SPI3_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x00D4)
#define IIS1_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x00D8)
#define IIS2_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x00DC)
#define DRAM_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x0100)
#define BE0_SCLK_CFG_REG       *(volatile uint32_t *)(CCU_BASE + 0x0104)
#define BE1_SCLK_CFG_REG       *(volatile uint32_t *)(CCU_BASE + 0x0108)
#define FE0_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x010C)
#define FE1_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x0110)
#define MP_CLK_REG             *(volatile uint32_t *)(CCU_BASE + 0x0114)
#define LCD0_CH0_CLK_REG       *(volatile uint32_t *)(CCU_BASE + 0x0118)
#define LCD1_CH0_CLK_REG       *(volatile uint32_t *)(CCU_BASE + 0x011C)
#define CSI_SCLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x0120)
#define TVD_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x0128)
#define LCD0_CH1_CLK_REG       *(volatile uint32_t *)(CCU_BASE + 0x012C)
#define LCD1_CH1_CLK_REG       *(volatile uint32_t *)(CCU_BASE + 0x0130)
#define CSI0_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x0134)
#define CSI1_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x0138)
#define VE_CLK_REG             *(volatile uint32_t *)(CCU_BASE + 0x013C)
#define AUDIO_CODEC_CLK_REG    *(volatile uint32_t *)(CCU_BASE + 0x0140)
#define AVS_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x0144)
#define ACE_CLK_REG            *(volatile uint32_t *)(CCU_BASE + 0x0148)
#define LVDS_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x014C)
#define HDMI_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x0150)
#define MALI400_CLK_REG        *(volatile uint32_t *)(CCU_BASE + 0x0154)
#define MBUS_SCLK_CFG_REG      *(volatile uint32_t *)(CCU_BASE + 0x015C)
#define GMAC_CLK_REG           *(volatile uint32_t *)(CCU_BASE + 0x0164)
#define HDMI1_RST_REG          *(volatile uint32_t *)(CCU_BASE + 0x0170)
#define HDMI1_CTRL_REG         *(volatile uint32_t *)(CCU_BASE + 0x0174)
#define HDMI1_SLOW_CLK_REG     *(volatile uint32_t *)(CCU_BASE + 0x0178)
#define HDMI1_REPEAT_CLK_REG   *(volatile uint32_t *)(CCU_BASE + 0x017C)
#define CLK_OUTA_REG           *(volatile uint32_t *)(CCU_BASE + 0x01F0)
#define CLK_OUTB_REG           *(volatile uint32_t *)(CCU_BASE + 0x01F4)
