#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  1 20:10:34 2024
# Process ID: 10196
# Current directory: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn
# Command line: vivado.exe -mode tcl -source script/create_prj.tcl
# Log file: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/vivado.log
# Journal file: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn\vivado.jou
#-----------------------------------------------------------
source script/create_prj.tcl
# set DESIGN_TOP ip_2port_ram
# set XDC_FILE ./script/top.xdc
# create_project top -part xc7z020clg400-2
# read_xdc $XDC_FILE
# set_param general.maxThreads 8
# source ./script/read_src.tcl
## add_files ../src/ip_2port_ram.v
## add_files ../src/ram_wr.v
## add_files ../src/ram_rd.v
# set_property top $DESIGN_TOP [current_fileset]
Vivado% start_gui
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Device 21-403] Loading part xc7z020clg400-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Mon Apr  1 20:14:23 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr  1 20:15:10 2024] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/runme.log
[Mon Apr  1 20:15:10 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/runme.log
open_hw
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE7_WIDTH {8} CONFIG.C_PROBE6_WIDTH {6} CONFIG.C_PROBE5_WIDTH {8} CONFIG.C_PROBE4_WIDTH {6} CONFIG.C_NUM_OF_PROBES {8}] [get_ips ila_0]
generate_target {instantiation_template} [get_files c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 8 ila_0_synth_1
[Mon Apr  1 20:20:40 2024] Launched ila_0_synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.ip_user_files/sim_scripts -ip_user_files_dir C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.ip_user_files -ipstatic_source_dir C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.cache/compile_simlib/modelsim} {questa=C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.cache/compile_simlib/questa} {riviera=C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.cache/compile_simlib/riviera} {activehdl=C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr  1 20:23:49 2024] Launched ila_0_synth_1, synth_1...
Run output will be captured here:
ila_0_synth_1: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/ila_0_synth_1/runme.log
synth_1: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/runme.log
[Mon Apr  1 20:23:50 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 20:29:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 20:29:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 20:29:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 20:29:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 20:29:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 20:29:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 20:31:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 20:31:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 20:31:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 20:31:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b0 [get_hw_probes rd_flag -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 20:32:42
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes rd_flag -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Apr-01 20:35:12
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 20:35:14
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2024-Apr-01 20:36:45
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes rd_flag -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 20:37:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 20:37:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr  1 20:38:55 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/runme.log
[Mon Apr  1 20:38:55 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 20:42:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 20:42:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 20:46:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 20:46:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 20:46:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 20:46:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr  1 21:01:14 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/runme.log
[Mon Apr  1 21:01:14 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). The probes file(s) have 0 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 21:07:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 21:07:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 21:08:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 21:08:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 21:08:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 21:08:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 21:08:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 21:08:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 21:08:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 21:08:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr  1 21:12:16 2024] Launched synth_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/runme.log
[Mon Apr  1 21:12:16 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/runme.log
open_hw
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr  1 21:41:19 2024] Launched impl_1...
Run output will be captured here: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-01 21:43:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-01 21:43:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/impl_1/ip_2port_ram.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
close_project
****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  1 21:50:54 2024...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1792.859 ; gain = 0.000
compile_simlib -simulator modelsim -simulator_exec_path {C:/modeltech64_2020.4/win64} -family all -language all -library all -dir {C:/modeltech64_2020.4/vivado2017_4_sim_lib}
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
................................................................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 400 IP libraries.

setup_ip_static_library: Time (s): cpu = 00:00:51 ; elapsed = 00:03:32 . Memory (MB): peak = 2035.328 ; gain = 242.469
INFO: [Vivado 12-5496] Finding simulator executables and checking version...
WARNING: [Vivado 12-5495] Detected incompatible modelsim simulator installation version '2020.4'! The supported simulator version for the current Vivado release is '10.6b'.
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'modelsim' simulator in 'C:\modeltech64_2020.4\vivado2017_4_sim_lib'
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap -c 
Copying C:/modeltech64_2020.4/win64/../modelsim.ini to modelsim.ini

Compiling verilog library 'secureip'...
compile_simlib: 2 error(s), 1 warning(s), 0.30 % complete

Compiling vhdl library 'unisim'... vhdl library 'unimacro'...[1 error(s), 1 warning(s)] vhdl library 'unifast'...[1 error(s), 1 warning(s)]
compile_simlib: 3 error(s), 3 warning(s), 0.60 % complete

Compiling verilog library 'unisim'... verilog library 'unimacro'...[1 error(s), 1 warning(s)] verilog library 'unifast'...[1 error(s), 1 warning(s)]
compile_simlib: 4 error(s), 3 warning(s), 0.89 % complete

Compiling verilog library 'simprim'...
compile_simlib: 1 error(s), 1 warning(s), 1.19 % complete

Compiling vhdl library 'xpm'...
compile_simlib: 0 error(s), 1 warning(s), 1.49 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/xpm".
Errors: 0, Warnings: 1

Compiling verilog library 'xpm'...
compile_simlib: 0 error(s), 1 warning(s), 1.79 % complete

Compiling verilog library 'xilinx_vip'...
compile_simlib: 0 error(s), 47 warning(s), 2.08 % complete

Compiling vhdl library 'ahblite_axi_bridge_v3_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 2.38 % complete

Compiling verilog library 'av_pat_gen_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 2.68 % complete

Compiling verilog library 'axis_infrastructure_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 2.98 % complete

Compiling verilog library 'axis_protocol_checker_v1_1_15'...
compile_simlib: 0 error(s), 1 warning(s), 3.27 % complete

Compiling verilog library 'axis_protocol_checker_v1_2_1'...
compile_simlib: 0 error(s), 1 warning(s), 3.57 % complete

Compiling vhdl library 'axi_ahblite_bridge_v3_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 3.87 % complete

Compiling verilog library 'axi_amm_bridge_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 4.17 % complete

Compiling verilog library 'axi_chip2chip_v5_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 4.46 % complete

Compiling verilog library 'axi_infrastructure_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 4.76 % complete

Compiling verilog library 'axi_jtag_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 5.06 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 5.36 % complete

Compiling verilog library 'axi_pcie3_v3_0_5'...
compile_simlib: 0 error(s), 3 warning(s), 5.65 % complete

Compiling verilog library 'axi_perf_mon_v5_0_17'...
compile_simlib: 0 error(s), 1 warning(s), 5.95 % complete

Compiling verilog library 'blk_mem_gen_v8_3_6'...
compile_simlib: 0 error(s), 1 warning(s), 6.25 % complete

Compiling verilog library 'blk_mem_gen_v8_4_1'...
compile_simlib: 0 error(s), 1 warning(s), 6.55 % complete

Compiling vhdl library 'bsip_v1_1_0'...
compile_simlib: 1 error(s), 1 warning(s), 6.85 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/bsip_v1_1_0".
Errors: 0, Warnings: 1

Compiling verilog library 'bsip_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 7.14 % complete

Compiling verilog library 'bs_mux_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 7.44 % complete

Compiling verilog library 'bs_switch_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 7.74 % complete

Compiling verilog library 'clk_vip_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 8.04 % complete

Compiling verilog library 'cmac_usplus_v2_3_2'...
compile_simlib: 0 error(s), 1 warning(s), 8.33 % complete

Compiling verilog library 'cmac_usplus_v2_4_1'...
compile_simlib: 0 error(s), 1 warning(s), 8.63 % complete

Compiling verilog library 'cmac_v2_3_1'...
compile_simlib: 0 error(s), 1 warning(s), 8.93 % complete

Compiling vhdl library 'compact_gt_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 9.23 % complete

Compiling verilog library 'dist_mem_gen_v8_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 9.52 % complete

Compiling verilog library 'ecc_v2_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 9.82 % complete

Compiling vhdl library 'emc_common_v3_0_5'...
compile_simlib: 1 error(s), 1 warning(s), 10.12 % complete

Compiling vhdl library 'ethernet_1_10_25g_v1_0_1'...
compile_simlib: 1 error(s), 1 warning(s), 10.42 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/ethernet_1_10_25g_v1_0_1".
Errors: 0, Warnings: 1

Compiling verilog library 'ethernet_1_10_25g_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 10.71 % complete

Compiling vhdl library 'fifo_generator_v13_0_6'...
compile_simlib: 1 error(s), 1 warning(s), 11.01 % complete

Compiling vhdl library 'fifo_generator_v13_1_4'...
compile_simlib: 1 error(s), 1 warning(s), 11.31 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/fifo_generator_v13_1_4".
Errors: 0, Warnings: 1

Compiling verilog library 'fifo_generator_v13_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 11.61 % complete

Compiling vhdl library 'fifo_generator_v13_2_1'...
compile_simlib: 1 error(s), 1 warning(s), 11.90 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/fifo_generator_v13_2_1".
Errors: 0, Warnings: 1

Compiling verilog library 'fifo_generator_v13_2_1'...
compile_simlib: 0 error(s), 1 warning(s), 12.20 % complete

Compiling vhdl library 'fit_timer_v2_0_8'...
compile_simlib: 1 error(s), 1 warning(s), 12.50 % complete

Compiling verilog library 'generic_baseblocks_v2_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 12.80 % complete

Compiling verilog library 'gigantic_mux'...
compile_simlib: 0 error(s), 1 warning(s), 13.10 % complete

Compiling vhdl library 'gig_ethernet_pcs_pma_v16_1_2'...
compile_simlib: 1 error(s), 1 warning(s), 13.39 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/gig_ethernet_pcs_pma_v16_1_2".
Errors: 0, Warnings: 1

Compiling verilog library 'gig_ethernet_pcs_pma_v16_1_2'...
compile_simlib: 0 error(s), 1 warning(s), 13.69 % complete

Compiling vhdl library 'gmii_to_rgmii_v4_0_5'...
compile_simlib: 1 error(s), 1 warning(s), 13.99 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_5_4'...
compile_simlib: 0 error(s), 1 warning(s), 14.29 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_6_8'...
compile_simlib: 0 error(s), 1 warning(s), 14.58 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_7_2'...
compile_simlib: 0 error(s), 1 warning(s), 14.88 % complete

Compiling verilog library 'hbm_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 15.18 % complete

Compiling verilog library 'hdcp22_cipher_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 15.48 % complete

Compiling verilog library 'hdcp22_rng_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 15.77 % complete

Compiling verilog library 'hdcp_keymngmt_blk_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 16.07 % complete

Compiling verilog library 'hdcp_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 16.37 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_2_3'...
compile_simlib: 0 error(s), 1 warning(s), 16.67 % complete

Compiling verilog library 'ibert_lib_v1_0_4'...
compile_simlib: 0 error(s), 17 warning(s), 16.96 % complete

Compiling verilog library 'interlaken_v2_3_1'...
compile_simlib: 0 error(s), 1 warning(s), 17.26 % complete

Compiling verilog library 'in_system_ibert_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 17.56 % complete

Compiling vhdl library 'iomodule_v3_1_3'...
compile_simlib: 1 error(s), 1 warning(s), 17.86 % complete

Compiling verilog library 'jesd204c_v2_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 18.15 % complete

Compiling verilog library 'jesd204_v7_2_1'...
compile_simlib: 0 error(s), 1 warning(s), 18.45 % complete

Compiling verilog library 'jtag_axi'...
compile_simlib: 0 error(s), 1 warning(s), 18.75 % complete

Compiling vhdl library 'lib_cdc_v1_0_2'...
compile_simlib: 1 error(s), 1 warning(s), 19.05 % complete

Compiling vhdl library 'lib_pkg_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 19.35 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0_14'...
compile_simlib: 1 error(s), 1 warning(s), 19.64 % complete

Compiling vhdl library 'lmb_v10_v3_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 19.94 % complete

Compiling verilog library 'ltlib_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 20.24 % complete

Compiling verilog library 'lut_buffer_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 20.54 % complete

Compiling verilog library 'lut_buffer_v2_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 20.83 % complete

Compiling verilog library 'l_ethernet_v2_3_1'...
compile_simlib: 0 error(s), 1 warning(s), 21.13 % complete

Compiling vhdl library 'microblaze_v10_0_5'...
compile_simlib: 1 error(s), 1 warning(s), 21.43 % complete

Compiling vhdl library 'microblaze_v9_5_4'...
compile_simlib: 1 error(s), 1 warning(s), 21.73 % complete

Compiling vhdl library 'mii_to_rmii_v2_0_17'...
compile_simlib: 1 error(s), 1 warning(s), 22.02 % complete

Compiling verilog library 'mipi_csi2_rx_ctrl_v1_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 22.32 % complete

Compiling verilog library 'mipi_csi2_tx_ctrl_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 22.62 % complete

Compiling verilog library 'mipi_dphy_v4_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 22.92 % complete

Compiling verilog library 'mipi_dsi_tx_ctrl_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 23.21 % complete

Compiling vhdl library 'mutex_v2_1_8'...
compile_simlib: 1 error(s), 1 warning(s), 23.51 % complete

Compiling verilog library 'oddr_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 23.81 % complete

Compiling vhdl library 'pci32_v5_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 24.11 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/pci32_v5_0_9".
Errors: 0, Warnings: 1

Compiling verilog library 'pci32_v5_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 24.40 % complete

Compiling vhdl library 'pci64_v5_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 24.70 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/pci64_v5_0_9".
Errors: 0, Warnings: 1

Compiling verilog library 'pci64_v5_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 25.00 % complete

Compiling verilog library 'pcie_jtag_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 25.30 % complete

Compiling vhdl library 'pc_cfr_v6_0_6'...
compile_simlib: 1 error(s), 1 warning(s), 25.60 % complete

Compiling vhdl library 'pc_cfr_v6_1_2'...
compile_simlib: 1 error(s), 1 warning(s), 25.89 % complete

Compiling vhdl library 'pl4_v13_0_11'...
compile_simlib: 1 error(s), 1 warning(s), 26.19 % complete

Compiling verilog library 'rst_vip_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 26.49 % complete

Compiling verilog library 'smartconnect_v1_0'...
compile_simlib: 0 error(s), 17 warning(s), 26.79 % complete

Compiling verilog library 'sem_ultra_v3_1_6'...
compile_simlib: 0 error(s), 1 warning(s), 27.08 % complete

Compiling verilog library 'sem_v4_1_10'...
compile_simlib: 0 error(s), 1 warning(s), 27.38 % complete

Compiling vhdl library 'system_cache_v4_0_3'...
compile_simlib: 1 error(s), 1 warning(s), 27.68 % complete

Compiling vhdl library 'tcc_decoder_3gpplte_v3_0_6'...
compile_simlib: 1 error(s), 1 warning(s), 27.98 % complete

Compiling verilog library 'ten_gig_eth_mac_v15_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 28.27 % complete

Compiling verilog library 'ten_gig_eth_pcs_pma_v6_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 28.57 % complete

Compiling vhdl library 'timer_sync_1588_v1_2_4'...
compile_simlib: 1 error(s), 1 warning(s), 28.87 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/timer_sync_1588_v1_2_4".
Errors: 0, Warnings: 1

Compiling verilog library 'timer_sync_1588_v1_2_4'...
compile_simlib: 0 error(s), 1 warning(s), 29.17 % complete

Compiling vhdl library 'tmr_inject_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 29.46 % complete

Compiling vhdl library 'tmr_manager_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 29.76 % complete

Compiling vhdl library 'tmr_voter_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 30.06 % complete

Compiling vhdl library 'tsn_endpoint_ethernet_mac_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 30.36 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/tsn_endpoint_ethernet_mac_v1_0_1".
Errors: 0, Warnings: 1

Compiling verilog library 'tsn_endpoint_ethernet_mac_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 30.65 % complete

Compiling vhdl library 'uhdsdi_gt_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 30.95 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/uhdsdi_gt_v1_0_0".
Errors: 0, Warnings: 1

Compiling verilog library 'uhdsdi_gt_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 31.25 % complete

Compiling verilog library 'usxgmii_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 31.55 % complete

Compiling verilog library 'util_idelay_ctrl_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 31.85 % complete

Compiling verilog library 'util_reduced_logic_v2_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 32.14 % complete

Compiling verilog library 'util_vector_logic_v2_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 32.44 % complete

Compiling verilog library 'vfb_v1_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 32.74 % complete

Compiling verilog library 'video_frame_crc_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 33.04 % complete

Compiling vhdl library 'vid_edid_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 33.33 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/vid_edid_v1_0_0".
Errors: 0, Warnings: 1

Compiling verilog library 'vid_edid_v1_0_0'...
compile_simlib: 0 error(s), 3 warning(s), 33.63 % complete

Compiling vhdl library 'vid_phy_controller_v2_1_1'...
compile_simlib: 0 error(s), 1 warning(s), 33.93 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/vid_phy_controller_v2_1_1".
Errors: 0, Warnings: 1

Compiling verilog library 'vid_phy_controller_v2_1_1'...
compile_simlib: 0 error(s), 1 warning(s), 34.23 % complete

Compiling verilog library 'v_csc_v1_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 34.52 % complete

Compiling vhdl library 'v_deinterlacer_v4_0_12'...
compile_simlib: 1 error(s), 1 warning(s), 34.82 % complete

Compiling verilog library 'v_deinterlacer_v5_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 35.12 % complete

Compiling verilog library 'v_demosaic_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 35.42 % complete

Compiling verilog library 'v_frmbuf_rd_v2_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 35.71 % complete

Compiling verilog library 'v_frmbuf_wr_v2_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 36.01 % complete

Compiling verilog library 'v_gamma_lut_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 36.31 % complete

Compiling verilog library 'v_hcresampler_v1_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 36.61 % complete

Compiling verilog library 'v_hdmi_rx_v2_0_0'...
compile_simlib: 0 error(s), 51 warning(s), 36.90 % complete

Compiling verilog library 'v_hdmi_rx_v3_0_0'...
compile_simlib: 0 error(s), 428 warning(s), 37.20 % complete

Compiling verilog library 'v_hdmi_tx_v2_0_0'...
compile_simlib: 0 error(s), 3 warning(s), 37.50 % complete

Compiling verilog library 'v_hdmi_tx_v3_0_0'...
compile_simlib: 0 error(s), 117 warning(s), 37.80 % complete

Compiling verilog library 'v_hscaler_v1_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 38.10 % complete

Compiling verilog library 'v_letterbox_v1_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 38.39 % complete

Compiling verilog library 'v_mix_v2_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 38.69 % complete

Compiling verilog library 'v_sdi_rx_vid_bridge_v2_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 38.99 % complete

Compiling verilog library 'v_smpte_sdi_v3_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 39.29 % complete

Compiling vhdl library 'v_smpte_uhdsdi_rx_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 39.58 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/v_smpte_uhdsdi_rx_v1_0_0".
Errors: 0, Warnings: 1

Compiling verilog library 'v_smpte_uhdsdi_rx_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 39.88 % complete

Compiling vhdl library 'v_smpte_uhdsdi_tx_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 40.18 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/v_smpte_uhdsdi_tx_v1_0_0".
Errors: 0, Warnings: 1

Compiling verilog library 'v_smpte_uhdsdi_tx_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 40.48 % complete

Compiling verilog library 'v_smpte_uhdsdi_v1_0_5'...
compile_simlib: 0 error(s), 2 warning(s), 40.77 % complete

Compiling verilog library 'v_tpg_v7_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 41.07 % complete

Compiling verilog library 'v_vcresampler_v1_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 41.37 % complete

Compiling verilog library 'v_vid_in_axi4s_v4_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 41.67 % complete

Compiling verilog library 'v_vscaler_v1_0_9'...
compile_simlib: 0 error(s), 1 warning(s), 41.96 % complete

Compiling vhdl library 'xaui_v12_3_2'...
compile_simlib: 0 error(s), 1 warning(s), 42.26 % complete

Compiling vhdl library 'xbip_dsp48_wrapper_v3_0_4'...
compile_simlib: 1 error(s), 1 warning(s), 42.56 % complete

Compiling vhdl library 'xbip_utils_v3_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 42.86 % complete

Compiling verilog library 'xdma_v4_0_1'...
compile_simlib: 0 error(s), 676 warning(s), 43.15 % complete

Compiling verilog library 'xhmc_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 43.45 % complete

Compiling verilog library 'xil_common_vip_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 43.75 % complete

Compiling verilog library 'xlconcat_v2_1_1'...
compile_simlib: 0 error(s), 1 warning(s), 44.05 % complete

Compiling verilog library 'xlconstant_v1_1_3'...
compile_simlib: 0 error(s), 1 warning(s), 44.35 % complete

Compiling verilog library 'xlslice_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 44.64 % complete

Compiling verilog library 'xsdbm_v2_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 44.94 % complete

Compiling verilog library 'xsdbm_v3_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 45.24 % complete

Compiling verilog library 'xxv_ethernet_v2_3_1'...
compile_simlib: 0 error(s), 1 warning(s), 45.54 % complete

Compiling vhdl library 'lib_srl_fifo_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 45.83 % complete

Compiling vhdl library 'lib_fifo_v1_0_10'...
compile_simlib: 0 error(s), 1 warning(s), 46.13 % complete

Compiling vhdl library 'axi_datamover_v5_1_17'...
compile_simlib: 1 error(s), 1 warning(s), 46.43 % complete

Compiling verilog library 'amm_axi_bridge_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 46.73 % complete

Compiling verilog library 'axi4stream_vip_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 47.02 % complete

Compiling verilog library 'axi4stream_vip_v1_1_1'...
compile_simlib: 0 error(s), 1 warning(s), 47.32 % complete

Compiling vhdl library 'v_tc_v6_1_12'...
compile_simlib: 1 error(s), 1 warning(s), 47.62 % complete

Compiling verilog library 'v_axi4s_vid_out_v4_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 47.92 % complete

Compiling verilog library 'axi4svideo_bridge_v1_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 48.21 % complete

Compiling vhdl library 'axis_accelerator_adapter_v2_1_12'...
compile_simlib: 1 error(s), 1 warning(s), 48.51 % complete

Compiling verilog library 'axis_broadcaster_v1_1_15'...
compile_simlib: 0 error(s), 1 warning(s), 48.81 % complete

Compiling verilog library 'axis_data_fifo_v1_1_16'...
compile_simlib: 0 error(s), 1 warning(s), 49.11 % complete

Compiling verilog library 'axis_clock_converter_v1_1_16'...
compile_simlib: 0 error(s), 1 warning(s), 49.40 % complete

Compiling verilog library 'axis_combiner_v1_1_14'...
compile_simlib: 0 error(s), 1 warning(s), 49.70 % complete

Compiling verilog library 'axis_register_slice_v1_1_15'...
compile_simlib: 0 error(s), 1 warning(s), 50.00 % complete

Compiling verilog library 'axis_dwidth_converter_v1_1_14'...
compile_simlib: 0 error(s), 1 warning(s), 50.30 % complete

Compiling verilog library 'axis_interconnect_v1_1_14'...
compile_simlib: 0 error(s), 1 warning(s), 50.60 % complete

Compiling verilog library 'axis_subset_converter_v1_1_15'...
compile_simlib: 0 error(s), 1 warning(s), 50.89 % complete

Compiling verilog library 'axis_switch_v1_1_15'...
compile_simlib: 0 error(s), 1 warning(s), 51.19 % complete

Compiling vhdl library 'axi_apb_bridge_v3_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 51.49 % complete

Compiling vhdl library 'axi_bram_ctrl_v4_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 51.79 % complete

Compiling vhdl library 'axi_sg_v4_1_8'...
compile_simlib: 1 error(s), 1 warning(s), 52.08 % complete

Compiling vhdl library 'axi_cdma_v4_1_15'...
compile_simlib: 1 error(s), 1 warning(s), 52.38 % complete

Compiling verilog library 'axi_clock_converter_v2_1_14'...
compile_simlib: 0 error(s), 1 warning(s), 52.68 % complete

Compiling verilog library 'axi_data_fifo_v2_1_14'...
compile_simlib: 0 error(s), 1 warning(s), 52.98 % complete

Compiling verilog library 'axi_register_slice_v2_1_15'...
compile_simlib: 0 error(s), 1 warning(s), 53.27 % complete

Compiling verilog library 'axi_crossbar_v2_1_16'...
compile_simlib: 0 error(s), 1 warning(s), 53.57 % complete

Compiling vhdl library 'axi_dma_v7_1_16'...
compile_simlib: 1 error(s), 1 warning(s), 53.87 % complete

Compiling verilog library 'axi_protocol_converter_v2_1_15'...
compile_simlib: 0 error(s), 1 warning(s), 54.17 % complete

Compiling verilog library 'axi_dwidth_converter_v2_1_15'...
compile_simlib: 0 error(s), 1 warning(s), 54.46 % complete

Compiling vhdl library 'axi_emc_v3_0_15'...
compile_simlib: 1 error(s), 2 warning(s), 54.76 % complete

Compiling vhdl library 'axi_epc_v2_0_18'...
compile_simlib: 1 error(s), 1 warning(s), 55.06 % complete

Compiling vhdl library 'lib_bmg_v1_0_10'...
compile_simlib: 0 error(s), 1 warning(s), 55.36 % complete

Compiling vhdl library 'axi_ethernetlite_v3_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 55.65 % complete

Compiling vhdl library 'axi_ethernet_buffer_v2_0_17'...
compile_simlib: 1 error(s), 1 warning(s), 55.95 % complete

Compiling vhdl library 'axi_fifo_mm_s_v4_1_12'...
compile_simlib: 1 error(s), 1 warning(s), 56.25 % complete

Compiling verilog library 'axi_firewall_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 56.55 % complete

Compiling vhdl library 'interrupt_control_v3_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 56.85 % complete

Compiling vhdl library 'axi_gpio_v2_0_17'...
compile_simlib: 1 error(s), 1 warning(s), 57.14 % complete

Compiling vhdl library 'axi_hwicap_v3_0_19'...
compile_simlib: 1 error(s), 1 warning(s), 57.44 % complete

Compiling vhdl library 'axi_iic_v2_0_18'...
compile_simlib: 1 error(s), 1 warning(s), 57.74 % complete

Compiling vhdl library 'axi_intc_v4_1_10'...
compile_simlib: 1 error(s), 1 warning(s), 58.04 % complete

Compiling verilog library 'axi_interconnect_v1_7_13'...
compile_simlib: 0 error(s), 1 warning(s), 58.33 % complete

Compiling vhdl library 'axi_master_burst_v2_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 58.63 % complete

Compiling vhdl library 'axi_msg_v1_0_1'...
compile_simlib: 1 error(s), 1 warning(s), 58.93 % complete

Compiling vhdl library 'axi_mcdma_v1_0_1'...
compile_simlib: 1 error(s), 1 warning(s), 59.23 % complete

Compiling verilog library 'axi_mm2s_mapper_v1_1_14'...
compile_simlib: 0 error(s), 1 warning(s), 59.52 % complete

Compiling verilog library 'axi_mmu_v2_1_13'...
compile_simlib: 0 error(s), 1 warning(s), 59.82 % complete

Compiling vhdl library 'axi_pcie_v2_8_7'...
compile_simlib: 0 error(s), 7 warning(s), 60.12 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/axi_pcie_v2_8_7".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_pcie_v2_8_7'...
compile_simlib: 0 error(s), 1 warning(s), 60.42 % complete

Compiling verilog library 'axi_protocol_checker_v1_1_16'...
compile_simlib: 0 error(s), 1 warning(s), 60.71 % complete

Compiling verilog library 'axi_protocol_checker_v2_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 61.01 % complete

Compiling vhdl library 'axi_quad_spi_v3_2_14'...
compile_simlib: 1 error(s), 1 warning(s), 61.31 % complete

Compiling vhdl library 'axi_tft_v2_0_19'...
compile_simlib: 0 error(s), 1 warning(s), 61.61 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/axi_tft_v2_0_19".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_tft_v2_0_19'...
compile_simlib: 0 error(s), 1 warning(s), 61.90 % complete

Compiling vhdl library 'axi_timebase_wdt_v3_0_7'...
compile_simlib: 1 error(s), 1 warning(s), 62.20 % complete

Compiling vhdl library 'axi_timer_v2_0_17'...
compile_simlib: 1 error(s), 1 warning(s), 62.50 % complete

Compiling vhdl library 'axi_traffic_gen_v2_0_16'...
compile_simlib: 0 error(s), 1 warning(s), 62.80 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/axi_traffic_gen_v2_0_16".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_traffic_gen_v2_0_16'...
compile_simlib: 0 error(s), 1 warning(s), 63.10 % complete

Compiling vhdl library 'axi_traffic_gen_v3_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 63.39 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/axi_traffic_gen_v3_0_1".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_traffic_gen_v3_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 63.69 % complete

Compiling vhdl library 'axi_uart16550_v2_0_17'...
compile_simlib: 1 error(s), 1 warning(s), 63.99 % complete

Compiling vhdl library 'axi_uartlite_v2_0_19'...
compile_simlib: 1 error(s), 1 warning(s), 64.29 % complete

Compiling vhdl library 'axi_usb2_device_v5_0_16'...
compile_simlib: 1 error(s), 1 warning(s), 64.58 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/axi_usb2_device_v5_0_16".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_usb2_device_v5_0_16'...
compile_simlib: 0 error(s), 1 warning(s), 64.88 % complete

Compiling vhdl library 'axi_utils_v2_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 65.18 % complete

Compiling vhdl library 'axi_vdma_v6_3_3'...
compile_simlib: 1 error(s), 1 warning(s), 65.48 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/axi_vdma_v6_3_3".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_vdma_v6_3_3'...
compile_simlib: 0 error(s), 1 warning(s), 65.77 % complete

Compiling vhdl library 'xbip_pipe_v3_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 66.07 % complete

Compiling vhdl library 'xbip_dsp48_addsub_v3_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 66.37 % complete

Compiling vhdl library 'xbip_addsub_v3_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 66.67 % complete

Compiling vhdl library 'c_reg_fd_v12_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 66.96 % complete

Compiling vhdl library 'c_addsub_v12_0_11'...
compile_simlib: 1 error(s), 1 warning(s), 67.26 % complete

Compiling vhdl library 'axi_vfifo_ctrl_v2_0_17'...
compile_simlib: 1 error(s), 1 warning(s), 67.56 % complete

Compiling verilog library 'axi_vip_v1_0_4'...
compile_simlib: 0 error(s), 47 warning(s), 67.86 % complete

Compiling verilog library 'axi_vip_v1_1_1'...
compile_simlib: 0 error(s), 1 warning(s), 68.15 % complete

Compiling verilog library 'canfd_v1_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 68.45 % complete

Compiling vhdl library 'can_v5_0_18'...
compile_simlib: 1 error(s), 1 warning(s), 68.75 % complete

Compiling vhdl library 'cic_compiler_v4_0_12'...
compile_simlib: 1 error(s), 1 warning(s), 69.05 % complete

Compiling vhdl library 'xbip_bram18k_v3_0_4'...
compile_simlib: 1 error(s), 1 warning(s), 69.35 % complete

Compiling vhdl library 'mult_gen_v12_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 69.64 % complete

Compiling vhdl library 'cmpy_v6_0_14'...
compile_simlib: 1 error(s), 1 warning(s), 69.94 % complete

Compiling vhdl library 'c_mux_bit_v12_0_4'...
compile_simlib: 1 error(s), 1 warning(s), 70.24 % complete

Compiling vhdl library 'c_shift_ram_v12_0_11'...
compile_simlib: 1 error(s), 1 warning(s), 70.54 % complete

Compiling vhdl library 'c_mux_bus_v12_0_4'...
compile_simlib: 1 error(s), 1 warning(s), 70.83 % complete

Compiling vhdl library 'c_gate_bit_v12_0_4'...
compile_simlib: 1 error(s), 1 warning(s), 71.13 % complete

Compiling vhdl library 'xbip_counter_v3_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 71.43 % complete

Compiling vhdl library 'c_counter_binary_v12_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 71.73 % complete

Compiling vhdl library 'c_compare_v12_0_4'...
compile_simlib: 1 error(s), 1 warning(s), 72.02 % complete

Compiling vhdl library 'convolution_v9_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 72.32 % complete

Compiling vhdl library 'cordic_v6_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 72.62 % complete

Compiling vhdl library 'cpri_v8_8_1'...
compile_simlib: 1 error(s), 1 warning(s), 72.92 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/cpri_v8_8_1".
Errors: 0, Warnings: 1

Compiling verilog library 'cpri_v8_8_1'...
compile_simlib: 0 error(s), 7 warning(s), 73.21 % complete

Compiling vhdl library 'xbip_dsp48_acc_v3_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 73.51 % complete

Compiling vhdl library 'xbip_accum_v3_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 73.81 % complete

Compiling vhdl library 'c_accum_v12_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 74.11 % complete

Compiling vhdl library 'xbip_dsp48_multadd_v3_0_4'...
compile_simlib: 1 error(s), 1 warning(s), 74.40 % complete

Compiling vhdl library 'dds_compiler_v6_0_15'...
compile_simlib: 1 error(s), 1 warning(s), 74.70 % complete

Compiling vhdl library 'dft_v4_0_14'...
compile_simlib: 1 error(s), 1 warning(s), 75.00 % complete

Compiling vhdl library 'displayport_v7_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 75.30 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/displayport_v7_0_7".
Errors: 0, Warnings: 1

Compiling verilog library 'displayport_v7_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 75.60 % complete

Compiling vhdl library 'xbip_dsp48_mult_v3_0_4'...
compile_simlib: 1 error(s), 1 warning(s), 75.89 % complete

Compiling vhdl library 'floating_point_v7_0_14'...
compile_simlib: 1 error(s), 1 warning(s), 76.19 % complete

Compiling vhdl library 'div_gen_v5_1_12'...
compile_simlib: 1 error(s), 1 warning(s), 76.49 % complete

Compiling vhdl library 'fir_compiler_v5_2_4'...
compile_simlib: 1 error(s), 1 warning(s), 76.79 % complete

Compiling vhdl library 'duc_ddc_compiler_v3_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 77.08 % complete

Compiling verilog library 'fc32_rs_fec_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 77.38 % complete

Compiling verilog library 'fec_5g_common_v1_0_0'...
compile_simlib: 0 error(s), 9 warning(s), 77.68 % complete

Compiling vhdl library 'fir_compiler_v7_2_10'...
compile_simlib: 1 error(s), 1 warning(s), 77.98 % complete

Compiling verilog library 'flexo_100g_rs_fec_v1_0_5'...
compile_simlib: 0 error(s), 2 warning(s), 78.27 % complete

Compiling vhdl library 'floating_point_v7_1_5'...
compile_simlib: 1 error(s), 1 warning(s), 78.57 % complete

Compiling vhdl library 'g709_rs_encoder_v2_2_4'...
compile_simlib: 1 error(s), 1 warning(s), 78.87 % complete

Compiling vhdl library 'rs_toolbox_v9_0_4'...
compile_simlib: 1 error(s), 1 warning(s), 79.17 % complete

Compiling vhdl library 'g709_rs_decoder_v2_2_5'...
compile_simlib: 1 error(s), 1 warning(s), 79.46 % complete

Compiling vhdl library 'g709_fec_v2_3_1'...
compile_simlib: 1 error(s), 1 warning(s), 79.76 % complete

Compiling vhdl library 'g975_efec_i4_v1_0_14'...
compile_simlib: 1 error(s), 1 warning(s), 80.06 % complete

Compiling vhdl library 'g975_efec_i7_v2_0_16'...
compile_simlib: 1 error(s), 1 warning(s), 80.36 % complete

Compiling verilog library 'ieee802d3_200g_rs_fec_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 80.65 % complete

Compiling verilog library 'ieee802d3_25g_rs_fec_v1_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 80.95 % complete

Compiling verilog library 'ieee802d3_400g_rs_fec_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 81.25 % complete

Compiling verilog library 'ieee802d3_50g_rs_fec_v1_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 81.55 % complete

Compiling verilog library 'ieee802d3_rs_fec_v1_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 81.85 % complete

Compiling verilog library 'ldpc_v1_0_1'...
compile_simlib: 0 error(s), 252 warning(s), 82.14 % complete

Compiling vhdl library 'lte_3gpp_channel_estimator_v2_0_14'...
compile_simlib: 1 error(s), 1 warning(s), 82.44 % complete

Compiling vhdl library 'lte_3gpp_mimo_decoder_v3_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 82.74 % complete

Compiling vhdl library 'lte_3gpp_mimo_encoder_v4_0_12'...
compile_simlib: 1 error(s), 1 warning(s), 83.04 % complete

Compiling vhdl library 'tcc_encoder_3gpplte_v4_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 83.33 % complete

Compiling vhdl library 'lte_dl_channel_encoder_v3_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 83.63 % complete

Compiling vhdl library 'xfft_v7_2_6'...
compile_simlib: 1 error(s), 1 warning(s), 83.93 % complete

Compiling vhdl library 'lte_fft_v2_0_15'...
compile_simlib: 1 error(s), 1 warning(s), 84.23 % complete

Compiling vhdl library 'xbip_dsp48_multacc_v3_0_4'...
compile_simlib: 1 error(s), 1 warning(s), 84.52 % complete

Compiling vhdl library 'lte_pucch_receiver_v2_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 84.82 % complete

Compiling vhdl library 'xbip_multadd_v3_0_11'...
compile_simlib: 1 error(s), 1 warning(s), 85.12 % complete

Compiling vhdl library 'lte_rach_detector_v3_1_1'...
compile_simlib: 1 error(s), 1 warning(s), 85.42 % complete

Compiling vhdl library 'lte_ul_channel_decoder_v4_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 85.71 % complete

Compiling vhdl library 'mailbox_v2_1_8'...
compile_simlib: 1 error(s), 1 warning(s), 86.01 % complete

Compiling vhdl library 'mdm_v3_2_12'...
compile_simlib: 1 error(s), 1 warning(s), 86.31 % complete

Compiling vhdl library 'iomodule_v3_0'...
compile_simlib: 1 error(s), 1 warning(s), 86.61 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0'...
compile_simlib: 1 error(s), 1 warning(s), 86.90 % complete

Compiling vhdl library 'lmb_v10_v3_0'...
compile_simlib: 0 error(s), 1 warning(s), 87.20 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0'...
compile_simlib: 0 error(s), 1 warning(s), 87.50 % complete

Compiling vhdl library 'mdm_v3_2'...
compile_simlib: 1 error(s), 1 warning(s), 87.80 % complete

Compiling vhdl library 'microblaze_mcs_v2_3_6'...
compile_simlib: 1 error(s), 1 warning(s), 88.10 % complete

Compiling vhdl library 'prc_v1_2_1'...
compile_simlib: 1 error(s), 1 warning(s), 88.39 % complete

Compiling verilog library 'processing_system7_vip_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 88.69 % complete

Compiling vhdl library 'proc_sys_reset_v5_0_12'...
compile_simlib: 1 error(s), 1 warning(s), 88.99 % complete

Compiling vhdl library 'pr_decoupler_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 89.29 % complete

Compiling vhdl library 'quadsgmii_v3_4_2'...
compile_simlib: 1 error(s), 1 warning(s), 89.58 % complete

Compiling vhdl library 'rs_decoder_v9_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 89.88 % complete

Compiling vhdl library 'rs_encoder_v9_0_12'...
compile_simlib: 1 error(s), 1 warning(s), 90.18 % complete

Compiling vhdl library 'rxaui_v4_4_2'...
compile_simlib: 0 error(s), 1 warning(s), 90.48 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/rxaui_v4_4_2".
Errors: 0, Warnings: 1

Compiling verilog library 'rxaui_v4_4_2'...
compile_simlib: 0 error(s), 1 warning(s), 90.77 % complete

Compiling vhdl library 'sid_v8_0_11'...
compile_simlib: 1 error(s), 1 warning(s), 91.07 % complete

Compiling vhdl library 'spdif_v2_0_18'...
compile_simlib: 1 error(s), 1 warning(s), 91.37 % complete

Compiling vhdl library 'srio_gen2_v4_1_2'...
compile_simlib: 0 error(s), 1 warning(s), 91.67 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/srio_gen2_v4_1_2".
Errors: 0, Warnings: 1

Compiling verilog library 'srio_gen2_v4_1_2'...
compile_simlib: 0 error(s), 1 warning(s), 91.96 % complete

Compiling vhdl library 'switch_core_top_v1_0_4'...
compile_simlib: 1 error(s), 1 warning(s), 92.26 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/switch_core_top_v1_0_4".
Errors: 0, Warnings: 1

Compiling verilog library 'switch_core_top_v1_0_4'...
compile_simlib: 0 error(s), 25 warning(s), 92.56 % complete

Compiling vhdl library 'tcc_decoder_3gppmm_v2_0_15'...
compile_simlib: 1 error(s), 1 warning(s), 92.86 % complete

Compiling vhdl library 'tcc_encoder_3gpp_v5_0_12'...
compile_simlib: 1 error(s), 1 warning(s), 93.15 % complete

Compiling vhdl library 'tmr_comparator_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 93.45 % complete

Compiling vhdl library 'tmr_sem_v1_0_3'...
compile_simlib: 1 error(s), 1 warning(s), 93.75 % complete

Compiling vhdl library 'tri_mode_ethernet_mac_v9_0_10'...
compile_simlib: 1 error(s), 1 warning(s), 94.05 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/tri_mode_ethernet_mac_v9_0_10".
Errors: 0, Warnings: 1

Compiling verilog library 'tri_mode_ethernet_mac_v9_0_10'...
compile_simlib: 0 error(s), 1 warning(s), 94.35 % complete

Compiling vhdl library 'tsn_temac_v1_0_2'...
compile_simlib: 1 error(s), 1 warning(s), 94.64 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/tsn_temac_v1_0_2".
Errors: 0, Warnings: 1

Compiling verilog library 'tsn_temac_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 94.94 % complete

Compiling verilog library 'videoaxi4s_bridge_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 95.24 % complete

Compiling vhdl library 'viterbi_v9_1_8'...
compile_simlib: 1 error(s), 1 warning(s), 95.54 % complete

Compiling vhdl library 'v_ccm_v6_0_14'...
compile_simlib: 1 error(s), 1 warning(s), 95.83 % complete

Compiling vhdl library 'v_cfa_v7_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 96.13 % complete

Compiling vhdl library 'v_cresample_v4_0_13'...
compile_simlib: 1 error(s), 1 warning(s), 96.43 % complete

Compiling vhdl library 'v_dual_splitter_v1_0_8'...
compile_simlib: 1 error(s), 1 warning(s), 96.73 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/v_dual_splitter_v1_0_8".
Errors: 0, Warnings: 1

Compiling verilog library 'v_dual_splitter_v1_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 97.02 % complete

Compiling vhdl library 'v_enhance_v8_0_14'...
compile_simlib: 1 error(s), 1 warning(s), 97.32 % complete

Compiling vhdl library 'v_gamma_v7_0_14'...
compile_simlib: 1 error(s), 1 warning(s), 97.62 % complete

Compiling vhdl library 'v_osd_v6_0_15'...
compile_simlib: 1 error(s), 1 warning(s), 97.92 % complete

Compiling vhdl library 'v_rgb2ycrcb_v7_1_12'...
compile_simlib: 1 error(s), 1 warning(s), 98.21 % complete

Compiling verilog library 'v_vid_sdi_tx_bridge_v2_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 98.51 % complete

Compiling vhdl library 'v_ycrcb2rgb_v7_1_12'...
compile_simlib: 1 error(s), 1 warning(s), 98.81 % complete

Compiling vhdl library 'xbip_dsp48_macro_v3_0_15'...
compile_simlib: 1 error(s), 1 warning(s), 99.11 % complete

Compiling vhdl library 'xfft_v9_0_14'...
compile_simlib: 1 error(s), 1 warning(s), 99.40 % complete

Compiling verilog library 'xsdbs_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 99.70 % complete

Compiling verilog library 'zynq_ultra_ps_e_vip_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 100.00 % complete

***********************************************************************************************************************
*                                                 COMPILATION SUMMARY                                                 *
*                                                                                                                     *
*  Simulator used: modelsim                                                                                           *
*  Compiled on: Mon Apr  1 22:19:25 2024                                                                              *
*                                                                                                                     *
***********************************************************************************************************************
*  Library                                | Language |          Mapped Library Name           | Error(s) | Warning(s) *
*---------------------------------------------------------------------------------------------------------------------*
*  secureip                               | verilog  | secureip                               | 2        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | vhdl     | unisim                                 | 3        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | vhdl     | unimacro                               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | vhdl     | unifast                                | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | verilog  | unisims_ver                            | 4        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | verilog  | unimacro_ver                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | verilog  | unifast_ver                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  simprim                                | verilog  | simprims_ver                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | vhdl     | xpm                                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | verilog  | xpm                                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xilinx_vip                             | verilog  | xilinx_vip                             | 0        | 47         *
*---------------------------------------------------------------------------------------------------------------------*
*  ahblite_axi_bridge_v3_0_13             | vhdl     | ahblite_axi_bridge_v3_0_13             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  av_pat_gen_v1_0_0                      | verilog  | av_pat_gen_v1_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_infrastructure_v1_1_0             | verilog  | axis_infrastructure_v1_1_0             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v1_1_15          | verilog  | axis_protocol_checker_v1_1_15          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v1_2_1           | verilog  | axis_protocol_checker_v1_2_1           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ahblite_bridge_v3_0_13             | vhdl     | axi_ahblite_bridge_v3_0_13             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_amm_bridge_v1_0_5                  | verilog  | axi_amm_bridge_v1_0_5                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_chip2chip_v5_0_1                   | verilog  | axi_chip2chip_v5_0_1                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_infrastructure_v1_1_0              | verilog  | axi_infrastructure_v1_1_0              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_jtag_v1_0_0                        | verilog  | axi_jtag_v1_0_0                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0_4                   | vhdl     | axi_lite_ipif_v3_0_4                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie3_v3_0_5                       | verilog  | axi_pcie3_v3_0_5                       | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_perf_mon_v5_0_17                   | verilog  | axi_perf_mon_v5_0_17                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_3_6                     | verilog  | blk_mem_gen_v8_3_6                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_4_1                     | verilog  | blk_mem_gen_v8_4_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | vhdl     | bsip_v1_1_0                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | verilog  | bsip_v1_1_0                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_mux_v1_0_0                          | verilog  | bs_mux_v1_0_0                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_switch_v1_0_0                       | verilog  | bs_switch_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_vip_v1_0_0                         | verilog  | clk_vip_v1_0_0                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_3_2                     | verilog  | cmac_usplus_v2_3_2                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_4_1                     | verilog  | cmac_usplus_v2_4_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_3_1                            | verilog  | cmac_v2_3_1                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  compact_gt_v1_0_1                      | vhdl     | compact_gt_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dist_mem_gen_v8_0_12                   | verilog  | dist_mem_gen_v8_0_12                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ecc_v2_0_12                            | verilog  | ecc_v2_0_12                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  emc_common_v3_0_5                      | vhdl     | emc_common_v3_0_5                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v1_0_1               | vhdl     | ethernet_1_10_25g_v1_0_1               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v1_0_1               | verilog  | ethernet_1_10_25g_v1_0_1               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_0_6                 | vhdl     | fifo_generator_v13_0_6                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | vhdl     | fifo_generator_v13_1_4                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | verilog  | fifo_generator_v13_1_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_1                 | vhdl     | fifo_generator_v13_2_1                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_1                 | verilog  | fifo_generator_v13_2_1                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fit_timer_v2_0_8                       | vhdl     | fit_timer_v2_0_8                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  generic_baseblocks_v2_1_0              | verilog  | generic_baseblocks_v2_1_0              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gigantic_mux                           | verilog  | gigantic_mux                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_2           | vhdl     | gig_ethernet_pcs_pma_v16_1_2           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_2           | verilog  | gig_ethernet_pcs_pma_v16_1_2           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gmii_to_rgmii_v4_0_5                   | vhdl     | gmii_to_rgmii_v4_0_5                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_5_4             | verilog  | gtwizard_ultrascale_v1_5_4             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_6_8             | verilog  | gtwizard_ultrascale_v1_6_8             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_7_2             | verilog  | gtwizard_ultrascale_v1_7_2             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hbm_v1_0_0                             | verilog  | hbm_v1_0_0                             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_v1_0_2                   | verilog  | hdcp22_cipher_v1_0_2                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_rng_v1_0_1                      | verilog  | hdcp22_rng_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_keymngmt_blk_v1_0_0               | verilog  | hdcp_keymngmt_blk_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_v1_0_3                            | verilog  | hdcp_v1_0_3                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_2_3         | verilog  | high_speed_selectio_wiz_v3_2_3         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ibert_lib_v1_0_4                       | verilog  | ibert_lib_v1_0_4                       | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  interlaken_v2_3_1                      | verilog  | interlaken_v2_3_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  in_system_ibert_v1_0_5                 | verilog  | in_system_ibert_v1_0_5                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_1_3                        | vhdl     | iomodule_v3_1_3                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204c_v2_0_1                        | verilog  | jesd204c_v2_0_1                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204_v7_2_1                         | verilog  | jesd204_v7_2_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  jtag_axi                               | verilog  | jtag_axi                               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_cdc_v1_0_2                         | vhdl     | lib_cdc_v1_0_2                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_pkg_v1_0_2                         | vhdl     | lib_pkg_v1_0_2                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0_14              | vhdl     | lmb_bram_if_cntlr_v4_0_14              | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0_9                         | vhdl     | lmb_v10_v3_0_9                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ltlib_v1_0_0                           | verilog  | ltlib_v1_0_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v1_0_0                      | verilog  | lut_buffer_v1_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v2_0_0                      | verilog  | lut_buffer_v2_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v2_3_1                      | verilog  | l_ethernet_v2_3_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v10_0_5                     | vhdl     | microblaze_v10_0_5                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v9_5_4                      | vhdl     | microblaze_v9_5_4                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mii_to_rmii_v2_0_17                    | vhdl     | mii_to_rmii_v2_0_17                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_rx_ctrl_v1_0_7               | verilog  | mipi_csi2_rx_ctrl_v1_0_7               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_tx_ctrl_v1_0_3               | verilog  | mipi_csi2_tx_ctrl_v1_0_3               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dphy_v4_0_1                       | verilog  | mipi_dphy_v4_0_1                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dsi_tx_ctrl_v1_0_5                | verilog  | mipi_dsi_tx_ctrl_v1_0_5                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mutex_v2_1_8                           | vhdl     | mutex_v2_1_8                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  oddr_v1_0_0                            | verilog  | oddr_v1_0_0                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_9                           | vhdl     | pci32_v5_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_9                           | verilog  | pci32_v5_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_9                           | vhdl     | pci64_v5_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_9                           | verilog  | pci64_v5_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_jtag_v1_0_0                       | verilog  | pcie_jtag_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_0_6                          | vhdl     | pc_cfr_v6_0_6                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_1_2                          | vhdl     | pc_cfr_v6_1_2                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pl4_v13_0_11                           | vhdl     | pl4_v13_0_11                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rst_vip_v1_0_0                         | verilog  | rst_vip_v1_0_0                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  smartconnect_v1_0                      | verilog  | smartconnect_v1_0                      | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_ultra_v3_1_6                       | verilog  | sem_ultra_v3_1_6                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_v4_1_10                            | verilog  | sem_v4_1_10                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  system_cache_v4_0_3                    | vhdl     | system_cache_v4_0_3                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gpplte_v3_0_6             | vhdl     | tcc_decoder_3gpplte_v3_0_6             | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_mac_v15_1_4                | verilog  | ten_gig_eth_mac_v15_1_4                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_pcs_pma_v6_0_11            | verilog  | ten_gig_eth_pcs_pma_v6_0_11            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | vhdl     | timer_sync_1588_v1_2_4                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | verilog  | timer_sync_1588_v1_2_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_inject_v1_0_1                      | vhdl     | tmr_inject_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_manager_v1_0_2                     | vhdl     | tmr_manager_v1_0_2                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_voter_v1_0_1                       | vhdl     | tmr_voter_v1_0_1                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_v1_0_1       | vhdl     | tsn_endpoint_ethernet_mac_v1_0_1       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_v1_0_1       | verilog  | tsn_endpoint_ethernet_mac_v1_0_1       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_0                       | vhdl     | uhdsdi_gt_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_0                       | verilog  | uhdsdi_gt_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  usxgmii_v1_0_1                         | verilog  | usxgmii_v1_0_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_idelay_ctrl_v1_0_1                | verilog  | util_idelay_ctrl_v1_0_1                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_reduced_logic_v2_0_3              | verilog  | util_reduced_logic_v2_0_3              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_vector_logic_v2_0_1               | verilog  | util_vector_logic_v2_0_1               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vfb_v1_0_9                             | verilog  | vfb_v1_0_9                             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  video_frame_crc_v1_0_0                 | verilog  | video_frame_crc_v1_0_0                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | vhdl     | vid_edid_v1_0_0                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | verilog  | vid_edid_v1_0_0                        | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_1              | vhdl     | vid_phy_controller_v2_1_1              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_1              | verilog  | vid_phy_controller_v2_1_1              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_csc_v1_0_9                           | verilog  | v_csc_v1_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v4_0_12                 | vhdl     | v_deinterlacer_v4_0_12                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v5_0_9                  | verilog  | v_deinterlacer_v5_0_9                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_demosaic_v1_0_1                      | verilog  | v_demosaic_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_0_1                     | verilog  | v_frmbuf_rd_v2_0_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_0_1                     | verilog  | v_frmbuf_wr_v2_0_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_lut_v1_0_1                     | verilog  | v_gamma_lut_v1_0_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hcresampler_v1_0_9                   | verilog  | v_hcresampler_v1_0_9                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v2_0_0                       | verilog  | v_hdmi_rx_v2_0_0                       | 0        | 51         *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v3_0_0                       | verilog  | v_hdmi_rx_v3_0_0                       | 0        | 428        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v2_0_0                       | verilog  | v_hdmi_tx_v2_0_0                       | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v3_0_0                       | verilog  | v_hdmi_tx_v3_0_0                       | 0        | 117        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hscaler_v1_0_9                       | verilog  | v_hscaler_v1_0_9                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_letterbox_v1_0_9                     | verilog  | v_letterbox_v1_0_9                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v2_0_1                           | verilog  | v_mix_v2_0_1                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_sdi_rx_vid_bridge_v2_0_0             | verilog  | v_sdi_rx_vid_bridge_v2_0_0             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_sdi_v3_0_8                     | verilog  | v_smpte_sdi_v3_0_8                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | vhdl     | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | verilog  | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | vhdl     | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | verilog  | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_v1_0_5                  | verilog  | v_smpte_uhdsdi_v1_0_5                  | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v7_0_9                           | verilog  | v_tpg_v7_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vcresampler_v1_0_9                   | verilog  | v_vcresampler_v1_0_9                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_in_axi4s_v4_0_7                  | verilog  | v_vid_in_axi4s_v4_0_7                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vscaler_v1_0_9                       | verilog  | v_vscaler_v1_0_9                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xaui_v12_3_2                           | vhdl     | xaui_v12_3_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_wrapper_v3_0_4              | vhdl     | xbip_dsp48_wrapper_v3_0_4              | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_utils_v3_0_8                      | vhdl     | xbip_utils_v3_0_8                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdma_v4_0_1                            | verilog  | xdma_v4_0_1                            | 0        | 676        *
*---------------------------------------------------------------------------------------------------------------------*
*  xhmc_v1_0_5                            | verilog  | xhmc_v1_0_5                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xil_common_vip_v1_0_0                  | verilog  | xil_common_vip_v1_0_0                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconcat_v2_1_1                        | verilog  | xlconcat_v2_1_1                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconstant_v1_1_3                      | verilog  | xlconstant_v1_1_3                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlslice_v1_0_1                         | verilog  | xlslice_v1_0_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v2_0_0                           | verilog  | xsdbm_v2_0_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v3_0_0                           | verilog  | xsdbm_v3_0_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v2_3_1                    | verilog  | xxv_ethernet_v2_3_1                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_srl_fifo_v1_0_2                    | vhdl     | lib_srl_fifo_v1_0_2                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_fifo_v1_0_10                       | vhdl     | lib_fifo_v1_0_10                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_datamover_v5_1_17                  | vhdl     | axi_datamover_v5_1_17                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  amm_axi_bridge_v1_0_1                  | verilog  | amm_axi_bridge_v1_0_1                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_0_3                  | verilog  | axi4stream_vip_v1_0_3                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_1_1                  | verilog  | axi4stream_vip_v1_1_1                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tc_v6_1_12                           | vhdl     | v_tc_v6_1_12                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_vid_out_v4_0_8                 | verilog  | v_axi4s_vid_out_v4_0_8                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4svideo_bridge_v1_0_8               | verilog  | axi4svideo_bridge_v1_0_8               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_accelerator_adapter_v2_1_12       | vhdl     | axis_accelerator_adapter_v2_1_12       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_broadcaster_v1_1_15               | verilog  | axis_broadcaster_v1_1_15               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v1_1_16                 | verilog  | axis_data_fifo_v1_1_16                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_clock_converter_v1_1_16           | verilog  | axis_clock_converter_v1_1_16           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_combiner_v1_1_14                  | verilog  | axis_combiner_v1_1_14                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_register_slice_v1_1_15            | verilog  | axis_register_slice_v1_1_15            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dwidth_converter_v1_1_14          | verilog  | axis_dwidth_converter_v1_1_14          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_interconnect_v1_1_14              | verilog  | axis_interconnect_v1_1_14              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_subset_converter_v1_1_15          | verilog  | axis_subset_converter_v1_1_15          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_switch_v1_1_15                    | verilog  | axis_switch_v1_1_15                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_apb_bridge_v3_0_13                 | vhdl     | axi_apb_bridge_v3_0_13                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_0_13                  | vhdl     | axi_bram_ctrl_v4_0_13                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sg_v4_1_8                          | vhdl     | axi_sg_v4_1_8                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_cdma_v4_1_15                       | vhdl     | axi_cdma_v4_1_15                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_clock_converter_v2_1_14            | verilog  | axi_clock_converter_v2_1_14            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_data_fifo_v2_1_14                  | verilog  | axi_data_fifo_v2_1_14                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_register_slice_v2_1_15             | verilog  | axi_register_slice_v2_1_15             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_crossbar_v2_1_16                   | verilog  | axi_crossbar_v2_1_16                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dma_v7_1_16                        | vhdl     | axi_dma_v7_1_16                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_converter_v2_1_15         | verilog  | axi_protocol_converter_v2_1_15         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dwidth_converter_v2_1_15           | verilog  | axi_dwidth_converter_v2_1_15           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_emc_v3_0_15                        | vhdl     | axi_emc_v3_0_15                        | 1        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_epc_v2_0_18                        | vhdl     | axi_epc_v2_0_18                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_bmg_v1_0_10                        | vhdl     | lib_bmg_v1_0_10                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernetlite_v3_0_13               | vhdl     | axi_ethernetlite_v3_0_13               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernet_buffer_v2_0_17            | vhdl     | axi_ethernet_buffer_v2_0_17            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_fifo_mm_s_v4_1_12                  | vhdl     | axi_fifo_mm_s_v4_1_12                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_firewall_v1_0_3                    | verilog  | axi_firewall_v1_0_3                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  interrupt_control_v3_1_4               | vhdl     | interrupt_control_v3_1_4               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_gpio_v2_0_17                       | vhdl     | axi_gpio_v2_0_17                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_hwicap_v3_0_19                     | vhdl     | axi_hwicap_v3_0_19                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_iic_v2_0_18                        | vhdl     | axi_iic_v2_0_18                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_intc_v4_1_10                       | vhdl     | axi_intc_v4_1_10                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_interconnect_v1_7_13               | verilog  | axi_interconnect_v1_7_13               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_master_burst_v2_0_7                | vhdl     | axi_master_burst_v2_0_7                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_msg_v1_0_1                         | vhdl     | axi_msg_v1_0_1                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mcdma_v1_0_1                       | vhdl     | axi_mcdma_v1_0_1                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mm2s_mapper_v1_1_14                | verilog  | axi_mm2s_mapper_v1_1_14                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mmu_v2_1_13                        | verilog  | axi_mmu_v2_1_13                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_8_7                        | vhdl     | axi_pcie_v2_8_7                        | 0        | 7          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_8_7                        | verilog  | axi_pcie_v2_8_7                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v1_1_16           | verilog  | axi_protocol_checker_v1_1_16           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v2_0_1            | verilog  | axi_protocol_checker_v2_0_1            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_quad_spi_v3_2_14                   | vhdl     | axi_quad_spi_v3_2_14                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_19                        | vhdl     | axi_tft_v2_0_19                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_19                        | verilog  | axi_tft_v2_0_19                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timebase_wdt_v3_0_7                | vhdl     | axi_timebase_wdt_v3_0_7                | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timer_v2_0_17                      | vhdl     | axi_timer_v2_0_17                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_16                | vhdl     | axi_traffic_gen_v2_0_16                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_16                | verilog  | axi_traffic_gen_v2_0_16                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_1                 | vhdl     | axi_traffic_gen_v3_0_1                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_1                 | verilog  | axi_traffic_gen_v3_0_1                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uart16550_v2_0_17                  | vhdl     | axi_uart16550_v2_0_17                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uartlite_v2_0_19                   | vhdl     | axi_uartlite_v2_0_19                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_16                | vhdl     | axi_usb2_device_v5_0_16                | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_16                | verilog  | axi_usb2_device_v5_0_16                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_utils_v2_0_4                       | vhdl     | axi_utils_v2_0_4                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_3                        | vhdl     | axi_vdma_v6_3_3                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_3                        | verilog  | axi_vdma_v6_3_3                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_pipe_v3_0_4                       | vhdl     | xbip_pipe_v3_0_4                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_addsub_v3_0_4               | vhdl     | xbip_dsp48_addsub_v3_0_4               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_addsub_v3_0_4                     | vhdl     | xbip_addsub_v3_0_4                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_reg_fd_v12_0_4                       | vhdl     | c_reg_fd_v12_0_4                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_addsub_v12_0_11                      | vhdl     | c_addsub_v12_0_11                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vfifo_ctrl_v2_0_17                 | vhdl     | axi_vfifo_ctrl_v2_0_17                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_0_4                         | verilog  | axi_vip_v1_0_4                         | 0        | 47         *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_1_1                         | verilog  | axi_vip_v1_1_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  canfd_v1_0_8                           | verilog  | canfd_v1_0_8                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  can_v5_0_18                            | vhdl     | can_v5_0_18                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cic_compiler_v4_0_12                   | vhdl     | cic_compiler_v4_0_12                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_bram18k_v3_0_4                    | vhdl     | xbip_bram18k_v3_0_4                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mult_gen_v12_0_13                      | vhdl     | mult_gen_v12_0_13                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmpy_v6_0_14                           | vhdl     | cmpy_v6_0_14                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bit_v12_0_4                      | vhdl     | c_mux_bit_v12_0_4                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_shift_ram_v12_0_11                   | vhdl     | c_shift_ram_v12_0_11                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bus_v12_0_4                      | vhdl     | c_mux_bus_v12_0_4                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_gate_bit_v12_0_4                     | vhdl     | c_gate_bit_v12_0_4                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_counter_v3_0_4                    | vhdl     | xbip_counter_v3_0_4                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_counter_binary_v12_0_11              | vhdl     | c_counter_binary_v12_0_11              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_compare_v12_0_4                      | vhdl     | c_compare_v12_0_4                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  convolution_v9_0_12                    | vhdl     | convolution_v9_0_12                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cordic_v6_0_13                         | vhdl     | cordic_v6_0_13                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_8_1                            | vhdl     | cpri_v8_8_1                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_8_1                            | verilog  | cpri_v8_8_1                            | 0        | 7          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_acc_v3_0_4                  | vhdl     | xbip_dsp48_acc_v3_0_4                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_accum_v3_0_4                      | vhdl     | xbip_accum_v3_0_4                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_accum_v12_0_11                       | vhdl     | c_accum_v12_0_11                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multadd_v3_0_4              | vhdl     | xbip_dsp48_multadd_v3_0_4              | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dds_compiler_v6_0_15                   | vhdl     | dds_compiler_v6_0_15                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_0_14                            | vhdl     | dft_v4_0_14                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_7                     | vhdl     | displayport_v7_0_7                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_7                     | verilog  | displayport_v7_0_7                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_mult_v3_0_4                 | vhdl     | xbip_dsp48_mult_v3_0_4                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_0_14                 | vhdl     | floating_point_v7_0_14                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  div_gen_v5_1_12                        | vhdl     | div_gen_v5_1_12                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v5_2_4                    | vhdl     | fir_compiler_v5_2_4                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  duc_ddc_compiler_v3_0_13               | vhdl     | duc_ddc_compiler_v3_0_13               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fc32_rs_fec_v1_0_5                     | verilog  | fc32_rs_fec_v1_0_5                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_0_0                   | verilog  | fec_5g_common_v1_0_0                   | 0        | 9          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v7_2_10                   | vhdl     | fir_compiler_v7_2_10                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  flexo_100g_rs_fec_v1_0_5               | verilog  | flexo_100g_rs_fec_v1_0_5               | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_1_5                  | vhdl     | floating_point_v7_1_5                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_encoder_v2_2_4                 | vhdl     | g709_rs_encoder_v2_2_4                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_toolbox_v9_0_4                      | vhdl     | rs_toolbox_v9_0_4                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_decoder_v2_2_5                 | vhdl     | g709_rs_decoder_v2_2_5                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_fec_v2_3_1                        | vhdl     | g709_fec_v2_3_1                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i4_v1_0_14                   | vhdl     | g975_efec_i4_v1_0_14                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i7_v2_0_16                   | vhdl     | g975_efec_i7_v2_0_16                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_200g_rs_fec_v1_0_1           | verilog  | ieee802d3_200g_rs_fec_v1_0_1           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_25g_rs_fec_v1_0_7            | verilog  | ieee802d3_25g_rs_fec_v1_0_7            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_400g_rs_fec_v1_0_1           | verilog  | ieee802d3_400g_rs_fec_v1_0_1           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v1_0_7            | verilog  | ieee802d3_50g_rs_fec_v1_0_7            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v1_0_11               | verilog  | ieee802d3_rs_fec_v1_0_11               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ldpc_v1_0_1                            | verilog  | ldpc_v1_0_1                            | 0        | 252        *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_channel_estimator_v2_0_14     | vhdl     | lte_3gpp_channel_estimator_v2_0_14     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_decoder_v3_0_13          | vhdl     | lte_3gpp_mimo_decoder_v3_0_13          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_encoder_v4_0_12          | vhdl     | lte_3gpp_mimo_encoder_v4_0_12          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpplte_v4_0_13            | vhdl     | tcc_encoder_3gpplte_v4_0_13            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_dl_channel_encoder_v3_0_13         | vhdl     | lte_dl_channel_encoder_v3_0_13         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v7_2_6                            | vhdl     | xfft_v7_2_6                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_0_15                        | vhdl     | lte_fft_v2_0_15                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multacc_v3_0_4              | vhdl     | xbip_dsp48_multacc_v3_0_4              | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_pucch_receiver_v2_0_13             | vhdl     | lte_pucch_receiver_v2_0_13             | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_multadd_v3_0_11                   | vhdl     | xbip_multadd_v3_0_11                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_rach_detector_v3_1_1               | vhdl     | lte_rach_detector_v3_1_1               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_ul_channel_decoder_v4_0_13         | vhdl     | lte_ul_channel_decoder_v4_0_13         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mailbox_v2_1_8                         | vhdl     | mailbox_v2_1_8                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2_12                            | vhdl     | mdm_v3_2_12                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_0                          | vhdl     | iomodule_v3_0                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0                 | vhdl     | lmb_bram_if_cntlr_v4_0                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0                           | vhdl     | lmb_v10_v3_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0                     | vhdl     | axi_lite_ipif_v3_0                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2                               | vhdl     | mdm_v3_2                               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_mcs_v2_3_6                  | vhdl     | microblaze_mcs_v2_3_6                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  prc_v1_2_1                             | vhdl     | prc_v1_2_1                             | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  processing_system7_vip_v1_0_3          | verilog  | processing_system7_vip_v1_0_3          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  proc_sys_reset_v5_0_12                 | vhdl     | proc_sys_reset_v5_0_12                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_decoupler_v1_0_5                    | vhdl     | pr_decoupler_v1_0_5                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  quadsgmii_v3_4_2                       | vhdl     | quadsgmii_v3_4_2                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_decoder_v9_0_13                     | vhdl     | rs_decoder_v9_0_13                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_encoder_v9_0_12                     | vhdl     | rs_encoder_v9_0_12                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_2                           | vhdl     | rxaui_v4_4_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_2                           | verilog  | rxaui_v4_4_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  sid_v8_0_11                            | vhdl     | sid_v8_0_11                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  spdif_v2_0_18                          | vhdl     | spdif_v2_0_18                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_2                       | vhdl     | srio_gen2_v4_1_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_2                       | verilog  | srio_gen2_v4_1_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_4                 | vhdl     | switch_core_top_v1_0_4                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_4                 | verilog  | switch_core_top_v1_0_4                 | 0        | 25         *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gppmm_v2_0_15             | vhdl     | tcc_decoder_3gppmm_v2_0_15             | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpp_v5_0_12               | vhdl     | tcc_encoder_3gpp_v5_0_12               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_comparator_v1_0_1                  | vhdl     | tmr_comparator_v1_0_1                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_sem_v1_0_3                         | vhdl     | tmr_sem_v1_0_3                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_10          | vhdl     | tri_mode_ethernet_mac_v9_0_10          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_10          | verilog  | tri_mode_ethernet_mac_v9_0_10          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_2                       | vhdl     | tsn_temac_v1_0_2                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_2                       | verilog  | tsn_temac_v1_0_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  videoaxi4s_bridge_v1_0_5               | verilog  | videoaxi4s_bridge_v1_0_5               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  viterbi_v9_1_8                         | vhdl     | viterbi_v9_1_8                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ccm_v6_0_14                          | vhdl     | v_ccm_v6_0_14                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cfa_v7_0_13                          | vhdl     | v_cfa_v7_0_13                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cresample_v4_0_13                    | vhdl     | v_cresample_v4_0_13                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_8                 | vhdl     | v_dual_splitter_v1_0_8                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_8                 | verilog  | v_dual_splitter_v1_0_8                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_enhance_v8_0_14                      | vhdl     | v_enhance_v8_0_14                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_v7_0_14                        | vhdl     | v_gamma_v7_0_14                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_osd_v6_0_15                          | vhdl     | v_osd_v6_0_15                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_rgb2ycrcb_v7_1_12                    | vhdl     | v_rgb2ycrcb_v7_1_12                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_sdi_tx_bridge_v2_0_0             | verilog  | v_vid_sdi_tx_bridge_v2_0_0             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ycrcb2rgb_v7_1_12                    | vhdl     | v_ycrcb2rgb_v7_1_12                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_macro_v3_0_15               | vhdl     | xbip_dsp48_macro_v3_0_15               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_0_14                           | vhdl     | xfft_v9_0_14                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbs_v1_0_2                           | verilog  | xsdbs_v1_0_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_vip_v1_0_1             | verilog  | zynq_ultra_ps_e_vip_v1_0_1             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*

ERROR: [Vivado 12-5602] compile_simlib failed to compile for modelsim with error in 136 libraries (cxl_error.log)
compile_simlib: Time (s): cpu = 00:00:56 ; elapsed = 00:21:41 . Memory (MB): peak = 2035.328 ; gain = 242.469
ERROR: [Common 17-39] 'compile_simlib' failed due to earlier errors.
