{"vcs1":{"timestamp_begin":1682305402.696437551, "rt":1.35, "ut":0.27, "st":0.12}}
{"vcselab":{"timestamp_begin":1682305404.086445824, "rt":1.53, "ut":0.22, "st":0.22}}
{"link":{"timestamp_begin":1682305405.638108709, "rt":2.07, "ut":0.07, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682305402.397167768}
{"VCS_COMP_START_TIME": 1682305402.397167768}
{"VCS_COMP_END_TIME": 1682305408.889224019}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341320}}
{"stitch_vcselab": {"peak_mem": 238984}}
