# RISCV-processor-design

This project has included a general modified version of RISCV pipelined processor and a version for Tower of Hanoi simulation. 

The RISCV code is written in SystemVerilog and tested using test files in ModelSim. 
