// Seed: 4131488470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output tri0 id_5;
  output wire id_4;
  inout tri id_3;
  assign module_1._id_3 = 0;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1'b0;
  struct {
    logic id_6;
    logic id_7;
  }
      id_8, id_9, id_10;
  wire id_11;
  assign id_5 = 1;
  assign id_8.id_7 = id_8.id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd76,
    parameter id_3 = 32'd69
) (
    input tri _id_0,
    output supply1 id_1,
    output wor id_2,
    input tri1 _id_3,
    output tri0 id_4,
    output uwire id_5,
    input wand id_6,
    output tri id_7,
    output supply1 id_8,
    output supply0 id_9
);
  wire [{  id_0  *  1  ,  id_3  ,  1  } : 1] id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  parameter id_12 = 1;
endmodule
