Fitter report for MyDE0_Nano
Sat Mar 05 18:09:20 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Mar 05 18:09:20 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; MyDE0_Nano                                  ;
; Top-level Entity Name              ; MyDE0_Nano                                  ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,732 / 22,320 ( 8 % )                      ;
;     Total combinational functions  ; 1,063 / 22,320 ( 5 % )                      ;
;     Dedicated logic registers      ; 1,379 / 22,320 ( 6 % )                      ;
; Total registers                    ; 1379                                        ;
; Total pins                         ; 154 / 154 ( 100 % )                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 458,752 / 608,256 ( 75 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.0%      ;
;     Processor 3            ;   2.8%      ;
;     Processor 4            ;   2.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2921 ) ; 0.00 % ( 0 / 2921 )        ; 0.00 % ( 0 / 2921 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2921 ) ; 0.00 % ( 0 / 2921 )        ; 0.00 % ( 0 / 2921 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1022 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 218 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1681 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,732 / 22,320 ( 8 % )     ;
;     -- Combinational with no register       ; 353                        ;
;     -- Register only                        ; 669                        ;
;     -- Combinational with a register        ; 710                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 498                        ;
;     -- 3 input functions                    ; 340                        ;
;     -- <=2 input functions                  ; 225                        ;
;     -- Register only                        ; 669                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 960                        ;
;     -- arithmetic mode                      ; 103                        ;
;                                             ;                            ;
; Total registers*                            ; 1,379 / 23,018 ( 6 % )     ;
;     -- Dedicated logic registers            ; 1,379 / 22,320 ( 6 % )     ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 154 / 1,395 ( 11 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 154 / 154 ( 100 % )        ;
;     -- Clock pins                           ; 8 / 7 ( 114 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 56 / 66 ( 85 % )           ;
; Total block memory bits                     ; 458,752 / 608,256 ( 75 % ) ;
; Total block memory implementation bits      ; 516,096 / 608,256 ( 85 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global signals                              ; 9                          ;
;     -- Global clocks                        ; 9 / 20 ( 45 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 2.6% / 2.2% / 3.3%         ;
; Peak interconnect usage (total/H/V)         ; 12.6% / 9.8% / 16.5%       ;
; Maximum fan-out                             ; 780                        ;
; Highest non-global fan-out                  ; 195                        ;
; Total fan-out                               ; 9849                       ;
; Average fan-out                             ; 2.89                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                 ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                   ; Low                            ; Low                            ;
;                                             ;                     ;                       ;                                ;                                ;
; Total logic elements                        ; 389 / 22320 ( 2 % ) ; 152 / 22320 ( < 1 % ) ; 1191 / 22320 ( 5 % )           ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 161                 ; 61                    ; 131                            ; 0                              ;
;     -- Register only                        ; 19                  ; 25                    ; 625                            ; 0                              ;
;     -- Combinational with a register        ; 209                 ; 66                    ; 435                            ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 192                 ; 54                    ; 252                            ; 0                              ;
;     -- 3 input functions                    ; 130                 ; 36                    ; 174                            ; 0                              ;
;     -- <=2 input functions                  ; 48                  ; 37                    ; 140                            ; 0                              ;
;     -- Register only                        ; 19                  ; 25                    ; 625                            ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Logic elements by mode                      ;                     ;                       ;                                ;                                ;
;     -- normal mode                          ; 367                 ; 119                   ; 474                            ; 0                              ;
;     -- arithmetic mode                      ; 3                   ; 8                     ; 92                             ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Total registers                             ; 228                 ; 91                    ; 1060                           ; 0                              ;
;     -- Dedicated logic registers            ; 228 / 22320 ( 1 % ) ; 91 / 22320 ( < 1 % )  ; 1060 / 22320 ( 5 % )           ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                     ; 0                              ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 37 / 1395 ( 3 % )   ; 13 / 1395 ( < 1 % )   ; 108 / 1395 ( 8 % )             ; 0 / 1395 ( 0 % )               ;
;                                             ;                     ;                       ;                                ;                                ;
; Virtual pins                                ; 0                   ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 154                 ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 0                   ; 0                     ; 458752                         ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                     ; 516096                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 0 / 66 ( 0 % )      ; 0 / 66 ( 0 % )        ; 56 / 66 ( 84 % )               ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 8 / 24 ( 33 % )     ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                       ;                                ;                                ;
; Connections                                 ;                     ;                       ;                                ;                                ;
;     -- Input Connections                    ; 99                  ; 134                   ; 1522                           ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 100                   ; 1144                           ; 0                              ;
;     -- Output Connections                   ; 1510                ; 211                   ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 211                   ; 0                              ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Internal Connections                        ;                     ;                       ;                                ;                                ;
;     -- Total Connections                    ; 3478                ; 922                   ; 7132                           ; 0                              ;
;     -- Registered Connections               ; 757                 ; 671                   ; 4422                           ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; External Connections                        ;                     ;                       ;                                ;                                ;
;     -- Top                                  ; 196                 ; 123                   ; 1290                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 123                 ; 20                    ; 202                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1290                ; 202                   ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                     ; 0                              ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Partition Interface                         ;                     ;                       ;                                ;                                ;
;     -- Input Ports                          ; 20                  ; 45                    ; 237                            ; 0                              ;
;     -- Output Ports                         ; 40                  ; 62                    ; 127                            ; 0                              ;
;     -- Bidir Ports                          ; 98                  ; 0                     ; 0                              ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Registered Ports                            ;                     ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                   ; 4                     ; 55                             ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 29                    ; 113                            ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Port Connectivity                           ;                     ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                     ; 131                            ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 28                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                     ; 13                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 25                    ; 60                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 30                    ; 74                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 29                    ; 115                            ; 0                              ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_SDAT        ; A9    ; 7        ; 25           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; CLOCK_50        ; R8    ; 3        ; 27           ; 0            ; 21           ; 785                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; EPCS_DATA0      ; H2    ; 1        ; 0            ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_PI_IN[0] ; A8    ; 8        ; 25           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_PI_IN[1] ; B8    ; 8        ; 25           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_1_IN[0]    ; T9    ; 4        ; 27           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_1_IN[1]    ; R9    ; 4        ; 27           ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_2_IN[0]    ; E15   ; 6        ; 53           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_2_IN[1]    ; E16   ; 6        ; 53           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_2_IN[2]    ; M16   ; 5        ; 53           ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; G_SENSOR_INT    ; M2    ; 2        ; 0            ; 16           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]          ; J15   ; 5        ; 53           ; 14           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[1]          ; E1    ; 1        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[0]           ; M1    ; 2        ; 0            ; 16           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[1]           ; T8    ; 3        ; 27           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[2]           ; B9    ; 7        ; 25           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[3]           ; M15   ; 5        ; 53           ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CS_N      ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SADDR     ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SCLK      ; B14   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; M7    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; L1    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; P6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; R6    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; T5    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; L2    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; C2    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_ASDO     ; C1    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_DCLK     ; H1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_NCSO     ; D2    ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; G_SENSOR_CS_N ; G5    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; I2C_SCLK      ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]        ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]        ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]        ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]        ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]        ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]        ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]        ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]        ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; DRAM_DQ[0]    ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[10]   ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[11]   ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[12]   ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[13]   ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[14]   ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[15]   ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[1]    ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[2]    ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[3]    ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[4]    ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[5]    ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[6]    ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[7]    ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[8]    ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[9]    ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[0]  ; D3    ; 8        ; 1            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[10] ; B6    ; 8        ; 16           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[11] ; A6    ; 8        ; 16           ; 34           ; 0            ; 38                    ; 0                  ; yes    ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[12] ; B7    ; 8        ; 18           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[13] ; D6    ; 8        ; 9            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; GPIO_0_PI[9]~input  ;
; GPIO_0_PI[14] ; A7    ; 8        ; 20           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[15] ; C6    ; 8        ; 18           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[16] ; C8    ; 8        ; 23           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[17] ; E6    ; 8        ; 14           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[18] ; E7    ; 8        ; 16           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[19] ; D8    ; 8        ; 23           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[1]  ; C3    ; 8        ; 1            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[20] ; E8    ; 8        ; 20           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[21] ; F8    ; 8        ; 20           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[22] ; F9    ; 7        ; 34           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[23] ; E9    ; 7        ; 29           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[24] ; C9    ; 7        ; 31           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[25] ; D9    ; 7        ; 31           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[26] ; E11   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[27] ; E10   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[28] ; C11   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[29] ; B11   ; 7        ; 40           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[2]  ; A2    ; 8        ; 7            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[30] ; A12   ; 7        ; 43           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[31] ; D11   ; 7        ; 51           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[32] ; D12   ; 7        ; 51           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[33] ; B12   ; 7        ; 43           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[3]  ; A3    ; 8        ; 7            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[4]  ; B3    ; 8        ; 3            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[5]  ; B4    ; 8        ; 7            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[6]  ; A4    ; 8        ; 9            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[7]  ; B5    ; 8        ; 11           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[8]  ; A5    ; 8        ; 14           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0_PI[9]  ; D5    ; 8        ; 5            ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[0]     ; F13   ; 6        ; 53           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[10]    ; P11   ; 4        ; 38           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[11]    ; R10   ; 4        ; 34           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[12]    ; N12   ; 4        ; 47           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[13]    ; P9    ; 4        ; 38           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[14]    ; N9    ; 4        ; 29           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[15]    ; N11   ; 4        ; 43           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[16]    ; L16   ; 5        ; 53           ; 11           ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[17]    ; K16   ; 5        ; 53           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[18]    ; R16   ; 5        ; 53           ; 8            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[19]    ; L15   ; 5        ; 53           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[1]     ; T15   ; 4        ; 45           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[20]    ; P15   ; 5        ; 53           ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[21]    ; P16   ; 5        ; 53           ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[22]    ; R14   ; 4        ; 49           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[23]    ; N16   ; 5        ; 53           ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[24]    ; N15   ; 5        ; 53           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[25]    ; P14   ; 4        ; 49           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[26]    ; L14   ; 5        ; 53           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[27]    ; N14   ; 5        ; 53           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[28]    ; M10   ; 4        ; 43           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[29]    ; L13   ; 5        ; 53           ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[2]     ; T14   ; 4        ; 45           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[30]    ; J16   ; 5        ; 53           ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[31]    ; K15   ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[32]    ; J13   ; 5        ; 53           ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[33]    ; J14   ; 5        ; 53           ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[3]     ; T13   ; 4        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[4]     ; R13   ; 4        ; 40           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[5]     ; T12   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[6]     ; R12   ; 4        ; 36           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[7]     ; T11   ; 4        ; 36           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[8]     ; T10   ; 4        ; 34           ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[9]     ; R11   ; 4        ; 34           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[0]     ; A14   ; 7        ; 47           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[10]    ; F14   ; 6        ; 53           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[11]    ; G16   ; 6        ; 53           ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[12]    ; G15   ; 6        ; 53           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[1]     ; B16   ; 6        ; 53           ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[2]     ; C14   ; 7        ; 51           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[3]     ; C16   ; 6        ; 53           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[4]     ; C15   ; 6        ; 53           ; 30           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[5]     ; D16   ; 6        ; 53           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[6]     ; D15   ; 6        ; 53           ; 26           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[7]     ; D14   ; 7        ; 51           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[8]     ; F15   ; 6        ; 53           ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_2[9]     ; F16   ; 6        ; 53           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; I2C_SDAT      ; F1    ; 1        ; 0            ; 23           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; Use as regular IO      ; EPCS_ASDO           ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; Use as regular IO      ; EPCS_NCSO           ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; Use as regular IO      ; EPCS_DCLK           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; Use as regular IO      ; EPCS_DATA0          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                                      ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                                      ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                                      ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                                      ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                                      ; -                      ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO      ; GPIO_1[30]          ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO      ; KEY[0]              ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO      ; GPIO_2[11]          ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO      ; GPIO_2[12]          ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin ; GPIO_2[9]           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                       ; Use as regular IO      ; GPIO_2[8]           ; Dual Purpose Pin          ;
; D16      ;                                          ; Use as regular IO      ; GPIO_2[5]           ; Dual Purpose Pin          ;
; D15      ; PADD23                                   ; Use as regular IO      ; GPIO_2[6]           ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO      ; GPIO_2[3]           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO      ; GPIO_0_PI[29]       ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO      ; LED[0]              ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO      ; GPIO_0_PI[22]       ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO      ; ADC_CS_N            ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO      ; ADC_SADDR           ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO      ; GPIO_0_PI[24]       ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO      ; GPIO_0_PI[25]       ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO      ; GPIO_0_PI[23]       ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO      ; GPIO_0_PI[16]       ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO      ; GPIO_0_PI[20]       ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO      ; GPIO_0_PI[21]       ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO      ; GPIO_0_PI[14]       ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO      ; GPIO_0_PI[12]       ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO      ; GPIO_0_PI[11]       ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO      ; GPIO_0_PI[10]       ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO      ; GPIO_0_PI[18]       ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO      ; GPIO_0_PI[17]       ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO      ; GPIO_0_PI[8]        ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO      ; GPIO_0_PI[7]        ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO      ; GPIO_0_PI[13]       ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO      ; GPIO_0_PI[6]        ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO      ; GPIO_0_PI[5]        ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7              ; Use as regular IO      ; GPIO_0_PI[4]        ; Dual Purpose Pin          ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ;
; 3        ; 25 / 25 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 20 / 20 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 18 / 18 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 13 / 13 ( 100 % ) ; 3.3V          ; --           ;
; 7        ; 24 / 24 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 24 / 24 ( 100 % ) ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                  ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage      ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; GPIO_0_PI[2]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; GPIO_0_PI[3]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; GPIO_0_PI[6]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; GPIO_0_PI[8]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; GPIO_0_PI[11]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; GPIO_0_PI[14]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GPIO_0_PI_IN[0]     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 209        ; 7        ; ADC_SDAT            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 198        ; 7        ; ADC_CS_N            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 188        ; 7        ; LED[3]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; GPIO_0_PI[30]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; LED[1]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; GPIO_2[0]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 191        ; 7        ; LED[0]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LED[6]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; GPIO_0_PI[4]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; GPIO_0_PI[5]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; GPIO_0_PI[7]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; GPIO_0_PI[10]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; GPIO_0_PI[12]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GPIO_0_PI_IN[1]     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 210        ; 7        ; SW[2]               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 199        ; 7        ; ADC_SADDR           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 189        ; 7        ; GPIO_0_PI[29]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; GPIO_0_PI[33]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; LED[2]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; ADC_SCLK            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; GPIO_2[1]           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 7          ; 1        ; EPCS_ASDO           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; C2       ; 6          ; 1        ; DRAM_WE_N           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; GPIO_0_PI[1]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; GPIO_0_PI[15]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; GPIO_0_PI[16]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 200        ; 7        ; GPIO_0_PI[24]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; GPIO_0_PI[28]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; GPIO_2[2]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 174        ; 6        ; GPIO_2[4]           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 173        ; 6        ; GPIO_2[3]           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 10         ; 1        ; LED[4]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; EPCS_NCSO           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; D3       ; 246        ; 8        ; GPIO_0_PI[0]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; GPIO_0_PI[9]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; GPIO_0_PI[13]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; GPIO_0_PI[19]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; GPIO_0_PI[25]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; GPIO_0_PI[31]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; GPIO_0_PI[32]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; GPIO_2[7]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 170        ; 6        ; GPIO_2[6]           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 169        ; 6        ; GPIO_2[5]           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 26         ; 1        ; KEY[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; GPIO_0_PI[17]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; GPIO_0_PI[18]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 218        ; 8        ; GPIO_0_PI[20]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; GPIO_0_PI[23]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 184        ; 7        ; GPIO_0_PI[27]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 183        ; 7        ; GPIO_0_PI[26]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GPIO_2_IN[0]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 150        ; 6        ; GPIO_2_IN[1]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 14         ; 1        ; I2C_SDAT            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 13         ; 1        ; I2C_SCLK            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 8          ; 1        ; LED[5]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; GPIO_0_PI[21]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; GPIO_0_PI[22]       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; GPIO_1[0]           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; GPIO_2[10]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 163        ; 6        ; GPIO_2[8]           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 162        ; 6        ; GPIO_2[9]           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 16         ; 1        ; DRAM_DQ[1]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; DRAM_DQ[0]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; G_SENSOR_CS_N       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; GPIO_2[12]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 159        ; 6        ; GPIO_2[11]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 17         ; 1        ; EPCS_DCLK           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H2       ; 18         ; 1        ; EPCS_DATA0          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; DRAM_DQ[6]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; DRAM_DQ[5]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; GPIO_1[32]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; GPIO_1[33]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; KEY[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; GPIO_1[30]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; DRAM_DQ[15]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; DRAM_DQ[4]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; DRAM_DQ[3]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; GPIO_1[31]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; GPIO_1[17]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; DRAM_CAS_N          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; DRAM_RAS_N          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; LED[7]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; DRAM_ADDR[12]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; DRAM_CKE            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; DRAM_DQ[2]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; GPIO_1[29]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; GPIO_1[26]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; GPIO_1[19]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; GPIO_1[16]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; SW[0]               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; G_SENSOR_INT        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; DRAM_BA[1]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; DRAM_BA[0]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; DRAM_ADDR[3]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; GPIO_1[28]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; SW[3]               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 148        ; 5        ; GPIO_2_IN[2]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 44         ; 2        ; DRAM_ADDR[11]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; DRAM_ADDR[10]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; DRAM_DQ[14]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; DRAM_ADDR[1]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; DRAM_ADDR[2]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; DRAM_ADDR[6]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; GPIO_1[14]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; GPIO_1[15]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 117        ; 4        ; GPIO_1[12]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; GPIO_1[27]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 133        ; 5        ; GPIO_1[24]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; GPIO_1[23]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; DRAM_ADDR[9]        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; DRAM_ADDR[0]        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; DRAM_DQ[13]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; DRAM_CS_N           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; DRAM_ADDR[4]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; GPIO_1[13]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; GPIO_1[10]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; GPIO_1[25]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; GPIO_1[20]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 128        ; 5        ; GPIO_1[21]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; DRAM_ADDR[8]        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; DRAM_DQ[11]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; DRAM_CLK            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; DRAM_DQ[12]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; DRAM_DQM[0]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; DRAM_DQ[7]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLOCK_50            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GPIO_1_IN[1]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 96         ; 4        ; GPIO_1[11]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; GPIO_1[9]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; GPIO_1[6]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; GPIO_1[4]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; GPIO_1[22]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; GPIO_1[18]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; DRAM_DQ[9]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; DRAM_DQ[10]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; DRAM_DQ[8]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; DRAM_DQM[1]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; DRAM_ADDR[7]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; DRAM_ADDR[5]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; SW[1]               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; GPIO_1_IN[0]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 97         ; 4        ; GPIO_1[8]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; GPIO_1[7]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; GPIO_1[5]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; GPIO_1[3]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; GPIO_1[2]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; GPIO_1[1]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; LED[0]        ; Missing drive strength ;
; LED[1]        ; Missing drive strength ;
; LED[2]        ; Missing drive strength ;
; LED[3]        ; Missing drive strength ;
; LED[4]        ; Missing drive strength ;
; LED[5]        ; Missing drive strength ;
; LED[6]        ; Missing drive strength ;
; LED[7]        ; Missing drive strength ;
; DRAM_ADDR[0]  ; Missing drive strength ;
; DRAM_ADDR[1]  ; Missing drive strength ;
; DRAM_ADDR[2]  ; Missing drive strength ;
; DRAM_ADDR[3]  ; Missing drive strength ;
; DRAM_ADDR[4]  ; Missing drive strength ;
; DRAM_ADDR[5]  ; Missing drive strength ;
; DRAM_ADDR[6]  ; Missing drive strength ;
; DRAM_ADDR[7]  ; Missing drive strength ;
; DRAM_ADDR[8]  ; Missing drive strength ;
; DRAM_ADDR[9]  ; Missing drive strength ;
; DRAM_ADDR[10] ; Missing drive strength ;
; DRAM_ADDR[11] ; Missing drive strength ;
; DRAM_ADDR[12] ; Missing drive strength ;
; DRAM_BA[0]    ; Missing drive strength ;
; DRAM_BA[1]    ; Missing drive strength ;
; DRAM_CAS_N    ; Missing drive strength ;
; DRAM_CKE      ; Missing drive strength ;
; DRAM_CLK      ; Missing drive strength ;
; DRAM_CS_N     ; Missing drive strength ;
; DRAM_DQM[0]   ; Missing drive strength ;
; DRAM_DQM[1]   ; Missing drive strength ;
; DRAM_RAS_N    ; Missing drive strength ;
; DRAM_WE_N     ; Missing drive strength ;
; EPCS_ASDO     ; Missing drive strength ;
; EPCS_DCLK     ; Missing drive strength ;
; EPCS_NCSO     ; Missing drive strength ;
; G_SENSOR_CS_N ; Missing drive strength ;
; I2C_SCLK      ; Missing drive strength ;
; ADC_CS_N      ; Missing drive strength ;
; ADC_SADDR     ; Missing drive strength ;
; ADC_SCLK      ; Missing drive strength ;
; DRAM_DQ[0]    ; Missing drive strength ;
; DRAM_DQ[1]    ; Missing drive strength ;
; DRAM_DQ[2]    ; Missing drive strength ;
; DRAM_DQ[3]    ; Missing drive strength ;
; DRAM_DQ[4]    ; Missing drive strength ;
; DRAM_DQ[5]    ; Missing drive strength ;
; DRAM_DQ[6]    ; Missing drive strength ;
; DRAM_DQ[7]    ; Missing drive strength ;
; DRAM_DQ[8]    ; Missing drive strength ;
; DRAM_DQ[9]    ; Missing drive strength ;
; DRAM_DQ[10]   ; Missing drive strength ;
; DRAM_DQ[11]   ; Missing drive strength ;
; DRAM_DQ[12]   ; Missing drive strength ;
; DRAM_DQ[13]   ; Missing drive strength ;
; DRAM_DQ[14]   ; Missing drive strength ;
; DRAM_DQ[15]   ; Missing drive strength ;
; I2C_SDAT      ; Missing drive strength ;
; GPIO_2[0]     ; Missing drive strength ;
; GPIO_2[1]     ; Missing drive strength ;
; GPIO_2[2]     ; Missing drive strength ;
; GPIO_2[3]     ; Missing drive strength ;
; GPIO_2[4]     ; Missing drive strength ;
; GPIO_2[5]     ; Missing drive strength ;
; GPIO_2[6]     ; Missing drive strength ;
; GPIO_2[7]     ; Missing drive strength ;
; GPIO_2[8]     ; Missing drive strength ;
; GPIO_2[9]     ; Missing drive strength ;
; GPIO_2[10]    ; Missing drive strength ;
; GPIO_2[11]    ; Missing drive strength ;
; GPIO_2[12]    ; Missing drive strength ;
; GPIO_0_PI[0]  ; Missing drive strength ;
; GPIO_0_PI[1]  ; Missing drive strength ;
; GPIO_0_PI[2]  ; Missing drive strength ;
; GPIO_0_PI[3]  ; Missing drive strength ;
; GPIO_0_PI[4]  ; Missing drive strength ;
; GPIO_0_PI[5]  ; Missing drive strength ;
; GPIO_0_PI[6]  ; Missing drive strength ;
; GPIO_0_PI[7]  ; Missing drive strength ;
; GPIO_0_PI[8]  ; Missing drive strength ;
; GPIO_0_PI[10] ; Missing drive strength ;
; GPIO_0_PI[12] ; Missing drive strength ;
; GPIO_0_PI[14] ; Missing drive strength ;
; GPIO_0_PI[16] ; Missing drive strength ;
; GPIO_0_PI[17] ; Missing drive strength ;
; GPIO_0_PI[18] ; Missing drive strength ;
; GPIO_0_PI[19] ; Missing drive strength ;
; GPIO_0_PI[20] ; Missing drive strength ;
; GPIO_0_PI[21] ; Missing drive strength ;
; GPIO_0_PI[22] ; Missing drive strength ;
; GPIO_0_PI[23] ; Missing drive strength ;
; GPIO_0_PI[24] ; Missing drive strength ;
; GPIO_0_PI[25] ; Missing drive strength ;
; GPIO_0_PI[26] ; Missing drive strength ;
; GPIO_0_PI[27] ; Missing drive strength ;
; GPIO_0_PI[28] ; Missing drive strength ;
; GPIO_0_PI[29] ; Missing drive strength ;
; GPIO_0_PI[30] ; Missing drive strength ;
; GPIO_0_PI[31] ; Missing drive strength ;
; GPIO_0_PI[32] ; Missing drive strength ;
; GPIO_0_PI[33] ; Missing drive strength ;
; GPIO_1[0]     ; Missing drive strength ;
; GPIO_1[1]     ; Missing drive strength ;
; GPIO_1[3]     ; Missing drive strength ;
; GPIO_1[5]     ; Missing drive strength ;
; GPIO_1[7]     ; Missing drive strength ;
; GPIO_1[9]     ; Missing drive strength ;
; GPIO_1[11]    ; Missing drive strength ;
; GPIO_1[13]    ; Missing drive strength ;
; GPIO_1[15]    ; Missing drive strength ;
; GPIO_1[17]    ; Missing drive strength ;
; GPIO_1[18]    ; Missing drive strength ;
; GPIO_1[19]    ; Missing drive strength ;
; GPIO_1[20]    ; Missing drive strength ;
; GPIO_1[21]    ; Missing drive strength ;
; GPIO_1[22]    ; Missing drive strength ;
; GPIO_1[23]    ; Missing drive strength ;
; GPIO_1[24]    ; Missing drive strength ;
; GPIO_1[25]    ; Missing drive strength ;
; GPIO_1[26]    ; Missing drive strength ;
; GPIO_1[27]    ; Missing drive strength ;
; GPIO_1[28]    ; Missing drive strength ;
; GPIO_1[29]    ; Missing drive strength ;
; GPIO_1[30]    ; Missing drive strength ;
; GPIO_1[31]    ; Missing drive strength ;
; GPIO_1[32]    ; Missing drive strength ;
; GPIO_1[33]    ; Missing drive strength ;
; GPIO_0_PI[9]  ; Missing drive strength ;
; GPIO_0_PI[11] ; Missing drive strength ;
; GPIO_0_PI[13] ; Missing drive strength ;
; GPIO_0_PI[15] ; Missing drive strength ;
; GPIO_1[2]     ; Missing drive strength ;
; GPIO_1[4]     ; Missing drive strength ;
; GPIO_1[6]     ; Missing drive strength ;
; GPIO_1[8]     ; Missing drive strength ;
; GPIO_1[10]    ; Missing drive strength ;
; GPIO_1[12]    ; Missing drive strength ;
; GPIO_1[14]    ; Missing drive strength ;
; GPIO_1[16]    ; Missing drive strength ;
+---------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MyDE0_Nano                                                                                                                             ; 1732 (12)   ; 1379 (5)                  ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 154  ; 0            ; 353 (7)      ; 669 (0)           ; 710 (20)         ; |MyDE0_Nano                                                                                                                                                                                                                                                                                                                                            ; MyDE0_Nano                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 152 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (1)       ; 25 (0)            ; 66 (0)           ; |MyDE0_Nano|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 151 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 25 (0)            ; 66 (0)           ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 151 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 25 (0)            ; 66 (0)           ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 151 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 25 (3)            ; 66 (0)           ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 22 (0)            ; 66 (0)           ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (105)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (45)      ; 22 (20)           ; 66 (41)          ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1191 (114)  ; 1060 (112)                ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (2)      ; 625 (112)         ; 435 (0)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1077 (0)    ; 948 (0)                   ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (0)      ; 513 (0)           ; 435 (0)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1077 (344)  ; 948 (310)                 ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (34)     ; 513 (255)         ; 435 (55)         ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 84 (82)     ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 55 (55)           ; 28 (0)           ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (0)           ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                              ; mux_vsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ob24:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated                                                                                                                                                 ; altsyncram_ob24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 5 (5)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 116 (116)   ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 13 (13)           ; 66 (66)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 314 (1)     ; 296 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 182 (0)           ; 114 (1)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 280 (0)     ; 280 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 168 (0)           ; 112 (0)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 168 (168)   ; 168 (168)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 164 (164)         ; 4 (4)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 116 (0)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 112 (0)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 29 (19)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 10 (0)            ; 1 (1)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 151 (10)    ; 135 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 0 (0)             ; 135 (0)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_ngi:auto_generated|                                                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated                                                             ; cntr_ngi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                      ; cntr_o9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                            ; cntr_igi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 56 (56)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 56 (56)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sonar_FSM:sonar_FSM_01|                                                                                                             ; 59 (10)     ; 37 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (6)       ; 6 (2)             ; 31 (2)           ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01                                                                                                                                                                                                                                                                                                                     ; sonar_FSM                         ; work         ;
;       |sonar:Sonar01|                                                                                                                   ; 49 (22)     ; 33 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (3)       ; 4 (1)             ; 29 (18)          ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01                                                                                                                                                                                                                                                                                                       ; sonar                             ; work         ;
;          |full_adder14:FA140|                                                                                                           ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 5 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140                                                                                                                                                                                                                                                                                    ; full_adder14                      ; work         ;
;             |full_adder5:FA50|                                                                                                          ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 1 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50                                                                                                                                                                                                                                                                   ; full_adder5                       ; work         ;
;                |full_adder_1_bit:FA0|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA0                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA1|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA1                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA2|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA2                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA3|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA3                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA4|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA4                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;             |full_adder8:FA80|                                                                                                          ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80                                                                                                                                                                                                                                                                   ; full_adder8                       ; work         ;
;                |full_adder_1_bit:FA1|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA1                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA2|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA2                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA3|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA3                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA4|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA4                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA5|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA5                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA6|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA6                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA7|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA7                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;             |full_adder_1_bit:FA0|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder14:FA140|full_adder_1_bit:FA0                                                                                                                                                                                                                                                               ; full_adder_1_bit                  ; work         ;
;          |full_adder5:FA50|                                                                                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder5:FA50                                                                                                                                                                                                                                                                                      ; full_adder5                       ; work         ;
;             |full_adder_1_bit:FA2|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|full_adder5:FA50|full_adder_1_bit:FA2                                                                                                                                                                                                                                                                 ; full_adder_1_bit                  ; work         ;
;          |myLatch:ML10|                                                                                                                 ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 11 (11)          ; |MyDE0_Nano|sonar_FSM:sonar_FSM_01|sonar:Sonar01|myLatch:ML10                                                                                                                                                                                                                                                                                          ; myLatch                           ; work         ;
;    |sonar_FSM:sonar_FSM_02|                                                                                                             ; 56 (8)      ; 37 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (4)       ; 2 (1)             ; 35 (3)           ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02                                                                                                                                                                                                                                                                                                                     ; sonar_FSM                         ; work         ;
;       |sonar:Sonar01|                                                                                                                   ; 48 (21)     ; 33 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (2)       ; 1 (0)             ; 32 (19)          ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01                                                                                                                                                                                                                                                                                                       ; sonar                             ; work         ;
;          |full_adder14:FA140|                                                                                                           ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 5 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140                                                                                                                                                                                                                                                                                    ; full_adder14                      ; work         ;
;             |full_adder5:FA50|                                                                                                          ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 1 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50                                                                                                                                                                                                                                                                   ; full_adder5                       ; work         ;
;                |full_adder_1_bit:FA0|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA0                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA1|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA1                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA2|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA2                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA3|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA3                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA4|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA4                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;             |full_adder8:FA80|                                                                                                          ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80                                                                                                                                                                                                                                                                   ; full_adder8                       ; work         ;
;                |full_adder_1_bit:FA1|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA1                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA2|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA2                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA3|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA3                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA4|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA4                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA5|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA5                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA6|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA6                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA7|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA7                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;             |full_adder_1_bit:FA0|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder14:FA140|full_adder_1_bit:FA0                                                                                                                                                                                                                                                               ; full_adder_1_bit                  ; work         ;
;          |full_adder5:FA50|                                                                                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder5:FA50                                                                                                                                                                                                                                                                                      ; full_adder5                       ; work         ;
;             |full_adder_1_bit:FA2|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|full_adder5:FA50|full_adder_1_bit:FA2                                                                                                                                                                                                                                                                 ; full_adder_1_bit                  ; work         ;
;          |myLatch:ML10|                                                                                                                 ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 13 (13)          ; |MyDE0_Nano|sonar_FSM:sonar_FSM_02|sonar:Sonar01|myLatch:ML10                                                                                                                                                                                                                                                                                          ; myLatch                           ; work         ;
;    |sonar_FSM:sonar_FSM_03|                                                                                                             ; 57 (8)      ; 37 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (4)       ; 4 (1)             ; 33 (3)           ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03                                                                                                                                                                                                                                                                                                                     ; sonar_FSM                         ; work         ;
;       |sonar:Sonar01|                                                                                                                   ; 49 (22)     ; 33 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (3)       ; 3 (1)             ; 30 (18)          ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01                                                                                                                                                                                                                                                                                                       ; sonar                             ; work         ;
;          |full_adder14:FA140|                                                                                                           ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 6 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140                                                                                                                                                                                                                                                                                    ; full_adder14                      ; work         ;
;             |full_adder5:FA50|                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 2 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50                                                                                                                                                                                                                                                                   ; full_adder5                       ; work         ;
;                |full_adder_1_bit:FA0|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA0                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA1|                                                                                                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA1                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA2|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA2                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA3|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA3                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA4|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA4                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;             |full_adder8:FA80|                                                                                                          ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80                                                                                                                                                                                                                                                                   ; full_adder8                       ; work         ;
;                |full_adder_1_bit:FA1|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA1                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA2|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA2                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA3|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA3                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA4|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA4                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA5|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA5                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA6|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA6                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA7|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA7                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;             |full_adder_1_bit:FA0|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder14:FA140|full_adder_1_bit:FA0                                                                                                                                                                                                                                                               ; full_adder_1_bit                  ; work         ;
;          |full_adder5:FA50|                                                                                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder5:FA50                                                                                                                                                                                                                                                                                      ; full_adder5                       ; work         ;
;             |full_adder_1_bit:FA2|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|full_adder5:FA50|full_adder_1_bit:FA2                                                                                                                                                                                                                                                                 ; full_adder_1_bit                  ; work         ;
;          |myLatch:ML10|                                                                                                                 ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 12 (12)          ; |MyDE0_Nano|sonar_FSM:sonar_FSM_03|sonar:Sonar01|myLatch:ML10                                                                                                                                                                                                                                                                                          ; myLatch                           ; work         ;
;    |sonar_FSM:sonar_FSM_04|                                                                                                             ; 57 (8)      ; 37 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (4)       ; 4 (1)             ; 33 (3)           ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04                                                                                                                                                                                                                                                                                                                     ; sonar_FSM                         ; work         ;
;       |sonar:Sonar01|                                                                                                                   ; 49 (21)     ; 33 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (2)       ; 3 (0)             ; 30 (19)          ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01                                                                                                                                                                                                                                                                                                       ; sonar                             ; work         ;
;          |full_adder14:FA140|                                                                                                           ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 5 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140                                                                                                                                                                                                                                                                                    ; full_adder14                      ; work         ;
;             |full_adder5:FA50|                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 1 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50                                                                                                                                                                                                                                                                   ; full_adder5                       ; work         ;
;                |full_adder_1_bit:FA0|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA0                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA1|                                                                                                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA1                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA2|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA2                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA3|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA3                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA4|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA4                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;             |full_adder8:FA80|                                                                                                          ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80                                                                                                                                                                                                                                                                   ; full_adder8                       ; work         ;
;                |full_adder_1_bit:FA1|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA1                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA2|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA2                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA3|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA3                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA4|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA4                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA5|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA5                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA6|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA6                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA7|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA7                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;             |full_adder_1_bit:FA0|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder14:FA140|full_adder_1_bit:FA0                                                                                                                                                                                                                                                               ; full_adder_1_bit                  ; work         ;
;          |full_adder5:FA50|                                                                                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder5:FA50                                                                                                                                                                                                                                                                                      ; full_adder5                       ; work         ;
;             |full_adder_1_bit:FA2|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|full_adder5:FA50|full_adder_1_bit:FA2                                                                                                                                                                                                                                                                 ; full_adder_1_bit                  ; work         ;
;          |myLatch:ML10|                                                                                                                 ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 11 (11)          ; |MyDE0_Nano|sonar_FSM:sonar_FSM_04|sonar:Sonar01|myLatch:ML10                                                                                                                                                                                                                                                                                          ; myLatch                           ; work         ;
;    |sonar_FSM:sonar_FSM_05|                                                                                                             ; 58 (8)      ; 37 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (4)       ; 2 (1)             ; 35 (3)           ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05                                                                                                                                                                                                                                                                                                                     ; sonar_FSM                         ; work         ;
;       |sonar:Sonar01|                                                                                                                   ; 50 (22)     ; 33 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (3)       ; 1 (1)             ; 32 (18)          ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01                                                                                                                                                                                                                                                                                                       ; sonar                             ; work         ;
;          |full_adder14:FA140|                                                                                                           ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 5 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140                                                                                                                                                                                                                                                                                    ; full_adder14                      ; work         ;
;             |full_adder5:FA50|                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 1 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50                                                                                                                                                                                                                                                                   ; full_adder5                       ; work         ;
;                |full_adder_1_bit:FA0|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA0                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA1|                                                                                                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA1                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA2|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA2                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA3|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA3                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA4|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder5:FA50|full_adder_1_bit:FA4                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;             |full_adder8:FA80|                                                                                                          ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80                                                                                                                                                                                                                                                                   ; full_adder8                       ; work         ;
;                |full_adder_1_bit:FA1|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA1                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA2|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA2                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA3|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA3                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA4|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA4                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA5|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA5                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA6|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA6                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;                |full_adder_1_bit:FA7|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder8:FA80|full_adder_1_bit:FA7                                                                                                                                                                                                                                              ; full_adder_1_bit                  ; work         ;
;             |full_adder_1_bit:FA0|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder14:FA140|full_adder_1_bit:FA0                                                                                                                                                                                                                                                               ; full_adder_1_bit                  ; work         ;
;          |full_adder5:FA50|                                                                                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder5:FA50                                                                                                                                                                                                                                                                                      ; full_adder5                       ; work         ;
;             |full_adder_1_bit:FA2|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|full_adder5:FA50|full_adder_1_bit:FA2                                                                                                                                                                                                                                                                 ; full_adder_1_bit                  ; work         ;
;          |myLatch:ML10|                                                                                                                 ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |MyDE0_Nano|sonar_FSM:sonar_FSM_05|sonar:Sonar01|myLatch:ML10                                                                                                                                                                                                                                                                                          ; myLatch                           ; work         ;
;    |spi_slave:spi_slave_instance|                                                                                                       ; 106 (106)   ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 1 (1)             ; 53 (53)          ; |MyDE0_Nano|spi_slave:spi_slave_instance                                                                                                                                                                                                                                                                                                               ; spi_slave                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; LED[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY[1]          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[1]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CAS_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CKE        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CS_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQM[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQM[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_RAS_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_WE_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; EPCS_ASDO       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; EPCS_DATA0      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EPCS_DCLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; EPCS_NCSO       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; G_SENSOR_CS_N   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; G_SENSOR_INT    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; I2C_SCLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_CS_N        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SADDR       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SCLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SDAT        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2_IN[0]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2_IN[1]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2_IN[2]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI_IN[0] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI_IN[1] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; I2C_SDAT        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[0]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[1]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[2]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[3]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[4]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[5]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[6]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[7]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[8]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[9]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[10]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[11]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_2[12]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[1]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[4]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[5]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[6]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[7]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[8]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[10]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[12]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[14]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[16]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[17]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[18]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[19]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[20]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[21]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[22]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[23]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[24]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[25]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[26]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[27]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[28]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[29]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[30]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[31]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[32]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[33]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[0]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[1]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[3]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[5]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[7]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[9]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[11]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[13]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[15]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[17]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[18]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[19]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[20]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[21]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[22]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[23]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[24]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[25]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[26]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[27]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[28]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[29]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[30]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[31]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[32]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_1[33]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[9]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; GPIO_0_PI[11]   ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[13]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO_0_PI[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1[2]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1[4]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1[6]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1[8]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1[10]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; GPIO_1[12]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1[14]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GPIO_1[16]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; KEY[0]          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLOCK_50        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; GPIO_1_IN[1]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; GPIO_1_IN[0]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                          ;
+-------------------------------------------+-------------------+---------+
; Source Pin / Fanout                       ; Pad To Core Index ; Setting ;
+-------------------------------------------+-------------------+---------+
; KEY[1]                                    ;                   ;         ;
; SW[0]                                     ;                   ;         ;
; SW[1]                                     ;                   ;         ;
; SW[2]                                     ;                   ;         ;
; SW[3]                                     ;                   ;         ;
; EPCS_DATA0                                ;                   ;         ;
; G_SENSOR_INT                              ;                   ;         ;
; ADC_SDAT                                  ;                   ;         ;
; GPIO_2_IN[0]                              ;                   ;         ;
; GPIO_2_IN[1]                              ;                   ;         ;
; GPIO_2_IN[2]                              ;                   ;         ;
; GPIO_0_PI_IN[0]                           ;                   ;         ;
; GPIO_0_PI_IN[1]                           ;                   ;         ;
; DRAM_DQ[0]                                ;                   ;         ;
; DRAM_DQ[1]                                ;                   ;         ;
; DRAM_DQ[2]                                ;                   ;         ;
; DRAM_DQ[3]                                ;                   ;         ;
; DRAM_DQ[4]                                ;                   ;         ;
; DRAM_DQ[5]                                ;                   ;         ;
; DRAM_DQ[6]                                ;                   ;         ;
; DRAM_DQ[7]                                ;                   ;         ;
; DRAM_DQ[8]                                ;                   ;         ;
; DRAM_DQ[9]                                ;                   ;         ;
; DRAM_DQ[10]                               ;                   ;         ;
; DRAM_DQ[11]                               ;                   ;         ;
; DRAM_DQ[12]                               ;                   ;         ;
; DRAM_DQ[13]                               ;                   ;         ;
; DRAM_DQ[14]                               ;                   ;         ;
; DRAM_DQ[15]                               ;                   ;         ;
; I2C_SDAT                                  ;                   ;         ;
; GPIO_2[0]                                 ;                   ;         ;
; GPIO_2[1]                                 ;                   ;         ;
; GPIO_2[2]                                 ;                   ;         ;
; GPIO_2[3]                                 ;                   ;         ;
; GPIO_2[4]                                 ;                   ;         ;
; GPIO_2[5]                                 ;                   ;         ;
; GPIO_2[6]                                 ;                   ;         ;
; GPIO_2[7]                                 ;                   ;         ;
; GPIO_2[8]                                 ;                   ;         ;
; GPIO_2[9]                                 ;                   ;         ;
; GPIO_2[10]                                ;                   ;         ;
; GPIO_2[11]                                ;                   ;         ;
; GPIO_2[12]                                ;                   ;         ;
; GPIO_0_PI[0]                              ;                   ;         ;
; GPIO_0_PI[1]                              ;                   ;         ;
; GPIO_0_PI[2]                              ;                   ;         ;
; GPIO_0_PI[3]                              ;                   ;         ;
; GPIO_0_PI[4]                              ;                   ;         ;
; GPIO_0_PI[5]                              ;                   ;         ;
; GPIO_0_PI[6]                              ;                   ;         ;
; GPIO_0_PI[7]                              ;                   ;         ;
; GPIO_0_PI[8]                              ;                   ;         ;
; GPIO_0_PI[10]                             ;                   ;         ;
; GPIO_0_PI[12]                             ;                   ;         ;
; GPIO_0_PI[14]                             ;                   ;         ;
; GPIO_0_PI[16]                             ;                   ;         ;
; GPIO_0_PI[17]                             ;                   ;         ;
; GPIO_0_PI[18]                             ;                   ;         ;
; GPIO_0_PI[19]                             ;                   ;         ;
; GPIO_0_PI[20]                             ;                   ;         ;
; GPIO_0_PI[21]                             ;                   ;         ;
; GPIO_0_PI[22]                             ;                   ;         ;
; GPIO_0_PI[23]                             ;                   ;         ;
; GPIO_0_PI[24]                             ;                   ;         ;
; GPIO_0_PI[25]                             ;                   ;         ;
; GPIO_0_PI[26]                             ;                   ;         ;
; GPIO_0_PI[27]                             ;                   ;         ;
; GPIO_0_PI[28]                             ;                   ;         ;
; GPIO_0_PI[29]                             ;                   ;         ;
; GPIO_0_PI[30]                             ;                   ;         ;
; GPIO_0_PI[31]                             ;                   ;         ;
; GPIO_0_PI[32]                             ;                   ;         ;
; GPIO_0_PI[33]                             ;                   ;         ;
; GPIO_1[0]                                 ;                   ;         ;
; GPIO_1[1]                                 ;                   ;         ;
; GPIO_1[3]                                 ;                   ;         ;
; GPIO_1[5]                                 ;                   ;         ;
; GPIO_1[7]                                 ;                   ;         ;
; GPIO_1[9]                                 ;                   ;         ;
; GPIO_1[11]                                ;                   ;         ;
; GPIO_1[13]                                ;                   ;         ;
; GPIO_1[15]                                ;                   ;         ;
; GPIO_1[17]                                ;                   ;         ;
; GPIO_1[18]                                ;                   ;         ;
; GPIO_1[19]                                ;                   ;         ;
; GPIO_1[20]                                ;                   ;         ;
; GPIO_1[21]                                ;                   ;         ;
; GPIO_1[22]                                ;                   ;         ;
; GPIO_1[23]                                ;                   ;         ;
; GPIO_1[24]                                ;                   ;         ;
; GPIO_1[25]                                ;                   ;         ;
; GPIO_1[26]                                ;                   ;         ;
; GPIO_1[27]                                ;                   ;         ;
; GPIO_1[28]                                ;                   ;         ;
; GPIO_1[29]                                ;                   ;         ;
; GPIO_1[30]                                ;                   ;         ;
; GPIO_1[31]                                ;                   ;         ;
; GPIO_1[32]                                ;                   ;         ;
; GPIO_1[33]                                ;                   ;         ;
; GPIO_0_PI[9]                              ;                   ;         ;
;      - GPIO_0_PI[13]~output               ; 1                 ; 6       ;
; GPIO_0_PI[11]                             ;                   ;         ;
; GPIO_0_PI[13]                             ;                   ;         ;
; GPIO_0_PI[15]                             ;                   ;         ;
;      - spi_slave:spi_slave_instance|q[0]  ; 0                 ; 6       ;
; GPIO_1[2]                                 ;                   ;         ;
;      - sonar_FSM:sonar_FSM_02|Selector1~0 ; 0                 ; 6       ;
;      - sonar_FSM:sonar_FSM_02|Selector0~1 ; 0                 ; 6       ;
; GPIO_1[4]                                 ;                   ;         ;
;      - sonar_FSM:sonar_FSM_02|Selector1~1 ; 0                 ; 6       ;
;      - sonar_FSM:sonar_FSM_02|Selector3~0 ; 0                 ; 6       ;
;      - sonar_FSM:sonar_FSM_02|Selector2~0 ; 0                 ; 6       ;
;      - sonar_FSM:sonar_FSM_02|Selector0~1 ; 0                 ; 6       ;
; GPIO_1[6]                                 ;                   ;         ;
;      - sonar_FSM:sonar_FSM_03|Selector1~0 ; 0                 ; 6       ;
;      - sonar_FSM:sonar_FSM_03|Selector0~1 ; 0                 ; 6       ;
; GPIO_1[8]                                 ;                   ;         ;
;      - sonar_FSM:sonar_FSM_03|Selector1~1 ; 0                 ; 6       ;
;      - sonar_FSM:sonar_FSM_03|Selector3~0 ; 0                 ; 6       ;
;      - sonar_FSM:sonar_FSM_03|Selector2~0 ; 0                 ; 6       ;
;      - sonar_FSM:sonar_FSM_03|Selector0~1 ; 0                 ; 6       ;
; GPIO_1[10]                                ;                   ;         ;
;      - sonar_FSM:sonar_FSM_04|Selector1~0 ; 1                 ; 6       ;
;      - sonar_FSM:sonar_FSM_04|Selector0~1 ; 1                 ; 6       ;
; GPIO_1[12]                                ;                   ;         ;
;      - sonar_FSM:sonar_FSM_04|Selector1~1 ; 0                 ; 6       ;
;      - sonar_FSM:sonar_FSM_04|Selector3~0 ; 0                 ; 6       ;
;      - sonar_FSM:sonar_FSM_04|Selector2~0 ; 0                 ; 6       ;
;      - sonar_FSM:sonar_FSM_04|Selector0~1 ; 0                 ; 6       ;
; GPIO_1[14]                                ;                   ;         ;
;      - sonar_FSM:sonar_FSM_05|Selector1~0 ; 0                 ; 6       ;
;      - sonar_FSM:sonar_FSM_05|Selector0~1 ; 0                 ; 6       ;
; GPIO_1[16]                                ;                   ;         ;
;      - sonar_FSM:sonar_FSM_05|Selector1~1 ; 1                 ; 6       ;
;      - sonar_FSM:sonar_FSM_05|Selector3~0 ; 1                 ; 6       ;
;      - sonar_FSM:sonar_FSM_05|Selector2~0 ; 1                 ; 6       ;
;      - sonar_FSM:sonar_FSM_05|Selector0~1 ; 1                 ; 6       ;
; KEY[0]                                    ;                   ;         ;
;      - led_afficheur.100                  ; 0                 ; 0       ;
;      - led_afficheur.000                  ; 0                 ; 0       ;
;      - led_afficheur.001                  ; 0                 ; 0       ;
;      - led_afficheur.010                  ; 0                 ; 0       ;
;      - led_afficheur.011                  ; 0                 ; 0       ;
; CLOCK_50                                  ;                   ;         ;
; GPIO_1_IN[1]                              ;                   ;         ;
; GPIO_1_IN[0]                              ;                   ;         ;
+-------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_R8             ; 6       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_R8             ; 780     ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; GPIO_0_PI[11]                                                                                                                                                                                                                                                                                                                                               ; PIN_A6             ; 38      ; Clock                      ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; GPIO_0_PI[9]                                                                                                                                                                                                                                                                                                                                                ; PIN_D5             ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                      ; PIN_J15            ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 593     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X29_Y14_N1      ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X31_Y13_N30 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X31_Y13_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X31_Y13_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X30_Y13_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X29_Y15_N4  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X29_Y15_N1      ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X29_Y15_N7      ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X29_Y15_N8  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18              ; LCCOMB_X32_Y13_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X34_Y13_N22 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X30_Y14_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X32_Y13_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X32_Y14_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X32_Y13_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X29_Y14_N19     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X29_Y14_N3      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X29_Y14_N7      ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X30_Y14_N25     ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X29_Y14_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X31_Y14_N17     ; 36      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X30_Y13_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X26_Y20_N16 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X26_Y20_N18 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X26_Y21_N15     ; 59      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X26_Y21_N18 ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X30_Y18_N30 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X30_Y18_N8  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X30_Y15_N1      ; 369     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]~1                                                                                                                                                                                               ; LCCOMB_X27_Y20_N18 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X30_Y21_N14 ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X30_Y21_N8  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X31_Y16_N16 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X32_Y16_N28 ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated|counter_reg_bit[5]~0                                                         ; LCCOMB_X36_Y17_N28 ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X31_Y16_N28 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X32_Y16_N10 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X36_Y17_N22 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~8                                                                                                                                                                                                              ; LCCOMB_X28_Y9_N8   ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~9                                                                                                                                                                                                              ; LCCOMB_X28_Y9_N18  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~5                                                                                                                                                                                                         ; LCCOMB_X28_Y9_N20  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X30_Y18_N4  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]~34                                                                                                                                                                                                                           ; LCCOMB_X28_Y18_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X28_Y18_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X30_Y18_N20 ; 195     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sonar_FSM:sonar_FSM_01|sonar:Sonar01|DistanceCompteurRegister[0]~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y6_N0   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sonar_FSM:sonar_FSM_01|state.S1                                                                                                                                                                                                                                                                                                                             ; FF_X28_Y4_N27      ; 14      ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; sonar_FSM:sonar_FSM_02|sonar:Sonar01|DistanceCompteurRegister[9]~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y13_N12 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sonar_FSM:sonar_FSM_02|state.S1                                                                                                                                                                                                                                                                                                                             ; FF_X20_Y13_N3      ; 14      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sonar_FSM:sonar_FSM_03|sonar:Sonar01|DistanceCompteurRegister[5]~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y13_N18 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sonar_FSM:sonar_FSM_03|state.S1                                                                                                                                                                                                                                                                                                                             ; FF_X26_Y3_N21      ; 14      ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; sonar_FSM:sonar_FSM_04|sonar:Sonar01|DistanceCompteurRegister[0]~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X26_Y11_N22 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sonar_FSM:sonar_FSM_04|state.S1                                                                                                                                                                                                                                                                                                                             ; FF_X27_Y1_N7       ; 14      ; Clock                      ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; sonar_FSM:sonar_FSM_05|sonar:Sonar01|DistanceCompteurRegister[13]~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X29_Y18_N30 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sonar_FSM:sonar_FSM_05|state.S1                                                                                                                                                                                                                                                                                                                             ; FF_X28_Y4_N31      ; 14      ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                              ; PIN_R8         ; 780     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; GPIO_0_PI[11]                                                                                                         ; PIN_A6         ; 38      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y17_N0 ; 593     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X30_Y15_N1  ; 369     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; sonar_FSM:sonar_FSM_01|state.S1                                                                                       ; FF_X28_Y4_N27  ; 14      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; sonar_FSM:sonar_FSM_02|state.S1                                                                                       ; FF_X20_Y13_N3  ; 14      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; sonar_FSM:sonar_FSM_03|state.S1                                                                                       ; FF_X26_Y3_N21  ; 14      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; sonar_FSM:sonar_FSM_04|state.S1                                                                                       ; FF_X27_Y1_N7   ; 14      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; sonar_FSM:sonar_FSM_05|state.S1                                                                                       ; FF_X28_Y4_N31  ; 14      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 8192         ; 56           ; 8192         ; 56           ; yes                    ; no                      ; yes                    ; no                      ; 458752 ; 8192                        ; 56                          ; 8192                        ; 56                          ; 458752              ; 56   ; None ; M9K_X33_Y13_N0, M9K_X33_Y6_N0, M9K_X33_Y31_N0, M9K_X22_Y26_N0, M9K_X22_Y25_N0, M9K_X22_Y22_N0, M9K_X33_Y8_N0, M9K_X22_Y27_N0, M9K_X22_Y30_N0, M9K_X22_Y28_N0, M9K_X22_Y32_N0, M9K_X22_Y15_N0, M9K_X22_Y16_N0, M9K_X22_Y20_N0, M9K_X22_Y10_N0, M9K_X22_Y29_N0, M9K_X22_Y21_N0, M9K_X22_Y24_N0, M9K_X33_Y26_N0, M9K_X33_Y32_N0, M9K_X33_Y24_N0, M9K_X33_Y23_N0, M9K_X33_Y25_N0, M9K_X33_Y28_N0, M9K_X33_Y18_N0, M9K_X33_Y20_N0, M9K_X33_Y19_N0, M9K_X33_Y21_N0, M9K_X22_Y19_N0, M9K_X22_Y23_N0, M9K_X33_Y29_N0, M9K_X33_Y22_N0, M9K_X33_Y17_N0, M9K_X33_Y30_N0, M9K_X22_Y12_N0, M9K_X22_Y11_N0, M9K_X22_Y14_N0, M9K_X22_Y4_N0, M9K_X33_Y12_N0, M9K_X22_Y17_N0, M9K_X22_Y13_N0, M9K_X22_Y9_N0, M9K_X22_Y8_N0, M9K_X22_Y6_N0, M9K_X22_Y3_N0, M9K_X22_Y7_N0, M9K_X22_Y31_N0, M9K_X22_Y18_N0, M9K_X33_Y11_N0, M9K_X33_Y16_N0, M9K_X33_Y7_N0, M9K_X33_Y4_N0, M9K_X33_Y14_N0, M9K_X33_Y3_N0, M9K_X33_Y10_N0, M9K_X33_Y9_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 2,943 / 71,559 ( 4 % ) ;
; C16 interconnects     ; 53 / 2,597 ( 2 % )     ;
; C4 interconnects      ; 1,487 / 46,848 ( 3 % ) ;
; Direct links          ; 358 / 71,559 ( < 1 % ) ;
; Global clocks         ; 9 / 20 ( 45 % )        ;
; Local interconnects   ; 1,214 / 24,624 ( 5 % ) ;
; R24 interconnects     ; 59 / 2,496 ( 2 % )     ;
; R4 interconnects      ; 1,201 / 62,424 ( 2 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.25) ; Number of LABs  (Total = 154) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 13                            ;
; 2                                           ; 6                             ;
; 3                                           ; 0                             ;
; 4                                           ; 3                             ;
; 5                                           ; 7                             ;
; 6                                           ; 2                             ;
; 7                                           ; 0                             ;
; 8                                           ; 2                             ;
; 9                                           ; 9                             ;
; 10                                          ; 19                            ;
; 11                                          ; 6                             ;
; 12                                          ; 9                             ;
; 13                                          ; 9                             ;
; 14                                          ; 10                            ;
; 15                                          ; 14                            ;
; 16                                          ; 45                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.80) ; Number of LABs  (Total = 154) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 52                            ;
; 1 Clock                            ; 96                            ;
; 1 Clock enable                     ; 58                            ;
; 1 Sync. clear                      ; 3                             ;
; 1 Sync. load                       ; 5                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 11                            ;
; 2 Clocks                           ; 51                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.01) ; Number of LABs  (Total = 154) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 4                             ;
; 2                                            ; 9                             ;
; 3                                            ; 2                             ;
; 4                                            ; 3                             ;
; 5                                            ; 2                             ;
; 6                                            ; 1                             ;
; 7                                            ; 1                             ;
; 8                                            ; 4                             ;
; 9                                            ; 1                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 1                             ;
; 13                                           ; 0                             ;
; 14                                           ; 1                             ;
; 15                                           ; 7                             ;
; 16                                           ; 6                             ;
; 17                                           ; 10                            ;
; 18                                           ; 10                            ;
; 19                                           ; 5                             ;
; 20                                           ; 3                             ;
; 21                                           ; 6                             ;
; 22                                           ; 2                             ;
; 23                                           ; 9                             ;
; 24                                           ; 13                            ;
; 25                                           ; 11                            ;
; 26                                           ; 9                             ;
; 27                                           ; 4                             ;
; 28                                           ; 6                             ;
; 29                                           ; 8                             ;
; 30                                           ; 2                             ;
; 31                                           ; 4                             ;
; 32                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.01) ; Number of LABs  (Total = 154) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 26                            ;
; 2                                               ; 42                            ;
; 3                                               ; 19                            ;
; 4                                               ; 14                            ;
; 5                                               ; 4                             ;
; 6                                               ; 7                             ;
; 7                                               ; 6                             ;
; 8                                               ; 10                            ;
; 9                                               ; 2                             ;
; 10                                              ; 3                             ;
; 11                                              ; 2                             ;
; 12                                              ; 2                             ;
; 13                                              ; 3                             ;
; 14                                              ; 3                             ;
; 15                                              ; 2                             ;
; 16                                              ; 5                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 8.53) ; Number of LABs  (Total = 154) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 0                             ;
; 2                                           ; 31                            ;
; 3                                           ; 7                             ;
; 4                                           ; 8                             ;
; 5                                           ; 10                            ;
; 6                                           ; 15                            ;
; 7                                           ; 9                             ;
; 8                                           ; 15                            ;
; 9                                           ; 8                             ;
; 10                                          ; 4                             ;
; 11                                          ; 11                            ;
; 12                                          ; 0                             ;
; 13                                          ; 2                             ;
; 14                                          ; 2                             ;
; 15                                          ; 5                             ;
; 16                                          ; 3                             ;
; 17                                          ; 3                             ;
; 18                                          ; 1                             ;
; 19                                          ; 3                             ;
; 20                                          ; 4                             ;
; 21                                          ; 3                             ;
; 22                                          ; 0                             ;
; 23                                          ; 0                             ;
; 24                                          ; 1                             ;
; 25                                          ; 2                             ;
; 26                                          ; 1                             ;
; 27                                          ; 0                             ;
; 28                                          ; 0                             ;
; 29                                          ; 0                             ;
; 30                                          ; 1                             ;
; 31                                          ; 0                             ;
; 32                                          ; 1                             ;
; 33                                          ; 0                             ;
; 34                                          ; 1                             ;
+---------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 154          ; 0            ; 154          ; 0            ; 0            ; 158       ; 154          ; 0            ; 158       ; 158       ; 0            ; 0            ; 0            ; 4            ; 114          ; 0            ; 0            ; 114          ; 4            ; 0            ; 97           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 158       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 158          ; 4            ; 158          ; 158          ; 0         ; 4            ; 158          ; 0         ; 0         ; 158          ; 158          ; 158          ; 154          ; 44           ; 158          ; 158          ; 44           ; 154          ; 158          ; 61           ; 158          ; 158          ; 158          ; 158          ; 158          ; 158          ; 0         ; 158          ; 158          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_ASDO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DATA0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_NCSO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; G_SENSOR_CS_N       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; G_SENSOR_INT        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CS_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SADDR           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SDAT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2_IN[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2_IN[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2_IN[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI_IN[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI_IN[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_SDAT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[24]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[25]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[26]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[27]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[28]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[29]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[30]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[31]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[32]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[33]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_PI[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_IN[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_1_IN[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLOCK_50        ; CLOCK_50             ; 2.3               ;
; I/O             ; CLOCK_50             ; 1.5               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                              ; Destination Register                                                                                                                                                                                                        ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CLOCK_50                                                                                                                                     ; sonar_FSM:sonar_FSM_01|state.S1                                                                                                                                                                                             ; 0.512             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a55~porta_datain_reg0  ; 0.213             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a15~porta_datain_reg0  ; 0.213             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a45~porta_datain_reg0  ; 0.204             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a42~porta_datain_reg0  ; 0.204             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a6~porta_datain_reg0   ; 0.204             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a29~porta_address_reg0 ; 0.186             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a29~porta_address_reg0 ; 0.186             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a29~porta_address_reg0 ; 0.186             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a29~porta_address_reg0 ; 0.186             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a29~porta_address_reg0 ; 0.186             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a29~porta_address_reg0 ; 0.186             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ram_block1a29~porta_address_reg0 ; 0.186             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 13 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "MyDE0_Nano"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MyDE0_Nano.SDC'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: GPIO_0_PI[11] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register spi_slave:spi_slave_instance|cnt[4] is being clocked by GPIO_0_PI[11]
Warning (332060): Node: sonar_FSM:sonar_FSM_01|state.S1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sonar_FSM:sonar_FSM_01|sonar:Sonar01|myLatch:ML10|out_value[0] is being clocked by sonar_FSM:sonar_FSM_01|state.S1
Warning (332060): Node: sonar_FSM:sonar_FSM_04|state.S1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sonar_FSM:sonar_FSM_04|sonar:Sonar01|myLatch:ML10|out_value[1] is being clocked by sonar_FSM:sonar_FSM_04|state.S1
Warning (332060): Node: sonar_FSM:sonar_FSM_02|state.S1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sonar_FSM:sonar_FSM_02|sonar:Sonar01|myLatch:ML10|out_value[1] is being clocked by sonar_FSM:sonar_FSM_02|state.S1
Warning (332060): Node: sonar_FSM:sonar_FSM_03|state.S1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sonar_FSM:sonar_FSM_03|sonar:Sonar01|myLatch:ML10|out_value[1] is being clocked by sonar_FSM:sonar_FSM_03|state.S1
Warning (332060): Node: sonar_FSM:sonar_FSM_05|state.S1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sonar_FSM:sonar_FSM_05|sonar:Sonar01|myLatch:ML10|out_value[2] is being clocked by sonar_FSM:sonar_FSM_05|state.S1
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register led_afficheur.011 is being clocked by KEY[0]
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sonar_FSM:sonar_FSM_05|state.S1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 33
        Info (176357): Destination node sonar_FSM:sonar_FSM_04|state.S1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 33
        Info (176357): Destination node sonar_FSM:sonar_FSM_03|state.S1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 33
        Info (176357): Destination node sonar_FSM:sonar_FSM_02|state.S1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 33
        Info (176357): Destination node sonar_FSM:sonar_FSM_01|state.S1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 33
Info (176353): Automatically promoted node GPIO_0_PI[11]~input (placed in PIN A6 (DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11)) File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sonar_FSM:sonar_FSM_01|state.S1  File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sonar_FSM:sonar_FSM_01|sonar:Sonar01|DistanceCompteurRegister[0]~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar.sv Line: 55
        Info (176357): Destination node sonar_FSM:sonar_FSM_01|Selector1~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_01|sonar:Sonar01|DividerCompteurRegister~3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar.sv Line: 37
        Info (176357): Destination node sonar_FSM:sonar_FSM_01|Selector3~0 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_01|Selector2~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_01|Selector0~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
Info (176353): Automatically promoted node sonar_FSM:sonar_FSM_02|state.S1  File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sonar_FSM:sonar_FSM_02|sonar:Sonar01|DistanceCompteurRegister[9]~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar.sv Line: 55
        Info (176357): Destination node sonar_FSM:sonar_FSM_02|Selector1~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_02|sonar:Sonar01|DividerCompteurRegister~3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar.sv Line: 37
        Info (176357): Destination node sonar_FSM:sonar_FSM_02|Selector3~0 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_02|Selector2~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_02|Selector0~0 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
Info (176353): Automatically promoted node sonar_FSM:sonar_FSM_03|state.S1  File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sonar_FSM:sonar_FSM_03|sonar:Sonar01|DistanceCompteurRegister[5]~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar.sv Line: 55
        Info (176357): Destination node sonar_FSM:sonar_FSM_03|Selector1~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_03|sonar:Sonar01|DividerCompteurRegister~3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar.sv Line: 37
        Info (176357): Destination node sonar_FSM:sonar_FSM_03|Selector3~0 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_03|Selector2~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_03|Selector0~0 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
Info (176353): Automatically promoted node sonar_FSM:sonar_FSM_04|state.S1  File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sonar_FSM:sonar_FSM_04|sonar:Sonar01|DistanceCompteurRegister[0]~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar.sv Line: 55
        Info (176357): Destination node sonar_FSM:sonar_FSM_04|Selector1~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_04|sonar:Sonar01|DividerCompteurRegister~3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar.sv Line: 37
        Info (176357): Destination node sonar_FSM:sonar_FSM_04|Selector3~0 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_04|Selector2~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_04|Selector0~0 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
Info (176353): Automatically promoted node sonar_FSM:sonar_FSM_05|state.S1  File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sonar_FSM:sonar_FSM_05|sonar:Sonar01|DistanceCompteurRegister[13]~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar.sv Line: 55
        Info (176357): Destination node sonar_FSM:sonar_FSM_05|Selector1~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_05|sonar:Sonar01|DividerCompteurRegister~3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar.sv Line: 37
        Info (176357): Destination node sonar_FSM:sonar_FSM_05|Selector3~0 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_05|Selector2~1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
        Info (176357): Destination node sonar_FSM:sonar_FSM_05|Selector0~0 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/sonar_FSM.sv Line: 50
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.95 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 34
Warning (169177): 114 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at E1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 15
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at M1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 18
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at T8 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 18
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at B9 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 18
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at M15 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 18
    Info (169178): Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 40
    Info (169178): Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 48
    Info (169178): Pin GPIO_2_IN[0] uses I/O standard 3.3-V LVTTL at E15 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 52
    Info (169178): Pin GPIO_2_IN[1] uses I/O standard 3.3-V LVTTL at E16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 52
    Info (169178): Pin GPIO_2_IN[2] uses I/O standard 3.3-V LVTTL at M16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 52
    Info (169178): Pin GPIO_0_PI_IN[0] uses I/O standard 3.3-V LVTTL at A8 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 56
    Info (169178): Pin GPIO_0_PI_IN[1] uses I/O standard 3.3-V LVTTL at B8 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 56
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at G2 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at G1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at L8 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at K5 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at K2 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at J2 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at J1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at R7 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at T4 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at T2 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at T3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at R3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at R5 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at P3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at N3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at K1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169178): Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 42
    Info (169178): Pin GPIO_2[0] uses I/O standard 3.3-V LVTTL at A14 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_2[1] uses I/O standard 3.3-V LVTTL at B16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_2[2] uses I/O standard 3.3-V LVTTL at C14 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_2[3] uses I/O standard 3.3-V LVTTL at C16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_2[4] uses I/O standard 3.3-V LVTTL at C15 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_2[5] uses I/O standard 3.3-V LVTTL at D16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_2[6] uses I/O standard 3.3-V LVTTL at D15 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_2[7] uses I/O standard 3.3-V LVTTL at D14 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_2[8] uses I/O standard 3.3-V LVTTL at F15 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_2[9] uses I/O standard 3.3-V LVTTL at F16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_2[10] uses I/O standard 3.3-V LVTTL at F14 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_2[11] uses I/O standard 3.3-V LVTTL at G16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_2[12] uses I/O standard 3.3-V LVTTL at G15 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169178): Pin GPIO_0_PI[0] uses I/O standard 3.3-V LVTTL at D3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[1] uses I/O standard 3.3-V LVTTL at C3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[2] uses I/O standard 3.3-V LVTTL at A2 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[3] uses I/O standard 3.3-V LVTTL at A3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[4] uses I/O standard 3.3-V LVTTL at B3 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[5] uses I/O standard 3.3-V LVTTL at B4 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[6] uses I/O standard 3.3-V LVTTL at A4 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[7] uses I/O standard 3.3-V LVTTL at B5 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[8] uses I/O standard 3.3-V LVTTL at A5 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[10] uses I/O standard 3.3-V LVTTL at B6 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[12] uses I/O standard 3.3-V LVTTL at B7 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[14] uses I/O standard 3.3-V LVTTL at A7 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[16] uses I/O standard 3.3-V LVTTL at C8 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[17] uses I/O standard 3.3-V LVTTL at E6 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[18] uses I/O standard 3.3-V LVTTL at E7 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[19] uses I/O standard 3.3-V LVTTL at D8 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[20] uses I/O standard 3.3-V LVTTL at E8 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[21] uses I/O standard 3.3-V LVTTL at F8 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[22] uses I/O standard 3.3-V LVTTL at F9 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[23] uses I/O standard 3.3-V LVTTL at E9 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[24] uses I/O standard 3.3-V LVTTL at C9 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[25] uses I/O standard 3.3-V LVTTL at D9 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[26] uses I/O standard 3.3-V LVTTL at E11 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[27] uses I/O standard 3.3-V LVTTL at E10 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[28] uses I/O standard 3.3-V LVTTL at C11 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[29] uses I/O standard 3.3-V LVTTL at B11 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[30] uses I/O standard 3.3-V LVTTL at A12 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[31] uses I/O standard 3.3-V LVTTL at D11 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[32] uses I/O standard 3.3-V LVTTL at D12 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[33] uses I/O standard 3.3-V LVTTL at B12 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_1[0] uses I/O standard 3.3-V LVTTL at F13 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[1] uses I/O standard 3.3-V LVTTL at T15 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[3] uses I/O standard 3.3-V LVTTL at T13 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[5] uses I/O standard 3.3-V LVTTL at T12 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[7] uses I/O standard 3.3-V LVTTL at T11 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[9] uses I/O standard 3.3-V LVTTL at R11 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[11] uses I/O standard 3.3-V LVTTL at R10 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[13] uses I/O standard 3.3-V LVTTL at P9 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[15] uses I/O standard 3.3-V LVTTL at N11 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[17] uses I/O standard 3.3-V LVTTL at K16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[18] uses I/O standard 3.3-V LVTTL at R16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[19] uses I/O standard 3.3-V LVTTL at L15 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[20] uses I/O standard 3.3-V LVTTL at P15 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[21] uses I/O standard 3.3-V LVTTL at P16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[22] uses I/O standard 3.3-V LVTTL at R14 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[23] uses I/O standard 3.3-V LVTTL at N16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[24] uses I/O standard 3.3-V LVTTL at N15 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[25] uses I/O standard 3.3-V LVTTL at P14 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[26] uses I/O standard 3.3-V LVTTL at L14 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[27] uses I/O standard 3.3-V LVTTL at N14 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[28] uses I/O standard 3.3-V LVTTL at M10 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[29] uses I/O standard 3.3-V LVTTL at L13 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[30] uses I/O standard 3.3-V LVTTL at J16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[31] uses I/O standard 3.3-V LVTTL at K15 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[32] uses I/O standard 3.3-V LVTTL at J13 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[33] uses I/O standard 3.3-V LVTTL at J14 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_0_PI[9] uses I/O standard 3.3-V LVTTL at D5 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[11] uses I/O standard 3.3-V LVTTL at A6 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[13] uses I/O standard 3.3-V LVTTL at D6 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_0_PI[15] uses I/O standard 3.3-V LVTTL at C6 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169178): Pin GPIO_1[2] uses I/O standard 3.3-V LVTTL at T14 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[4] uses I/O standard 3.3-V LVTTL at R13 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[6] uses I/O standard 3.3-V LVTTL at R12 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[8] uses I/O standard 3.3-V LVTTL at T10 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[10] uses I/O standard 3.3-V LVTTL at P11 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[12] uses I/O standard 3.3-V LVTTL at N12 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[14] uses I/O standard 3.3-V LVTTL at N9 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin GPIO_1[16] uses I/O standard 3.3-V LVTTL at L16 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at J15 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 15
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 9
    Info (169178): Pin GPIO_1_IN[1] uses I/O standard 3.3-V LVTTL at R9 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 61
    Info (169178): Pin GPIO_1_IN[0] uses I/O standard 3.3-V LVTTL at T9 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 61
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 34
Warning (169064): Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 27
    Info (169065): Pin I2C_SDAT has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 42
    Info (169065): Pin GPIO_2[0] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_2[1] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_2[2] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_2[3] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_2[4] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_2[5] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_2[6] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_2[7] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_2[8] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_2[9] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_2[10] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_2[11] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_2[12] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 51
    Info (169065): Pin GPIO_0_PI[0] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[1] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[2] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[3] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[4] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[5] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[6] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[7] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[8] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[10] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[12] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[14] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[16] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[17] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[18] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[19] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[20] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[21] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[22] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[23] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[24] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[25] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[26] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[27] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[28] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[29] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[30] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[31] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[32] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[33] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_0_PI[9] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[11] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_0_PI[15] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 55
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv Line: 59
Info (144001): Generated suppressed messages file C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 5543 megabytes
    Info: Processing ended: Sat Mar 05 18:09:21 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Insomniaque/Desktop/UCL/Epl/M1-Q2/LEME2002_Projet_Mechatronique/Tutankabot/sensors_blocks/Sonars2/homework8/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.fit.smsg.


