
Day4_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003650  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080037e0  080037e0  000047e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003830  08003830  00005060  2**0
                  CONTENTS
  4 .ARM          00000008  08003830  08003830  00004830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003838  08003838  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003838  08003838  00004838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800383c  0800383c  0000483c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08003840  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005060  2**0
                  CONTENTS
 10 .bss          000041ac  20000060  20000060  00005060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000420c  2000420c  00005060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f69b  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002768  00000000  00000000  0001472b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e58  00000000  00000000  00016e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000afd  00000000  00000000  00017cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002274c  00000000  00000000  000187ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f5c7  00000000  00000000  0003af39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1631  00000000  00000000  0004a500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011bb31  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003dec  00000000  00000000  0011bb74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  0011f960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080037c8 	.word	0x080037c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	080037c8 	.word	0x080037c8

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b96a 	b.w	80004bc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	460c      	mov	r4, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14e      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020c:	4694      	mov	ip, r2
 800020e:	458c      	cmp	ip, r1
 8000210:	4686      	mov	lr, r0
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	d962      	bls.n	80002de <__udivmoddi4+0xde>
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0320 	rsb	r3, r2, #32
 800021e:	4091      	lsls	r1, r2
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	fa0c fc02 	lsl.w	ip, ip, r2
 8000228:	4319      	orrs	r1, r3
 800022a:	fa00 fe02 	lsl.w	lr, r0, r2
 800022e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000232:	fa1f f68c 	uxth.w	r6, ip
 8000236:	fbb1 f4f7 	udiv	r4, r1, r7
 800023a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023e:	fb07 1114 	mls	r1, r7, r4, r1
 8000242:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000246:	fb04 f106 	mul.w	r1, r4, r6
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000256:	f080 8112 	bcs.w	800047e <__udivmoddi4+0x27e>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 810f 	bls.w	800047e <__udivmoddi4+0x27e>
 8000260:	3c02      	subs	r4, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a59      	subs	r1, r3, r1
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	fbb1 f0f7 	udiv	r0, r1, r7
 800026e:	fb07 1110 	mls	r1, r7, r0, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb00 f606 	mul.w	r6, r0, r6
 800027a:	429e      	cmp	r6, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x94>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000286:	f080 80fc 	bcs.w	8000482 <__udivmoddi4+0x282>
 800028a:	429e      	cmp	r6, r3
 800028c:	f240 80f9 	bls.w	8000482 <__udivmoddi4+0x282>
 8000290:	4463      	add	r3, ip
 8000292:	3802      	subs	r0, #2
 8000294:	1b9b      	subs	r3, r3, r6
 8000296:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa6>
 800029e:	40d3      	lsrs	r3, r2
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xba>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb4>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x150>
 80002c2:	42a3      	cmp	r3, r4
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xcc>
 80002c6:	4290      	cmp	r0, r2
 80002c8:	f0c0 80f0 	bcc.w	80004ac <__udivmoddi4+0x2ac>
 80002cc:	1a86      	subs	r6, r0, r2
 80002ce:	eb64 0303 	sbc.w	r3, r4, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	2d00      	cmp	r5, #0
 80002d6:	d0e6      	beq.n	80002a6 <__udivmoddi4+0xa6>
 80002d8:	e9c5 6300 	strd	r6, r3, [r5]
 80002dc:	e7e3      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002de:	2a00      	cmp	r2, #0
 80002e0:	f040 8090 	bne.w	8000404 <__udivmoddi4+0x204>
 80002e4:	eba1 040c 	sub.w	r4, r1, ip
 80002e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fa:	fb08 4416 	mls	r4, r8, r6, r4
 80002fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000302:	fb07 f006 	mul.w	r0, r7, r6
 8000306:	4298      	cmp	r0, r3
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x11c>
 800030a:	eb1c 0303 	adds.w	r3, ip, r3
 800030e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x11a>
 8000314:	4298      	cmp	r0, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 800031a:	4626      	mov	r6, r4
 800031c:	1a1c      	subs	r4, r3, r0
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb4 f0f8 	udiv	r0, r4, r8
 8000326:	fb08 4410 	mls	r4, r8, r0, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb00 f707 	mul.w	r7, r0, r7
 8000332:	429f      	cmp	r7, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x148>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x146>
 8000340:	429f      	cmp	r7, r3
 8000342:	f200 80b0 	bhi.w	80004a6 <__udivmoddi4+0x2a6>
 8000346:	4620      	mov	r0, r4
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x9c>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000360:	fa04 f301 	lsl.w	r3, r4, r1
 8000364:	ea43 030c 	orr.w	r3, r3, ip
 8000368:	40f4      	lsrs	r4, r6
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	0c38      	lsrs	r0, r7, #16
 8000370:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000374:	fbb4 fef0 	udiv	lr, r4, r0
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	fb00 441e 	mls	r4, r0, lr, r4
 8000380:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000384:	fb0e f90c 	mul.w	r9, lr, ip
 8000388:	45a1      	cmp	r9, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d90a      	bls.n	80003a6 <__udivmoddi4+0x1a6>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000396:	f080 8084 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f240 8081 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 80003a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a4:	443c      	add	r4, r7
 80003a6:	eba4 0409 	sub.w	r4, r4, r9
 80003aa:	fa1f f983 	uxth.w	r9, r3
 80003ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b2:	fb00 4413 	mls	r4, r0, r3, r4
 80003b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d907      	bls.n	80003d2 <__udivmoddi4+0x1d2>
 80003c2:	193c      	adds	r4, r7, r4
 80003c4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003c8:	d267      	bcs.n	800049a <__udivmoddi4+0x29a>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d965      	bls.n	800049a <__udivmoddi4+0x29a>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d6:	fba0 9302 	umull	r9, r3, r0, r2
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	429c      	cmp	r4, r3
 80003e0:	46ce      	mov	lr, r9
 80003e2:	469c      	mov	ip, r3
 80003e4:	d351      	bcc.n	800048a <__udivmoddi4+0x28a>
 80003e6:	d04e      	beq.n	8000486 <__udivmoddi4+0x286>
 80003e8:	b155      	cbz	r5, 8000400 <__udivmoddi4+0x200>
 80003ea:	ebb8 030e 	subs.w	r3, r8, lr
 80003ee:	eb64 040c 	sbc.w	r4, r4, ip
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	40cb      	lsrs	r3, r1
 80003f8:	431e      	orrs	r6, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	e750      	b.n	80002a6 <__udivmoddi4+0xa6>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f103 	lsr.w	r1, r0, r3
 800040c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000410:	fa24 f303 	lsr.w	r3, r4, r3
 8000414:	4094      	lsls	r4, r2
 8000416:	430c      	orrs	r4, r1
 8000418:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800041c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3110 	mls	r1, r8, r0, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000432:	fb00 f107 	mul.w	r1, r0, r7
 8000436:	4299      	cmp	r1, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x24c>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000442:	d22c      	bcs.n	800049e <__udivmoddi4+0x29e>
 8000444:	4299      	cmp	r1, r3
 8000446:	d92a      	bls.n	800049e <__udivmoddi4+0x29e>
 8000448:	3802      	subs	r0, #2
 800044a:	4463      	add	r3, ip
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f1f8 	udiv	r1, r3, r8
 8000454:	fb08 3311 	mls	r3, r8, r1, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb01 f307 	mul.w	r3, r1, r7
 8000460:	42a3      	cmp	r3, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x276>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800046c:	d213      	bcs.n	8000496 <__udivmoddi4+0x296>
 800046e:	42a3      	cmp	r3, r4
 8000470:	d911      	bls.n	8000496 <__udivmoddi4+0x296>
 8000472:	3902      	subs	r1, #2
 8000474:	4464      	add	r4, ip
 8000476:	1ae4      	subs	r4, r4, r3
 8000478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800047c:	e739      	b.n	80002f2 <__udivmoddi4+0xf2>
 800047e:	4604      	mov	r4, r0
 8000480:	e6f0      	b.n	8000264 <__udivmoddi4+0x64>
 8000482:	4608      	mov	r0, r1
 8000484:	e706      	b.n	8000294 <__udivmoddi4+0x94>
 8000486:	45c8      	cmp	r8, r9
 8000488:	d2ae      	bcs.n	80003e8 <__udivmoddi4+0x1e8>
 800048a:	ebb9 0e02 	subs.w	lr, r9, r2
 800048e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000492:	3801      	subs	r0, #1
 8000494:	e7a8      	b.n	80003e8 <__udivmoddi4+0x1e8>
 8000496:	4631      	mov	r1, r6
 8000498:	e7ed      	b.n	8000476 <__udivmoddi4+0x276>
 800049a:	4603      	mov	r3, r0
 800049c:	e799      	b.n	80003d2 <__udivmoddi4+0x1d2>
 800049e:	4630      	mov	r0, r6
 80004a0:	e7d4      	b.n	800044c <__udivmoddi4+0x24c>
 80004a2:	46d6      	mov	lr, sl
 80004a4:	e77f      	b.n	80003a6 <__udivmoddi4+0x1a6>
 80004a6:	4463      	add	r3, ip
 80004a8:	3802      	subs	r0, #2
 80004aa:	e74d      	b.n	8000348 <__udivmoddi4+0x148>
 80004ac:	4606      	mov	r6, r0
 80004ae:	4623      	mov	r3, r4
 80004b0:	4608      	mov	r0, r1
 80004b2:	e70f      	b.n	80002d4 <__udivmoddi4+0xd4>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	4463      	add	r3, ip
 80004b8:	e730      	b.n	800031c <__udivmoddi4+0x11c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004c0:	b480      	push	{r7}
 80004c2:	b085      	sub	sp, #20
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	60f8      	str	r0, [r7, #12]
 80004c8:	60b9      	str	r1, [r7, #8]
 80004ca:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	4a07      	ldr	r2, [pc, #28]	@ (80004ec <vApplicationGetIdleTaskMemory+0x2c>)
 80004d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004d2:	68bb      	ldr	r3, [r7, #8]
 80004d4:	4a06      	ldr	r2, [pc, #24]	@ (80004f0 <vApplicationGetIdleTaskMemory+0x30>)
 80004d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	2280      	movs	r2, #128	@ 0x80
 80004dc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004de:	bf00      	nop
 80004e0:	3714      	adds	r7, #20
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	2000007c 	.word	0x2000007c
 80004f0:	2000011c 	.word	0x2000011c

080004f4 <vLedTask1>:
typedef struct led{
	uint32_t pin;
	uint32_t delay;
}led_t;

void vLedTask1(void *pvParam){
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	led_t *led = (led_t*)pvParam;
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	60fb      	str	r3, [r7, #12]

	portTickType xWakeupTime = xTaskGetTickCount();
 8000500:	f002 f95c 	bl	80027bc <xTaskGetTickCount>
 8000504:	4603      	mov	r3, r0
 8000506:	60bb      	str	r3, [r7, #8]
	while(1){
		HAL_GPIO_TogglePin(GPIOD, led->pin);
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	b29b      	uxth	r3, r3
 800050e:	4619      	mov	r1, r3
 8000510:	4806      	ldr	r0, [pc, #24]	@ (800052c <vLedTask1+0x38>)
 8000512:	f000 fd32 	bl	8000f7a <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&xWakeupTime, led->delay/portTICK_RATE_MS);
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	685a      	ldr	r2, [r3, #4]
 800051a:	f107 0308 	add.w	r3, r7, #8
 800051e:	4611      	mov	r1, r2
 8000520:	4618      	mov	r0, r3
 8000522:	f001 ff7f 	bl	8002424 <vTaskDelayUntil>
		HAL_GPIO_TogglePin(GPIOD, led->pin);
 8000526:	bf00      	nop
 8000528:	e7ee      	b.n	8000508 <vLedTask1+0x14>
 800052a:	bf00      	nop
 800052c:	40020c00 	.word	0x40020c00

08000530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000530:	b5b0      	push	{r4, r5, r7, lr}
 8000532:	b092      	sub	sp, #72	@ 0x48
 8000534:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000536:	f000 fa47 	bl	80009c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800053a:	f000 f84f 	bl	80005dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800053e:	f000 f8b7 	bl	80006b0 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  BaseType_t xRet;
  led_t *p1 =(led_t*) malloc (sizeof(led_t));
 8000542:	2008      	movs	r0, #8
 8000544:	f002 ffa6 	bl	8003494 <malloc>
 8000548:	4603      	mov	r3, r0
 800054a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  p1->pin= GPIO_PIN_12;
 800054c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800054e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000552:	601a      	str	r2, [r3, #0]
  p1->delay = 1000;
 8000554:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000556:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800055a:	605a      	str	r2, [r3, #4]

  led_t p2;
  p2.pin= GPIO_PIN_13;
 800055c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000560:	633b      	str	r3, [r7, #48]	@ 0x30
  p2.delay = 2000;
 8000562:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000566:	637b      	str	r3, [r7, #52]	@ 0x34

  led_t p3;
  p3.pin= GPIO_PIN_14;
 8000568:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800056c:	62bb      	str	r3, [r7, #40]	@ 0x28
  p3.delay = 3000;
 800056e:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8000572:	62fb      	str	r3, [r7, #44]	@ 0x2c

  led_t p4;
  p4.pin= GPIO_PIN_15;
 8000574:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000578:	623b      	str	r3, [r7, #32]
  p4.delay = 4000;
 800057a:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 800057e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8000580:	4b12      	ldr	r3, [pc, #72]	@ (80005cc <main+0x9c>)
 8000582:	1d3c      	adds	r4, r7, #4
 8000584:	461d      	mov	r5, r3
 8000586:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000588:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800058a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800058e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	2100      	movs	r1, #0
 8000596:	4618      	mov	r0, r3
 8000598:	f001 fc81 	bl	8001e9e <osThreadCreate>
 800059c:	4603      	mov	r3, r0
 800059e:	4a0c      	ldr	r2, [pc, #48]	@ (80005d0 <main+0xa0>)
 80005a0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  xRet = xTaskCreate(vLedTask1, "LED1", configMINIMAL_STACK_SIZE, p1, 1, NULL);
 80005a2:	2300      	movs	r3, #0
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	2301      	movs	r3, #1
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80005ac:	2280      	movs	r2, #128	@ 0x80
 80005ae:	4909      	ldr	r1, [pc, #36]	@ (80005d4 <main+0xa4>)
 80005b0:	4809      	ldr	r0, [pc, #36]	@ (80005d8 <main+0xa8>)
 80005b2:	f001 fde8 	bl	8002186 <xTaskCreate>
 80005b6:	63b8      	str	r0, [r7, #56]	@ 0x38
  if(xRet != pdTRUE)
 80005b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d001      	beq.n	80005c2 <main+0x92>
	  Error_Handler();
 80005be:	f000 f8c5 	bl	800074c <Error_Handler>
//  if(xRet != pdTRUE)
//	  Error_Handler();
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005c2:	f001 fc65 	bl	8001e90 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005c6:	bf00      	nop
 80005c8:	e7fd      	b.n	80005c6 <main+0x96>
 80005ca:	bf00      	nop
 80005cc:	080037f4 	.word	0x080037f4
 80005d0:	2000031c 	.word	0x2000031c
 80005d4:	080037e0 	.word	0x080037e0
 80005d8:	080004f5 	.word	0x080004f5

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b094      	sub	sp, #80	@ 0x50
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	f107 0320 	add.w	r3, r7, #32
 80005e6:	2230      	movs	r2, #48	@ 0x30
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f003 f808 	bl	8003600 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f0:	f107 030c 	add.w	r3, r7, #12
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000600:	2300      	movs	r3, #0
 8000602:	60bb      	str	r3, [r7, #8]
 8000604:	4b28      	ldr	r3, [pc, #160]	@ (80006a8 <SystemClock_Config+0xcc>)
 8000606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000608:	4a27      	ldr	r2, [pc, #156]	@ (80006a8 <SystemClock_Config+0xcc>)
 800060a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800060e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000610:	4b25      	ldr	r3, [pc, #148]	@ (80006a8 <SystemClock_Config+0xcc>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000618:	60bb      	str	r3, [r7, #8]
 800061a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800061c:	2300      	movs	r3, #0
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	4b22      	ldr	r3, [pc, #136]	@ (80006ac <SystemClock_Config+0xd0>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a21      	ldr	r2, [pc, #132]	@ (80006ac <SystemClock_Config+0xd0>)
 8000626:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	4b1f      	ldr	r3, [pc, #124]	@ (80006ac <SystemClock_Config+0xd0>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000638:	2302      	movs	r3, #2
 800063a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000640:	2310      	movs	r3, #16
 8000642:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000644:	2302      	movs	r3, #2
 8000646:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000648:	2300      	movs	r3, #0
 800064a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800064c:	2308      	movs	r3, #8
 800064e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000650:	2332      	movs	r3, #50	@ 0x32
 8000652:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000654:	2304      	movs	r3, #4
 8000656:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000658:	2307      	movs	r3, #7
 800065a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065c:	f107 0320 	add.w	r3, r7, #32
 8000660:	4618      	mov	r0, r3
 8000662:	f000 fca5 	bl	8000fb0 <HAL_RCC_OscConfig>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800066c:	f000 f86e 	bl	800074c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000670:	230f      	movs	r3, #15
 8000672:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000674:	2302      	movs	r3, #2
 8000676:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000678:	2300      	movs	r3, #0
 800067a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800067c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000680:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000682:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000686:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000688:	f107 030c 	add.w	r3, r7, #12
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f000 ff06 	bl	80014a0 <HAL_RCC_ClockConfig>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800069a:	f000 f857 	bl	800074c <Error_Handler>
  }
}
 800069e:	bf00      	nop
 80006a0:	3750      	adds	r7, #80	@ 0x50
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40023800 	.word	0x40023800
 80006ac:	40007000 	.word	0x40007000

080006b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b086      	sub	sp, #24
 80006b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006c4:	2300      	movs	r3, #0
 80006c6:	603b      	str	r3, [r7, #0]
 80006c8:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <MX_GPIO_Init+0x60>)
 80006ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006cc:	4a10      	ldr	r2, [pc, #64]	@ (8000710 <MX_GPIO_Init+0x60>)
 80006ce:	f043 0308 	orr.w	r3, r3, #8
 80006d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000710 <MX_GPIO_Init+0x60>)
 80006d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d8:	f003 0308 	and.w	r3, r3, #8
 80006dc:	603b      	str	r3, [r7, #0]
 80006de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80006e0:	2200      	movs	r2, #0
 80006e2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80006e6:	480b      	ldr	r0, [pc, #44]	@ (8000714 <MX_GPIO_Init+0x64>)
 80006e8:	f000 fc2e 	bl	8000f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80006ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80006f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f2:	2301      	movs	r3, #1
 80006f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fa:	2300      	movs	r3, #0
 80006fc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	4619      	mov	r1, r3
 8000702:	4804      	ldr	r0, [pc, #16]	@ (8000714 <MX_GPIO_Init+0x64>)
 8000704:	f000 fa84 	bl	8000c10 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000708:	bf00      	nop
 800070a:	3718      	adds	r7, #24
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40023800 	.word	0x40023800
 8000714:	40020c00 	.word	0x40020c00

08000718 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000720:	2001      	movs	r0, #1
 8000722:	f001 fc08 	bl	8001f36 <osDelay>
 8000726:	e7fb      	b.n	8000720 <StartDefaultTask+0x8>

08000728 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a04      	ldr	r2, [pc, #16]	@ (8000748 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000736:	4293      	cmp	r3, r2
 8000738:	d101      	bne.n	800073e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800073a:	f000 f967 	bl	8000a0c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800073e:	bf00      	nop
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40010000 	.word	0x40010000

0800074c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000750:	b672      	cpsid	i
}
 8000752:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <Error_Handler+0x8>

08000758 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	607b      	str	r3, [r7, #4]
 8000762:	4b12      	ldr	r3, [pc, #72]	@ (80007ac <HAL_MspInit+0x54>)
 8000764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000766:	4a11      	ldr	r2, [pc, #68]	@ (80007ac <HAL_MspInit+0x54>)
 8000768:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800076c:	6453      	str	r3, [r2, #68]	@ 0x44
 800076e:	4b0f      	ldr	r3, [pc, #60]	@ (80007ac <HAL_MspInit+0x54>)
 8000770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000772:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	603b      	str	r3, [r7, #0]
 800077e:	4b0b      	ldr	r3, [pc, #44]	@ (80007ac <HAL_MspInit+0x54>)
 8000780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000782:	4a0a      	ldr	r2, [pc, #40]	@ (80007ac <HAL_MspInit+0x54>)
 8000784:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000788:	6413      	str	r3, [r2, #64]	@ 0x40
 800078a:	4b08      	ldr	r3, [pc, #32]	@ (80007ac <HAL_MspInit+0x54>)
 800078c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800078e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000792:	603b      	str	r3, [r7, #0]
 8000794:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000796:	2200      	movs	r2, #0
 8000798:	210f      	movs	r1, #15
 800079a:	f06f 0001 	mvn.w	r0, #1
 800079e:	f000 fa0d 	bl	8000bbc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007a2:	bf00      	nop
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	40023800 	.word	0x40023800

080007b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b08c      	sub	sp, #48	@ 0x30
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80007b8:	2300      	movs	r3, #0
 80007ba:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80007bc:	2300      	movs	r3, #0
 80007be:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80007c0:	2300      	movs	r3, #0
 80007c2:	60bb      	str	r3, [r7, #8]
 80007c4:	4b2f      	ldr	r3, [pc, #188]	@ (8000884 <HAL_InitTick+0xd4>)
 80007c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007c8:	4a2e      	ldr	r2, [pc, #184]	@ (8000884 <HAL_InitTick+0xd4>)
 80007ca:	f043 0301 	orr.w	r3, r3, #1
 80007ce:	6453      	str	r3, [r2, #68]	@ 0x44
 80007d0:	4b2c      	ldr	r3, [pc, #176]	@ (8000884 <HAL_InitTick+0xd4>)
 80007d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007d4:	f003 0301 	and.w	r3, r3, #1
 80007d8:	60bb      	str	r3, [r7, #8]
 80007da:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80007dc:	f107 020c 	add.w	r2, r7, #12
 80007e0:	f107 0310 	add.w	r3, r7, #16
 80007e4:	4611      	mov	r1, r2
 80007e6:	4618      	mov	r0, r3
 80007e8:	f001 f866 	bl	80018b8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80007ec:	f001 f850 	bl	8001890 <HAL_RCC_GetPCLK2Freq>
 80007f0:	4603      	mov	r3, r0
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80007f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80007f8:	4a23      	ldr	r2, [pc, #140]	@ (8000888 <HAL_InitTick+0xd8>)
 80007fa:	fba2 2303 	umull	r2, r3, r2, r3
 80007fe:	0c9b      	lsrs	r3, r3, #18
 8000800:	3b01      	subs	r3, #1
 8000802:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000804:	4b21      	ldr	r3, [pc, #132]	@ (800088c <HAL_InitTick+0xdc>)
 8000806:	4a22      	ldr	r2, [pc, #136]	@ (8000890 <HAL_InitTick+0xe0>)
 8000808:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800080a:	4b20      	ldr	r3, [pc, #128]	@ (800088c <HAL_InitTick+0xdc>)
 800080c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000810:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000812:	4a1e      	ldr	r2, [pc, #120]	@ (800088c <HAL_InitTick+0xdc>)
 8000814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000816:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000818:	4b1c      	ldr	r3, [pc, #112]	@ (800088c <HAL_InitTick+0xdc>)
 800081a:	2200      	movs	r2, #0
 800081c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800081e:	4b1b      	ldr	r3, [pc, #108]	@ (800088c <HAL_InitTick+0xdc>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000824:	4b19      	ldr	r3, [pc, #100]	@ (800088c <HAL_InitTick+0xdc>)
 8000826:	2200      	movs	r2, #0
 8000828:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800082a:	4818      	ldr	r0, [pc, #96]	@ (800088c <HAL_InitTick+0xdc>)
 800082c:	f001 f876 	bl	800191c <HAL_TIM_Base_Init>
 8000830:	4603      	mov	r3, r0
 8000832:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000836:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800083a:	2b00      	cmp	r3, #0
 800083c:	d11b      	bne.n	8000876 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800083e:	4813      	ldr	r0, [pc, #76]	@ (800088c <HAL_InitTick+0xdc>)
 8000840:	f001 f8c6 	bl	80019d0 <HAL_TIM_Base_Start_IT>
 8000844:	4603      	mov	r3, r0
 8000846:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800084a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800084e:	2b00      	cmp	r3, #0
 8000850:	d111      	bne.n	8000876 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000852:	2019      	movs	r0, #25
 8000854:	f000 f9ce 	bl	8000bf4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2b0f      	cmp	r3, #15
 800085c:	d808      	bhi.n	8000870 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800085e:	2200      	movs	r2, #0
 8000860:	6879      	ldr	r1, [r7, #4]
 8000862:	2019      	movs	r0, #25
 8000864:	f000 f9aa 	bl	8000bbc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000868:	4a0a      	ldr	r2, [pc, #40]	@ (8000894 <HAL_InitTick+0xe4>)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	6013      	str	r3, [r2, #0]
 800086e:	e002      	b.n	8000876 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000870:	2301      	movs	r3, #1
 8000872:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000876:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800087a:	4618      	mov	r0, r3
 800087c:	3730      	adds	r7, #48	@ 0x30
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	40023800 	.word	0x40023800
 8000888:	431bde83 	.word	0x431bde83
 800088c:	20000320 	.word	0x20000320
 8000890:	40010000 	.word	0x40010000
 8000894:	20000004 	.word	0x20000004

08000898 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <NMI_Handler+0x4>

080008a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <HardFault_Handler+0x4>

080008a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <MemManage_Handler+0x4>

080008b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <BusFault_Handler+0x4>

080008b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <UsageFault_Handler+0x4>

080008c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008c4:	bf00      	nop
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
	...

080008d0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80008d4:	4802      	ldr	r0, [pc, #8]	@ (80008e0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80008d6:	f001 f8eb 	bl	8001ab0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	20000320 	.word	0x20000320

080008e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b086      	sub	sp, #24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008ec:	4a14      	ldr	r2, [pc, #80]	@ (8000940 <_sbrk+0x5c>)
 80008ee:	4b15      	ldr	r3, [pc, #84]	@ (8000944 <_sbrk+0x60>)
 80008f0:	1ad3      	subs	r3, r2, r3
 80008f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008f8:	4b13      	ldr	r3, [pc, #76]	@ (8000948 <_sbrk+0x64>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d102      	bne.n	8000906 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000900:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <_sbrk+0x64>)
 8000902:	4a12      	ldr	r2, [pc, #72]	@ (800094c <_sbrk+0x68>)
 8000904:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000906:	4b10      	ldr	r3, [pc, #64]	@ (8000948 <_sbrk+0x64>)
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4413      	add	r3, r2
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	429a      	cmp	r2, r3
 8000912:	d207      	bcs.n	8000924 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000914:	f002 fee2 	bl	80036dc <__errno>
 8000918:	4603      	mov	r3, r0
 800091a:	220c      	movs	r2, #12
 800091c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800091e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000922:	e009      	b.n	8000938 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000924:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <_sbrk+0x64>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800092a:	4b07      	ldr	r3, [pc, #28]	@ (8000948 <_sbrk+0x64>)
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4413      	add	r3, r2
 8000932:	4a05      	ldr	r2, [pc, #20]	@ (8000948 <_sbrk+0x64>)
 8000934:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000936:	68fb      	ldr	r3, [r7, #12]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	20020000 	.word	0x20020000
 8000944:	00000400 	.word	0x00000400
 8000948:	20000368 	.word	0x20000368
 800094c:	20004210 	.word	0x20004210

08000950 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000954:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <SystemInit+0x20>)
 8000956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800095a:	4a05      	ldr	r2, [pc, #20]	@ (8000970 <SystemInit+0x20>)
 800095c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000960:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	e000ed00 	.word	0xe000ed00

08000974 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000974:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009ac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000978:	f7ff ffea 	bl	8000950 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800097c:	480c      	ldr	r0, [pc, #48]	@ (80009b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800097e:	490d      	ldr	r1, [pc, #52]	@ (80009b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000980:	4a0d      	ldr	r2, [pc, #52]	@ (80009b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000982:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000984:	e002      	b.n	800098c <LoopCopyDataInit>

08000986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800098a:	3304      	adds	r3, #4

0800098c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800098c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800098e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000990:	d3f9      	bcc.n	8000986 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000992:	4a0a      	ldr	r2, [pc, #40]	@ (80009bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000994:	4c0a      	ldr	r4, [pc, #40]	@ (80009c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000998:	e001      	b.n	800099e <LoopFillZerobss>

0800099a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800099a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800099c:	3204      	adds	r2, #4

0800099e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800099e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009a0:	d3fb      	bcc.n	800099a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009a2:	f002 fea1 	bl	80036e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009a6:	f7ff fdc3 	bl	8000530 <main>
  bx  lr    
 80009aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80009ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009b4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80009b8:	08003840 	.word	0x08003840
  ldr r2, =_sbss
 80009bc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80009c0:	2000420c 	.word	0x2000420c

080009c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009c4:	e7fe      	b.n	80009c4 <ADC_IRQHandler>
	...

080009c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a08 <HAL_Init+0x40>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000a08 <HAL_Init+0x40>)
 80009d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80009d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000a08 <HAL_Init+0x40>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a0a      	ldr	r2, [pc, #40]	@ (8000a08 <HAL_Init+0x40>)
 80009de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009e4:	4b08      	ldr	r3, [pc, #32]	@ (8000a08 <HAL_Init+0x40>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a07      	ldr	r2, [pc, #28]	@ (8000a08 <HAL_Init+0x40>)
 80009ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009f0:	2003      	movs	r0, #3
 80009f2:	f000 f8d8 	bl	8000ba6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009f6:	200f      	movs	r0, #15
 80009f8:	f7ff feda 	bl	80007b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009fc:	f7ff feac 	bl	8000758 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	40023c00 	.word	0x40023c00

08000a0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a10:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <HAL_IncTick+0x20>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	461a      	mov	r2, r3
 8000a16:	4b06      	ldr	r3, [pc, #24]	@ (8000a30 <HAL_IncTick+0x24>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	4a04      	ldr	r2, [pc, #16]	@ (8000a30 <HAL_IncTick+0x24>)
 8000a1e:	6013      	str	r3, [r2, #0]
}
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	20000008 	.word	0x20000008
 8000a30:	2000036c 	.word	0x2000036c

08000a34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  return uwTick;
 8000a38:	4b03      	ldr	r3, [pc, #12]	@ (8000a48 <HAL_GetTick+0x14>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	2000036c 	.word	0x2000036c

08000a4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b085      	sub	sp, #20
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	f003 0307 	and.w	r3, r3, #7
 8000a5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a90 <__NVIC_SetPriorityGrouping+0x44>)
 8000a5e:	68db      	ldr	r3, [r3, #12]
 8000a60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a62:	68ba      	ldr	r2, [r7, #8]
 8000a64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a68:	4013      	ands	r3, r2
 8000a6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a7e:	4a04      	ldr	r2, [pc, #16]	@ (8000a90 <__NVIC_SetPriorityGrouping+0x44>)
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	60d3      	str	r3, [r2, #12]
}
 8000a84:	bf00      	nop
 8000a86:	3714      	adds	r7, #20
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr
 8000a90:	e000ed00 	.word	0xe000ed00

08000a94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a98:	4b04      	ldr	r3, [pc, #16]	@ (8000aac <__NVIC_GetPriorityGrouping+0x18>)
 8000a9a:	68db      	ldr	r3, [r3, #12]
 8000a9c:	0a1b      	lsrs	r3, r3, #8
 8000a9e:	f003 0307 	and.w	r3, r3, #7
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr
 8000aac:	e000ed00 	.word	0xe000ed00

08000ab0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	db0b      	blt.n	8000ada <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	f003 021f 	and.w	r2, r3, #31
 8000ac8:	4907      	ldr	r1, [pc, #28]	@ (8000ae8 <__NVIC_EnableIRQ+0x38>)
 8000aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ace:	095b      	lsrs	r3, r3, #5
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ad6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ada:	bf00      	nop
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	e000e100 	.word	0xe000e100

08000aec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	4603      	mov	r3, r0
 8000af4:	6039      	str	r1, [r7, #0]
 8000af6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	db0a      	blt.n	8000b16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	b2da      	uxtb	r2, r3
 8000b04:	490c      	ldr	r1, [pc, #48]	@ (8000b38 <__NVIC_SetPriority+0x4c>)
 8000b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0a:	0112      	lsls	r2, r2, #4
 8000b0c:	b2d2      	uxtb	r2, r2
 8000b0e:	440b      	add	r3, r1
 8000b10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b14:	e00a      	b.n	8000b2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	b2da      	uxtb	r2, r3
 8000b1a:	4908      	ldr	r1, [pc, #32]	@ (8000b3c <__NVIC_SetPriority+0x50>)
 8000b1c:	79fb      	ldrb	r3, [r7, #7]
 8000b1e:	f003 030f 	and.w	r3, r3, #15
 8000b22:	3b04      	subs	r3, #4
 8000b24:	0112      	lsls	r2, r2, #4
 8000b26:	b2d2      	uxtb	r2, r2
 8000b28:	440b      	add	r3, r1
 8000b2a:	761a      	strb	r2, [r3, #24]
}
 8000b2c:	bf00      	nop
 8000b2e:	370c      	adds	r7, #12
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr
 8000b38:	e000e100 	.word	0xe000e100
 8000b3c:	e000ed00 	.word	0xe000ed00

08000b40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b089      	sub	sp, #36	@ 0x24
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	60f8      	str	r0, [r7, #12]
 8000b48:	60b9      	str	r1, [r7, #8]
 8000b4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	f003 0307 	and.w	r3, r3, #7
 8000b52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b54:	69fb      	ldr	r3, [r7, #28]
 8000b56:	f1c3 0307 	rsb	r3, r3, #7
 8000b5a:	2b04      	cmp	r3, #4
 8000b5c:	bf28      	it	cs
 8000b5e:	2304      	movcs	r3, #4
 8000b60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b62:	69fb      	ldr	r3, [r7, #28]
 8000b64:	3304      	adds	r3, #4
 8000b66:	2b06      	cmp	r3, #6
 8000b68:	d902      	bls.n	8000b70 <NVIC_EncodePriority+0x30>
 8000b6a:	69fb      	ldr	r3, [r7, #28]
 8000b6c:	3b03      	subs	r3, #3
 8000b6e:	e000      	b.n	8000b72 <NVIC_EncodePriority+0x32>
 8000b70:	2300      	movs	r3, #0
 8000b72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b78:	69bb      	ldr	r3, [r7, #24]
 8000b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7e:	43da      	mvns	r2, r3
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	401a      	ands	r2, r3
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b88:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b92:	43d9      	mvns	r1, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b98:	4313      	orrs	r3, r2
         );
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3724      	adds	r7, #36	@ 0x24
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b082      	sub	sp, #8
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bae:	6878      	ldr	r0, [r7, #4]
 8000bb0:	f7ff ff4c 	bl	8000a4c <__NVIC_SetPriorityGrouping>
}
 8000bb4:	bf00      	nop
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	60b9      	str	r1, [r7, #8]
 8000bc6:	607a      	str	r2, [r7, #4]
 8000bc8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bce:	f7ff ff61 	bl	8000a94 <__NVIC_GetPriorityGrouping>
 8000bd2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bd4:	687a      	ldr	r2, [r7, #4]
 8000bd6:	68b9      	ldr	r1, [r7, #8]
 8000bd8:	6978      	ldr	r0, [r7, #20]
 8000bda:	f7ff ffb1 	bl	8000b40 <NVIC_EncodePriority>
 8000bde:	4602      	mov	r2, r0
 8000be0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000be4:	4611      	mov	r1, r2
 8000be6:	4618      	mov	r0, r3
 8000be8:	f7ff ff80 	bl	8000aec <__NVIC_SetPriority>
}
 8000bec:	bf00      	nop
 8000bee:	3718      	adds	r7, #24
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c02:	4618      	mov	r0, r3
 8000c04:	f7ff ff54 	bl	8000ab0 <__NVIC_EnableIRQ>
}
 8000c08:	bf00      	nop
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b089      	sub	sp, #36	@ 0x24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c22:	2300      	movs	r3, #0
 8000c24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c26:	2300      	movs	r3, #0
 8000c28:	61fb      	str	r3, [r7, #28]
 8000c2a:	e16b      	b.n	8000f04 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	697a      	ldr	r2, [r7, #20]
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000c40:	693a      	ldr	r2, [r7, #16]
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	f040 815a 	bne.w	8000efe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	f003 0303 	and.w	r3, r3, #3
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d005      	beq.n	8000c62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c5e:	2b02      	cmp	r3, #2
 8000c60:	d130      	bne.n	8000cc4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	689b      	ldr	r3, [r3, #8]
 8000c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	2203      	movs	r2, #3
 8000c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c72:	43db      	mvns	r3, r3
 8000c74:	69ba      	ldr	r2, [r7, #24]
 8000c76:	4013      	ands	r3, r2
 8000c78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	68da      	ldr	r2, [r3, #12]
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	005b      	lsls	r3, r3, #1
 8000c82:	fa02 f303 	lsl.w	r3, r2, r3
 8000c86:	69ba      	ldr	r2, [r7, #24]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	69ba      	ldr	r2, [r7, #24]
 8000c90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c98:	2201      	movs	r2, #1
 8000c9a:	69fb      	ldr	r3, [r7, #28]
 8000c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca0:	43db      	mvns	r3, r3
 8000ca2:	69ba      	ldr	r2, [r7, #24]
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	091b      	lsrs	r3, r3, #4
 8000cae:	f003 0201 	and.w	r2, r3, #1
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb8:	69ba      	ldr	r2, [r7, #24]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	69ba      	ldr	r2, [r7, #24]
 8000cc2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f003 0303 	and.w	r3, r3, #3
 8000ccc:	2b03      	cmp	r3, #3
 8000cce:	d017      	beq.n	8000d00 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	68db      	ldr	r3, [r3, #12]
 8000cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	2203      	movs	r2, #3
 8000cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce0:	43db      	mvns	r3, r3
 8000ce2:	69ba      	ldr	r2, [r7, #24]
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	689a      	ldr	r2, [r3, #8]
 8000cec:	69fb      	ldr	r3, [r7, #28]
 8000cee:	005b      	lsls	r3, r3, #1
 8000cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf4:	69ba      	ldr	r2, [r7, #24]
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	69ba      	ldr	r2, [r7, #24]
 8000cfe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f003 0303 	and.w	r3, r3, #3
 8000d08:	2b02      	cmp	r3, #2
 8000d0a:	d123      	bne.n	8000d54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d0c:	69fb      	ldr	r3, [r7, #28]
 8000d0e:	08da      	lsrs	r2, r3, #3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3208      	adds	r2, #8
 8000d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d1a:	69fb      	ldr	r3, [r7, #28]
 8000d1c:	f003 0307 	and.w	r3, r3, #7
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	220f      	movs	r2, #15
 8000d24:	fa02 f303 	lsl.w	r3, r2, r3
 8000d28:	43db      	mvns	r3, r3
 8000d2a:	69ba      	ldr	r2, [r7, #24]
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	691a      	ldr	r2, [r3, #16]
 8000d34:	69fb      	ldr	r3, [r7, #28]
 8000d36:	f003 0307 	and.w	r3, r3, #7
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d40:	69ba      	ldr	r2, [r7, #24]
 8000d42:	4313      	orrs	r3, r2
 8000d44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	08da      	lsrs	r2, r3, #3
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	3208      	adds	r2, #8
 8000d4e:	69b9      	ldr	r1, [r7, #24]
 8000d50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	005b      	lsls	r3, r3, #1
 8000d5e:	2203      	movs	r2, #3
 8000d60:	fa02 f303 	lsl.w	r3, r2, r3
 8000d64:	43db      	mvns	r3, r3
 8000d66:	69ba      	ldr	r2, [r7, #24]
 8000d68:	4013      	ands	r3, r2
 8000d6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	f003 0203 	and.w	r2, r3, #3
 8000d74:	69fb      	ldr	r3, [r7, #28]
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7c:	69ba      	ldr	r2, [r7, #24]
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	69ba      	ldr	r2, [r7, #24]
 8000d86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	f000 80b4 	beq.w	8000efe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	60fb      	str	r3, [r7, #12]
 8000d9a:	4b60      	ldr	r3, [pc, #384]	@ (8000f1c <HAL_GPIO_Init+0x30c>)
 8000d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d9e:	4a5f      	ldr	r2, [pc, #380]	@ (8000f1c <HAL_GPIO_Init+0x30c>)
 8000da0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000da4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000da6:	4b5d      	ldr	r3, [pc, #372]	@ (8000f1c <HAL_GPIO_Init+0x30c>)
 8000da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000daa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000db2:	4a5b      	ldr	r2, [pc, #364]	@ (8000f20 <HAL_GPIO_Init+0x310>)
 8000db4:	69fb      	ldr	r3, [r7, #28]
 8000db6:	089b      	lsrs	r3, r3, #2
 8000db8:	3302      	adds	r3, #2
 8000dba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	f003 0303 	and.w	r3, r3, #3
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	220f      	movs	r2, #15
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	43db      	mvns	r3, r3
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4a52      	ldr	r2, [pc, #328]	@ (8000f24 <HAL_GPIO_Init+0x314>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d02b      	beq.n	8000e36 <HAL_GPIO_Init+0x226>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4a51      	ldr	r2, [pc, #324]	@ (8000f28 <HAL_GPIO_Init+0x318>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d025      	beq.n	8000e32 <HAL_GPIO_Init+0x222>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4a50      	ldr	r2, [pc, #320]	@ (8000f2c <HAL_GPIO_Init+0x31c>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d01f      	beq.n	8000e2e <HAL_GPIO_Init+0x21e>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4a4f      	ldr	r2, [pc, #316]	@ (8000f30 <HAL_GPIO_Init+0x320>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d019      	beq.n	8000e2a <HAL_GPIO_Init+0x21a>
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4a4e      	ldr	r2, [pc, #312]	@ (8000f34 <HAL_GPIO_Init+0x324>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d013      	beq.n	8000e26 <HAL_GPIO_Init+0x216>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4a4d      	ldr	r2, [pc, #308]	@ (8000f38 <HAL_GPIO_Init+0x328>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d00d      	beq.n	8000e22 <HAL_GPIO_Init+0x212>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4a4c      	ldr	r2, [pc, #304]	@ (8000f3c <HAL_GPIO_Init+0x32c>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d007      	beq.n	8000e1e <HAL_GPIO_Init+0x20e>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4a4b      	ldr	r2, [pc, #300]	@ (8000f40 <HAL_GPIO_Init+0x330>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d101      	bne.n	8000e1a <HAL_GPIO_Init+0x20a>
 8000e16:	2307      	movs	r3, #7
 8000e18:	e00e      	b.n	8000e38 <HAL_GPIO_Init+0x228>
 8000e1a:	2308      	movs	r3, #8
 8000e1c:	e00c      	b.n	8000e38 <HAL_GPIO_Init+0x228>
 8000e1e:	2306      	movs	r3, #6
 8000e20:	e00a      	b.n	8000e38 <HAL_GPIO_Init+0x228>
 8000e22:	2305      	movs	r3, #5
 8000e24:	e008      	b.n	8000e38 <HAL_GPIO_Init+0x228>
 8000e26:	2304      	movs	r3, #4
 8000e28:	e006      	b.n	8000e38 <HAL_GPIO_Init+0x228>
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	e004      	b.n	8000e38 <HAL_GPIO_Init+0x228>
 8000e2e:	2302      	movs	r3, #2
 8000e30:	e002      	b.n	8000e38 <HAL_GPIO_Init+0x228>
 8000e32:	2301      	movs	r3, #1
 8000e34:	e000      	b.n	8000e38 <HAL_GPIO_Init+0x228>
 8000e36:	2300      	movs	r3, #0
 8000e38:	69fa      	ldr	r2, [r7, #28]
 8000e3a:	f002 0203 	and.w	r2, r2, #3
 8000e3e:	0092      	lsls	r2, r2, #2
 8000e40:	4093      	lsls	r3, r2
 8000e42:	69ba      	ldr	r2, [r7, #24]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e48:	4935      	ldr	r1, [pc, #212]	@ (8000f20 <HAL_GPIO_Init+0x310>)
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	089b      	lsrs	r3, r3, #2
 8000e4e:	3302      	adds	r3, #2
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e56:	4b3b      	ldr	r3, [pc, #236]	@ (8000f44 <HAL_GPIO_Init+0x334>)
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	43db      	mvns	r3, r3
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	4013      	ands	r3, r2
 8000e64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d003      	beq.n	8000e7a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000e7a:	4a32      	ldr	r2, [pc, #200]	@ (8000f44 <HAL_GPIO_Init+0x334>)
 8000e7c:	69bb      	ldr	r3, [r7, #24]
 8000e7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e80:	4b30      	ldr	r3, [pc, #192]	@ (8000f44 <HAL_GPIO_Init+0x334>)
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d003      	beq.n	8000ea4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ea4:	4a27      	ldr	r2, [pc, #156]	@ (8000f44 <HAL_GPIO_Init+0x334>)
 8000ea6:	69bb      	ldr	r3, [r7, #24]
 8000ea8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000eaa:	4b26      	ldr	r3, [pc, #152]	@ (8000f44 <HAL_GPIO_Init+0x334>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d003      	beq.n	8000ece <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000ece:	4a1d      	ldr	r2, [pc, #116]	@ (8000f44 <HAL_GPIO_Init+0x334>)
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f44 <HAL_GPIO_Init+0x334>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	43db      	mvns	r3, r3
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d003      	beq.n	8000ef8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ef8:	4a12      	ldr	r2, [pc, #72]	@ (8000f44 <HAL_GPIO_Init+0x334>)
 8000efa:	69bb      	ldr	r3, [r7, #24]
 8000efc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	3301      	adds	r3, #1
 8000f02:	61fb      	str	r3, [r7, #28]
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	2b0f      	cmp	r3, #15
 8000f08:	f67f ae90 	bls.w	8000c2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f0c:	bf00      	nop
 8000f0e:	bf00      	nop
 8000f10:	3724      	adds	r7, #36	@ 0x24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	40023800 	.word	0x40023800
 8000f20:	40013800 	.word	0x40013800
 8000f24:	40020000 	.word	0x40020000
 8000f28:	40020400 	.word	0x40020400
 8000f2c:	40020800 	.word	0x40020800
 8000f30:	40020c00 	.word	0x40020c00
 8000f34:	40021000 	.word	0x40021000
 8000f38:	40021400 	.word	0x40021400
 8000f3c:	40021800 	.word	0x40021800
 8000f40:	40021c00 	.word	0x40021c00
 8000f44:	40013c00 	.word	0x40013c00

08000f48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	460b      	mov	r3, r1
 8000f52:	807b      	strh	r3, [r7, #2]
 8000f54:	4613      	mov	r3, r2
 8000f56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f58:	787b      	ldrb	r3, [r7, #1]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d003      	beq.n	8000f66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f5e:	887a      	ldrh	r2, [r7, #2]
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000f64:	e003      	b.n	8000f6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000f66:	887b      	ldrh	r3, [r7, #2]
 8000f68:	041a      	lsls	r2, r3, #16
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	619a      	str	r2, [r3, #24]
}
 8000f6e:	bf00      	nop
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b085      	sub	sp, #20
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
 8000f82:	460b      	mov	r3, r1
 8000f84:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	695b      	ldr	r3, [r3, #20]
 8000f8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f8c:	887a      	ldrh	r2, [r7, #2]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	4013      	ands	r3, r2
 8000f92:	041a      	lsls	r2, r3, #16
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	43d9      	mvns	r1, r3
 8000f98:	887b      	ldrh	r3, [r7, #2]
 8000f9a:	400b      	ands	r3, r1
 8000f9c:	431a      	orrs	r2, r3
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	619a      	str	r2, [r3, #24]
}
 8000fa2:	bf00      	nop
 8000fa4:	3714      	adds	r7, #20
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
	...

08000fb0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d101      	bne.n	8000fc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e267      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d075      	beq.n	80010ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000fce:	4b88      	ldr	r3, [pc, #544]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	f003 030c 	and.w	r3, r3, #12
 8000fd6:	2b04      	cmp	r3, #4
 8000fd8:	d00c      	beq.n	8000ff4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fda:	4b85      	ldr	r3, [pc, #532]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000fe2:	2b08      	cmp	r3, #8
 8000fe4:	d112      	bne.n	800100c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fe6:	4b82      	ldr	r3, [pc, #520]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000fee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000ff2:	d10b      	bne.n	800100c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ff4:	4b7e      	ldr	r3, [pc, #504]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d05b      	beq.n	80010b8 <HAL_RCC_OscConfig+0x108>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d157      	bne.n	80010b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001008:	2301      	movs	r3, #1
 800100a:	e242      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001014:	d106      	bne.n	8001024 <HAL_RCC_OscConfig+0x74>
 8001016:	4b76      	ldr	r3, [pc, #472]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a75      	ldr	r2, [pc, #468]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 800101c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001020:	6013      	str	r3, [r2, #0]
 8001022:	e01d      	b.n	8001060 <HAL_RCC_OscConfig+0xb0>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800102c:	d10c      	bne.n	8001048 <HAL_RCC_OscConfig+0x98>
 800102e:	4b70      	ldr	r3, [pc, #448]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a6f      	ldr	r2, [pc, #444]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8001034:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001038:	6013      	str	r3, [r2, #0]
 800103a:	4b6d      	ldr	r3, [pc, #436]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a6c      	ldr	r2, [pc, #432]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8001040:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001044:	6013      	str	r3, [r2, #0]
 8001046:	e00b      	b.n	8001060 <HAL_RCC_OscConfig+0xb0>
 8001048:	4b69      	ldr	r3, [pc, #420]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a68      	ldr	r2, [pc, #416]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 800104e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001052:	6013      	str	r3, [r2, #0]
 8001054:	4b66      	ldr	r3, [pc, #408]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a65      	ldr	r2, [pc, #404]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 800105a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800105e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d013      	beq.n	8001090 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001068:	f7ff fce4 	bl	8000a34 <HAL_GetTick>
 800106c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800106e:	e008      	b.n	8001082 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001070:	f7ff fce0 	bl	8000a34 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	2b64      	cmp	r3, #100	@ 0x64
 800107c:	d901      	bls.n	8001082 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800107e:	2303      	movs	r3, #3
 8001080:	e207      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001082:	4b5b      	ldr	r3, [pc, #364]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800108a:	2b00      	cmp	r3, #0
 800108c:	d0f0      	beq.n	8001070 <HAL_RCC_OscConfig+0xc0>
 800108e:	e014      	b.n	80010ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001090:	f7ff fcd0 	bl	8000a34 <HAL_GetTick>
 8001094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001096:	e008      	b.n	80010aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001098:	f7ff fccc 	bl	8000a34 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	2b64      	cmp	r3, #100	@ 0x64
 80010a4:	d901      	bls.n	80010aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80010a6:	2303      	movs	r3, #3
 80010a8:	e1f3      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010aa:	4b51      	ldr	r3, [pc, #324]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d1f0      	bne.n	8001098 <HAL_RCC_OscConfig+0xe8>
 80010b6:	e000      	b.n	80010ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d063      	beq.n	800118e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80010c6:	4b4a      	ldr	r3, [pc, #296]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 80010c8:	689b      	ldr	r3, [r3, #8]
 80010ca:	f003 030c 	and.w	r3, r3, #12
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d00b      	beq.n	80010ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010d2:	4b47      	ldr	r3, [pc, #284]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80010da:	2b08      	cmp	r3, #8
 80010dc:	d11c      	bne.n	8001118 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010de:	4b44      	ldr	r3, [pc, #272]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d116      	bne.n	8001118 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010ea:	4b41      	ldr	r3, [pc, #260]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0302 	and.w	r3, r3, #2
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d005      	beq.n	8001102 <HAL_RCC_OscConfig+0x152>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	68db      	ldr	r3, [r3, #12]
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d001      	beq.n	8001102 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	e1c7      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001102:	4b3b      	ldr	r3, [pc, #236]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	691b      	ldr	r3, [r3, #16]
 800110e:	00db      	lsls	r3, r3, #3
 8001110:	4937      	ldr	r1, [pc, #220]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8001112:	4313      	orrs	r3, r2
 8001114:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001116:	e03a      	b.n	800118e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d020      	beq.n	8001162 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001120:	4b34      	ldr	r3, [pc, #208]	@ (80011f4 <HAL_RCC_OscConfig+0x244>)
 8001122:	2201      	movs	r2, #1
 8001124:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001126:	f7ff fc85 	bl	8000a34 <HAL_GetTick>
 800112a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800112c:	e008      	b.n	8001140 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800112e:	f7ff fc81 	bl	8000a34 <HAL_GetTick>
 8001132:	4602      	mov	r2, r0
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	2b02      	cmp	r3, #2
 800113a:	d901      	bls.n	8001140 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800113c:	2303      	movs	r3, #3
 800113e:	e1a8      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001140:	4b2b      	ldr	r3, [pc, #172]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f003 0302 	and.w	r3, r3, #2
 8001148:	2b00      	cmp	r3, #0
 800114a:	d0f0      	beq.n	800112e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800114c:	4b28      	ldr	r3, [pc, #160]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	691b      	ldr	r3, [r3, #16]
 8001158:	00db      	lsls	r3, r3, #3
 800115a:	4925      	ldr	r1, [pc, #148]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 800115c:	4313      	orrs	r3, r2
 800115e:	600b      	str	r3, [r1, #0]
 8001160:	e015      	b.n	800118e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001162:	4b24      	ldr	r3, [pc, #144]	@ (80011f4 <HAL_RCC_OscConfig+0x244>)
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001168:	f7ff fc64 	bl	8000a34 <HAL_GetTick>
 800116c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800116e:	e008      	b.n	8001182 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001170:	f7ff fc60 	bl	8000a34 <HAL_GetTick>
 8001174:	4602      	mov	r2, r0
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	2b02      	cmp	r3, #2
 800117c:	d901      	bls.n	8001182 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800117e:	2303      	movs	r3, #3
 8001180:	e187      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001182:	4b1b      	ldr	r3, [pc, #108]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	2b00      	cmp	r3, #0
 800118c:	d1f0      	bne.n	8001170 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 0308 	and.w	r3, r3, #8
 8001196:	2b00      	cmp	r3, #0
 8001198:	d036      	beq.n	8001208 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d016      	beq.n	80011d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011a2:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <HAL_RCC_OscConfig+0x248>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011a8:	f7ff fc44 	bl	8000a34 <HAL_GetTick>
 80011ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ae:	e008      	b.n	80011c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011b0:	f7ff fc40 	bl	8000a34 <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d901      	bls.n	80011c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80011be:	2303      	movs	r3, #3
 80011c0:	e167      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011c2:	4b0b      	ldr	r3, [pc, #44]	@ (80011f0 <HAL_RCC_OscConfig+0x240>)
 80011c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d0f0      	beq.n	80011b0 <HAL_RCC_OscConfig+0x200>
 80011ce:	e01b      	b.n	8001208 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011d0:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <HAL_RCC_OscConfig+0x248>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011d6:	f7ff fc2d 	bl	8000a34 <HAL_GetTick>
 80011da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011dc:	e00e      	b.n	80011fc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011de:	f7ff fc29 	bl	8000a34 <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d907      	bls.n	80011fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e150      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
 80011f0:	40023800 	.word	0x40023800
 80011f4:	42470000 	.word	0x42470000
 80011f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011fc:	4b88      	ldr	r3, [pc, #544]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 80011fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001200:	f003 0302 	and.w	r3, r3, #2
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1ea      	bne.n	80011de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 0304 	and.w	r3, r3, #4
 8001210:	2b00      	cmp	r3, #0
 8001212:	f000 8097 	beq.w	8001344 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001216:	2300      	movs	r3, #0
 8001218:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800121a:	4b81      	ldr	r3, [pc, #516]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 800121c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d10f      	bne.n	8001246 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	4b7d      	ldr	r3, [pc, #500]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 800122c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122e:	4a7c      	ldr	r2, [pc, #496]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 8001230:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001234:	6413      	str	r3, [r2, #64]	@ 0x40
 8001236:	4b7a      	ldr	r3, [pc, #488]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 8001238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001242:	2301      	movs	r3, #1
 8001244:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001246:	4b77      	ldr	r3, [pc, #476]	@ (8001424 <HAL_RCC_OscConfig+0x474>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800124e:	2b00      	cmp	r3, #0
 8001250:	d118      	bne.n	8001284 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001252:	4b74      	ldr	r3, [pc, #464]	@ (8001424 <HAL_RCC_OscConfig+0x474>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a73      	ldr	r2, [pc, #460]	@ (8001424 <HAL_RCC_OscConfig+0x474>)
 8001258:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800125c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800125e:	f7ff fbe9 	bl	8000a34 <HAL_GetTick>
 8001262:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001264:	e008      	b.n	8001278 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001266:	f7ff fbe5 	bl	8000a34 <HAL_GetTick>
 800126a:	4602      	mov	r2, r0
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	2b02      	cmp	r3, #2
 8001272:	d901      	bls.n	8001278 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e10c      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001278:	4b6a      	ldr	r3, [pc, #424]	@ (8001424 <HAL_RCC_OscConfig+0x474>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001280:	2b00      	cmp	r3, #0
 8001282:	d0f0      	beq.n	8001266 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d106      	bne.n	800129a <HAL_RCC_OscConfig+0x2ea>
 800128c:	4b64      	ldr	r3, [pc, #400]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 800128e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001290:	4a63      	ldr	r2, [pc, #396]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 8001292:	f043 0301 	orr.w	r3, r3, #1
 8001296:	6713      	str	r3, [r2, #112]	@ 0x70
 8001298:	e01c      	b.n	80012d4 <HAL_RCC_OscConfig+0x324>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	2b05      	cmp	r3, #5
 80012a0:	d10c      	bne.n	80012bc <HAL_RCC_OscConfig+0x30c>
 80012a2:	4b5f      	ldr	r3, [pc, #380]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 80012a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012a6:	4a5e      	ldr	r2, [pc, #376]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 80012a8:	f043 0304 	orr.w	r3, r3, #4
 80012ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80012ae:	4b5c      	ldr	r3, [pc, #368]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 80012b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012b2:	4a5b      	ldr	r2, [pc, #364]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80012ba:	e00b      	b.n	80012d4 <HAL_RCC_OscConfig+0x324>
 80012bc:	4b58      	ldr	r3, [pc, #352]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 80012be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012c0:	4a57      	ldr	r2, [pc, #348]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 80012c2:	f023 0301 	bic.w	r3, r3, #1
 80012c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80012c8:	4b55      	ldr	r3, [pc, #340]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 80012ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012cc:	4a54      	ldr	r2, [pc, #336]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 80012ce:	f023 0304 	bic.w	r3, r3, #4
 80012d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d015      	beq.n	8001308 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012dc:	f7ff fbaa 	bl	8000a34 <HAL_GetTick>
 80012e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012e2:	e00a      	b.n	80012fa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012e4:	f7ff fba6 	bl	8000a34 <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d901      	bls.n	80012fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80012f6:	2303      	movs	r3, #3
 80012f8:	e0cb      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012fa:	4b49      	ldr	r3, [pc, #292]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 80012fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	2b00      	cmp	r3, #0
 8001304:	d0ee      	beq.n	80012e4 <HAL_RCC_OscConfig+0x334>
 8001306:	e014      	b.n	8001332 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001308:	f7ff fb94 	bl	8000a34 <HAL_GetTick>
 800130c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800130e:	e00a      	b.n	8001326 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001310:	f7ff fb90 	bl	8000a34 <HAL_GetTick>
 8001314:	4602      	mov	r2, r0
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800131e:	4293      	cmp	r3, r2
 8001320:	d901      	bls.n	8001326 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e0b5      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001326:	4b3e      	ldr	r3, [pc, #248]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 8001328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d1ee      	bne.n	8001310 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001332:	7dfb      	ldrb	r3, [r7, #23]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d105      	bne.n	8001344 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001338:	4b39      	ldr	r3, [pc, #228]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 800133a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800133c:	4a38      	ldr	r2, [pc, #224]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 800133e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001342:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	699b      	ldr	r3, [r3, #24]
 8001348:	2b00      	cmp	r3, #0
 800134a:	f000 80a1 	beq.w	8001490 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800134e:	4b34      	ldr	r3, [pc, #208]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	f003 030c 	and.w	r3, r3, #12
 8001356:	2b08      	cmp	r3, #8
 8001358:	d05c      	beq.n	8001414 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	699b      	ldr	r3, [r3, #24]
 800135e:	2b02      	cmp	r3, #2
 8001360:	d141      	bne.n	80013e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001362:	4b31      	ldr	r3, [pc, #196]	@ (8001428 <HAL_RCC_OscConfig+0x478>)
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001368:	f7ff fb64 	bl	8000a34 <HAL_GetTick>
 800136c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800136e:	e008      	b.n	8001382 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001370:	f7ff fb60 	bl	8000a34 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	2b02      	cmp	r3, #2
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e087      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001382:	4b27      	ldr	r3, [pc, #156]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f0      	bne.n	8001370 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	69da      	ldr	r2, [r3, #28]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6a1b      	ldr	r3, [r3, #32]
 8001396:	431a      	orrs	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800139c:	019b      	lsls	r3, r3, #6
 800139e:	431a      	orrs	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013a4:	085b      	lsrs	r3, r3, #1
 80013a6:	3b01      	subs	r3, #1
 80013a8:	041b      	lsls	r3, r3, #16
 80013aa:	431a      	orrs	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013b0:	061b      	lsls	r3, r3, #24
 80013b2:	491b      	ldr	r1, [pc, #108]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 80013b4:	4313      	orrs	r3, r2
 80013b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001428 <HAL_RCC_OscConfig+0x478>)
 80013ba:	2201      	movs	r2, #1
 80013bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013be:	f7ff fb39 	bl	8000a34 <HAL_GetTick>
 80013c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013c4:	e008      	b.n	80013d8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013c6:	f7ff fb35 	bl	8000a34 <HAL_GetTick>
 80013ca:	4602      	mov	r2, r0
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d901      	bls.n	80013d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80013d4:	2303      	movs	r3, #3
 80013d6:	e05c      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013d8:	4b11      	ldr	r3, [pc, #68]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d0f0      	beq.n	80013c6 <HAL_RCC_OscConfig+0x416>
 80013e4:	e054      	b.n	8001490 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013e6:	4b10      	ldr	r3, [pc, #64]	@ (8001428 <HAL_RCC_OscConfig+0x478>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ec:	f7ff fb22 	bl	8000a34 <HAL_GetTick>
 80013f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013f4:	f7ff fb1e 	bl	8000a34 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e045      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001406:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <HAL_RCC_OscConfig+0x470>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1f0      	bne.n	80013f4 <HAL_RCC_OscConfig+0x444>
 8001412:	e03d      	b.n	8001490 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d107      	bne.n	800142c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	e038      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
 8001420:	40023800 	.word	0x40023800
 8001424:	40007000 	.word	0x40007000
 8001428:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800142c:	4b1b      	ldr	r3, [pc, #108]	@ (800149c <HAL_RCC_OscConfig+0x4ec>)
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	2b01      	cmp	r3, #1
 8001438:	d028      	beq.n	800148c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001444:	429a      	cmp	r2, r3
 8001446:	d121      	bne.n	800148c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001452:	429a      	cmp	r2, r3
 8001454:	d11a      	bne.n	800148c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001456:	68fa      	ldr	r2, [r7, #12]
 8001458:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800145c:	4013      	ands	r3, r2
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001462:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001464:	4293      	cmp	r3, r2
 8001466:	d111      	bne.n	800148c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001472:	085b      	lsrs	r3, r3, #1
 8001474:	3b01      	subs	r3, #1
 8001476:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001478:	429a      	cmp	r2, r3
 800147a:	d107      	bne.n	800148c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001486:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001488:	429a      	cmp	r2, r3
 800148a:	d001      	beq.n	8001490 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	e000      	b.n	8001492 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001490:	2300      	movs	r3, #0
}
 8001492:	4618      	mov	r0, r3
 8001494:	3718      	adds	r7, #24
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40023800 	.word	0x40023800

080014a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d101      	bne.n	80014b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e0cc      	b.n	800164e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014b4:	4b68      	ldr	r3, [pc, #416]	@ (8001658 <HAL_RCC_ClockConfig+0x1b8>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0307 	and.w	r3, r3, #7
 80014bc:	683a      	ldr	r2, [r7, #0]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d90c      	bls.n	80014dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014c2:	4b65      	ldr	r3, [pc, #404]	@ (8001658 <HAL_RCC_ClockConfig+0x1b8>)
 80014c4:	683a      	ldr	r2, [r7, #0]
 80014c6:	b2d2      	uxtb	r2, r2
 80014c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014ca:	4b63      	ldr	r3, [pc, #396]	@ (8001658 <HAL_RCC_ClockConfig+0x1b8>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0307 	and.w	r3, r3, #7
 80014d2:	683a      	ldr	r2, [r7, #0]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d001      	beq.n	80014dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e0b8      	b.n	800164e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 0302 	and.w	r3, r3, #2
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d020      	beq.n	800152a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0304 	and.w	r3, r3, #4
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d005      	beq.n	8001500 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014f4:	4b59      	ldr	r3, [pc, #356]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	4a58      	ldr	r2, [pc, #352]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 80014fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80014fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0308 	and.w	r3, r3, #8
 8001508:	2b00      	cmp	r3, #0
 800150a:	d005      	beq.n	8001518 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800150c:	4b53      	ldr	r3, [pc, #332]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	4a52      	ldr	r2, [pc, #328]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 8001512:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001516:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001518:	4b50      	ldr	r3, [pc, #320]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	494d      	ldr	r1, [pc, #308]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 8001526:	4313      	orrs	r3, r2
 8001528:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	2b00      	cmp	r3, #0
 8001534:	d044      	beq.n	80015c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d107      	bne.n	800154e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800153e:	4b47      	ldr	r3, [pc, #284]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d119      	bne.n	800157e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e07f      	b.n	800164e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	2b02      	cmp	r3, #2
 8001554:	d003      	beq.n	800155e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800155a:	2b03      	cmp	r3, #3
 800155c:	d107      	bne.n	800156e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800155e:	4b3f      	ldr	r3, [pc, #252]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001566:	2b00      	cmp	r3, #0
 8001568:	d109      	bne.n	800157e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e06f      	b.n	800164e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800156e:	4b3b      	ldr	r3, [pc, #236]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e067      	b.n	800164e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800157e:	4b37      	ldr	r3, [pc, #220]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f023 0203 	bic.w	r2, r3, #3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	4934      	ldr	r1, [pc, #208]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 800158c:	4313      	orrs	r3, r2
 800158e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001590:	f7ff fa50 	bl	8000a34 <HAL_GetTick>
 8001594:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001596:	e00a      	b.n	80015ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001598:	f7ff fa4c 	bl	8000a34 <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e04f      	b.n	800164e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015ae:	4b2b      	ldr	r3, [pc, #172]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f003 020c 	and.w	r2, r3, #12
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	429a      	cmp	r2, r3
 80015be:	d1eb      	bne.n	8001598 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015c0:	4b25      	ldr	r3, [pc, #148]	@ (8001658 <HAL_RCC_ClockConfig+0x1b8>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f003 0307 	and.w	r3, r3, #7
 80015c8:	683a      	ldr	r2, [r7, #0]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d20c      	bcs.n	80015e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ce:	4b22      	ldr	r3, [pc, #136]	@ (8001658 <HAL_RCC_ClockConfig+0x1b8>)
 80015d0:	683a      	ldr	r2, [r7, #0]
 80015d2:	b2d2      	uxtb	r2, r2
 80015d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015d6:	4b20      	ldr	r3, [pc, #128]	@ (8001658 <HAL_RCC_ClockConfig+0x1b8>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0307 	and.w	r3, r3, #7
 80015de:	683a      	ldr	r2, [r7, #0]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d001      	beq.n	80015e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e032      	b.n	800164e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 0304 	and.w	r3, r3, #4
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d008      	beq.n	8001606 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015f4:	4b19      	ldr	r3, [pc, #100]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	68db      	ldr	r3, [r3, #12]
 8001600:	4916      	ldr	r1, [pc, #88]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 8001602:	4313      	orrs	r3, r2
 8001604:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 0308 	and.w	r3, r3, #8
 800160e:	2b00      	cmp	r3, #0
 8001610:	d009      	beq.n	8001626 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001612:	4b12      	ldr	r3, [pc, #72]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	00db      	lsls	r3, r3, #3
 8001620:	490e      	ldr	r1, [pc, #56]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 8001622:	4313      	orrs	r3, r2
 8001624:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001626:	f000 f821 	bl	800166c <HAL_RCC_GetSysClockFreq>
 800162a:	4602      	mov	r2, r0
 800162c:	4b0b      	ldr	r3, [pc, #44]	@ (800165c <HAL_RCC_ClockConfig+0x1bc>)
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	091b      	lsrs	r3, r3, #4
 8001632:	f003 030f 	and.w	r3, r3, #15
 8001636:	490a      	ldr	r1, [pc, #40]	@ (8001660 <HAL_RCC_ClockConfig+0x1c0>)
 8001638:	5ccb      	ldrb	r3, [r1, r3]
 800163a:	fa22 f303 	lsr.w	r3, r2, r3
 800163e:	4a09      	ldr	r2, [pc, #36]	@ (8001664 <HAL_RCC_ClockConfig+0x1c4>)
 8001640:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001642:	4b09      	ldr	r3, [pc, #36]	@ (8001668 <HAL_RCC_ClockConfig+0x1c8>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff f8b2 	bl	80007b0 <HAL_InitTick>

  return HAL_OK;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40023c00 	.word	0x40023c00
 800165c:	40023800 	.word	0x40023800
 8001660:	08003818 	.word	0x08003818
 8001664:	20000000 	.word	0x20000000
 8001668:	20000004 	.word	0x20000004

0800166c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800166c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001670:	b094      	sub	sp, #80	@ 0x50
 8001672:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001674:	2300      	movs	r3, #0
 8001676:	647b      	str	r3, [r7, #68]	@ 0x44
 8001678:	2300      	movs	r3, #0
 800167a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800167c:	2300      	movs	r3, #0
 800167e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001680:	2300      	movs	r3, #0
 8001682:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001684:	4b79      	ldr	r3, [pc, #484]	@ (800186c <HAL_RCC_GetSysClockFreq+0x200>)
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f003 030c 	and.w	r3, r3, #12
 800168c:	2b08      	cmp	r3, #8
 800168e:	d00d      	beq.n	80016ac <HAL_RCC_GetSysClockFreq+0x40>
 8001690:	2b08      	cmp	r3, #8
 8001692:	f200 80e1 	bhi.w	8001858 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001696:	2b00      	cmp	r3, #0
 8001698:	d002      	beq.n	80016a0 <HAL_RCC_GetSysClockFreq+0x34>
 800169a:	2b04      	cmp	r3, #4
 800169c:	d003      	beq.n	80016a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800169e:	e0db      	b.n	8001858 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80016a0:	4b73      	ldr	r3, [pc, #460]	@ (8001870 <HAL_RCC_GetSysClockFreq+0x204>)
 80016a2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80016a4:	e0db      	b.n	800185e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80016a6:	4b73      	ldr	r3, [pc, #460]	@ (8001874 <HAL_RCC_GetSysClockFreq+0x208>)
 80016a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80016aa:	e0d8      	b.n	800185e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016ac:	4b6f      	ldr	r3, [pc, #444]	@ (800186c <HAL_RCC_GetSysClockFreq+0x200>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80016b4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016b6:	4b6d      	ldr	r3, [pc, #436]	@ (800186c <HAL_RCC_GetSysClockFreq+0x200>)
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d063      	beq.n	800178a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016c2:	4b6a      	ldr	r3, [pc, #424]	@ (800186c <HAL_RCC_GetSysClockFreq+0x200>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	099b      	lsrs	r3, r3, #6
 80016c8:	2200      	movs	r2, #0
 80016ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80016cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80016ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80016d6:	2300      	movs	r3, #0
 80016d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80016da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80016de:	4622      	mov	r2, r4
 80016e0:	462b      	mov	r3, r5
 80016e2:	f04f 0000 	mov.w	r0, #0
 80016e6:	f04f 0100 	mov.w	r1, #0
 80016ea:	0159      	lsls	r1, r3, #5
 80016ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016f0:	0150      	lsls	r0, r2, #5
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	4621      	mov	r1, r4
 80016f8:	1a51      	subs	r1, r2, r1
 80016fa:	6139      	str	r1, [r7, #16]
 80016fc:	4629      	mov	r1, r5
 80016fe:	eb63 0301 	sbc.w	r3, r3, r1
 8001702:	617b      	str	r3, [r7, #20]
 8001704:	f04f 0200 	mov.w	r2, #0
 8001708:	f04f 0300 	mov.w	r3, #0
 800170c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001710:	4659      	mov	r1, fp
 8001712:	018b      	lsls	r3, r1, #6
 8001714:	4651      	mov	r1, sl
 8001716:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800171a:	4651      	mov	r1, sl
 800171c:	018a      	lsls	r2, r1, #6
 800171e:	4651      	mov	r1, sl
 8001720:	ebb2 0801 	subs.w	r8, r2, r1
 8001724:	4659      	mov	r1, fp
 8001726:	eb63 0901 	sbc.w	r9, r3, r1
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	f04f 0300 	mov.w	r3, #0
 8001732:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001736:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800173a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800173e:	4690      	mov	r8, r2
 8001740:	4699      	mov	r9, r3
 8001742:	4623      	mov	r3, r4
 8001744:	eb18 0303 	adds.w	r3, r8, r3
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	462b      	mov	r3, r5
 800174c:	eb49 0303 	adc.w	r3, r9, r3
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	f04f 0200 	mov.w	r2, #0
 8001756:	f04f 0300 	mov.w	r3, #0
 800175a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800175e:	4629      	mov	r1, r5
 8001760:	024b      	lsls	r3, r1, #9
 8001762:	4621      	mov	r1, r4
 8001764:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001768:	4621      	mov	r1, r4
 800176a:	024a      	lsls	r2, r1, #9
 800176c:	4610      	mov	r0, r2
 800176e:	4619      	mov	r1, r3
 8001770:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001772:	2200      	movs	r2, #0
 8001774:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001776:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001778:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800177c:	f7fe fd28 	bl	80001d0 <__aeabi_uldivmod>
 8001780:	4602      	mov	r2, r0
 8001782:	460b      	mov	r3, r1
 8001784:	4613      	mov	r3, r2
 8001786:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001788:	e058      	b.n	800183c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800178a:	4b38      	ldr	r3, [pc, #224]	@ (800186c <HAL_RCC_GetSysClockFreq+0x200>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	099b      	lsrs	r3, r3, #6
 8001790:	2200      	movs	r2, #0
 8001792:	4618      	mov	r0, r3
 8001794:	4611      	mov	r1, r2
 8001796:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800179a:	623b      	str	r3, [r7, #32]
 800179c:	2300      	movs	r3, #0
 800179e:	627b      	str	r3, [r7, #36]	@ 0x24
 80017a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80017a4:	4642      	mov	r2, r8
 80017a6:	464b      	mov	r3, r9
 80017a8:	f04f 0000 	mov.w	r0, #0
 80017ac:	f04f 0100 	mov.w	r1, #0
 80017b0:	0159      	lsls	r1, r3, #5
 80017b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017b6:	0150      	lsls	r0, r2, #5
 80017b8:	4602      	mov	r2, r0
 80017ba:	460b      	mov	r3, r1
 80017bc:	4641      	mov	r1, r8
 80017be:	ebb2 0a01 	subs.w	sl, r2, r1
 80017c2:	4649      	mov	r1, r9
 80017c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80017c8:	f04f 0200 	mov.w	r2, #0
 80017cc:	f04f 0300 	mov.w	r3, #0
 80017d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80017d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80017d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80017dc:	ebb2 040a 	subs.w	r4, r2, sl
 80017e0:	eb63 050b 	sbc.w	r5, r3, fp
 80017e4:	f04f 0200 	mov.w	r2, #0
 80017e8:	f04f 0300 	mov.w	r3, #0
 80017ec:	00eb      	lsls	r3, r5, #3
 80017ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80017f2:	00e2      	lsls	r2, r4, #3
 80017f4:	4614      	mov	r4, r2
 80017f6:	461d      	mov	r5, r3
 80017f8:	4643      	mov	r3, r8
 80017fa:	18e3      	adds	r3, r4, r3
 80017fc:	603b      	str	r3, [r7, #0]
 80017fe:	464b      	mov	r3, r9
 8001800:	eb45 0303 	adc.w	r3, r5, r3
 8001804:	607b      	str	r3, [r7, #4]
 8001806:	f04f 0200 	mov.w	r2, #0
 800180a:	f04f 0300 	mov.w	r3, #0
 800180e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001812:	4629      	mov	r1, r5
 8001814:	028b      	lsls	r3, r1, #10
 8001816:	4621      	mov	r1, r4
 8001818:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800181c:	4621      	mov	r1, r4
 800181e:	028a      	lsls	r2, r1, #10
 8001820:	4610      	mov	r0, r2
 8001822:	4619      	mov	r1, r3
 8001824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001826:	2200      	movs	r2, #0
 8001828:	61bb      	str	r3, [r7, #24]
 800182a:	61fa      	str	r2, [r7, #28]
 800182c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001830:	f7fe fcce 	bl	80001d0 <__aeabi_uldivmod>
 8001834:	4602      	mov	r2, r0
 8001836:	460b      	mov	r3, r1
 8001838:	4613      	mov	r3, r2
 800183a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800183c:	4b0b      	ldr	r3, [pc, #44]	@ (800186c <HAL_RCC_GetSysClockFreq+0x200>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	0c1b      	lsrs	r3, r3, #16
 8001842:	f003 0303 	and.w	r3, r3, #3
 8001846:	3301      	adds	r3, #1
 8001848:	005b      	lsls	r3, r3, #1
 800184a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800184c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800184e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001850:	fbb2 f3f3 	udiv	r3, r2, r3
 8001854:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001856:	e002      	b.n	800185e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001858:	4b05      	ldr	r3, [pc, #20]	@ (8001870 <HAL_RCC_GetSysClockFreq+0x204>)
 800185a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800185c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800185e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001860:	4618      	mov	r0, r3
 8001862:	3750      	adds	r7, #80	@ 0x50
 8001864:	46bd      	mov	sp, r7
 8001866:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800186a:	bf00      	nop
 800186c:	40023800 	.word	0x40023800
 8001870:	00f42400 	.word	0x00f42400
 8001874:	007a1200 	.word	0x007a1200

08001878 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800187c:	4b03      	ldr	r3, [pc, #12]	@ (800188c <HAL_RCC_GetHCLKFreq+0x14>)
 800187e:	681b      	ldr	r3, [r3, #0]
}
 8001880:	4618      	mov	r0, r3
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	20000000 	.word	0x20000000

08001890 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001894:	f7ff fff0 	bl	8001878 <HAL_RCC_GetHCLKFreq>
 8001898:	4602      	mov	r2, r0
 800189a:	4b05      	ldr	r3, [pc, #20]	@ (80018b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	0b5b      	lsrs	r3, r3, #13
 80018a0:	f003 0307 	and.w	r3, r3, #7
 80018a4:	4903      	ldr	r1, [pc, #12]	@ (80018b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018a6:	5ccb      	ldrb	r3, [r1, r3]
 80018a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40023800 	.word	0x40023800
 80018b4:	08003828 	.word	0x08003828

080018b8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	220f      	movs	r2, #15
 80018c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80018c8:	4b12      	ldr	r3, [pc, #72]	@ (8001914 <HAL_RCC_GetClockConfig+0x5c>)
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f003 0203 	and.w	r2, r3, #3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80018d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001914 <HAL_RCC_GetClockConfig+0x5c>)
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80018e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001914 <HAL_RCC_GetClockConfig+0x5c>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80018ec:	4b09      	ldr	r3, [pc, #36]	@ (8001914 <HAL_RCC_GetClockConfig+0x5c>)
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	08db      	lsrs	r3, r3, #3
 80018f2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80018fa:	4b07      	ldr	r3, [pc, #28]	@ (8001918 <HAL_RCC_GetClockConfig+0x60>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0207 	and.w	r2, r3, #7
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	601a      	str	r2, [r3, #0]
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	40023800 	.word	0x40023800
 8001918:	40023c00 	.word	0x40023c00

0800191c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e041      	b.n	80019b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b00      	cmp	r3, #0
 8001938:	d106      	bne.n	8001948 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f000 f839 	bl	80019ba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2202      	movs	r2, #2
 800194c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3304      	adds	r3, #4
 8001958:	4619      	mov	r1, r3
 800195a:	4610      	mov	r0, r2
 800195c:	f000 f9c0 	bl	8001ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2201      	movs	r2, #1
 8001964:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2201      	movs	r2, #1
 800196c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2201      	movs	r2, #1
 800197c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2201      	movs	r2, #1
 8001984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2201      	movs	r2, #1
 800198c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2201      	movs	r2, #1
 80019a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2201      	movs	r2, #1
 80019ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80019c2:	bf00      	nop
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
	...

080019d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d001      	beq.n	80019e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e04e      	b.n	8001a86 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2202      	movs	r2, #2
 80019ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	68da      	ldr	r2, [r3, #12]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f042 0201 	orr.w	r2, r2, #1
 80019fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a23      	ldr	r2, [pc, #140]	@ (8001a94 <HAL_TIM_Base_Start_IT+0xc4>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d022      	beq.n	8001a50 <HAL_TIM_Base_Start_IT+0x80>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a12:	d01d      	beq.n	8001a50 <HAL_TIM_Base_Start_IT+0x80>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a1f      	ldr	r2, [pc, #124]	@ (8001a98 <HAL_TIM_Base_Start_IT+0xc8>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d018      	beq.n	8001a50 <HAL_TIM_Base_Start_IT+0x80>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a1e      	ldr	r2, [pc, #120]	@ (8001a9c <HAL_TIM_Base_Start_IT+0xcc>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d013      	beq.n	8001a50 <HAL_TIM_Base_Start_IT+0x80>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8001aa0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d00e      	beq.n	8001a50 <HAL_TIM_Base_Start_IT+0x80>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d009      	beq.n	8001a50 <HAL_TIM_Base_Start_IT+0x80>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a19      	ldr	r2, [pc, #100]	@ (8001aa8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d004      	beq.n	8001a50 <HAL_TIM_Base_Start_IT+0x80>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a18      	ldr	r2, [pc, #96]	@ (8001aac <HAL_TIM_Base_Start_IT+0xdc>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d111      	bne.n	8001a74 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 0307 	and.w	r3, r3, #7
 8001a5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2b06      	cmp	r3, #6
 8001a60:	d010      	beq.n	8001a84 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f042 0201 	orr.w	r2, r2, #1
 8001a70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a72:	e007      	b.n	8001a84 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f042 0201 	orr.w	r2, r2, #1
 8001a82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	40010000 	.word	0x40010000
 8001a98:	40000400 	.word	0x40000400
 8001a9c:	40000800 	.word	0x40000800
 8001aa0:	40000c00 	.word	0x40000c00
 8001aa4:	40010400 	.word	0x40010400
 8001aa8:	40014000 	.word	0x40014000
 8001aac:	40001800 	.word	0x40001800

08001ab0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	f003 0302 	and.w	r3, r3, #2
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d020      	beq.n	8001b14 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	f003 0302 	and.w	r3, r3, #2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d01b      	beq.n	8001b14 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f06f 0202 	mvn.w	r2, #2
 8001ae4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	699b      	ldr	r3, [r3, #24]
 8001af2:	f003 0303 	and.w	r3, r3, #3
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d003      	beq.n	8001b02 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f000 f8d2 	bl	8001ca4 <HAL_TIM_IC_CaptureCallback>
 8001b00:	e005      	b.n	8001b0e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f000 f8c4 	bl	8001c90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f000 f8d5 	bl	8001cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	f003 0304 	and.w	r3, r3, #4
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d020      	beq.n	8001b60 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	f003 0304 	and.w	r3, r3, #4
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d01b      	beq.n	8001b60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f06f 0204 	mvn.w	r2, #4
 8001b30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2202      	movs	r2, #2
 8001b36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d003      	beq.n	8001b4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f000 f8ac 	bl	8001ca4 <HAL_TIM_IC_CaptureCallback>
 8001b4c:	e005      	b.n	8001b5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f000 f89e 	bl	8001c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f000 f8af 	bl	8001cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	f003 0308 	and.w	r3, r3, #8
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d020      	beq.n	8001bac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f003 0308 	and.w	r3, r3, #8
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d01b      	beq.n	8001bac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f06f 0208 	mvn.w	r2, #8
 8001b7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2204      	movs	r2, #4
 8001b82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	f003 0303 	and.w	r3, r3, #3
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d003      	beq.n	8001b9a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f000 f886 	bl	8001ca4 <HAL_TIM_IC_CaptureCallback>
 8001b98:	e005      	b.n	8001ba6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f000 f878 	bl	8001c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f000 f889 	bl	8001cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	f003 0310 	and.w	r3, r3, #16
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d020      	beq.n	8001bf8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f003 0310 	and.w	r3, r3, #16
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d01b      	beq.n	8001bf8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f06f 0210 	mvn.w	r2, #16
 8001bc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2208      	movs	r2, #8
 8001bce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d003      	beq.n	8001be6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f000 f860 	bl	8001ca4 <HAL_TIM_IC_CaptureCallback>
 8001be4:	e005      	b.n	8001bf2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f000 f852 	bl	8001c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f000 f863 	bl	8001cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00c      	beq.n	8001c1c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d007      	beq.n	8001c1c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f06f 0201 	mvn.w	r2, #1
 8001c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f7fe fd86 	bl	8000728 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d00c      	beq.n	8001c40 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d007      	beq.n	8001c40 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f000 f906 	bl	8001e4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d00c      	beq.n	8001c64 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d007      	beq.n	8001c64 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 f834 	bl	8001ccc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	f003 0320 	and.w	r3, r3, #32
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d00c      	beq.n	8001c88 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	f003 0320 	and.w	r3, r3, #32
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d007      	beq.n	8001c88 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f06f 0220 	mvn.w	r2, #32
 8001c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f8d8 	bl	8001e38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c88:	bf00      	nop
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001cac:	bf00      	nop
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001cc0:	bf00      	nop
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b085      	sub	sp, #20
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4a46      	ldr	r2, [pc, #280]	@ (8001e0c <TIM_Base_SetConfig+0x12c>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d013      	beq.n	8001d20 <TIM_Base_SetConfig+0x40>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cfe:	d00f      	beq.n	8001d20 <TIM_Base_SetConfig+0x40>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4a43      	ldr	r2, [pc, #268]	@ (8001e10 <TIM_Base_SetConfig+0x130>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d00b      	beq.n	8001d20 <TIM_Base_SetConfig+0x40>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4a42      	ldr	r2, [pc, #264]	@ (8001e14 <TIM_Base_SetConfig+0x134>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d007      	beq.n	8001d20 <TIM_Base_SetConfig+0x40>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a41      	ldr	r2, [pc, #260]	@ (8001e18 <TIM_Base_SetConfig+0x138>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d003      	beq.n	8001d20 <TIM_Base_SetConfig+0x40>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a40      	ldr	r2, [pc, #256]	@ (8001e1c <TIM_Base_SetConfig+0x13c>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d108      	bne.n	8001d32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a35      	ldr	r2, [pc, #212]	@ (8001e0c <TIM_Base_SetConfig+0x12c>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d02b      	beq.n	8001d92 <TIM_Base_SetConfig+0xb2>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d40:	d027      	beq.n	8001d92 <TIM_Base_SetConfig+0xb2>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a32      	ldr	r2, [pc, #200]	@ (8001e10 <TIM_Base_SetConfig+0x130>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d023      	beq.n	8001d92 <TIM_Base_SetConfig+0xb2>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a31      	ldr	r2, [pc, #196]	@ (8001e14 <TIM_Base_SetConfig+0x134>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d01f      	beq.n	8001d92 <TIM_Base_SetConfig+0xb2>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a30      	ldr	r2, [pc, #192]	@ (8001e18 <TIM_Base_SetConfig+0x138>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d01b      	beq.n	8001d92 <TIM_Base_SetConfig+0xb2>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a2f      	ldr	r2, [pc, #188]	@ (8001e1c <TIM_Base_SetConfig+0x13c>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d017      	beq.n	8001d92 <TIM_Base_SetConfig+0xb2>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a2e      	ldr	r2, [pc, #184]	@ (8001e20 <TIM_Base_SetConfig+0x140>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d013      	beq.n	8001d92 <TIM_Base_SetConfig+0xb2>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a2d      	ldr	r2, [pc, #180]	@ (8001e24 <TIM_Base_SetConfig+0x144>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d00f      	beq.n	8001d92 <TIM_Base_SetConfig+0xb2>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a2c      	ldr	r2, [pc, #176]	@ (8001e28 <TIM_Base_SetConfig+0x148>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d00b      	beq.n	8001d92 <TIM_Base_SetConfig+0xb2>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a2b      	ldr	r2, [pc, #172]	@ (8001e2c <TIM_Base_SetConfig+0x14c>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d007      	beq.n	8001d92 <TIM_Base_SetConfig+0xb2>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a2a      	ldr	r2, [pc, #168]	@ (8001e30 <TIM_Base_SetConfig+0x150>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d003      	beq.n	8001d92 <TIM_Base_SetConfig+0xb2>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a29      	ldr	r2, [pc, #164]	@ (8001e34 <TIM_Base_SetConfig+0x154>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d108      	bne.n	8001da4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	68db      	ldr	r3, [r3, #12]
 8001d9e:	68fa      	ldr	r2, [r7, #12]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	68fa      	ldr	r2, [r7, #12]
 8001db6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	4a10      	ldr	r2, [pc, #64]	@ (8001e0c <TIM_Base_SetConfig+0x12c>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d003      	beq.n	8001dd8 <TIM_Base_SetConfig+0xf8>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	4a12      	ldr	r2, [pc, #72]	@ (8001e1c <TIM_Base_SetConfig+0x13c>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d103      	bne.n	8001de0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	691a      	ldr	r2, [r3, #16]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2201      	movs	r2, #1
 8001de4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	691b      	ldr	r3, [r3, #16]
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d105      	bne.n	8001dfe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	f023 0201 	bic.w	r2, r3, #1
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	611a      	str	r2, [r3, #16]
  }
}
 8001dfe:	bf00      	nop
 8001e00:	3714      	adds	r7, #20
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	40010000 	.word	0x40010000
 8001e10:	40000400 	.word	0x40000400
 8001e14:	40000800 	.word	0x40000800
 8001e18:	40000c00 	.word	0x40000c00
 8001e1c:	40010400 	.word	0x40010400
 8001e20:	40014000 	.word	0x40014000
 8001e24:	40014400 	.word	0x40014400
 8001e28:	40014800 	.word	0x40014800
 8001e2c:	40001800 	.word	0x40001800
 8001e30:	40001c00 	.word	0x40001c00
 8001e34:	40002000 	.word	0x40002000

08001e38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b085      	sub	sp, #20
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001e6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e72:	2b84      	cmp	r3, #132	@ 0x84
 8001e74:	d005      	beq.n	8001e82 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001e76:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	3303      	adds	r3, #3
 8001e80:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001e82:	68fb      	ldr	r3, [r7, #12]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001e94:	f000 fb7c 	bl	8002590 <vTaskStartScheduler>
  
  return osOK;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001e9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ea0:	b089      	sub	sp, #36	@ 0x24
 8001ea2:	af04      	add	r7, sp, #16
 8001ea4:	6078      	str	r0, [r7, #4]
 8001ea6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	695b      	ldr	r3, [r3, #20]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d020      	beq.n	8001ef2 <osThreadCreate+0x54>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d01c      	beq.n	8001ef2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685c      	ldr	r4, [r3, #4]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	691e      	ldr	r6, [r3, #16]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff ffc8 	bl	8001e60 <makeFreeRtosPriority>
 8001ed0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001eda:	9202      	str	r2, [sp, #8]
 8001edc:	9301      	str	r3, [sp, #4]
 8001ede:	9100      	str	r1, [sp, #0]
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	4632      	mov	r2, r6
 8001ee4:	4629      	mov	r1, r5
 8001ee6:	4620      	mov	r0, r4
 8001ee8:	f000 f8ed 	bl	80020c6 <xTaskCreateStatic>
 8001eec:	4603      	mov	r3, r0
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	e01c      	b.n	8001f2c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685c      	ldr	r4, [r3, #4]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001efe:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff ffaa 	bl	8001e60 <makeFreeRtosPriority>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	f107 030c 	add.w	r3, r7, #12
 8001f12:	9301      	str	r3, [sp, #4]
 8001f14:	9200      	str	r2, [sp, #0]
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	4632      	mov	r2, r6
 8001f1a:	4629      	mov	r1, r5
 8001f1c:	4620      	mov	r0, r4
 8001f1e:	f000 f932 	bl	8002186 <xTaskCreate>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d001      	beq.n	8001f2c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	e000      	b.n	8001f2e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3714      	adds	r7, #20
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001f36 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b084      	sub	sp, #16
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <osDelay+0x16>
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	e000      	b.n	8001f4e <osDelay+0x18>
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f000 fae8 	bl	8002524 <vTaskDelay>
  
  return osOK;
 8001f54:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f103 0208 	add.w	r2, r3, #8
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f76:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f103 0208 	add.w	r2, r3, #8
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f103 0208 	add.w	r2, r3, #8
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	689a      	ldr	r2, [r3, #8]
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	683a      	ldr	r2, [r7, #0]
 8001fdc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	1c5a      	adds	r2, r3, #1
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	601a      	str	r2, [r3, #0]
}
 8001ff4:	bf00      	nop
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002016:	d103      	bne.n	8002020 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	691b      	ldr	r3, [r3, #16]
 800201c:	60fb      	str	r3, [r7, #12]
 800201e:	e00c      	b.n	800203a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3308      	adds	r3, #8
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	e002      	b.n	800202e <vListInsert+0x2e>
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	60fb      	str	r3, [r7, #12]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	68ba      	ldr	r2, [r7, #8]
 8002036:	429a      	cmp	r2, r3
 8002038:	d2f6      	bcs.n	8002028 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	685a      	ldr	r2, [r3, #4]
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	68fa      	ldr	r2, [r7, #12]
 800204e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	683a      	ldr	r2, [r7, #0]
 8002054:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	1c5a      	adds	r2, r3, #1
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	601a      	str	r2, [r3, #0]
}
 8002066:	bf00      	nop
 8002068:	3714      	adds	r7, #20
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002072:	b480      	push	{r7}
 8002074:	b085      	sub	sp, #20
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	6892      	ldr	r2, [r2, #8]
 8002088:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	6852      	ldr	r2, [r2, #4]
 8002092:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	429a      	cmp	r2, r3
 800209c:	d103      	bne.n	80020a6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689a      	ldr	r2, [r3, #8]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2200      	movs	r2, #0
 80020aa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	1e5a      	subs	r2, r3, #1
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b08e      	sub	sp, #56	@ 0x38
 80020ca:	af04      	add	r7, sp, #16
 80020cc:	60f8      	str	r0, [r7, #12]
 80020ce:	60b9      	str	r1, [r7, #8]
 80020d0:	607a      	str	r2, [r7, #4]
 80020d2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80020d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d10b      	bne.n	80020f2 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80020da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020de:	f383 8811 	msr	BASEPRI, r3
 80020e2:	f3bf 8f6f 	isb	sy
 80020e6:	f3bf 8f4f 	dsb	sy
 80020ea:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80020ec:	bf00      	nop
 80020ee:	bf00      	nop
 80020f0:	e7fd      	b.n	80020ee <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80020f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d10b      	bne.n	8002110 <xTaskCreateStatic+0x4a>
	__asm volatile
 80020f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020fc:	f383 8811 	msr	BASEPRI, r3
 8002100:	f3bf 8f6f 	isb	sy
 8002104:	f3bf 8f4f 	dsb	sy
 8002108:	61fb      	str	r3, [r7, #28]
}
 800210a:	bf00      	nop
 800210c:	bf00      	nop
 800210e:	e7fd      	b.n	800210c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002110:	23a0      	movs	r3, #160	@ 0xa0
 8002112:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	2ba0      	cmp	r3, #160	@ 0xa0
 8002118:	d00b      	beq.n	8002132 <xTaskCreateStatic+0x6c>
	__asm volatile
 800211a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800211e:	f383 8811 	msr	BASEPRI, r3
 8002122:	f3bf 8f6f 	isb	sy
 8002126:	f3bf 8f4f 	dsb	sy
 800212a:	61bb      	str	r3, [r7, #24]
}
 800212c:	bf00      	nop
 800212e:	bf00      	nop
 8002130:	e7fd      	b.n	800212e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002132:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002136:	2b00      	cmp	r3, #0
 8002138:	d01e      	beq.n	8002178 <xTaskCreateStatic+0xb2>
 800213a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800213c:	2b00      	cmp	r3, #0
 800213e:	d01b      	beq.n	8002178 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002142:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002146:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002148:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800214a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214c:	2202      	movs	r2, #2
 800214e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002152:	2300      	movs	r3, #0
 8002154:	9303      	str	r3, [sp, #12]
 8002156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002158:	9302      	str	r3, [sp, #8]
 800215a:	f107 0314 	add.w	r3, r7, #20
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	68b9      	ldr	r1, [r7, #8]
 800216a:	68f8      	ldr	r0, [r7, #12]
 800216c:	f000 f850 	bl	8002210 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002170:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002172:	f000 f8ed 	bl	8002350 <prvAddNewTaskToReadyList>
 8002176:	e001      	b.n	800217c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002178:	2300      	movs	r3, #0
 800217a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800217c:	697b      	ldr	r3, [r7, #20]
	}
 800217e:	4618      	mov	r0, r3
 8002180:	3728      	adds	r7, #40	@ 0x28
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002186:	b580      	push	{r7, lr}
 8002188:	b08c      	sub	sp, #48	@ 0x30
 800218a:	af04      	add	r7, sp, #16
 800218c:	60f8      	str	r0, [r7, #12]
 800218e:	60b9      	str	r1, [r7, #8]
 8002190:	603b      	str	r3, [r7, #0]
 8002192:	4613      	mov	r3, r2
 8002194:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002196:	88fb      	ldrh	r3, [r7, #6]
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	4618      	mov	r0, r3
 800219c:	f000 ff8c 	bl	80030b8 <pvPortMalloc>
 80021a0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00e      	beq.n	80021c6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80021a8:	20a0      	movs	r0, #160	@ 0xa0
 80021aa:	f000 ff85 	bl	80030b8 <pvPortMalloc>
 80021ae:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80021bc:	e005      	b.n	80021ca <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80021be:	6978      	ldr	r0, [r7, #20]
 80021c0:	f001 f848 	bl	8003254 <vPortFree>
 80021c4:	e001      	b.n	80021ca <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d017      	beq.n	8002200 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80021d8:	88fa      	ldrh	r2, [r7, #6]
 80021da:	2300      	movs	r3, #0
 80021dc:	9303      	str	r3, [sp, #12]
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	9302      	str	r3, [sp, #8]
 80021e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021e4:	9301      	str	r3, [sp, #4]
 80021e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021e8:	9300      	str	r3, [sp, #0]
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	68b9      	ldr	r1, [r7, #8]
 80021ee:	68f8      	ldr	r0, [r7, #12]
 80021f0:	f000 f80e 	bl	8002210 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80021f4:	69f8      	ldr	r0, [r7, #28]
 80021f6:	f000 f8ab 	bl	8002350 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80021fa:	2301      	movs	r3, #1
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	e002      	b.n	8002206 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002200:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002204:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002206:	69bb      	ldr	r3, [r7, #24]
	}
 8002208:	4618      	mov	r0, r3
 800220a:	3720      	adds	r7, #32
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b088      	sub	sp, #32
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
 800221c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800221e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002220:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002228:	3b01      	subs	r3, #1
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	4413      	add	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	f023 0307 	bic.w	r3, r3, #7
 8002236:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00b      	beq.n	800225a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8002242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002246:	f383 8811 	msr	BASEPRI, r3
 800224a:	f3bf 8f6f 	isb	sy
 800224e:	f3bf 8f4f 	dsb	sy
 8002252:	617b      	str	r3, [r7, #20]
}
 8002254:	bf00      	nop
 8002256:	bf00      	nop
 8002258:	e7fd      	b.n	8002256 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d01f      	beq.n	80022a0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002260:	2300      	movs	r3, #0
 8002262:	61fb      	str	r3, [r7, #28]
 8002264:	e012      	b.n	800228c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002266:	68ba      	ldr	r2, [r7, #8]
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	4413      	add	r3, r2
 800226c:	7819      	ldrb	r1, [r3, #0]
 800226e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	4413      	add	r3, r2
 8002274:	3334      	adds	r3, #52	@ 0x34
 8002276:	460a      	mov	r2, r1
 8002278:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800227a:	68ba      	ldr	r2, [r7, #8]
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	4413      	add	r3, r2
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d006      	beq.n	8002294 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	3301      	adds	r3, #1
 800228a:	61fb      	str	r3, [r7, #28]
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	2b0f      	cmp	r3, #15
 8002290:	d9e9      	bls.n	8002266 <prvInitialiseNewTask+0x56>
 8002292:	e000      	b.n	8002296 <prvInitialiseNewTask+0x86>
			{
				break;
 8002294:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002298:	2200      	movs	r2, #0
 800229a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800229e:	e003      	b.n	80022a8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80022a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80022a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022aa:	2b06      	cmp	r3, #6
 80022ac:	d901      	bls.n	80022b2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80022ae:	2306      	movs	r3, #6
 80022b0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80022b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022b6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80022b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022bc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80022be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c0:	2200      	movs	r2, #0
 80022c2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80022c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c6:	3304      	adds	r3, #4
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff fe68 	bl	8001f9e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80022ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022d0:	3318      	adds	r3, #24
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff fe63 	bl	8001f9e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80022d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022dc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022e0:	f1c3 0207 	rsb	r2, r3, #7
 80022e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022e6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80022e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022ec:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80022ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022f0:	2200      	movs	r2, #0
 80022f2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80022f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022f8:	2200      	movs	r2, #0
 80022fa:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80022fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002300:	334c      	adds	r3, #76	@ 0x4c
 8002302:	224c      	movs	r2, #76	@ 0x4c
 8002304:	2100      	movs	r1, #0
 8002306:	4618      	mov	r0, r3
 8002308:	f001 f97a 	bl	8003600 <memset>
 800230c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800230e:	4a0d      	ldr	r2, [pc, #52]	@ (8002344 <prvInitialiseNewTask+0x134>)
 8002310:	651a      	str	r2, [r3, #80]	@ 0x50
 8002312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002314:	4a0c      	ldr	r2, [pc, #48]	@ (8002348 <prvInitialiseNewTask+0x138>)
 8002316:	655a      	str	r2, [r3, #84]	@ 0x54
 8002318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800231a:	4a0c      	ldr	r2, [pc, #48]	@ (800234c <prvInitialiseNewTask+0x13c>)
 800231c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	68f9      	ldr	r1, [r7, #12]
 8002322:	69b8      	ldr	r0, [r7, #24]
 8002324:	f000 fcba 	bl	8002c9c <pxPortInitialiseStack>
 8002328:	4602      	mov	r2, r0
 800232a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800232c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800232e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002330:	2b00      	cmp	r3, #0
 8002332:	d002      	beq.n	800233a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002336:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002338:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800233a:	bf00      	nop
 800233c:	3720      	adds	r7, #32
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	200040cc 	.word	0x200040cc
 8002348:	20004134 	.word	0x20004134
 800234c:	2000419c 	.word	0x2000419c

08002350 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002358:	f000 fdce 	bl	8002ef8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800235c:	4b2a      	ldr	r3, [pc, #168]	@ (8002408 <prvAddNewTaskToReadyList+0xb8>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	3301      	adds	r3, #1
 8002362:	4a29      	ldr	r2, [pc, #164]	@ (8002408 <prvAddNewTaskToReadyList+0xb8>)
 8002364:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002366:	4b29      	ldr	r3, [pc, #164]	@ (800240c <prvAddNewTaskToReadyList+0xbc>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d109      	bne.n	8002382 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800236e:	4a27      	ldr	r2, [pc, #156]	@ (800240c <prvAddNewTaskToReadyList+0xbc>)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002374:	4b24      	ldr	r3, [pc, #144]	@ (8002408 <prvAddNewTaskToReadyList+0xb8>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d110      	bne.n	800239e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800237c:	f000 fb64 	bl	8002a48 <prvInitialiseTaskLists>
 8002380:	e00d      	b.n	800239e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002382:	4b23      	ldr	r3, [pc, #140]	@ (8002410 <prvAddNewTaskToReadyList+0xc0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d109      	bne.n	800239e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800238a:	4b20      	ldr	r3, [pc, #128]	@ (800240c <prvAddNewTaskToReadyList+0xbc>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002394:	429a      	cmp	r2, r3
 8002396:	d802      	bhi.n	800239e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002398:	4a1c      	ldr	r2, [pc, #112]	@ (800240c <prvAddNewTaskToReadyList+0xbc>)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800239e:	4b1d      	ldr	r3, [pc, #116]	@ (8002414 <prvAddNewTaskToReadyList+0xc4>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	3301      	adds	r3, #1
 80023a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002414 <prvAddNewTaskToReadyList+0xc4>)
 80023a6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ac:	2201      	movs	r2, #1
 80023ae:	409a      	lsls	r2, r3
 80023b0:	4b19      	ldr	r3, [pc, #100]	@ (8002418 <prvAddNewTaskToReadyList+0xc8>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	4a18      	ldr	r2, [pc, #96]	@ (8002418 <prvAddNewTaskToReadyList+0xc8>)
 80023b8:	6013      	str	r3, [r2, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023be:	4613      	mov	r3, r2
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	4413      	add	r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	4a15      	ldr	r2, [pc, #84]	@ (800241c <prvAddNewTaskToReadyList+0xcc>)
 80023c8:	441a      	add	r2, r3
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	3304      	adds	r3, #4
 80023ce:	4619      	mov	r1, r3
 80023d0:	4610      	mov	r0, r2
 80023d2:	f7ff fdf1 	bl	8001fb8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80023d6:	f000 fdc1 	bl	8002f5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80023da:	4b0d      	ldr	r3, [pc, #52]	@ (8002410 <prvAddNewTaskToReadyList+0xc0>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00e      	beq.n	8002400 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80023e2:	4b0a      	ldr	r3, [pc, #40]	@ (800240c <prvAddNewTaskToReadyList+0xbc>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d207      	bcs.n	8002400 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80023f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002420 <prvAddNewTaskToReadyList+0xd0>)
 80023f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	f3bf 8f4f 	dsb	sy
 80023fc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	20000470 	.word	0x20000470
 800240c:	20000370 	.word	0x20000370
 8002410:	2000047c 	.word	0x2000047c
 8002414:	2000048c 	.word	0x2000048c
 8002418:	20000478 	.word	0x20000478
 800241c:	20000374 	.word	0x20000374
 8002420:	e000ed04 	.word	0xe000ed04

08002424 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8002424:	b580      	push	{r7, lr}
 8002426:	b08a      	sub	sp, #40	@ 0x28
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800242e:	2300      	movs	r3, #0
 8002430:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d10b      	bne.n	8002450 <vTaskDelayUntil+0x2c>
	__asm volatile
 8002438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800243c:	f383 8811 	msr	BASEPRI, r3
 8002440:	f3bf 8f6f 	isb	sy
 8002444:	f3bf 8f4f 	dsb	sy
 8002448:	617b      	str	r3, [r7, #20]
}
 800244a:	bf00      	nop
 800244c:	bf00      	nop
 800244e:	e7fd      	b.n	800244c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d10b      	bne.n	800246e <vTaskDelayUntil+0x4a>
	__asm volatile
 8002456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800245a:	f383 8811 	msr	BASEPRI, r3
 800245e:	f3bf 8f6f 	isb	sy
 8002462:	f3bf 8f4f 	dsb	sy
 8002466:	613b      	str	r3, [r7, #16]
}
 8002468:	bf00      	nop
 800246a:	bf00      	nop
 800246c:	e7fd      	b.n	800246a <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800246e:	4b2a      	ldr	r3, [pc, #168]	@ (8002518 <vTaskDelayUntil+0xf4>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d00b      	beq.n	800248e <vTaskDelayUntil+0x6a>
	__asm volatile
 8002476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800247a:	f383 8811 	msr	BASEPRI, r3
 800247e:	f3bf 8f6f 	isb	sy
 8002482:	f3bf 8f4f 	dsb	sy
 8002486:	60fb      	str	r3, [r7, #12]
}
 8002488:	bf00      	nop
 800248a:	bf00      	nop
 800248c:	e7fd      	b.n	800248a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800248e:	f000 f8e9 	bl	8002664 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8002492:	4b22      	ldr	r3, [pc, #136]	@ (800251c <vTaskDelayUntil+0xf8>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	4413      	add	r3, r2
 80024a0:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	6a3a      	ldr	r2, [r7, #32]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d20b      	bcs.n	80024c4 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	69fa      	ldr	r2, [r7, #28]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d211      	bcs.n	80024da <vTaskDelayUntil+0xb6>
 80024b6:	69fa      	ldr	r2, [r7, #28]
 80024b8:	6a3b      	ldr	r3, [r7, #32]
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d90d      	bls.n	80024da <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80024be:	2301      	movs	r3, #1
 80024c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80024c2:	e00a      	b.n	80024da <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	69fa      	ldr	r2, [r7, #28]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d303      	bcc.n	80024d6 <vTaskDelayUntil+0xb2>
 80024ce:	69fa      	ldr	r2, [r7, #28]
 80024d0:	6a3b      	ldr	r3, [r7, #32]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d901      	bls.n	80024da <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80024d6:	2301      	movs	r3, #1
 80024d8:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	69fa      	ldr	r2, [r7, #28]
 80024de:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80024e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d006      	beq.n	80024f4 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80024e6:	69fa      	ldr	r2, [r7, #28]
 80024e8:	6a3b      	ldr	r3, [r7, #32]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	2100      	movs	r1, #0
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 fb6e 	bl	8002bd0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80024f4:	f000 f8c4 	bl	8002680 <xTaskResumeAll>
 80024f8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d107      	bne.n	8002510 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8002500:	4b07      	ldr	r3, [pc, #28]	@ (8002520 <vTaskDelayUntil+0xfc>)
 8002502:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	f3bf 8f4f 	dsb	sy
 800250c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002510:	bf00      	nop
 8002512:	3728      	adds	r7, #40	@ 0x28
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	20000498 	.word	0x20000498
 800251c:	20000474 	.word	0x20000474
 8002520:	e000ed04 	.word	0xe000ed04

08002524 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800252c:	2300      	movs	r3, #0
 800252e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d018      	beq.n	8002568 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002536:	4b14      	ldr	r3, [pc, #80]	@ (8002588 <vTaskDelay+0x64>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00b      	beq.n	8002556 <vTaskDelay+0x32>
	__asm volatile
 800253e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002542:	f383 8811 	msr	BASEPRI, r3
 8002546:	f3bf 8f6f 	isb	sy
 800254a:	f3bf 8f4f 	dsb	sy
 800254e:	60bb      	str	r3, [r7, #8]
}
 8002550:	bf00      	nop
 8002552:	bf00      	nop
 8002554:	e7fd      	b.n	8002552 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002556:	f000 f885 	bl	8002664 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800255a:	2100      	movs	r1, #0
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f000 fb37 	bl	8002bd0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002562:	f000 f88d 	bl	8002680 <xTaskResumeAll>
 8002566:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d107      	bne.n	800257e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800256e:	4b07      	ldr	r3, [pc, #28]	@ (800258c <vTaskDelay+0x68>)
 8002570:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002574:	601a      	str	r2, [r3, #0]
 8002576:	f3bf 8f4f 	dsb	sy
 800257a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800257e:	bf00      	nop
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20000498 	.word	0x20000498
 800258c:	e000ed04 	.word	0xe000ed04

08002590 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b08a      	sub	sp, #40	@ 0x28
 8002594:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002596:	2300      	movs	r3, #0
 8002598:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800259a:	2300      	movs	r3, #0
 800259c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800259e:	463a      	mov	r2, r7
 80025a0:	1d39      	adds	r1, r7, #4
 80025a2:	f107 0308 	add.w	r3, r7, #8
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7fd ff8a 	bl	80004c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80025ac:	6839      	ldr	r1, [r7, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	9202      	str	r2, [sp, #8]
 80025b4:	9301      	str	r3, [sp, #4]
 80025b6:	2300      	movs	r3, #0
 80025b8:	9300      	str	r3, [sp, #0]
 80025ba:	2300      	movs	r3, #0
 80025bc:	460a      	mov	r2, r1
 80025be:	4921      	ldr	r1, [pc, #132]	@ (8002644 <vTaskStartScheduler+0xb4>)
 80025c0:	4821      	ldr	r0, [pc, #132]	@ (8002648 <vTaskStartScheduler+0xb8>)
 80025c2:	f7ff fd80 	bl	80020c6 <xTaskCreateStatic>
 80025c6:	4603      	mov	r3, r0
 80025c8:	4a20      	ldr	r2, [pc, #128]	@ (800264c <vTaskStartScheduler+0xbc>)
 80025ca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80025cc:	4b1f      	ldr	r3, [pc, #124]	@ (800264c <vTaskStartScheduler+0xbc>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d002      	beq.n	80025da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80025d4:	2301      	movs	r3, #1
 80025d6:	617b      	str	r3, [r7, #20]
 80025d8:	e001      	b.n	80025de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d11b      	bne.n	800261c <vTaskStartScheduler+0x8c>
	__asm volatile
 80025e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025e8:	f383 8811 	msr	BASEPRI, r3
 80025ec:	f3bf 8f6f 	isb	sy
 80025f0:	f3bf 8f4f 	dsb	sy
 80025f4:	613b      	str	r3, [r7, #16]
}
 80025f6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80025f8:	4b15      	ldr	r3, [pc, #84]	@ (8002650 <vTaskStartScheduler+0xc0>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	334c      	adds	r3, #76	@ 0x4c
 80025fe:	4a15      	ldr	r2, [pc, #84]	@ (8002654 <vTaskStartScheduler+0xc4>)
 8002600:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002602:	4b15      	ldr	r3, [pc, #84]	@ (8002658 <vTaskStartScheduler+0xc8>)
 8002604:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002608:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800260a:	4b14      	ldr	r3, [pc, #80]	@ (800265c <vTaskStartScheduler+0xcc>)
 800260c:	2201      	movs	r2, #1
 800260e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002610:	4b13      	ldr	r3, [pc, #76]	@ (8002660 <vTaskStartScheduler+0xd0>)
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002616:	f000 fbcb 	bl	8002db0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800261a:	e00f      	b.n	800263c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002622:	d10b      	bne.n	800263c <vTaskStartScheduler+0xac>
	__asm volatile
 8002624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002628:	f383 8811 	msr	BASEPRI, r3
 800262c:	f3bf 8f6f 	isb	sy
 8002630:	f3bf 8f4f 	dsb	sy
 8002634:	60fb      	str	r3, [r7, #12]
}
 8002636:	bf00      	nop
 8002638:	bf00      	nop
 800263a:	e7fd      	b.n	8002638 <vTaskStartScheduler+0xa8>
}
 800263c:	bf00      	nop
 800263e:	3718      	adds	r7, #24
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	08003810 	.word	0x08003810
 8002648:	08002a19 	.word	0x08002a19
 800264c:	20000494 	.word	0x20000494
 8002650:	20000370 	.word	0x20000370
 8002654:	20000010 	.word	0x20000010
 8002658:	20000490 	.word	0x20000490
 800265c:	2000047c 	.word	0x2000047c
 8002660:	20000474 	.word	0x20000474

08002664 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002668:	4b04      	ldr	r3, [pc, #16]	@ (800267c <vTaskSuspendAll+0x18>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	3301      	adds	r3, #1
 800266e:	4a03      	ldr	r2, [pc, #12]	@ (800267c <vTaskSuspendAll+0x18>)
 8002670:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002672:	bf00      	nop
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	20000498 	.word	0x20000498

08002680 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002686:	2300      	movs	r3, #0
 8002688:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800268a:	2300      	movs	r3, #0
 800268c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800268e:	4b42      	ldr	r3, [pc, #264]	@ (8002798 <xTaskResumeAll+0x118>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d10b      	bne.n	80026ae <xTaskResumeAll+0x2e>
	__asm volatile
 8002696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800269a:	f383 8811 	msr	BASEPRI, r3
 800269e:	f3bf 8f6f 	isb	sy
 80026a2:	f3bf 8f4f 	dsb	sy
 80026a6:	603b      	str	r3, [r7, #0]
}
 80026a8:	bf00      	nop
 80026aa:	bf00      	nop
 80026ac:	e7fd      	b.n	80026aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80026ae:	f000 fc23 	bl	8002ef8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80026b2:	4b39      	ldr	r3, [pc, #228]	@ (8002798 <xTaskResumeAll+0x118>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	3b01      	subs	r3, #1
 80026b8:	4a37      	ldr	r2, [pc, #220]	@ (8002798 <xTaskResumeAll+0x118>)
 80026ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80026bc:	4b36      	ldr	r3, [pc, #216]	@ (8002798 <xTaskResumeAll+0x118>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d161      	bne.n	8002788 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80026c4:	4b35      	ldr	r3, [pc, #212]	@ (800279c <xTaskResumeAll+0x11c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d05d      	beq.n	8002788 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80026cc:	e02e      	b.n	800272c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80026ce:	4b34      	ldr	r3, [pc, #208]	@ (80027a0 <xTaskResumeAll+0x120>)
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	3318      	adds	r3, #24
 80026da:	4618      	mov	r0, r3
 80026dc:	f7ff fcc9 	bl	8002072 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	3304      	adds	r3, #4
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff fcc4 	bl	8002072 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ee:	2201      	movs	r2, #1
 80026f0:	409a      	lsls	r2, r3
 80026f2:	4b2c      	ldr	r3, [pc, #176]	@ (80027a4 <xTaskResumeAll+0x124>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	4a2a      	ldr	r2, [pc, #168]	@ (80027a4 <xTaskResumeAll+0x124>)
 80026fa:	6013      	str	r3, [r2, #0]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002700:	4613      	mov	r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	4413      	add	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	4a27      	ldr	r2, [pc, #156]	@ (80027a8 <xTaskResumeAll+0x128>)
 800270a:	441a      	add	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	3304      	adds	r3, #4
 8002710:	4619      	mov	r1, r3
 8002712:	4610      	mov	r0, r2
 8002714:	f7ff fc50 	bl	8001fb8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800271c:	4b23      	ldr	r3, [pc, #140]	@ (80027ac <xTaskResumeAll+0x12c>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002722:	429a      	cmp	r2, r3
 8002724:	d302      	bcc.n	800272c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8002726:	4b22      	ldr	r3, [pc, #136]	@ (80027b0 <xTaskResumeAll+0x130>)
 8002728:	2201      	movs	r2, #1
 800272a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800272c:	4b1c      	ldr	r3, [pc, #112]	@ (80027a0 <xTaskResumeAll+0x120>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d1cc      	bne.n	80026ce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800273a:	f000 fa29 	bl	8002b90 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800273e:	4b1d      	ldr	r3, [pc, #116]	@ (80027b4 <xTaskResumeAll+0x134>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d010      	beq.n	800276c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800274a:	f000 f847 	bl	80027dc <xTaskIncrementTick>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d002      	beq.n	800275a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8002754:	4b16      	ldr	r3, [pc, #88]	@ (80027b0 <xTaskResumeAll+0x130>)
 8002756:	2201      	movs	r2, #1
 8002758:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	3b01      	subs	r3, #1
 800275e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1f1      	bne.n	800274a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8002766:	4b13      	ldr	r3, [pc, #76]	@ (80027b4 <xTaskResumeAll+0x134>)
 8002768:	2200      	movs	r2, #0
 800276a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800276c:	4b10      	ldr	r3, [pc, #64]	@ (80027b0 <xTaskResumeAll+0x130>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d009      	beq.n	8002788 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002774:	2301      	movs	r3, #1
 8002776:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002778:	4b0f      	ldr	r3, [pc, #60]	@ (80027b8 <xTaskResumeAll+0x138>)
 800277a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	f3bf 8f4f 	dsb	sy
 8002784:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002788:	f000 fbe8 	bl	8002f5c <vPortExitCritical>

	return xAlreadyYielded;
 800278c:	68bb      	ldr	r3, [r7, #8]
}
 800278e:	4618      	mov	r0, r3
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20000498 	.word	0x20000498
 800279c:	20000470 	.word	0x20000470
 80027a0:	20000430 	.word	0x20000430
 80027a4:	20000478 	.word	0x20000478
 80027a8:	20000374 	.word	0x20000374
 80027ac:	20000370 	.word	0x20000370
 80027b0:	20000484 	.word	0x20000484
 80027b4:	20000480 	.word	0x20000480
 80027b8:	e000ed04 	.word	0xe000ed04

080027bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80027c2:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <xTaskGetTickCount+0x1c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80027c8:	687b      	ldr	r3, [r7, #4]
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	20000474 	.word	0x20000474

080027dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80027e2:	2300      	movs	r3, #0
 80027e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80027e6:	4b4f      	ldr	r3, [pc, #316]	@ (8002924 <xTaskIncrementTick+0x148>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	f040 808f 	bne.w	800290e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80027f0:	4b4d      	ldr	r3, [pc, #308]	@ (8002928 <xTaskIncrementTick+0x14c>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	3301      	adds	r3, #1
 80027f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80027f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002928 <xTaskIncrementTick+0x14c>)
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d121      	bne.n	8002848 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002804:	4b49      	ldr	r3, [pc, #292]	@ (800292c <xTaskIncrementTick+0x150>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d00b      	beq.n	8002826 <xTaskIncrementTick+0x4a>
	__asm volatile
 800280e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002812:	f383 8811 	msr	BASEPRI, r3
 8002816:	f3bf 8f6f 	isb	sy
 800281a:	f3bf 8f4f 	dsb	sy
 800281e:	603b      	str	r3, [r7, #0]
}
 8002820:	bf00      	nop
 8002822:	bf00      	nop
 8002824:	e7fd      	b.n	8002822 <xTaskIncrementTick+0x46>
 8002826:	4b41      	ldr	r3, [pc, #260]	@ (800292c <xTaskIncrementTick+0x150>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	4b40      	ldr	r3, [pc, #256]	@ (8002930 <xTaskIncrementTick+0x154>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a3e      	ldr	r2, [pc, #248]	@ (800292c <xTaskIncrementTick+0x150>)
 8002832:	6013      	str	r3, [r2, #0]
 8002834:	4a3e      	ldr	r2, [pc, #248]	@ (8002930 <xTaskIncrementTick+0x154>)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6013      	str	r3, [r2, #0]
 800283a:	4b3e      	ldr	r3, [pc, #248]	@ (8002934 <xTaskIncrementTick+0x158>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	3301      	adds	r3, #1
 8002840:	4a3c      	ldr	r2, [pc, #240]	@ (8002934 <xTaskIncrementTick+0x158>)
 8002842:	6013      	str	r3, [r2, #0]
 8002844:	f000 f9a4 	bl	8002b90 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002848:	4b3b      	ldr	r3, [pc, #236]	@ (8002938 <xTaskIncrementTick+0x15c>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	693a      	ldr	r2, [r7, #16]
 800284e:	429a      	cmp	r2, r3
 8002850:	d348      	bcc.n	80028e4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002852:	4b36      	ldr	r3, [pc, #216]	@ (800292c <xTaskIncrementTick+0x150>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d104      	bne.n	8002866 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800285c:	4b36      	ldr	r3, [pc, #216]	@ (8002938 <xTaskIncrementTick+0x15c>)
 800285e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002862:	601a      	str	r2, [r3, #0]
					break;
 8002864:	e03e      	b.n	80028e4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002866:	4b31      	ldr	r3, [pc, #196]	@ (800292c <xTaskIncrementTick+0x150>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	429a      	cmp	r2, r3
 800287c:	d203      	bcs.n	8002886 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800287e:	4a2e      	ldr	r2, [pc, #184]	@ (8002938 <xTaskIncrementTick+0x15c>)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002884:	e02e      	b.n	80028e4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	3304      	adds	r3, #4
 800288a:	4618      	mov	r0, r3
 800288c:	f7ff fbf1 	bl	8002072 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002894:	2b00      	cmp	r3, #0
 8002896:	d004      	beq.n	80028a2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	3318      	adds	r3, #24
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff fbe8 	bl	8002072 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028a6:	2201      	movs	r2, #1
 80028a8:	409a      	lsls	r2, r3
 80028aa:	4b24      	ldr	r3, [pc, #144]	@ (800293c <xTaskIncrementTick+0x160>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	4a22      	ldr	r2, [pc, #136]	@ (800293c <xTaskIncrementTick+0x160>)
 80028b2:	6013      	str	r3, [r2, #0]
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028b8:	4613      	mov	r3, r2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	4413      	add	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	4a1f      	ldr	r2, [pc, #124]	@ (8002940 <xTaskIncrementTick+0x164>)
 80028c2:	441a      	add	r2, r3
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	3304      	adds	r3, #4
 80028c8:	4619      	mov	r1, r3
 80028ca:	4610      	mov	r0, r2
 80028cc:	f7ff fb74 	bl	8001fb8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002944 <xTaskIncrementTick+0x168>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028da:	429a      	cmp	r2, r3
 80028dc:	d3b9      	bcc.n	8002852 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80028de:	2301      	movs	r3, #1
 80028e0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028e2:	e7b6      	b.n	8002852 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80028e4:	4b17      	ldr	r3, [pc, #92]	@ (8002944 <xTaskIncrementTick+0x168>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028ea:	4915      	ldr	r1, [pc, #84]	@ (8002940 <xTaskIncrementTick+0x164>)
 80028ec:	4613      	mov	r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	4413      	add	r3, r2
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	440b      	add	r3, r1
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d901      	bls.n	8002900 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80028fc:	2301      	movs	r3, #1
 80028fe:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002900:	4b11      	ldr	r3, [pc, #68]	@ (8002948 <xTaskIncrementTick+0x16c>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d007      	beq.n	8002918 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8002908:	2301      	movs	r3, #1
 800290a:	617b      	str	r3, [r7, #20]
 800290c:	e004      	b.n	8002918 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800290e:	4b0f      	ldr	r3, [pc, #60]	@ (800294c <xTaskIncrementTick+0x170>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	3301      	adds	r3, #1
 8002914:	4a0d      	ldr	r2, [pc, #52]	@ (800294c <xTaskIncrementTick+0x170>)
 8002916:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002918:	697b      	ldr	r3, [r7, #20]
}
 800291a:	4618      	mov	r0, r3
 800291c:	3718      	adds	r7, #24
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	20000498 	.word	0x20000498
 8002928:	20000474 	.word	0x20000474
 800292c:	20000428 	.word	0x20000428
 8002930:	2000042c 	.word	0x2000042c
 8002934:	20000488 	.word	0x20000488
 8002938:	20000490 	.word	0x20000490
 800293c:	20000478 	.word	0x20000478
 8002940:	20000374 	.word	0x20000374
 8002944:	20000370 	.word	0x20000370
 8002948:	20000484 	.word	0x20000484
 800294c:	20000480 	.word	0x20000480

08002950 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002950:	b480      	push	{r7}
 8002952:	b087      	sub	sp, #28
 8002954:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002956:	4b2a      	ldr	r3, [pc, #168]	@ (8002a00 <vTaskSwitchContext+0xb0>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800295e:	4b29      	ldr	r3, [pc, #164]	@ (8002a04 <vTaskSwitchContext+0xb4>)
 8002960:	2201      	movs	r2, #1
 8002962:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002964:	e045      	b.n	80029f2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8002966:	4b27      	ldr	r3, [pc, #156]	@ (8002a04 <vTaskSwitchContext+0xb4>)
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800296c:	4b26      	ldr	r3, [pc, #152]	@ (8002a08 <vTaskSwitchContext+0xb8>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	fab3 f383 	clz	r3, r3
 8002978:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800297a:	7afb      	ldrb	r3, [r7, #11]
 800297c:	f1c3 031f 	rsb	r3, r3, #31
 8002980:	617b      	str	r3, [r7, #20]
 8002982:	4922      	ldr	r1, [pc, #136]	@ (8002a0c <vTaskSwitchContext+0xbc>)
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	4613      	mov	r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	4413      	add	r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	440b      	add	r3, r1
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d10b      	bne.n	80029ae <vTaskSwitchContext+0x5e>
	__asm volatile
 8002996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800299a:	f383 8811 	msr	BASEPRI, r3
 800299e:	f3bf 8f6f 	isb	sy
 80029a2:	f3bf 8f4f 	dsb	sy
 80029a6:	607b      	str	r3, [r7, #4]
}
 80029a8:	bf00      	nop
 80029aa:	bf00      	nop
 80029ac:	e7fd      	b.n	80029aa <vTaskSwitchContext+0x5a>
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	4613      	mov	r3, r2
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	4413      	add	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	4a14      	ldr	r2, [pc, #80]	@ (8002a0c <vTaskSwitchContext+0xbc>)
 80029ba:	4413      	add	r3, r2
 80029bc:	613b      	str	r3, [r7, #16]
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	685a      	ldr	r2, [r3, #4]
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	605a      	str	r2, [r3, #4]
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	685a      	ldr	r2, [r3, #4]
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	3308      	adds	r3, #8
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d104      	bne.n	80029de <vTaskSwitchContext+0x8e>
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002a10 <vTaskSwitchContext+0xc0>)
 80029e6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80029e8:	4b09      	ldr	r3, [pc, #36]	@ (8002a10 <vTaskSwitchContext+0xc0>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	334c      	adds	r3, #76	@ 0x4c
 80029ee:	4a09      	ldr	r2, [pc, #36]	@ (8002a14 <vTaskSwitchContext+0xc4>)
 80029f0:	6013      	str	r3, [r2, #0]
}
 80029f2:	bf00      	nop
 80029f4:	371c      	adds	r7, #28
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	20000498 	.word	0x20000498
 8002a04:	20000484 	.word	0x20000484
 8002a08:	20000478 	.word	0x20000478
 8002a0c:	20000374 	.word	0x20000374
 8002a10:	20000370 	.word	0x20000370
 8002a14:	20000010 	.word	0x20000010

08002a18 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002a20:	f000 f852 	bl	8002ac8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002a24:	4b06      	ldr	r3, [pc, #24]	@ (8002a40 <prvIdleTask+0x28>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d9f9      	bls.n	8002a20 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002a2c:	4b05      	ldr	r3, [pc, #20]	@ (8002a44 <prvIdleTask+0x2c>)
 8002a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a32:	601a      	str	r2, [r3, #0]
 8002a34:	f3bf 8f4f 	dsb	sy
 8002a38:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002a3c:	e7f0      	b.n	8002a20 <prvIdleTask+0x8>
 8002a3e:	bf00      	nop
 8002a40:	20000374 	.word	0x20000374
 8002a44:	e000ed04 	.word	0xe000ed04

08002a48 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a4e:	2300      	movs	r3, #0
 8002a50:	607b      	str	r3, [r7, #4]
 8002a52:	e00c      	b.n	8002a6e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	4613      	mov	r3, r2
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	4413      	add	r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	4a12      	ldr	r2, [pc, #72]	@ (8002aa8 <prvInitialiseTaskLists+0x60>)
 8002a60:	4413      	add	r3, r2
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff fa7b 	bl	8001f5e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	607b      	str	r3, [r7, #4]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2b06      	cmp	r3, #6
 8002a72:	d9ef      	bls.n	8002a54 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002a74:	480d      	ldr	r0, [pc, #52]	@ (8002aac <prvInitialiseTaskLists+0x64>)
 8002a76:	f7ff fa72 	bl	8001f5e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002a7a:	480d      	ldr	r0, [pc, #52]	@ (8002ab0 <prvInitialiseTaskLists+0x68>)
 8002a7c:	f7ff fa6f 	bl	8001f5e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002a80:	480c      	ldr	r0, [pc, #48]	@ (8002ab4 <prvInitialiseTaskLists+0x6c>)
 8002a82:	f7ff fa6c 	bl	8001f5e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002a86:	480c      	ldr	r0, [pc, #48]	@ (8002ab8 <prvInitialiseTaskLists+0x70>)
 8002a88:	f7ff fa69 	bl	8001f5e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002a8c:	480b      	ldr	r0, [pc, #44]	@ (8002abc <prvInitialiseTaskLists+0x74>)
 8002a8e:	f7ff fa66 	bl	8001f5e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002a92:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac0 <prvInitialiseTaskLists+0x78>)
 8002a94:	4a05      	ldr	r2, [pc, #20]	@ (8002aac <prvInitialiseTaskLists+0x64>)
 8002a96:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002a98:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac4 <prvInitialiseTaskLists+0x7c>)
 8002a9a:	4a05      	ldr	r2, [pc, #20]	@ (8002ab0 <prvInitialiseTaskLists+0x68>)
 8002a9c:	601a      	str	r2, [r3, #0]
}
 8002a9e:	bf00      	nop
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	20000374 	.word	0x20000374
 8002aac:	20000400 	.word	0x20000400
 8002ab0:	20000414 	.word	0x20000414
 8002ab4:	20000430 	.word	0x20000430
 8002ab8:	20000444 	.word	0x20000444
 8002abc:	2000045c 	.word	0x2000045c
 8002ac0:	20000428 	.word	0x20000428
 8002ac4:	2000042c 	.word	0x2000042c

08002ac8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ace:	e019      	b.n	8002b04 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002ad0:	f000 fa12 	bl	8002ef8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ad4:	4b10      	ldr	r3, [pc, #64]	@ (8002b18 <prvCheckTasksWaitingTermination+0x50>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	3304      	adds	r3, #4
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7ff fac6 	bl	8002072 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8002b1c <prvCheckTasksWaitingTermination+0x54>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	3b01      	subs	r3, #1
 8002aec:	4a0b      	ldr	r2, [pc, #44]	@ (8002b1c <prvCheckTasksWaitingTermination+0x54>)
 8002aee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002af0:	4b0b      	ldr	r3, [pc, #44]	@ (8002b20 <prvCheckTasksWaitingTermination+0x58>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	3b01      	subs	r3, #1
 8002af6:	4a0a      	ldr	r2, [pc, #40]	@ (8002b20 <prvCheckTasksWaitingTermination+0x58>)
 8002af8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002afa:	f000 fa2f 	bl	8002f5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 f810 	bl	8002b24 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b04:	4b06      	ldr	r3, [pc, #24]	@ (8002b20 <prvCheckTasksWaitingTermination+0x58>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d1e1      	bne.n	8002ad0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002b0c:	bf00      	nop
 8002b0e:	bf00      	nop
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	20000444 	.word	0x20000444
 8002b1c:	20000470 	.word	0x20000470
 8002b20:	20000458 	.word	0x20000458

08002b24 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	334c      	adds	r3, #76	@ 0x4c
 8002b30:	4618      	mov	r0, r3
 8002b32:	f000 fd6d 	bl	8003610 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d108      	bne.n	8002b52 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b44:	4618      	mov	r0, r3
 8002b46:	f000 fb85 	bl	8003254 <vPortFree>
				vPortFree( pxTCB );
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 fb82 	bl	8003254 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002b50:	e019      	b.n	8002b86 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d103      	bne.n	8002b64 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 fb79 	bl	8003254 <vPortFree>
	}
 8002b62:	e010      	b.n	8002b86 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d00b      	beq.n	8002b86 <prvDeleteTCB+0x62>
	__asm volatile
 8002b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b72:	f383 8811 	msr	BASEPRI, r3
 8002b76:	f3bf 8f6f 	isb	sy
 8002b7a:	f3bf 8f4f 	dsb	sy
 8002b7e:	60fb      	str	r3, [r7, #12]
}
 8002b80:	bf00      	nop
 8002b82:	bf00      	nop
 8002b84:	e7fd      	b.n	8002b82 <prvDeleteTCB+0x5e>
	}
 8002b86:	bf00      	nop
 8002b88:	3710      	adds	r7, #16
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
	...

08002b90 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b96:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc8 <prvResetNextTaskUnblockTime+0x38>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d104      	bne.n	8002baa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8002bcc <prvResetNextTaskUnblockTime+0x3c>)
 8002ba2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ba6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002ba8:	e008      	b.n	8002bbc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002baa:	4b07      	ldr	r3, [pc, #28]	@ (8002bc8 <prvResetNextTaskUnblockTime+0x38>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	4a04      	ldr	r2, [pc, #16]	@ (8002bcc <prvResetNextTaskUnblockTime+0x3c>)
 8002bba:	6013      	str	r3, [r2, #0]
}
 8002bbc:	bf00      	nop
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr
 8002bc8:	20000428 	.word	0x20000428
 8002bcc:	20000490 	.word	0x20000490

08002bd0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002bda:	4b29      	ldr	r3, [pc, #164]	@ (8002c80 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002be0:	4b28      	ldr	r3, [pc, #160]	@ (8002c84 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	3304      	adds	r3, #4
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff fa43 	bl	8002072 <uxListRemove>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10b      	bne.n	8002c0a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002bf2:	4b24      	ldr	r3, [pc, #144]	@ (8002c84 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	43da      	mvns	r2, r3
 8002c00:	4b21      	ldr	r3, [pc, #132]	@ (8002c88 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4013      	ands	r3, r2
 8002c06:	4a20      	ldr	r2, [pc, #128]	@ (8002c88 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002c08:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c10:	d10a      	bne.n	8002c28 <prvAddCurrentTaskToDelayedList+0x58>
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d007      	beq.n	8002c28 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c18:	4b1a      	ldr	r3, [pc, #104]	@ (8002c84 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	3304      	adds	r3, #4
 8002c1e:	4619      	mov	r1, r3
 8002c20:	481a      	ldr	r0, [pc, #104]	@ (8002c8c <prvAddCurrentTaskToDelayedList+0xbc>)
 8002c22:	f7ff f9c9 	bl	8001fb8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002c26:	e026      	b.n	8002c76 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002c28:	68fa      	ldr	r2, [r7, #12]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4413      	add	r3, r2
 8002c2e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002c30:	4b14      	ldr	r3, [pc, #80]	@ (8002c84 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	68ba      	ldr	r2, [r7, #8]
 8002c36:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002c38:	68ba      	ldr	r2, [r7, #8]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d209      	bcs.n	8002c54 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c40:	4b13      	ldr	r3, [pc, #76]	@ (8002c90 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	4b0f      	ldr	r3, [pc, #60]	@ (8002c84 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	3304      	adds	r3, #4
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	4610      	mov	r0, r2
 8002c4e:	f7ff f9d7 	bl	8002000 <vListInsert>
}
 8002c52:	e010      	b.n	8002c76 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c54:	4b0f      	ldr	r3, [pc, #60]	@ (8002c94 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	4b0a      	ldr	r3, [pc, #40]	@ (8002c84 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	3304      	adds	r3, #4
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4610      	mov	r0, r2
 8002c62:	f7ff f9cd 	bl	8002000 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002c66:	4b0c      	ldr	r3, [pc, #48]	@ (8002c98 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68ba      	ldr	r2, [r7, #8]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d202      	bcs.n	8002c76 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002c70:	4a09      	ldr	r2, [pc, #36]	@ (8002c98 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	6013      	str	r3, [r2, #0]
}
 8002c76:	bf00      	nop
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	20000474 	.word	0x20000474
 8002c84:	20000370 	.word	0x20000370
 8002c88:	20000478 	.word	0x20000478
 8002c8c:	2000045c 	.word	0x2000045c
 8002c90:	2000042c 	.word	0x2000042c
 8002c94:	20000428 	.word	0x20000428
 8002c98:	20000490 	.word	0x20000490

08002c9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	3b04      	subs	r3, #4
 8002cac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002cb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	3b04      	subs	r3, #4
 8002cba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	f023 0201 	bic.w	r2, r3, #1
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	3b04      	subs	r3, #4
 8002cca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002ccc:	4a0c      	ldr	r2, [pc, #48]	@ (8002d00 <pxPortInitialiseStack+0x64>)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	3b14      	subs	r3, #20
 8002cd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	3b04      	subs	r3, #4
 8002ce2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f06f 0202 	mvn.w	r2, #2
 8002cea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	3b20      	subs	r3, #32
 8002cf0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3714      	adds	r7, #20
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr
 8002d00:	08002d05 	.word	0x08002d05

08002d04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002d0e:	4b13      	ldr	r3, [pc, #76]	@ (8002d5c <prvTaskExitError+0x58>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d16:	d00b      	beq.n	8002d30 <prvTaskExitError+0x2c>
	__asm volatile
 8002d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d1c:	f383 8811 	msr	BASEPRI, r3
 8002d20:	f3bf 8f6f 	isb	sy
 8002d24:	f3bf 8f4f 	dsb	sy
 8002d28:	60fb      	str	r3, [r7, #12]
}
 8002d2a:	bf00      	nop
 8002d2c:	bf00      	nop
 8002d2e:	e7fd      	b.n	8002d2c <prvTaskExitError+0x28>
	__asm volatile
 8002d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d34:	f383 8811 	msr	BASEPRI, r3
 8002d38:	f3bf 8f6f 	isb	sy
 8002d3c:	f3bf 8f4f 	dsb	sy
 8002d40:	60bb      	str	r3, [r7, #8]
}
 8002d42:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002d44:	bf00      	nop
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d0fc      	beq.n	8002d46 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002d4c:	bf00      	nop
 8002d4e:	bf00      	nop
 8002d50:	3714      	adds	r7, #20
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	2000000c 	.word	0x2000000c

08002d60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002d60:	4b07      	ldr	r3, [pc, #28]	@ (8002d80 <pxCurrentTCBConst2>)
 8002d62:	6819      	ldr	r1, [r3, #0]
 8002d64:	6808      	ldr	r0, [r1, #0]
 8002d66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d6a:	f380 8809 	msr	PSP, r0
 8002d6e:	f3bf 8f6f 	isb	sy
 8002d72:	f04f 0000 	mov.w	r0, #0
 8002d76:	f380 8811 	msr	BASEPRI, r0
 8002d7a:	4770      	bx	lr
 8002d7c:	f3af 8000 	nop.w

08002d80 <pxCurrentTCBConst2>:
 8002d80:	20000370 	.word	0x20000370
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002d84:	bf00      	nop
 8002d86:	bf00      	nop

08002d88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002d88:	4808      	ldr	r0, [pc, #32]	@ (8002dac <prvPortStartFirstTask+0x24>)
 8002d8a:	6800      	ldr	r0, [r0, #0]
 8002d8c:	6800      	ldr	r0, [r0, #0]
 8002d8e:	f380 8808 	msr	MSP, r0
 8002d92:	f04f 0000 	mov.w	r0, #0
 8002d96:	f380 8814 	msr	CONTROL, r0
 8002d9a:	b662      	cpsie	i
 8002d9c:	b661      	cpsie	f
 8002d9e:	f3bf 8f4f 	dsb	sy
 8002da2:	f3bf 8f6f 	isb	sy
 8002da6:	df00      	svc	0
 8002da8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002daa:	bf00      	nop
 8002dac:	e000ed08 	.word	0xe000ed08

08002db0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002db6:	4b47      	ldr	r3, [pc, #284]	@ (8002ed4 <xPortStartScheduler+0x124>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a47      	ldr	r2, [pc, #284]	@ (8002ed8 <xPortStartScheduler+0x128>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d10b      	bne.n	8002dd8 <xPortStartScheduler+0x28>
	__asm volatile
 8002dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dc4:	f383 8811 	msr	BASEPRI, r3
 8002dc8:	f3bf 8f6f 	isb	sy
 8002dcc:	f3bf 8f4f 	dsb	sy
 8002dd0:	613b      	str	r3, [r7, #16]
}
 8002dd2:	bf00      	nop
 8002dd4:	bf00      	nop
 8002dd6:	e7fd      	b.n	8002dd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002dd8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ed4 <xPortStartScheduler+0x124>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a3f      	ldr	r2, [pc, #252]	@ (8002edc <xPortStartScheduler+0x12c>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d10b      	bne.n	8002dfa <xPortStartScheduler+0x4a>
	__asm volatile
 8002de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002de6:	f383 8811 	msr	BASEPRI, r3
 8002dea:	f3bf 8f6f 	isb	sy
 8002dee:	f3bf 8f4f 	dsb	sy
 8002df2:	60fb      	str	r3, [r7, #12]
}
 8002df4:	bf00      	nop
 8002df6:	bf00      	nop
 8002df8:	e7fd      	b.n	8002df6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002dfa:	4b39      	ldr	r3, [pc, #228]	@ (8002ee0 <xPortStartScheduler+0x130>)
 8002dfc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	22ff      	movs	r2, #255	@ 0xff
 8002e0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002e14:	78fb      	ldrb	r3, [r7, #3]
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002e1c:	b2da      	uxtb	r2, r3
 8002e1e:	4b31      	ldr	r3, [pc, #196]	@ (8002ee4 <xPortStartScheduler+0x134>)
 8002e20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002e22:	4b31      	ldr	r3, [pc, #196]	@ (8002ee8 <xPortStartScheduler+0x138>)
 8002e24:	2207      	movs	r2, #7
 8002e26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e28:	e009      	b.n	8002e3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8002e2a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ee8 <xPortStartScheduler+0x138>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	4a2d      	ldr	r2, [pc, #180]	@ (8002ee8 <xPortStartScheduler+0x138>)
 8002e32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002e34:	78fb      	ldrb	r3, [r7, #3]
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e3e:	78fb      	ldrb	r3, [r7, #3]
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e46:	2b80      	cmp	r3, #128	@ 0x80
 8002e48:	d0ef      	beq.n	8002e2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002e4a:	4b27      	ldr	r3, [pc, #156]	@ (8002ee8 <xPortStartScheduler+0x138>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f1c3 0307 	rsb	r3, r3, #7
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d00b      	beq.n	8002e6e <xPortStartScheduler+0xbe>
	__asm volatile
 8002e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e5a:	f383 8811 	msr	BASEPRI, r3
 8002e5e:	f3bf 8f6f 	isb	sy
 8002e62:	f3bf 8f4f 	dsb	sy
 8002e66:	60bb      	str	r3, [r7, #8]
}
 8002e68:	bf00      	nop
 8002e6a:	bf00      	nop
 8002e6c:	e7fd      	b.n	8002e6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee8 <xPortStartScheduler+0x138>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	021b      	lsls	r3, r3, #8
 8002e74:	4a1c      	ldr	r2, [pc, #112]	@ (8002ee8 <xPortStartScheduler+0x138>)
 8002e76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002e78:	4b1b      	ldr	r3, [pc, #108]	@ (8002ee8 <xPortStartScheduler+0x138>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002e80:	4a19      	ldr	r2, [pc, #100]	@ (8002ee8 <xPortStartScheduler+0x138>)
 8002e82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	b2da      	uxtb	r2, r3
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002e8c:	4b17      	ldr	r3, [pc, #92]	@ (8002eec <xPortStartScheduler+0x13c>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a16      	ldr	r2, [pc, #88]	@ (8002eec <xPortStartScheduler+0x13c>)
 8002e92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002e98:	4b14      	ldr	r3, [pc, #80]	@ (8002eec <xPortStartScheduler+0x13c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a13      	ldr	r2, [pc, #76]	@ (8002eec <xPortStartScheduler+0x13c>)
 8002e9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002ea2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002ea4:	f000 f8da 	bl	800305c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002ea8:	4b11      	ldr	r3, [pc, #68]	@ (8002ef0 <xPortStartScheduler+0x140>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8002eae:	f000 f8f9 	bl	80030a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002eb2:	4b10      	ldr	r3, [pc, #64]	@ (8002ef4 <xPortStartScheduler+0x144>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a0f      	ldr	r2, [pc, #60]	@ (8002ef4 <xPortStartScheduler+0x144>)
 8002eb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002ebc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002ebe:	f7ff ff63 	bl	8002d88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002ec2:	f7ff fd45 	bl	8002950 <vTaskSwitchContext>
	prvTaskExitError();
 8002ec6:	f7ff ff1d 	bl	8002d04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3718      	adds	r7, #24
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	e000ed00 	.word	0xe000ed00
 8002ed8:	410fc271 	.word	0x410fc271
 8002edc:	410fc270 	.word	0x410fc270
 8002ee0:	e000e400 	.word	0xe000e400
 8002ee4:	2000049c 	.word	0x2000049c
 8002ee8:	200004a0 	.word	0x200004a0
 8002eec:	e000ed20 	.word	0xe000ed20
 8002ef0:	2000000c 	.word	0x2000000c
 8002ef4:	e000ef34 	.word	0xe000ef34

08002ef8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
	__asm volatile
 8002efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f02:	f383 8811 	msr	BASEPRI, r3
 8002f06:	f3bf 8f6f 	isb	sy
 8002f0a:	f3bf 8f4f 	dsb	sy
 8002f0e:	607b      	str	r3, [r7, #4]
}
 8002f10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002f12:	4b10      	ldr	r3, [pc, #64]	@ (8002f54 <vPortEnterCritical+0x5c>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	3301      	adds	r3, #1
 8002f18:	4a0e      	ldr	r2, [pc, #56]	@ (8002f54 <vPortEnterCritical+0x5c>)
 8002f1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8002f54 <vPortEnterCritical+0x5c>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d110      	bne.n	8002f46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002f24:	4b0c      	ldr	r3, [pc, #48]	@ (8002f58 <vPortEnterCritical+0x60>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00b      	beq.n	8002f46 <vPortEnterCritical+0x4e>
	__asm volatile
 8002f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f32:	f383 8811 	msr	BASEPRI, r3
 8002f36:	f3bf 8f6f 	isb	sy
 8002f3a:	f3bf 8f4f 	dsb	sy
 8002f3e:	603b      	str	r3, [r7, #0]
}
 8002f40:	bf00      	nop
 8002f42:	bf00      	nop
 8002f44:	e7fd      	b.n	8002f42 <vPortEnterCritical+0x4a>
	}
}
 8002f46:	bf00      	nop
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	2000000c 	.word	0x2000000c
 8002f58:	e000ed04 	.word	0xe000ed04

08002f5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002f62:	4b12      	ldr	r3, [pc, #72]	@ (8002fac <vPortExitCritical+0x50>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d10b      	bne.n	8002f82 <vPortExitCritical+0x26>
	__asm volatile
 8002f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f6e:	f383 8811 	msr	BASEPRI, r3
 8002f72:	f3bf 8f6f 	isb	sy
 8002f76:	f3bf 8f4f 	dsb	sy
 8002f7a:	607b      	str	r3, [r7, #4]
}
 8002f7c:	bf00      	nop
 8002f7e:	bf00      	nop
 8002f80:	e7fd      	b.n	8002f7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002f82:	4b0a      	ldr	r3, [pc, #40]	@ (8002fac <vPortExitCritical+0x50>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	4a08      	ldr	r2, [pc, #32]	@ (8002fac <vPortExitCritical+0x50>)
 8002f8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002f8c:	4b07      	ldr	r3, [pc, #28]	@ (8002fac <vPortExitCritical+0x50>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d105      	bne.n	8002fa0 <vPortExitCritical+0x44>
 8002f94:	2300      	movs	r3, #0
 8002f96:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr
 8002fac:	2000000c 	.word	0x2000000c

08002fb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002fb0:	f3ef 8009 	mrs	r0, PSP
 8002fb4:	f3bf 8f6f 	isb	sy
 8002fb8:	4b15      	ldr	r3, [pc, #84]	@ (8003010 <pxCurrentTCBConst>)
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	f01e 0f10 	tst.w	lr, #16
 8002fc0:	bf08      	it	eq
 8002fc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002fc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fca:	6010      	str	r0, [r2, #0]
 8002fcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002fd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002fd4:	f380 8811 	msr	BASEPRI, r0
 8002fd8:	f3bf 8f4f 	dsb	sy
 8002fdc:	f3bf 8f6f 	isb	sy
 8002fe0:	f7ff fcb6 	bl	8002950 <vTaskSwitchContext>
 8002fe4:	f04f 0000 	mov.w	r0, #0
 8002fe8:	f380 8811 	msr	BASEPRI, r0
 8002fec:	bc09      	pop	{r0, r3}
 8002fee:	6819      	ldr	r1, [r3, #0]
 8002ff0:	6808      	ldr	r0, [r1, #0]
 8002ff2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ff6:	f01e 0f10 	tst.w	lr, #16
 8002ffa:	bf08      	it	eq
 8002ffc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003000:	f380 8809 	msr	PSP, r0
 8003004:	f3bf 8f6f 	isb	sy
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	f3af 8000 	nop.w

08003010 <pxCurrentTCBConst>:
 8003010:	20000370 	.word	0x20000370
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003014:	bf00      	nop
 8003016:	bf00      	nop

08003018 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
	__asm volatile
 800301e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003022:	f383 8811 	msr	BASEPRI, r3
 8003026:	f3bf 8f6f 	isb	sy
 800302a:	f3bf 8f4f 	dsb	sy
 800302e:	607b      	str	r3, [r7, #4]
}
 8003030:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003032:	f7ff fbd3 	bl	80027dc <xTaskIncrementTick>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d003      	beq.n	8003044 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800303c:	4b06      	ldr	r3, [pc, #24]	@ (8003058 <SysTick_Handler+0x40>)
 800303e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003042:	601a      	str	r2, [r3, #0]
 8003044:	2300      	movs	r3, #0
 8003046:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	f383 8811 	msr	BASEPRI, r3
}
 800304e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003050:	bf00      	nop
 8003052:	3708      	adds	r7, #8
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	e000ed04 	.word	0xe000ed04

0800305c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003060:	4b0b      	ldr	r3, [pc, #44]	@ (8003090 <vPortSetupTimerInterrupt+0x34>)
 8003062:	2200      	movs	r2, #0
 8003064:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003066:	4b0b      	ldr	r3, [pc, #44]	@ (8003094 <vPortSetupTimerInterrupt+0x38>)
 8003068:	2200      	movs	r2, #0
 800306a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800306c:	4b0a      	ldr	r3, [pc, #40]	@ (8003098 <vPortSetupTimerInterrupt+0x3c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a0a      	ldr	r2, [pc, #40]	@ (800309c <vPortSetupTimerInterrupt+0x40>)
 8003072:	fba2 2303 	umull	r2, r3, r2, r3
 8003076:	099b      	lsrs	r3, r3, #6
 8003078:	4a09      	ldr	r2, [pc, #36]	@ (80030a0 <vPortSetupTimerInterrupt+0x44>)
 800307a:	3b01      	subs	r3, #1
 800307c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800307e:	4b04      	ldr	r3, [pc, #16]	@ (8003090 <vPortSetupTimerInterrupt+0x34>)
 8003080:	2207      	movs	r2, #7
 8003082:	601a      	str	r2, [r3, #0]
}
 8003084:	bf00      	nop
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	e000e010 	.word	0xe000e010
 8003094:	e000e018 	.word	0xe000e018
 8003098:	20000000 	.word	0x20000000
 800309c:	10624dd3 	.word	0x10624dd3
 80030a0:	e000e014 	.word	0xe000e014

080030a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80030a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80030b4 <vPortEnableVFP+0x10>
 80030a8:	6801      	ldr	r1, [r0, #0]
 80030aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80030ae:	6001      	str	r1, [r0, #0]
 80030b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80030b2:	bf00      	nop
 80030b4:	e000ed88 	.word	0xe000ed88

080030b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b08a      	sub	sp, #40	@ 0x28
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80030c0:	2300      	movs	r3, #0
 80030c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80030c4:	f7ff face 	bl	8002664 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80030c8:	4b5c      	ldr	r3, [pc, #368]	@ (800323c <pvPortMalloc+0x184>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d101      	bne.n	80030d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80030d0:	f000 f924 	bl	800331c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80030d4:	4b5a      	ldr	r3, [pc, #360]	@ (8003240 <pvPortMalloc+0x188>)
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4013      	ands	r3, r2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f040 8095 	bne.w	800320c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d01e      	beq.n	8003126 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80030e8:	2208      	movs	r2, #8
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4413      	add	r3, r2
 80030ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f003 0307 	and.w	r3, r3, #7
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d015      	beq.n	8003126 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f023 0307 	bic.w	r3, r3, #7
 8003100:	3308      	adds	r3, #8
 8003102:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f003 0307 	and.w	r3, r3, #7
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00b      	beq.n	8003126 <pvPortMalloc+0x6e>
	__asm volatile
 800310e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003112:	f383 8811 	msr	BASEPRI, r3
 8003116:	f3bf 8f6f 	isb	sy
 800311a:	f3bf 8f4f 	dsb	sy
 800311e:	617b      	str	r3, [r7, #20]
}
 8003120:	bf00      	nop
 8003122:	bf00      	nop
 8003124:	e7fd      	b.n	8003122 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d06f      	beq.n	800320c <pvPortMalloc+0x154>
 800312c:	4b45      	ldr	r3, [pc, #276]	@ (8003244 <pvPortMalloc+0x18c>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	429a      	cmp	r2, r3
 8003134:	d86a      	bhi.n	800320c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003136:	4b44      	ldr	r3, [pc, #272]	@ (8003248 <pvPortMalloc+0x190>)
 8003138:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800313a:	4b43      	ldr	r3, [pc, #268]	@ (8003248 <pvPortMalloc+0x190>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003140:	e004      	b.n	800314c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003144:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800314c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	429a      	cmp	r2, r3
 8003154:	d903      	bls.n	800315e <pvPortMalloc+0xa6>
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1f1      	bne.n	8003142 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800315e:	4b37      	ldr	r3, [pc, #220]	@ (800323c <pvPortMalloc+0x184>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003164:	429a      	cmp	r2, r3
 8003166:	d051      	beq.n	800320c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003168:	6a3b      	ldr	r3, [r7, #32]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2208      	movs	r2, #8
 800316e:	4413      	add	r3, r2
 8003170:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800317a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	1ad2      	subs	r2, r2, r3
 8003182:	2308      	movs	r3, #8
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	429a      	cmp	r2, r3
 8003188:	d920      	bls.n	80031cc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800318a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4413      	add	r3, r2
 8003190:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	f003 0307 	and.w	r3, r3, #7
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00b      	beq.n	80031b4 <pvPortMalloc+0xfc>
	__asm volatile
 800319c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a0:	f383 8811 	msr	BASEPRI, r3
 80031a4:	f3bf 8f6f 	isb	sy
 80031a8:	f3bf 8f4f 	dsb	sy
 80031ac:	613b      	str	r3, [r7, #16]
}
 80031ae:	bf00      	nop
 80031b0:	bf00      	nop
 80031b2:	e7fd      	b.n	80031b0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80031b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	1ad2      	subs	r2, r2, r3
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80031c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80031c6:	69b8      	ldr	r0, [r7, #24]
 80031c8:	f000 f90a 	bl	80033e0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80031cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003244 <pvPortMalloc+0x18c>)
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	4a1b      	ldr	r2, [pc, #108]	@ (8003244 <pvPortMalloc+0x18c>)
 80031d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80031da:	4b1a      	ldr	r3, [pc, #104]	@ (8003244 <pvPortMalloc+0x18c>)
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	4b1b      	ldr	r3, [pc, #108]	@ (800324c <pvPortMalloc+0x194>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d203      	bcs.n	80031ee <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80031e6:	4b17      	ldr	r3, [pc, #92]	@ (8003244 <pvPortMalloc+0x18c>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a18      	ldr	r2, [pc, #96]	@ (800324c <pvPortMalloc+0x194>)
 80031ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80031ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f0:	685a      	ldr	r2, [r3, #4]
 80031f2:	4b13      	ldr	r3, [pc, #76]	@ (8003240 <pvPortMalloc+0x188>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	431a      	orrs	r2, r3
 80031f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80031fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fe:	2200      	movs	r2, #0
 8003200:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003202:	4b13      	ldr	r3, [pc, #76]	@ (8003250 <pvPortMalloc+0x198>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	3301      	adds	r3, #1
 8003208:	4a11      	ldr	r2, [pc, #68]	@ (8003250 <pvPortMalloc+0x198>)
 800320a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800320c:	f7ff fa38 	bl	8002680 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	f003 0307 	and.w	r3, r3, #7
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00b      	beq.n	8003232 <pvPortMalloc+0x17a>
	__asm volatile
 800321a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800321e:	f383 8811 	msr	BASEPRI, r3
 8003222:	f3bf 8f6f 	isb	sy
 8003226:	f3bf 8f4f 	dsb	sy
 800322a:	60fb      	str	r3, [r7, #12]
}
 800322c:	bf00      	nop
 800322e:	bf00      	nop
 8003230:	e7fd      	b.n	800322e <pvPortMalloc+0x176>
	return pvReturn;
 8003232:	69fb      	ldr	r3, [r7, #28]
}
 8003234:	4618      	mov	r0, r3
 8003236:	3728      	adds	r7, #40	@ 0x28
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	200040ac 	.word	0x200040ac
 8003240:	200040c0 	.word	0x200040c0
 8003244:	200040b0 	.word	0x200040b0
 8003248:	200040a4 	.word	0x200040a4
 800324c:	200040b4 	.word	0x200040b4
 8003250:	200040b8 	.word	0x200040b8

08003254 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d04f      	beq.n	8003306 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003266:	2308      	movs	r3, #8
 8003268:	425b      	negs	r3, r3
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	4413      	add	r3, r2
 800326e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	685a      	ldr	r2, [r3, #4]
 8003278:	4b25      	ldr	r3, [pc, #148]	@ (8003310 <vPortFree+0xbc>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4013      	ands	r3, r2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d10b      	bne.n	800329a <vPortFree+0x46>
	__asm volatile
 8003282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003286:	f383 8811 	msr	BASEPRI, r3
 800328a:	f3bf 8f6f 	isb	sy
 800328e:	f3bf 8f4f 	dsb	sy
 8003292:	60fb      	str	r3, [r7, #12]
}
 8003294:	bf00      	nop
 8003296:	bf00      	nop
 8003298:	e7fd      	b.n	8003296 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d00b      	beq.n	80032ba <vPortFree+0x66>
	__asm volatile
 80032a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032a6:	f383 8811 	msr	BASEPRI, r3
 80032aa:	f3bf 8f6f 	isb	sy
 80032ae:	f3bf 8f4f 	dsb	sy
 80032b2:	60bb      	str	r3, [r7, #8]
}
 80032b4:	bf00      	nop
 80032b6:	bf00      	nop
 80032b8:	e7fd      	b.n	80032b6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	685a      	ldr	r2, [r3, #4]
 80032be:	4b14      	ldr	r3, [pc, #80]	@ (8003310 <vPortFree+0xbc>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4013      	ands	r3, r2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d01e      	beq.n	8003306 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d11a      	bne.n	8003306 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003310 <vPortFree+0xbc>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	43db      	mvns	r3, r3
 80032da:	401a      	ands	r2, r3
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80032e0:	f7ff f9c0 	bl	8002664 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003314 <vPortFree+0xc0>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4413      	add	r3, r2
 80032ee:	4a09      	ldr	r2, [pc, #36]	@ (8003314 <vPortFree+0xc0>)
 80032f0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80032f2:	6938      	ldr	r0, [r7, #16]
 80032f4:	f000 f874 	bl	80033e0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80032f8:	4b07      	ldr	r3, [pc, #28]	@ (8003318 <vPortFree+0xc4>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	3301      	adds	r3, #1
 80032fe:	4a06      	ldr	r2, [pc, #24]	@ (8003318 <vPortFree+0xc4>)
 8003300:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003302:	f7ff f9bd 	bl	8002680 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003306:	bf00      	nop
 8003308:	3718      	adds	r7, #24
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	200040c0 	.word	0x200040c0
 8003314:	200040b0 	.word	0x200040b0
 8003318:	200040bc 	.word	0x200040bc

0800331c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003322:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8003326:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003328:	4b27      	ldr	r3, [pc, #156]	@ (80033c8 <prvHeapInit+0xac>)
 800332a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00c      	beq.n	8003350 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	3307      	adds	r3, #7
 800333a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f023 0307 	bic.w	r3, r3, #7
 8003342:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	4a1f      	ldr	r2, [pc, #124]	@ (80033c8 <prvHeapInit+0xac>)
 800334c:	4413      	add	r3, r2
 800334e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003354:	4a1d      	ldr	r2, [pc, #116]	@ (80033cc <prvHeapInit+0xb0>)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800335a:	4b1c      	ldr	r3, [pc, #112]	@ (80033cc <prvHeapInit+0xb0>)
 800335c:	2200      	movs	r2, #0
 800335e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	68ba      	ldr	r2, [r7, #8]
 8003364:	4413      	add	r3, r2
 8003366:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003368:	2208      	movs	r2, #8
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	1a9b      	subs	r3, r3, r2
 800336e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f023 0307 	bic.w	r3, r3, #7
 8003376:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	4a15      	ldr	r2, [pc, #84]	@ (80033d0 <prvHeapInit+0xb4>)
 800337c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800337e:	4b14      	ldr	r3, [pc, #80]	@ (80033d0 <prvHeapInit+0xb4>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2200      	movs	r2, #0
 8003384:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003386:	4b12      	ldr	r3, [pc, #72]	@ (80033d0 <prvHeapInit+0xb4>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2200      	movs	r2, #0
 800338c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	68fa      	ldr	r2, [r7, #12]
 8003396:	1ad2      	subs	r2, r2, r3
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800339c:	4b0c      	ldr	r3, [pc, #48]	@ (80033d0 <prvHeapInit+0xb4>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	4a0a      	ldr	r2, [pc, #40]	@ (80033d4 <prvHeapInit+0xb8>)
 80033aa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4a09      	ldr	r2, [pc, #36]	@ (80033d8 <prvHeapInit+0xbc>)
 80033b2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80033b4:	4b09      	ldr	r3, [pc, #36]	@ (80033dc <prvHeapInit+0xc0>)
 80033b6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80033ba:	601a      	str	r2, [r3, #0]
}
 80033bc:	bf00      	nop
 80033be:	3714      	adds	r7, #20
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr
 80033c8:	200004a4 	.word	0x200004a4
 80033cc:	200040a4 	.word	0x200040a4
 80033d0:	200040ac 	.word	0x200040ac
 80033d4:	200040b4 	.word	0x200040b4
 80033d8:	200040b0 	.word	0x200040b0
 80033dc:	200040c0 	.word	0x200040c0

080033e0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80033e0:	b480      	push	{r7}
 80033e2:	b085      	sub	sp, #20
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80033e8:	4b28      	ldr	r3, [pc, #160]	@ (800348c <prvInsertBlockIntoFreeList+0xac>)
 80033ea:	60fb      	str	r3, [r7, #12]
 80033ec:	e002      	b.n	80033f4 <prvInsertBlockIntoFreeList+0x14>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	60fb      	str	r3, [r7, #12]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d8f7      	bhi.n	80033ee <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	68ba      	ldr	r2, [r7, #8]
 8003408:	4413      	add	r3, r2
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	429a      	cmp	r2, r3
 800340e:	d108      	bne.n	8003422 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	441a      	add	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	441a      	add	r2, r3
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	429a      	cmp	r2, r3
 8003434:	d118      	bne.n	8003468 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	4b15      	ldr	r3, [pc, #84]	@ (8003490 <prvInsertBlockIntoFreeList+0xb0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	429a      	cmp	r2, r3
 8003440:	d00d      	beq.n	800345e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	441a      	add	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	e008      	b.n	8003470 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800345e:	4b0c      	ldr	r3, [pc, #48]	@ (8003490 <prvInsertBlockIntoFreeList+0xb0>)
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	e003      	b.n	8003470 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	429a      	cmp	r2, r3
 8003476:	d002      	beq.n	800347e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800347e:	bf00      	nop
 8003480:	3714      	adds	r7, #20
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	200040a4 	.word	0x200040a4
 8003490:	200040ac 	.word	0x200040ac

08003494 <malloc>:
 8003494:	4b02      	ldr	r3, [pc, #8]	@ (80034a0 <malloc+0xc>)
 8003496:	4601      	mov	r1, r0
 8003498:	6818      	ldr	r0, [r3, #0]
 800349a:	f000 b825 	b.w	80034e8 <_malloc_r>
 800349e:	bf00      	nop
 80034a0:	20000010 	.word	0x20000010

080034a4 <sbrk_aligned>:
 80034a4:	b570      	push	{r4, r5, r6, lr}
 80034a6:	4e0f      	ldr	r6, [pc, #60]	@ (80034e4 <sbrk_aligned+0x40>)
 80034a8:	460c      	mov	r4, r1
 80034aa:	6831      	ldr	r1, [r6, #0]
 80034ac:	4605      	mov	r5, r0
 80034ae:	b911      	cbnz	r1, 80034b6 <sbrk_aligned+0x12>
 80034b0:	f000 f904 	bl	80036bc <_sbrk_r>
 80034b4:	6030      	str	r0, [r6, #0]
 80034b6:	4621      	mov	r1, r4
 80034b8:	4628      	mov	r0, r5
 80034ba:	f000 f8ff 	bl	80036bc <_sbrk_r>
 80034be:	1c43      	adds	r3, r0, #1
 80034c0:	d103      	bne.n	80034ca <sbrk_aligned+0x26>
 80034c2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80034c6:	4620      	mov	r0, r4
 80034c8:	bd70      	pop	{r4, r5, r6, pc}
 80034ca:	1cc4      	adds	r4, r0, #3
 80034cc:	f024 0403 	bic.w	r4, r4, #3
 80034d0:	42a0      	cmp	r0, r4
 80034d2:	d0f8      	beq.n	80034c6 <sbrk_aligned+0x22>
 80034d4:	1a21      	subs	r1, r4, r0
 80034d6:	4628      	mov	r0, r5
 80034d8:	f000 f8f0 	bl	80036bc <_sbrk_r>
 80034dc:	3001      	adds	r0, #1
 80034de:	d1f2      	bne.n	80034c6 <sbrk_aligned+0x22>
 80034e0:	e7ef      	b.n	80034c2 <sbrk_aligned+0x1e>
 80034e2:	bf00      	nop
 80034e4:	200040c4 	.word	0x200040c4

080034e8 <_malloc_r>:
 80034e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034ec:	1ccd      	adds	r5, r1, #3
 80034ee:	f025 0503 	bic.w	r5, r5, #3
 80034f2:	3508      	adds	r5, #8
 80034f4:	2d0c      	cmp	r5, #12
 80034f6:	bf38      	it	cc
 80034f8:	250c      	movcc	r5, #12
 80034fa:	2d00      	cmp	r5, #0
 80034fc:	4606      	mov	r6, r0
 80034fe:	db01      	blt.n	8003504 <_malloc_r+0x1c>
 8003500:	42a9      	cmp	r1, r5
 8003502:	d904      	bls.n	800350e <_malloc_r+0x26>
 8003504:	230c      	movs	r3, #12
 8003506:	6033      	str	r3, [r6, #0]
 8003508:	2000      	movs	r0, #0
 800350a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800350e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80035e4 <_malloc_r+0xfc>
 8003512:	f000 f869 	bl	80035e8 <__malloc_lock>
 8003516:	f8d8 3000 	ldr.w	r3, [r8]
 800351a:	461c      	mov	r4, r3
 800351c:	bb44      	cbnz	r4, 8003570 <_malloc_r+0x88>
 800351e:	4629      	mov	r1, r5
 8003520:	4630      	mov	r0, r6
 8003522:	f7ff ffbf 	bl	80034a4 <sbrk_aligned>
 8003526:	1c43      	adds	r3, r0, #1
 8003528:	4604      	mov	r4, r0
 800352a:	d158      	bne.n	80035de <_malloc_r+0xf6>
 800352c:	f8d8 4000 	ldr.w	r4, [r8]
 8003530:	4627      	mov	r7, r4
 8003532:	2f00      	cmp	r7, #0
 8003534:	d143      	bne.n	80035be <_malloc_r+0xd6>
 8003536:	2c00      	cmp	r4, #0
 8003538:	d04b      	beq.n	80035d2 <_malloc_r+0xea>
 800353a:	6823      	ldr	r3, [r4, #0]
 800353c:	4639      	mov	r1, r7
 800353e:	4630      	mov	r0, r6
 8003540:	eb04 0903 	add.w	r9, r4, r3
 8003544:	f000 f8ba 	bl	80036bc <_sbrk_r>
 8003548:	4581      	cmp	r9, r0
 800354a:	d142      	bne.n	80035d2 <_malloc_r+0xea>
 800354c:	6821      	ldr	r1, [r4, #0]
 800354e:	1a6d      	subs	r5, r5, r1
 8003550:	4629      	mov	r1, r5
 8003552:	4630      	mov	r0, r6
 8003554:	f7ff ffa6 	bl	80034a4 <sbrk_aligned>
 8003558:	3001      	adds	r0, #1
 800355a:	d03a      	beq.n	80035d2 <_malloc_r+0xea>
 800355c:	6823      	ldr	r3, [r4, #0]
 800355e:	442b      	add	r3, r5
 8003560:	6023      	str	r3, [r4, #0]
 8003562:	f8d8 3000 	ldr.w	r3, [r8]
 8003566:	685a      	ldr	r2, [r3, #4]
 8003568:	bb62      	cbnz	r2, 80035c4 <_malloc_r+0xdc>
 800356a:	f8c8 7000 	str.w	r7, [r8]
 800356e:	e00f      	b.n	8003590 <_malloc_r+0xa8>
 8003570:	6822      	ldr	r2, [r4, #0]
 8003572:	1b52      	subs	r2, r2, r5
 8003574:	d420      	bmi.n	80035b8 <_malloc_r+0xd0>
 8003576:	2a0b      	cmp	r2, #11
 8003578:	d917      	bls.n	80035aa <_malloc_r+0xc2>
 800357a:	1961      	adds	r1, r4, r5
 800357c:	42a3      	cmp	r3, r4
 800357e:	6025      	str	r5, [r4, #0]
 8003580:	bf18      	it	ne
 8003582:	6059      	strne	r1, [r3, #4]
 8003584:	6863      	ldr	r3, [r4, #4]
 8003586:	bf08      	it	eq
 8003588:	f8c8 1000 	streq.w	r1, [r8]
 800358c:	5162      	str	r2, [r4, r5]
 800358e:	604b      	str	r3, [r1, #4]
 8003590:	4630      	mov	r0, r6
 8003592:	f000 f82f 	bl	80035f4 <__malloc_unlock>
 8003596:	f104 000b 	add.w	r0, r4, #11
 800359a:	1d23      	adds	r3, r4, #4
 800359c:	f020 0007 	bic.w	r0, r0, #7
 80035a0:	1ac2      	subs	r2, r0, r3
 80035a2:	bf1c      	itt	ne
 80035a4:	1a1b      	subne	r3, r3, r0
 80035a6:	50a3      	strne	r3, [r4, r2]
 80035a8:	e7af      	b.n	800350a <_malloc_r+0x22>
 80035aa:	6862      	ldr	r2, [r4, #4]
 80035ac:	42a3      	cmp	r3, r4
 80035ae:	bf0c      	ite	eq
 80035b0:	f8c8 2000 	streq.w	r2, [r8]
 80035b4:	605a      	strne	r2, [r3, #4]
 80035b6:	e7eb      	b.n	8003590 <_malloc_r+0xa8>
 80035b8:	4623      	mov	r3, r4
 80035ba:	6864      	ldr	r4, [r4, #4]
 80035bc:	e7ae      	b.n	800351c <_malloc_r+0x34>
 80035be:	463c      	mov	r4, r7
 80035c0:	687f      	ldr	r7, [r7, #4]
 80035c2:	e7b6      	b.n	8003532 <_malloc_r+0x4a>
 80035c4:	461a      	mov	r2, r3
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	42a3      	cmp	r3, r4
 80035ca:	d1fb      	bne.n	80035c4 <_malloc_r+0xdc>
 80035cc:	2300      	movs	r3, #0
 80035ce:	6053      	str	r3, [r2, #4]
 80035d0:	e7de      	b.n	8003590 <_malloc_r+0xa8>
 80035d2:	230c      	movs	r3, #12
 80035d4:	6033      	str	r3, [r6, #0]
 80035d6:	4630      	mov	r0, r6
 80035d8:	f000 f80c 	bl	80035f4 <__malloc_unlock>
 80035dc:	e794      	b.n	8003508 <_malloc_r+0x20>
 80035de:	6005      	str	r5, [r0, #0]
 80035e0:	e7d6      	b.n	8003590 <_malloc_r+0xa8>
 80035e2:	bf00      	nop
 80035e4:	200040c8 	.word	0x200040c8

080035e8 <__malloc_lock>:
 80035e8:	4801      	ldr	r0, [pc, #4]	@ (80035f0 <__malloc_lock+0x8>)
 80035ea:	f000 b8a1 	b.w	8003730 <__retarget_lock_acquire_recursive>
 80035ee:	bf00      	nop
 80035f0:	20004208 	.word	0x20004208

080035f4 <__malloc_unlock>:
 80035f4:	4801      	ldr	r0, [pc, #4]	@ (80035fc <__malloc_unlock+0x8>)
 80035f6:	f000 b89c 	b.w	8003732 <__retarget_lock_release_recursive>
 80035fa:	bf00      	nop
 80035fc:	20004208 	.word	0x20004208

08003600 <memset>:
 8003600:	4402      	add	r2, r0
 8003602:	4603      	mov	r3, r0
 8003604:	4293      	cmp	r3, r2
 8003606:	d100      	bne.n	800360a <memset+0xa>
 8003608:	4770      	bx	lr
 800360a:	f803 1b01 	strb.w	r1, [r3], #1
 800360e:	e7f9      	b.n	8003604 <memset+0x4>

08003610 <_reclaim_reent>:
 8003610:	4b29      	ldr	r3, [pc, #164]	@ (80036b8 <_reclaim_reent+0xa8>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4283      	cmp	r3, r0
 8003616:	b570      	push	{r4, r5, r6, lr}
 8003618:	4604      	mov	r4, r0
 800361a:	d04b      	beq.n	80036b4 <_reclaim_reent+0xa4>
 800361c:	69c3      	ldr	r3, [r0, #28]
 800361e:	b1ab      	cbz	r3, 800364c <_reclaim_reent+0x3c>
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	b16b      	cbz	r3, 8003640 <_reclaim_reent+0x30>
 8003624:	2500      	movs	r5, #0
 8003626:	69e3      	ldr	r3, [r4, #28]
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	5959      	ldr	r1, [r3, r5]
 800362c:	2900      	cmp	r1, #0
 800362e:	d13b      	bne.n	80036a8 <_reclaim_reent+0x98>
 8003630:	3504      	adds	r5, #4
 8003632:	2d80      	cmp	r5, #128	@ 0x80
 8003634:	d1f7      	bne.n	8003626 <_reclaim_reent+0x16>
 8003636:	69e3      	ldr	r3, [r4, #28]
 8003638:	4620      	mov	r0, r4
 800363a:	68d9      	ldr	r1, [r3, #12]
 800363c:	f000 f87a 	bl	8003734 <_free_r>
 8003640:	69e3      	ldr	r3, [r4, #28]
 8003642:	6819      	ldr	r1, [r3, #0]
 8003644:	b111      	cbz	r1, 800364c <_reclaim_reent+0x3c>
 8003646:	4620      	mov	r0, r4
 8003648:	f000 f874 	bl	8003734 <_free_r>
 800364c:	6961      	ldr	r1, [r4, #20]
 800364e:	b111      	cbz	r1, 8003656 <_reclaim_reent+0x46>
 8003650:	4620      	mov	r0, r4
 8003652:	f000 f86f 	bl	8003734 <_free_r>
 8003656:	69e1      	ldr	r1, [r4, #28]
 8003658:	b111      	cbz	r1, 8003660 <_reclaim_reent+0x50>
 800365a:	4620      	mov	r0, r4
 800365c:	f000 f86a 	bl	8003734 <_free_r>
 8003660:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003662:	b111      	cbz	r1, 800366a <_reclaim_reent+0x5a>
 8003664:	4620      	mov	r0, r4
 8003666:	f000 f865 	bl	8003734 <_free_r>
 800366a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800366c:	b111      	cbz	r1, 8003674 <_reclaim_reent+0x64>
 800366e:	4620      	mov	r0, r4
 8003670:	f000 f860 	bl	8003734 <_free_r>
 8003674:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003676:	b111      	cbz	r1, 800367e <_reclaim_reent+0x6e>
 8003678:	4620      	mov	r0, r4
 800367a:	f000 f85b 	bl	8003734 <_free_r>
 800367e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003680:	b111      	cbz	r1, 8003688 <_reclaim_reent+0x78>
 8003682:	4620      	mov	r0, r4
 8003684:	f000 f856 	bl	8003734 <_free_r>
 8003688:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800368a:	b111      	cbz	r1, 8003692 <_reclaim_reent+0x82>
 800368c:	4620      	mov	r0, r4
 800368e:	f000 f851 	bl	8003734 <_free_r>
 8003692:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003694:	b111      	cbz	r1, 800369c <_reclaim_reent+0x8c>
 8003696:	4620      	mov	r0, r4
 8003698:	f000 f84c 	bl	8003734 <_free_r>
 800369c:	6a23      	ldr	r3, [r4, #32]
 800369e:	b14b      	cbz	r3, 80036b4 <_reclaim_reent+0xa4>
 80036a0:	4620      	mov	r0, r4
 80036a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80036a6:	4718      	bx	r3
 80036a8:	680e      	ldr	r6, [r1, #0]
 80036aa:	4620      	mov	r0, r4
 80036ac:	f000 f842 	bl	8003734 <_free_r>
 80036b0:	4631      	mov	r1, r6
 80036b2:	e7bb      	b.n	800362c <_reclaim_reent+0x1c>
 80036b4:	bd70      	pop	{r4, r5, r6, pc}
 80036b6:	bf00      	nop
 80036b8:	20000010 	.word	0x20000010

080036bc <_sbrk_r>:
 80036bc:	b538      	push	{r3, r4, r5, lr}
 80036be:	4d06      	ldr	r5, [pc, #24]	@ (80036d8 <_sbrk_r+0x1c>)
 80036c0:	2300      	movs	r3, #0
 80036c2:	4604      	mov	r4, r0
 80036c4:	4608      	mov	r0, r1
 80036c6:	602b      	str	r3, [r5, #0]
 80036c8:	f7fd f90c 	bl	80008e4 <_sbrk>
 80036cc:	1c43      	adds	r3, r0, #1
 80036ce:	d102      	bne.n	80036d6 <_sbrk_r+0x1a>
 80036d0:	682b      	ldr	r3, [r5, #0]
 80036d2:	b103      	cbz	r3, 80036d6 <_sbrk_r+0x1a>
 80036d4:	6023      	str	r3, [r4, #0]
 80036d6:	bd38      	pop	{r3, r4, r5, pc}
 80036d8:	20004204 	.word	0x20004204

080036dc <__errno>:
 80036dc:	4b01      	ldr	r3, [pc, #4]	@ (80036e4 <__errno+0x8>)
 80036de:	6818      	ldr	r0, [r3, #0]
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	20000010 	.word	0x20000010

080036e8 <__libc_init_array>:
 80036e8:	b570      	push	{r4, r5, r6, lr}
 80036ea:	4d0d      	ldr	r5, [pc, #52]	@ (8003720 <__libc_init_array+0x38>)
 80036ec:	4c0d      	ldr	r4, [pc, #52]	@ (8003724 <__libc_init_array+0x3c>)
 80036ee:	1b64      	subs	r4, r4, r5
 80036f0:	10a4      	asrs	r4, r4, #2
 80036f2:	2600      	movs	r6, #0
 80036f4:	42a6      	cmp	r6, r4
 80036f6:	d109      	bne.n	800370c <__libc_init_array+0x24>
 80036f8:	4d0b      	ldr	r5, [pc, #44]	@ (8003728 <__libc_init_array+0x40>)
 80036fa:	4c0c      	ldr	r4, [pc, #48]	@ (800372c <__libc_init_array+0x44>)
 80036fc:	f000 f864 	bl	80037c8 <_init>
 8003700:	1b64      	subs	r4, r4, r5
 8003702:	10a4      	asrs	r4, r4, #2
 8003704:	2600      	movs	r6, #0
 8003706:	42a6      	cmp	r6, r4
 8003708:	d105      	bne.n	8003716 <__libc_init_array+0x2e>
 800370a:	bd70      	pop	{r4, r5, r6, pc}
 800370c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003710:	4798      	blx	r3
 8003712:	3601      	adds	r6, #1
 8003714:	e7ee      	b.n	80036f4 <__libc_init_array+0xc>
 8003716:	f855 3b04 	ldr.w	r3, [r5], #4
 800371a:	4798      	blx	r3
 800371c:	3601      	adds	r6, #1
 800371e:	e7f2      	b.n	8003706 <__libc_init_array+0x1e>
 8003720:	08003838 	.word	0x08003838
 8003724:	08003838 	.word	0x08003838
 8003728:	08003838 	.word	0x08003838
 800372c:	0800383c 	.word	0x0800383c

08003730 <__retarget_lock_acquire_recursive>:
 8003730:	4770      	bx	lr

08003732 <__retarget_lock_release_recursive>:
 8003732:	4770      	bx	lr

08003734 <_free_r>:
 8003734:	b538      	push	{r3, r4, r5, lr}
 8003736:	4605      	mov	r5, r0
 8003738:	2900      	cmp	r1, #0
 800373a:	d041      	beq.n	80037c0 <_free_r+0x8c>
 800373c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003740:	1f0c      	subs	r4, r1, #4
 8003742:	2b00      	cmp	r3, #0
 8003744:	bfb8      	it	lt
 8003746:	18e4      	addlt	r4, r4, r3
 8003748:	f7ff ff4e 	bl	80035e8 <__malloc_lock>
 800374c:	4a1d      	ldr	r2, [pc, #116]	@ (80037c4 <_free_r+0x90>)
 800374e:	6813      	ldr	r3, [r2, #0]
 8003750:	b933      	cbnz	r3, 8003760 <_free_r+0x2c>
 8003752:	6063      	str	r3, [r4, #4]
 8003754:	6014      	str	r4, [r2, #0]
 8003756:	4628      	mov	r0, r5
 8003758:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800375c:	f7ff bf4a 	b.w	80035f4 <__malloc_unlock>
 8003760:	42a3      	cmp	r3, r4
 8003762:	d908      	bls.n	8003776 <_free_r+0x42>
 8003764:	6820      	ldr	r0, [r4, #0]
 8003766:	1821      	adds	r1, r4, r0
 8003768:	428b      	cmp	r3, r1
 800376a:	bf01      	itttt	eq
 800376c:	6819      	ldreq	r1, [r3, #0]
 800376e:	685b      	ldreq	r3, [r3, #4]
 8003770:	1809      	addeq	r1, r1, r0
 8003772:	6021      	streq	r1, [r4, #0]
 8003774:	e7ed      	b.n	8003752 <_free_r+0x1e>
 8003776:	461a      	mov	r2, r3
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	b10b      	cbz	r3, 8003780 <_free_r+0x4c>
 800377c:	42a3      	cmp	r3, r4
 800377e:	d9fa      	bls.n	8003776 <_free_r+0x42>
 8003780:	6811      	ldr	r1, [r2, #0]
 8003782:	1850      	adds	r0, r2, r1
 8003784:	42a0      	cmp	r0, r4
 8003786:	d10b      	bne.n	80037a0 <_free_r+0x6c>
 8003788:	6820      	ldr	r0, [r4, #0]
 800378a:	4401      	add	r1, r0
 800378c:	1850      	adds	r0, r2, r1
 800378e:	4283      	cmp	r3, r0
 8003790:	6011      	str	r1, [r2, #0]
 8003792:	d1e0      	bne.n	8003756 <_free_r+0x22>
 8003794:	6818      	ldr	r0, [r3, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	6053      	str	r3, [r2, #4]
 800379a:	4408      	add	r0, r1
 800379c:	6010      	str	r0, [r2, #0]
 800379e:	e7da      	b.n	8003756 <_free_r+0x22>
 80037a0:	d902      	bls.n	80037a8 <_free_r+0x74>
 80037a2:	230c      	movs	r3, #12
 80037a4:	602b      	str	r3, [r5, #0]
 80037a6:	e7d6      	b.n	8003756 <_free_r+0x22>
 80037a8:	6820      	ldr	r0, [r4, #0]
 80037aa:	1821      	adds	r1, r4, r0
 80037ac:	428b      	cmp	r3, r1
 80037ae:	bf04      	itt	eq
 80037b0:	6819      	ldreq	r1, [r3, #0]
 80037b2:	685b      	ldreq	r3, [r3, #4]
 80037b4:	6063      	str	r3, [r4, #4]
 80037b6:	bf04      	itt	eq
 80037b8:	1809      	addeq	r1, r1, r0
 80037ba:	6021      	streq	r1, [r4, #0]
 80037bc:	6054      	str	r4, [r2, #4]
 80037be:	e7ca      	b.n	8003756 <_free_r+0x22>
 80037c0:	bd38      	pop	{r3, r4, r5, pc}
 80037c2:	bf00      	nop
 80037c4:	200040c8 	.word	0x200040c8

080037c8 <_init>:
 80037c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ca:	bf00      	nop
 80037cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ce:	bc08      	pop	{r3}
 80037d0:	469e      	mov	lr, r3
 80037d2:	4770      	bx	lr

080037d4 <_fini>:
 80037d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037d6:	bf00      	nop
 80037d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037da:	bc08      	pop	{r3}
 80037dc:	469e      	mov	lr, r3
 80037de:	4770      	bx	lr
