module assymetric_clock;
  reg clk;
  task main();           //This code shows how we can provide clock input to an DUT with asymmetric clock signals, signals can be adjusted using delays.
    #1clk=0;
    #2clk=1;
    #3clk=0;
    #10clk=1;
    #1clk=0;
  endtask
  initial
    begin
      forever
      main();
    end
  initial
    begin
      $dumpfile("dump.vcd");
      $dumpvars();
      #200$finish;
    end
endmodule
