#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fbe3bc694d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fbe3bc6c930 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x7fbe3bc1ec40 .param/str "INSTRUCTION" 0 3 20, "XXX";
P_0x7fbe3bc1ec80 .param/str "RAM_INIT_FILE" 0 3 21, "\000";
P_0x7fbe3bc1ecc0 .param/str "TEST_ID" 0 3 19, "XXX_X";
P_0x7fbe3bc1ed00 .param/l "TIMEOUT_CYCLES" 0 3 18, +C4<00000000000000000010011100010000>;
v0x7fbe3bcaa510_0 .net *"_ivl_11", 7 0, L_0x7fbe3bcab340;  1 drivers
v0x7fbe3bcaa5b0_0 .net *"_ivl_16", 7 0, L_0x7fbe3bcab590;  1 drivers
v0x7fbe3bcaa650_0 .net *"_ivl_3", 7 0, L_0x7fbe3bcab1e0;  1 drivers
v0x7fbe3bcaa6e0_0 .net *"_ivl_7", 7 0, L_0x7fbe3bcab280;  1 drivers
v0x7fbe3bcaa790_0 .net "active", 0 0, v0x7fbe3bc9e6b0_0;  1 drivers
v0x7fbe3bcaa8a0_0 .net "address", 31 0, L_0x7fbe3bd400c0;  1 drivers
v0x7fbe3bcaa930_0 .net "byteenable", 3 0, v0x7fbe3bc9daa0_0;  1 drivers
v0x7fbe3bcaa9c0_0 .var "clk", 0 0;
v0x7fbe3bcaab50_0 .var/i "counter", 31 0;
v0x7fbe3bcaabe0_0 .net "read", 0 0, v0x7fbe3bc9c230_0;  1 drivers
v0x7fbe3bcaac70_0 .net "readdata", 31 0, v0x7fbe3bca9ac0_0;  1 drivers
v0x7fbe3bcaad10_0 .net "readdata_to_CPU", 31 0, L_0x7fbe3bcab3e0;  1 drivers
v0x7fbe3bcaadc0_0 .net "register_v0", 31 0, L_0x7fbe3bd3b360;  1 drivers
v0x7fbe3bcaae60_0 .var "reset", 0 0;
v0x7fbe3bcaaef0_0 .net "waitrequest", 0 0, v0x7fbe3bca9ed0_0;  1 drivers
v0x7fbe3bcaafc0_0 .net "write", 0 0, v0x7fbe3bc9c2c0_0;  1 drivers
v0x7fbe3bcab050_0 .net "writedata", 31 0, v0x7fbe3bc9e150_0;  1 drivers
E_0x7fbe3bc83770 .event negedge, v0x7fbe3bc9ab00_0;
L_0x7fbe3bcab1e0 .part v0x7fbe3bca9ac0_0, 24, 8;
L_0x7fbe3bcab280 .part v0x7fbe3bca9ac0_0, 16, 8;
L_0x7fbe3bcab340 .part v0x7fbe3bca9ac0_0, 8, 8;
L_0x7fbe3bcab3e0 .concat8 [ 8 8 8 8], L_0x7fbe3bcab1e0, L_0x7fbe3bcab280, L_0x7fbe3bcab340, L_0x7fbe3bcab590;
L_0x7fbe3bcab590 .part v0x7fbe3bca9ac0_0, 0, 8;
S_0x7fbe3bc6c2d0 .scope module, "datapath" "mips_cpu_bus" 3 116, 4 2 0, S_0x7fbe3bc6c930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
L_0x7fbe3bd44bf0 .functor OR 1, L_0x7fbe3bd70070, L_0x7fbe3bd70f90, C4<0>, C4<0>;
L_0x7fbe3bd265a0 .functor AND 1, v0x7fbe3bc9c5b0_0, L_0x7fbe3bd71fc0, C4<1>, C4<1>;
L_0x7fbe3bd27da0 .functor OR 1, v0x7fbe3bc9c1a0_0, L_0x7fbe3bd265a0, C4<0>, C4<0>;
v0x7fbe3bca1940_0 .net "ALUAmux2to1", 31 0, L_0x7fbe3bd44760;  1 drivers
v0x7fbe3bca19f0_0 .net "ALUB", 31 0, v0x7fbe3bc99120_0;  1 drivers
v0x7fbe3bca1ac0_0 .var "ALUOut", 31 0;
v0x7fbe3bca1b70_0 .net "ALUSrcA", 0 0, v0x7fbe3bc9be20_0;  1 drivers
v0x7fbe3bca1c20_0 .net "ALUSrcB", 1 0, v0x7fbe3bc9beb0_0;  1 drivers
v0x7fbe3bca1d30_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fbe3bc96f50_0;  1 drivers
v0x7fbe3bca1e00_0 .net "ALU_result", 31 0, v0x7fbe3bc96ff0_0;  1 drivers
v0x7fbe3bca1ed0_0 .net "ALUctl", 3 0, v0x7fbe3bc9bf50_0;  1 drivers
v0x7fbe3bca1fa0_0 .net "Decodemux2to1", 31 0, L_0x7fbe3bd70820;  1 drivers
v0x7fbe3bca20b0_0 .net "HI", 31 0, v0x7fbe3bc99ac0_0;  1 drivers
v0x7fbe3bca2140_0 .net "HI_LO_ALUOut", 1 0, L_0x7fbe3bd726a0;  1 drivers
v0x7fbe3bca21d0_0 .net "HI_LO_ALUOut_to_Reg_mux", 31 0, L_0x7fbe3bd49160;  1 drivers
v0x7fbe3bca2260_0 .net "IRWrite", 0 0, v0x7fbe3bc9c020_0;  1 drivers
v0x7fbe3bca2330_0 .net "IorD", 0 0, v0x7fbe3bc9c0d0_0;  1 drivers
v0x7fbe3bca2400_0 .net "JUMP", 0 0, v0x7fbe3bc9c1a0_0;  1 drivers
v0x7fbe3bca2490_0 .net "LO", 31 0, v0x7fbe3bc99c20_0;  1 drivers
v0x7fbe3bca2520_0 .net "MemtoReg", 0 0, v0x7fbe3bc9c360_0;  1 drivers
v0x7fbe3bca26b0_0 .net "PC", 31 0, v0x7fbe3bc9e920_0;  1 drivers
v0x7fbe3bca2740_0 .net "PCSource", 1 0, v0x7fbe3bc9c470_0;  1 drivers
v0x7fbe3bca27d0_0 .net "PCWrite", 0 0, v0x7fbe3bc9c510_0;  1 drivers
v0x7fbe3bca2860_0 .net "PCWriteCond", 0 0, v0x7fbe3bc9c5b0_0;  1 drivers
v0x7fbe3bca28f0_0 .net "PC_RETURN_ADDR_ALOUT_MUX", 31 0, L_0x7fbe3bd72c70;  1 drivers
v0x7fbe3bca2980_0 .net "RegDst", 0 0, v0x7fbe3bc9c6f0_0;  1 drivers
v0x7fbe3bca2a10_0 .net "RegWrite", 0 0, v0x7fbe3bc9c790_0;  1 drivers
v0x7fbe3bca2ae0_0 .net "RegWritemux2to1", 31 0, L_0x7fbe3bd65f20;  1 drivers
v0x7fbe3bca2b70_0 .net "Regmux2to1", 4 0, L_0x7fbe3bd266a0;  1 drivers
v0x7fbe3bca2c20_0 .net "ReturnToReg", 0 0, v0x7fbe3bc9c650_0;  1 drivers
v0x7fbe3bca2cd0_0 .net *"_ivl_0", 31 0, L_0x7fbe3bcab6a0;  1 drivers
v0x7fbe3bca2d60_0 .net *"_ivl_100", 31 0, L_0x7fbe3bd65fc0;  1 drivers
L_0x7fbe3be73560 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca2e00_0 .net *"_ivl_103", 30 0, L_0x7fbe3be73560;  1 drivers
L_0x7fbe3be735a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca2eb0_0 .net/2u *"_ivl_104", 31 0, L_0x7fbe3be735a8;  1 drivers
v0x7fbe3bca2f60_0 .net *"_ivl_106", 0 0, L_0x7fbe3bd21df0;  1 drivers
L_0x7fbe3be73098 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca3000_0 .net *"_ivl_11", 30 0, L_0x7fbe3be73098;  1 drivers
L_0x7fbe3be730e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca25d0_0 .net/2u *"_ivl_12", 31 0, L_0x7fbe3be730e0;  1 drivers
v0x7fbe3bca3290_0 .net *"_ivl_120", 31 0, L_0x7fbe3bd257f0;  1 drivers
L_0x7fbe3be73d40 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca3320_0 .net *"_ivl_123", 30 0, L_0x7fbe3be73d40;  1 drivers
L_0x7fbe3be73d88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca33c0_0 .net/2u *"_ivl_124", 31 0, L_0x7fbe3be73d88;  1 drivers
v0x7fbe3bca3470_0 .net *"_ivl_126", 0 0, L_0x7fbe3bd16cd0;  1 drivers
L_0x7fbe3be73dd0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca3510_0 .net/2u *"_ivl_128", 31 0, L_0x7fbe3be73dd0;  1 drivers
v0x7fbe3bca35c0_0 .net *"_ivl_130", 31 0, L_0x7fbe3bd72bd0;  1 drivers
v0x7fbe3bca3670_0 .net *"_ivl_14", 0 0, L_0x7fbe3bd70f90;  1 drivers
v0x7fbe3bca3710_0 .net *"_ivl_17", 0 0, L_0x7fbe3bd44bf0;  1 drivers
L_0x7fbe3be73128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca37b0_0 .net/2u *"_ivl_18", 0 0, L_0x7fbe3be73128;  1 drivers
v0x7fbe3bca3860_0 .net *"_ivl_26", 0 0, L_0x7fbe3bd265a0;  1 drivers
L_0x7fbe3be73008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca3910_0 .net *"_ivl_3", 30 0, L_0x7fbe3be73008;  1 drivers
L_0x7fbe3be73170 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca39c0_0 .net/2u *"_ivl_32", 2 0, L_0x7fbe3be73170;  1 drivers
v0x7fbe3bca3a70_0 .net *"_ivl_34", 0 0, L_0x7fbe3bd462f0;  1 drivers
L_0x7fbe3be73050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca3b10_0 .net/2u *"_ivl_4", 31 0, L_0x7fbe3be73050;  1 drivers
v0x7fbe3bca3bc0_0 .net *"_ivl_46", 31 0, L_0x7fbe3bd63ef0;  1 drivers
L_0x7fbe3be73290 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca3c70_0 .net *"_ivl_49", 30 0, L_0x7fbe3be73290;  1 drivers
L_0x7fbe3be732d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca3d20_0 .net/2u *"_ivl_50", 31 0, L_0x7fbe3be732d8;  1 drivers
v0x7fbe3bca3dd0_0 .net *"_ivl_52", 0 0, L_0x7fbe3bd3a520;  1 drivers
v0x7fbe3bca3e70_0 .net *"_ivl_55", 4 0, L_0x7fbe3bd3b2c0;  1 drivers
v0x7fbe3bca3f20_0 .net *"_ivl_57", 4 0, L_0x7fbe3bd3af80;  1 drivers
v0x7fbe3bca3fd0_0 .net *"_ivl_6", 0 0, L_0x7fbe3bd70070;  1 drivers
v0x7fbe3bca4070_0 .net *"_ivl_60", 31 0, L_0x7fbe3bd0f990;  1 drivers
L_0x7fbe3be73320 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca4120_0 .net *"_ivl_63", 29 0, L_0x7fbe3be73320;  1 drivers
L_0x7fbe3be73368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca41d0_0 .net/2u *"_ivl_64", 31 0, L_0x7fbe3be73368;  1 drivers
v0x7fbe3bca4280_0 .net *"_ivl_66", 0 0, L_0x7fbe3bd0aff0;  1 drivers
v0x7fbe3bca4320_0 .net *"_ivl_68", 31 0, L_0x7fbe3bd29010;  1 drivers
L_0x7fbe3be733b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca43d0_0 .net *"_ivl_71", 29 0, L_0x7fbe3be733b0;  1 drivers
L_0x7fbe3be733f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca4480_0 .net/2u *"_ivl_72", 31 0, L_0x7fbe3be733f8;  1 drivers
v0x7fbe3bca4530_0 .net *"_ivl_74", 0 0, L_0x7fbe3bd484c0;  1 drivers
v0x7fbe3bca45d0_0 .net *"_ivl_76", 31 0, L_0x7fbe3bd48560;  1 drivers
L_0x7fbe3be73440 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca4680_0 .net *"_ivl_79", 29 0, L_0x7fbe3be73440;  1 drivers
v0x7fbe3bca30b0_0 .net *"_ivl_8", 31 0, L_0x7fbe3bd704b0;  1 drivers
L_0x7fbe3be73488 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca3160_0 .net/2u *"_ivl_80", 31 0, L_0x7fbe3be73488;  1 drivers
v0x7fbe3bca4710_0 .net *"_ivl_82", 0 0, L_0x7fbe3bd44d70;  1 drivers
v0x7fbe3bca47a0_0 .net *"_ivl_84", 31 0, L_0x7fbe3bd44e10;  1 drivers
v0x7fbe3bca4830_0 .net *"_ivl_86", 31 0, L_0x7fbe3bd490c0;  1 drivers
v0x7fbe3bca48c0_0 .net *"_ivl_90", 31 0, L_0x7fbe3bd286e0;  1 drivers
L_0x7fbe3be734d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca4950_0 .net *"_ivl_93", 30 0, L_0x7fbe3be734d0;  1 drivers
L_0x7fbe3be73518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca49f0_0 .net/2u *"_ivl_94", 31 0, L_0x7fbe3be73518;  1 drivers
v0x7fbe3bca4aa0_0 .net *"_ivl_96", 0 0, L_0x7fbe3bd48020;  1 drivers
v0x7fbe3bca4b40_0 .net "active", 0 0, v0x7fbe3bc9e6b0_0;  alias, 1 drivers
v0x7fbe3bca4bf0_0 .net "address", 31 0, L_0x7fbe3bd400c0;  alias, 1 drivers
v0x7fbe3bca4ca0_0 .net "branch_equal", 0 0, v0x7fbe3bc9c830_0;  1 drivers
v0x7fbe3bca4d70_0 .net "byteenable", 3 0, v0x7fbe3bc9daa0_0;  alias, 1 drivers
v0x7fbe3bca4e00_0 .net "clk", 0 0, v0x7fbe3bcaa9c0_0;  1 drivers
v0x7fbe3bca4e90_0 .net "fixed_shift", 0 0, v0x7fbe3bc9c8e0_0;  1 drivers
v0x7fbe3bca4f60_0 .net "full_instr", 31 0, L_0x7fbe3bd0f010;  1 drivers
v0x7fbe3bca5000_0 .net "instr10_6", 4 0, L_0x7fbe3bd15b00;  1 drivers
v0x7fbe3bca50a0_0 .net "instr15_0", 15 0, v0x7fbe3bc9b410_0;  1 drivers
v0x7fbe3bca5170_0 .net "instr15_11", 4 0, L_0x7fbe3bd666c0;  1 drivers
v0x7fbe3bca5220_0 .net "instr20_16", 4 0, v0x7fbe3bc9b4e0_0;  1 drivers
v0x7fbe3bca52c0_0 .net "instr25_21", 4 0, v0x7fbe3bc9b570_0;  1 drivers
v0x7fbe3bca5370_0 .net "instr31_26", 5 0, v0x7fbe3bc9b640_0;  1 drivers
v0x7fbe3bca5420_0 .net "pc_in", 31 0, v0x7fbe3bc9f500_0;  1 drivers
v0x7fbe3bca54f0_0 .net "read", 0 0, v0x7fbe3bc9c230_0;  alias, 1 drivers
v0x7fbe3bca5580_0 .net "readR1", 4 0, L_0x7fbe3bd22040;  1 drivers
v0x7fbe3bca5630_0 .net "readR2", 4 0, L_0x7fbe3bd21e90;  1 drivers
v0x7fbe3bca56e0_0 .net "readdata", 31 0, v0x7fbe3bca9ac0_0;  alias, 1 drivers
v0x7fbe3bca5790_0 .net "readdata1", 31 0, L_0x7fbe3bd21f30;  1 drivers
v0x7fbe3bca5840_0 .net "readdata2", 31 0, L_0x7fbe3bd3b020;  1 drivers
v0x7fbe3bca5910_0 .net "readdata_to_CPU", 31 0, v0x7fbe3bc9ddf0_0;  1 drivers
v0x7fbe3bca59f0_0 .var "regA", 31 0;
v0x7fbe3bca5a80_0 .var "regB", 31 0;
v0x7fbe3bca5b30_0 .net "register_v0", 31 0, L_0x7fbe3bd3b360;  alias, 1 drivers
v0x7fbe3bca5be0_0 .net "reset", 0 0, v0x7fbe3bcaae60_0;  1 drivers
v0x7fbe3bca5c70_0 .net "stall", 0 0, L_0x7fbe3bd47970;  1 drivers
v0x7fbe3bca5d00_0 .net "state", 2 0, v0x7fbe3bca1880_0;  1 drivers
v0x7fbe3bca5d90_0 .net "unsign", 0 0, v0x7fbe3bc9ccb0_0;  1 drivers
v0x7fbe3bca5e60_0 .net "waitrequest", 0 0, v0x7fbe3bca9ed0_0;  alias, 1 drivers
v0x7fbe3bca5ef0_0 .net "write", 0 0, v0x7fbe3bc9c2c0_0;  alias, 1 drivers
v0x7fbe3bca5f80_0 .net "writedata", 31 0, v0x7fbe3bc9e150_0;  alias, 1 drivers
v0x7fbe3bca6030_0 .net "zero", 0 0, L_0x7fbe3bd71fc0;  1 drivers
E_0x7fbe3bc6ce80/0 .event edge, v0x7fbe3bc985c0_0, v0x7fbe3bc97ad0_0, v0x7fbe3bc96f50_0, v0x7fbe3bc9f100_0;
E_0x7fbe3bc6ce80/1 .event edge, v0x7fbe3bc9af00_0, v0x7fbe3bc9b6f0_0, v0x7fbe3bc9e150_0, v0x7fbe3bc9c2c0_0;
E_0x7fbe3bc6ce80/2 .event edge, v0x7fbe3bc9d9f0_0, v0x7fbe3bc9daa0_0, v0x7fbe3bc9c0d0_0, v0x7fbe3bca1290_0;
E_0x7fbe3bc6ce80/3 .event edge, v0x7fbe3bca11e0_0, v0x7fbe3bc99b60_0, v0x7fbe3bc9c790_0;
E_0x7fbe3bc6ce80 .event/or E_0x7fbe3bc6ce80/0, E_0x7fbe3bc6ce80/1, E_0x7fbe3bc6ce80/2, E_0x7fbe3bc6ce80/3;
L_0x7fbe3bcab6a0 .concat [ 1 31 0 0], v0x7fbe3bc9c230_0, L_0x7fbe3be73008;
L_0x7fbe3bd70070 .cmp/eq 32, L_0x7fbe3bcab6a0, L_0x7fbe3be73050;
L_0x7fbe3bd704b0 .concat [ 1 31 0 0], v0x7fbe3bc9c2c0_0, L_0x7fbe3be73098;
L_0x7fbe3bd70f90 .cmp/eq 32, L_0x7fbe3bd704b0, L_0x7fbe3be730e0;
L_0x7fbe3bd47970 .functor MUXZ 1, L_0x7fbe3be73128, v0x7fbe3bca9ed0_0, L_0x7fbe3bd44bf0, C4<>;
L_0x7fbe3bd666c0 .part v0x7fbe3bc9ddf0_0, 11, 5;
L_0x7fbe3bd15b00 .part v0x7fbe3bc9ddf0_0, 6, 5;
L_0x7fbe3bd0f010 .concat [ 16 5 5 6], v0x7fbe3bc9b410_0, v0x7fbe3bc9b4e0_0, v0x7fbe3bc9b570_0, v0x7fbe3bc9b640_0;
L_0x7fbe3bd462f0 .cmp/eq 3, v0x7fbe3bca1880_0, L_0x7fbe3be73170;
L_0x7fbe3bd70820 .functor MUXZ 32, L_0x7fbe3bd0f010, v0x7fbe3bc9ddf0_0, L_0x7fbe3bd462f0, C4<>;
L_0x7fbe3bd70bc0 .part L_0x7fbe3bd70820, 26, 6;
L_0x7fbe3bd28ef0 .part L_0x7fbe3bd70820, 0, 6;
L_0x7fbe3bd27510 .part L_0x7fbe3bd70820, 16, 5;
L_0x7fbe3bd640e0 .part L_0x7fbe3bd70820, 26, 6;
L_0x7fbe3bd63ef0 .concat [ 1 31 0 0], v0x7fbe3bc9c6f0_0, L_0x7fbe3be73290;
L_0x7fbe3bd3a520 .cmp/eq 32, L_0x7fbe3bd63ef0, L_0x7fbe3be732d8;
L_0x7fbe3bd3b2c0 .part L_0x7fbe3bd70820, 16, 5;
L_0x7fbe3bd3af80 .part L_0x7fbe3bd70820, 11, 5;
L_0x7fbe3bd266a0 .functor MUXZ 5, L_0x7fbe3bd3af80, L_0x7fbe3bd3b2c0, L_0x7fbe3bd3a520, C4<>;
L_0x7fbe3bd0f990 .concat [ 2 30 0 0], L_0x7fbe3bd726a0, L_0x7fbe3be73320;
L_0x7fbe3bd0aff0 .cmp/eq 32, L_0x7fbe3bd0f990, L_0x7fbe3be73368;
L_0x7fbe3bd29010 .concat [ 2 30 0 0], L_0x7fbe3bd726a0, L_0x7fbe3be733b0;
L_0x7fbe3bd484c0 .cmp/eq 32, L_0x7fbe3bd29010, L_0x7fbe3be733f8;
L_0x7fbe3bd48560 .concat [ 2 30 0 0], L_0x7fbe3bd726a0, L_0x7fbe3be73440;
L_0x7fbe3bd44d70 .cmp/eq 32, L_0x7fbe3bd48560, L_0x7fbe3be73488;
L_0x7fbe3bd44e10 .functor MUXZ 32, L_0x7fbe3bd49160, v0x7fbe3bc99c20_0, L_0x7fbe3bd44d70, C4<>;
L_0x7fbe3bd490c0 .functor MUXZ 32, L_0x7fbe3bd44e10, v0x7fbe3bc99ac0_0, L_0x7fbe3bd484c0, C4<>;
L_0x7fbe3bd49160 .functor MUXZ 32, L_0x7fbe3bd490c0, v0x7fbe3bca1ac0_0, L_0x7fbe3bd0aff0, C4<>;
L_0x7fbe3bd286e0 .concat [ 1 31 0 0], v0x7fbe3bc9c360_0, L_0x7fbe3be734d0;
L_0x7fbe3bd48020 .cmp/eq 32, L_0x7fbe3bd286e0, L_0x7fbe3be73518;
L_0x7fbe3bd65f20 .functor MUXZ 32, v0x7fbe3bc9ddf0_0, L_0x7fbe3bd72c70, L_0x7fbe3bd48020, C4<>;
L_0x7fbe3bd65fc0 .concat [ 1 31 0 0], v0x7fbe3bc9be20_0, L_0x7fbe3be73560;
L_0x7fbe3bd21df0 .cmp/eq 32, L_0x7fbe3bd65fc0, L_0x7fbe3be735a8;
L_0x7fbe3bd44760 .functor MUXZ 32, v0x7fbe3bca59f0_0, v0x7fbe3bc9e920_0, L_0x7fbe3bd21df0, C4<>;
L_0x7fbe3bd21fa0 .part L_0x7fbe3bd70820, 26, 6;
L_0x7fbe3bd22040 .part L_0x7fbe3bd70820, 21, 5;
L_0x7fbe3bd21e90 .part L_0x7fbe3bd70820, 16, 5;
L_0x7fbe3bd72740 .part L_0x7fbe3bd70820, 26, 6;
L_0x7fbe3bd727e0 .part L_0x7fbe3bd70820, 0, 6;
L_0x7fbe3bd257f0 .concat [ 1 31 0 0], v0x7fbe3bc9c650_0, L_0x7fbe3be73d40;
L_0x7fbe3bd16cd0 .cmp/eq 32, L_0x7fbe3bd257f0, L_0x7fbe3be73d88;
L_0x7fbe3bd72bd0 .arith/sum 32, v0x7fbe3bc9e920_0, L_0x7fbe3be73dd0;
L_0x7fbe3bd72c70 .functor MUXZ 32, L_0x7fbe3bd49160, L_0x7fbe3bd72bd0, L_0x7fbe3bd16cd0, C4<>;
L_0x7fbe3bd72a80 .part L_0x7fbe3bd70820, 21, 5;
L_0x7fbe3bd72b20 .part L_0x7fbe3bd70820, 16, 5;
L_0x7fbe3bd72e80 .part L_0x7fbe3bd70820, 0, 16;
S_0x7fbe3bc6b660 .scope module, "ALU" "alu" 4 161, 5 1 0, S_0x7fbe3bc6c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 1 "branch_equal";
    .port_info 6 /INPUT 5 "instr10_6";
    .port_info 7 /OUTPUT 32 "ALU_result";
    .port_info 8 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 9 /OUTPUT 1 "zero";
enum0x7fbe3bf2cdf0 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL_ZERO" 4'b0011,
   "SET_ON_GREATER_THAN_ZERO" 4'b0100,
   "SET_LESS_OR_EQUAL_ZERO" 4'b0101,
   "SET_ON_LESS_THAN_ZERO" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101,
   "SET_ON_LESS_THAN" 4'b1110
 ;
v0x7fbe3bc53960_0 .net "ALUOperation", 3 0, v0x7fbe3bc9bf50_0;  alias, 1 drivers
v0x7fbe3bc96f50_0 .var "ALU_MULTorDIV_result", 63 0;
v0x7fbe3bc96ff0_0 .var "ALU_result", 31 0;
v0x7fbe3bc970a0_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x7fbe3bc97150_0 .var "ALU_temp_result", 32 0;
v0x7fbe3bc97240_0 .net "A_unsign", 32 0, L_0x7fbe3bd09fd0;  1 drivers
v0x7fbe3bc972f0_0 .net "B_unsign", 32 0, L_0x7fbe3bd0a1b0;  1 drivers
L_0x7fbe3be736c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc973a0_0 .net/2u *"_ivl_0", 31 0, L_0x7fbe3be736c8;  1 drivers
L_0x7fbe3be73758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc97450_0 .net/2u *"_ivl_10", 31 0, L_0x7fbe3be73758;  1 drivers
v0x7fbe3bc97560_0 .net *"_ivl_12", 31 0, L_0x7fbe3bd0a070;  1 drivers
v0x7fbe3bc97610_0 .net *"_ivl_14", 31 0, L_0x7fbe3bd0a110;  1 drivers
L_0x7fbe3be737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc976c0_0 .net *"_ivl_19", 0 0, L_0x7fbe3be737a0;  1 drivers
v0x7fbe3bc97770_0 .net *"_ivl_2", 31 0, L_0x7fbe3bd0d030;  1 drivers
L_0x7fbe3be737e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc97820_0 .net/2u *"_ivl_20", 31 0, L_0x7fbe3be737e8;  1 drivers
v0x7fbe3bc978d0_0 .net *"_ivl_22", 0 0, L_0x7fbe3bd05870;  1 drivers
v0x7fbe3bc97970_0 .net *"_ivl_24", 31 0, L_0x7fbe3bd05910;  1 drivers
L_0x7fbe3be73830 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc97a20_0 .net *"_ivl_27", 30 0, L_0x7fbe3be73830;  1 drivers
L_0x7fbe3be73878 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc97bb0_0 .net/2u *"_ivl_28", 31 0, L_0x7fbe3be73878;  1 drivers
v0x7fbe3bc97c40_0 .net *"_ivl_30", 0 0, L_0x7fbe3bd059b0;  1 drivers
L_0x7fbe3be738c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc97ce0_0 .net/2s *"_ivl_32", 1 0, L_0x7fbe3be738c0;  1 drivers
L_0x7fbe3be73908 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc97d90_0 .net/2s *"_ivl_34", 1 0, L_0x7fbe3be73908;  1 drivers
v0x7fbe3bc97e40_0 .net *"_ivl_36", 1 0, L_0x7fbe3bd45160;  1 drivers
v0x7fbe3bc97ef0_0 .net *"_ivl_38", 31 0, L_0x7fbe3bd05a50;  1 drivers
v0x7fbe3bc97fa0_0 .net *"_ivl_4", 31 0, L_0x7fbe3bd0d0d0;  1 drivers
L_0x7fbe3be73950 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc98050_0 .net *"_ivl_41", 30 0, L_0x7fbe3be73950;  1 drivers
L_0x7fbe3be73998 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc98100_0 .net/2u *"_ivl_42", 31 0, L_0x7fbe3be73998;  1 drivers
v0x7fbe3bc981b0_0 .net *"_ivl_44", 0 0, L_0x7fbe3bd71de0;  1 drivers
L_0x7fbe3be739e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc98250_0 .net/2s *"_ivl_46", 1 0, L_0x7fbe3be739e0;  1 drivers
L_0x7fbe3be73a28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc98300_0 .net/2s *"_ivl_48", 1 0, L_0x7fbe3be73a28;  1 drivers
v0x7fbe3bc983b0_0 .net *"_ivl_50", 1 0, L_0x7fbe3bd71e80;  1 drivers
v0x7fbe3bc98460_0 .net *"_ivl_52", 1 0, L_0x7fbe3bd71f20;  1 drivers
L_0x7fbe3be73710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc98510_0 .net *"_ivl_9", 0 0, L_0x7fbe3be73710;  1 drivers
v0x7fbe3bc985c0_0 .net/s "a", 31 0, L_0x7fbe3bd44760;  alias, 1 drivers
v0x7fbe3bc97ad0_0 .net/s "b", 31 0, v0x7fbe3bc99120_0;  alias, 1 drivers
v0x7fbe3bc98850_0 .net "branch_equal", 0 0, v0x7fbe3bc9c830_0;  alias, 1 drivers
v0x7fbe3bc988e0_0 .net "fixed_shift", 0 0, v0x7fbe3bc9c8e0_0;  alias, 1 drivers
v0x7fbe3bc98970_0 .net "instr10_6", 4 0, L_0x7fbe3bd15b00;  alias, 1 drivers
v0x7fbe3bc98a10_0 .var "quotient", 31 0;
v0x7fbe3bc98ac0_0 .var "quotient_unsign", 32 0;
v0x7fbe3bc98b70_0 .var "remainder", 31 0;
v0x7fbe3bc98c20_0 .var "remainder_unsign", 32 0;
v0x7fbe3bc98cd0_0 .net "unsign", 0 0, v0x7fbe3bc9ccb0_0;  alias, 1 drivers
v0x7fbe3bc98d70_0 .net "zero", 0 0, L_0x7fbe3bd71fc0;  alias, 1 drivers
E_0x7fbe3bc68450/0 .event edge, v0x7fbe3bc98cd0_0, v0x7fbe3bc53960_0, v0x7fbe3bc97240_0, v0x7fbe3bc972f0_0;
E_0x7fbe3bc68450/1 .event edge, v0x7fbe3bc970a0_0, v0x7fbe3bc98ac0_0, v0x7fbe3bc98c20_0, v0x7fbe3bc97150_0;
E_0x7fbe3bc68450/2 .event edge, v0x7fbe3bc985c0_0, v0x7fbe3bc97ad0_0, v0x7fbe3bc98a10_0, v0x7fbe3bc98b70_0;
E_0x7fbe3bc68450/3 .event edge, v0x7fbe3bc988e0_0, v0x7fbe3bc98970_0;
E_0x7fbe3bc68450 .event/or E_0x7fbe3bc68450/0, E_0x7fbe3bc68450/1, E_0x7fbe3bc68450/2, E_0x7fbe3bc68450/3;
L_0x7fbe3bd0d030 .arith/sum 32, L_0x7fbe3be736c8, L_0x7fbe3bd44760;
L_0x7fbe3bd0d0d0 .concat [ 32 0 0 0], L_0x7fbe3bd0d030;
L_0x7fbe3bd09fd0 .concat [ 32 1 0 0], L_0x7fbe3bd0d0d0, L_0x7fbe3be73710;
L_0x7fbe3bd0a070 .arith/sum 32, L_0x7fbe3be73758, v0x7fbe3bc99120_0;
L_0x7fbe3bd0a110 .concat [ 32 0 0 0], L_0x7fbe3bd0a070;
L_0x7fbe3bd0a1b0 .concat [ 32 1 0 0], L_0x7fbe3bd0a110, L_0x7fbe3be737a0;
L_0x7fbe3bd05870 .cmp/eq 32, v0x7fbe3bc96ff0_0, L_0x7fbe3be737e8;
L_0x7fbe3bd05910 .concat [ 1 31 0 0], v0x7fbe3bc9c830_0, L_0x7fbe3be73830;
L_0x7fbe3bd059b0 .cmp/eq 32, L_0x7fbe3bd05910, L_0x7fbe3be73878;
L_0x7fbe3bd45160 .functor MUXZ 2, L_0x7fbe3be73908, L_0x7fbe3be738c0, L_0x7fbe3bd059b0, C4<>;
L_0x7fbe3bd05a50 .concat [ 1 31 0 0], v0x7fbe3bc9c830_0, L_0x7fbe3be73950;
L_0x7fbe3bd71de0 .cmp/eq 32, L_0x7fbe3bd05a50, L_0x7fbe3be73998;
L_0x7fbe3bd71e80 .functor MUXZ 2, L_0x7fbe3be73a28, L_0x7fbe3be739e0, L_0x7fbe3bd71de0, C4<>;
L_0x7fbe3bd71f20 .functor MUXZ 2, L_0x7fbe3bd71e80, L_0x7fbe3bd45160, L_0x7fbe3bd05870, C4<>;
L_0x7fbe3bd71fc0 .part L_0x7fbe3bd71f20, 0, 1;
S_0x7fbe3bc98f00 .scope module, "ALUmux4to1" "ALUmux4to1" 4 125, 6 1 0, S_0x7fbe3bc6c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x7fbe3bf2a690 .enum4 (6)
   "LUI" 6'b001111,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x7fbe3bc99120_0 .var "ALUB", 31 0;
v0x7fbe3bc991f0_0 .net "ALUSrcB", 1 0, v0x7fbe3bc9beb0_0;  alias, 1 drivers
v0x7fbe3bc99290_0 .net "immediate", 15 0, v0x7fbe3bc9b410_0;  alias, 1 drivers
v0x7fbe3bc99350_0 .net "opcode", 5 0, L_0x7fbe3bd21fa0;  1 drivers
v0x7fbe3bc99400_0 .net "register_b", 31 0, L_0x7fbe3bd3b020;  alias, 1 drivers
v0x7fbe3bc994f0_0 .var "shift_2", 31 0;
v0x7fbe3bc995a0_0 .var "sign_extended", 31 0;
E_0x7fbe3bc97520/0 .event edge, v0x7fbe3bc99350_0, v0x7fbe3bc99290_0, v0x7fbe3bc995a0_0, v0x7fbe3bc991f0_0;
E_0x7fbe3bc97520/1 .event edge, v0x7fbe3bc99400_0, v0x7fbe3bc994f0_0;
E_0x7fbe3bc97520 .event/or E_0x7fbe3bc97520/0, E_0x7fbe3bc97520/1;
S_0x7fbe3bc996d0 .scope module, "HI_LO_ControlInst" "HI_LO_Control" 4 187, 7 1 0, S_0x7fbe3bc6c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 2 "HI_LO_ALUOut";
    .port_info 8 /OUTPUT 32 "HI";
    .port_info 9 /OUTPUT 32 "LO";
enum0x7fbe3bf2e3b0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fbe3bf2ec70 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x7fbe3bc99a00_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fbe3bc96f50_0;  alias, 1 drivers
v0x7fbe3bc99ac0_0 .var "HI", 31 0;
v0x7fbe3bc99b60_0 .net "HI_LO_ALUOut", 1 0, L_0x7fbe3bd726a0;  alias, 1 drivers
v0x7fbe3bc99c20_0 .var "LO", 31 0;
v0x7fbe3bc99cd0_0 .net *"_ivl_0", 31 0, L_0x7fbe3bd72060;  1 drivers
v0x7fbe3bc99dc0_0 .net *"_ivl_10", 31 0, L_0x7fbe3bd72240;  1 drivers
L_0x7fbe3be73b00 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc99e70_0 .net *"_ivl_13", 25 0, L_0x7fbe3be73b00;  1 drivers
L_0x7fbe3be73b48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc99f20_0 .net/2u *"_ivl_14", 31 0, L_0x7fbe3be73b48;  1 drivers
v0x7fbe3bc99fd0_0 .net *"_ivl_16", 0 0, L_0x7fbe3bd722e0;  1 drivers
L_0x7fbe3be73b90 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc9a0e0_0 .net/2u *"_ivl_18", 5 0, L_0x7fbe3be73b90;  1 drivers
v0x7fbe3bc9a180_0 .net *"_ivl_20", 0 0, L_0x7fbe3bd72380;  1 drivers
L_0x7fbe3be73bd8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc9a220_0 .net/2s *"_ivl_22", 2 0, L_0x7fbe3be73bd8;  1 drivers
L_0x7fbe3be73c20 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc9a2d0_0 .net/2u *"_ivl_24", 5 0, L_0x7fbe3be73c20;  1 drivers
v0x7fbe3bc9a380_0 .net *"_ivl_26", 0 0, L_0x7fbe3bd72420;  1 drivers
L_0x7fbe3be73c68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc9a420_0 .net/2s *"_ivl_28", 2 0, L_0x7fbe3be73c68;  1 drivers
L_0x7fbe3be73a70 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc9a4d0_0 .net *"_ivl_3", 25 0, L_0x7fbe3be73a70;  1 drivers
L_0x7fbe3be73cb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc9a580_0 .net/2s *"_ivl_30", 2 0, L_0x7fbe3be73cb0;  1 drivers
v0x7fbe3bc9a710_0 .net *"_ivl_32", 2 0, L_0x7fbe3bd724c0;  1 drivers
v0x7fbe3bc9a7a0_0 .net *"_ivl_34", 2 0, L_0x7fbe3bd72560;  1 drivers
L_0x7fbe3be73cf8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc9a850_0 .net/2s *"_ivl_36", 2 0, L_0x7fbe3be73cf8;  1 drivers
v0x7fbe3bc9a900_0 .net *"_ivl_38", 2 0, L_0x7fbe3bd72600;  1 drivers
L_0x7fbe3be73ab8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc9a9b0_0 .net/2u *"_ivl_4", 31 0, L_0x7fbe3be73ab8;  1 drivers
v0x7fbe3bc9aa60_0 .net *"_ivl_6", 0 0, L_0x7fbe3bd72100;  1 drivers
v0x7fbe3bc9ab00_0 .net "clk", 0 0, v0x7fbe3bcaa9c0_0;  alias, 1 drivers
v0x7fbe3bc9aba0_0 .net "final_code", 5 0, L_0x7fbe3bd721a0;  1 drivers
v0x7fbe3bc9ac50_0 .net "func_code", 5 0, L_0x7fbe3bd727e0;  1 drivers
v0x7fbe3bc9ad00_0 .net "opcode", 5 0, L_0x7fbe3bd72740;  1 drivers
v0x7fbe3bc9adb0_0 .net "regA", 31 0, v0x7fbe3bca59f0_0;  1 drivers
v0x7fbe3bc9ae60_0 .net "reset", 0 0, v0x7fbe3bcaae60_0;  alias, 1 drivers
v0x7fbe3bc9af00_0 .net "state", 2 0, v0x7fbe3bca1880_0;  alias, 1 drivers
E_0x7fbe3bc974f0 .event posedge, v0x7fbe3bc9ab00_0;
L_0x7fbe3bd72060 .concat [ 6 26 0 0], L_0x7fbe3bd72740, L_0x7fbe3be73a70;
L_0x7fbe3bd72100 .cmp/eq 32, L_0x7fbe3bd72060, L_0x7fbe3be73ab8;
L_0x7fbe3bd721a0 .functor MUXZ 6, L_0x7fbe3bd72740, L_0x7fbe3bd727e0, L_0x7fbe3bd72100, C4<>;
L_0x7fbe3bd72240 .concat [ 6 26 0 0], L_0x7fbe3bd72740, L_0x7fbe3be73b00;
L_0x7fbe3bd722e0 .cmp/eq 32, L_0x7fbe3bd72240, L_0x7fbe3be73b48;
L_0x7fbe3bd72380 .cmp/eq 6, L_0x7fbe3bd727e0, L_0x7fbe3be73b90;
L_0x7fbe3bd72420 .cmp/eq 6, L_0x7fbe3bd727e0, L_0x7fbe3be73c20;
L_0x7fbe3bd724c0 .functor MUXZ 3, L_0x7fbe3be73cb0, L_0x7fbe3be73c68, L_0x7fbe3bd72420, C4<>;
L_0x7fbe3bd72560 .functor MUXZ 3, L_0x7fbe3bd724c0, L_0x7fbe3be73bd8, L_0x7fbe3bd72380, C4<>;
L_0x7fbe3bd72600 .functor MUXZ 3, L_0x7fbe3be73cf8, L_0x7fbe3bd72560, L_0x7fbe3bd722e0, C4<>;
L_0x7fbe3bd726a0 .part L_0x7fbe3bd72600, 0, 2;
S_0x7fbe3bc9b0a0 .scope module, "IR" "instruction_reg" 4 130, 8 1 0, S_0x7fbe3bc6c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x7fbe3bc9b2d0_0 .net "IRWrite", 0 0, v0x7fbe3bc9c020_0;  alias, 1 drivers
v0x7fbe3bc9b360_0 .net "clk", 0 0, v0x7fbe3bcaa9c0_0;  alias, 1 drivers
v0x7fbe3bc9b410_0 .var "instr15_0", 15 0;
v0x7fbe3bc9b4e0_0 .var "instr20_16", 4 0;
v0x7fbe3bc9b570_0 .var "instr25_21", 4 0;
v0x7fbe3bc9b640_0 .var "instr31_26", 5 0;
v0x7fbe3bc9b6f0_0 .net "memdata", 31 0, v0x7fbe3bc9ddf0_0;  alias, 1 drivers
v0x7fbe3bc9b7a0_0 .net "reset", 0 0, v0x7fbe3bcaae60_0;  alias, 1 drivers
S_0x7fbe3bc9b8e0 .scope module, "control" "control_signal_simplified" 4 99, 9 2 0, S_0x7fbe3bc6c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 5 "rt_code";
    .port_info 3 /INPUT 3 "state";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrcA";
    .port_info 8 /OUTPUT 2 "ALUSrcB";
    .port_info 9 /OUTPUT 4 "ALUctl";
    .port_info 10 /OUTPUT 2 "PCSource";
    .port_info 11 /OUTPUT 1 "PCWrite";
    .port_info 12 /OUTPUT 1 "PCWriteCond";
    .port_info 13 /OUTPUT 1 "IorD";
    .port_info 14 /OUTPUT 1 "MemRead";
    .port_info 15 /OUTPUT 1 "MemWrite";
    .port_info 16 /OUTPUT 1 "MemtoReg";
    .port_info 17 /OUTPUT 1 "IRWrite";
    .port_info 18 /OUTPUT 1 "unsign";
    .port_info 19 /OUTPUT 1 "fixed_shift";
    .port_info 20 /OUTPUT 1 "branch_equal";
    .port_info 21 /OUTPUT 1 "PC_RETURN_ADDR";
enum0x7fbe3bf21fe0 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL_ZERO" 4'b0011,
   "SET_ON_GREATER_THAN_ZERO" 4'b0100,
   "SET_LESS_OR_EQUAL_ZERO" 4'b0101,
   "SET_ON_LESS_THAN_ZERO" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101,
   "SET_ON_LESS_THAN" 4'b1110
 ;
enum0x7fbe3bf23560 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fbe3bf23dd0 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JR" 6'b001000,
   "JALR" 6'b001001
 ;
enum0x7fbe3bf262c0 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LUI" 6'b001111,
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "BEQ" 6'b000100,
   "BNE" 6'b000101,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111
 ;
enum0x7fbe3bf28790 .enum4 (5)
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BLTZAL" 5'b10000,
   "BGEZAL" 5'b10001
 ;
v0x7fbe3bc9be20_0 .var "ALUSrcA", 0 0;
v0x7fbe3bc9beb0_0 .var "ALUSrcB", 1 0;
v0x7fbe3bc9bf50_0 .var "ALUctl", 3 0;
v0x7fbe3bc9c020_0 .var "IRWrite", 0 0;
v0x7fbe3bc9c0d0_0 .var "IorD", 0 0;
v0x7fbe3bc9c1a0_0 .var "JUMP", 0 0;
v0x7fbe3bc9c230_0 .var "MemRead", 0 0;
v0x7fbe3bc9c2c0_0 .var "MemWrite", 0 0;
v0x7fbe3bc9c360_0 .var "MemtoReg", 0 0;
v0x7fbe3bc9c470_0 .var "PCSource", 1 0;
v0x7fbe3bc9c510_0 .var "PCWrite", 0 0;
v0x7fbe3bc9c5b0_0 .var "PCWriteCond", 0 0;
v0x7fbe3bc9c650_0 .var "PC_RETURN_ADDR", 0 0;
v0x7fbe3bc9c6f0_0 .var "RegDst", 0 0;
v0x7fbe3bc9c790_0 .var "RegWrite", 0 0;
v0x7fbe3bc9c830_0 .var "branch_equal", 0 0;
v0x7fbe3bc9c8e0_0 .var "fixed_shift", 0 0;
v0x7fbe3bc9ca70_0 .net "func_code", 5 0, L_0x7fbe3bd28ef0;  1 drivers
v0x7fbe3bc9cb00_0 .net "opcode", 5 0, L_0x7fbe3bd70bc0;  1 drivers
v0x7fbe3bc9cb90_0 .net "rt_code", 4 0, L_0x7fbe3bd27510;  1 drivers
v0x7fbe3bc9cc20_0 .net "state", 2 0, v0x7fbe3bca1880_0;  alias, 1 drivers
v0x7fbe3bc9ccb0_0 .var "unsign", 0 0;
E_0x7fbe3bc9bd60 .event edge, v0x7fbe3bc9af00_0, v0x7fbe3bc9cb00_0, v0x7fbe3bc9ca70_0, v0x7fbe3bc9cb90_0;
S_0x7fbe3bc9cf20 .scope module, "data_selection_endian_conversion" "data_selection_endian_conversion" 4 110, 10 1 0, S_0x7fbe3bc6c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IorD";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "ALUOut";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 3 "state";
    .port_info 6 /INPUT 6 "opcode";
    .port_info 7 /INPUT 32 "writedata_non_processed";
    .port_info 8 /INPUT 32 "readdata_non_processed";
    .port_info 9 /OUTPUT 32 "writedata_processed";
    .port_info 10 /OUTPUT 32 "readdata_processed";
    .port_info 11 /OUTPUT 4 "byteenable";
    .port_info 12 /OUTPUT 32 "address";
enum0x7fbe3bf29270 .enum4 (6)
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011
 ;
v0x7fbe3bc9d320_0 .net "ALUOut", 31 0, L_0x7fbe3bd49160;  alias, 1 drivers
v0x7fbe3bc9d3e0_0 .net "IorD", 0 0, v0x7fbe3bc9c0d0_0;  alias, 1 drivers
v0x7fbe3bc9bac0_0 .net "PC", 31 0, v0x7fbe3bc9e920_0;  alias, 1 drivers
v0x7fbe3bc9d4a0_0 .net *"_ivl_0", 31 0, L_0x7fbe3bd25fb0;  1 drivers
L_0x7fbe3be73248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc9d540_0 .net/2u *"_ivl_10", 1 0, L_0x7fbe3be73248;  1 drivers
v0x7fbe3bc9d630_0 .net *"_ivl_12", 31 0, L_0x7fbe3bd07400;  1 drivers
L_0x7fbe3be731b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc9d6e0_0 .net *"_ivl_3", 30 0, L_0x7fbe3be731b8;  1 drivers
L_0x7fbe3be73200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc9d790_0 .net/2u *"_ivl_4", 31 0, L_0x7fbe3be73200;  1 drivers
v0x7fbe3bc9d840_0 .net *"_ivl_6", 0 0, L_0x7fbe3bd1a550;  1 drivers
v0x7fbe3bc9d950_0 .net *"_ivl_9", 29 0, L_0x7fbe3bd10080;  1 drivers
v0x7fbe3bc9d9f0_0 .net "address", 31 0, L_0x7fbe3bd400c0;  alias, 1 drivers
v0x7fbe3bc9daa0_0 .var "byteenable", 3 0;
v0x7fbe3bc9db50_0 .var "byteenable_read", 3 0;
v0x7fbe3bc9dc00_0 .net "clk", 0 0, v0x7fbe3bcaa9c0_0;  alias, 1 drivers
v0x7fbe3bc9dc90_0 .net "opcode", 5 0, L_0x7fbe3bd640e0;  1 drivers
v0x7fbe3bc9dd40_0 .net "readdata_non_processed", 31 0, v0x7fbe3bca9ac0_0;  alias, 1 drivers
v0x7fbe3bc9ddf0_0 .var "readdata_processed", 31 0;
v0x7fbe3bc9dfa0_0 .net "stall", 0 0, L_0x7fbe3bd47970;  alias, 1 drivers
v0x7fbe3bc9e030_0 .net "state", 2 0, v0x7fbe3bca1880_0;  alias, 1 drivers
v0x7fbe3bc9e0c0_0 .net "writedata_non_processed", 31 0, v0x7fbe3bca5a80_0;  1 drivers
v0x7fbe3bc9e150_0 .var "writedata_processed", 31 0;
E_0x7fbe3bc9d290/0 .event edge, v0x7fbe3bc9c0d0_0, v0x7fbe3bc9af00_0, v0x7fbe3bc9dd40_0, v0x7fbe3bc9dc90_0;
E_0x7fbe3bc9d290/1 .event edge, v0x7fbe3bc9e0c0_0, v0x7fbe3bc9d320_0, v0x7fbe3bc9db50_0, v0x7fbe3bc9b6f0_0;
E_0x7fbe3bc9d290 .event/or E_0x7fbe3bc9d290/0, E_0x7fbe3bc9d290/1;
L_0x7fbe3bd25fb0 .concat [ 1 31 0 0], v0x7fbe3bc9c0d0_0, L_0x7fbe3be731b8;
L_0x7fbe3bd1a550 .cmp/eq 32, L_0x7fbe3bd25fb0, L_0x7fbe3be73200;
L_0x7fbe3bd10080 .part L_0x7fbe3bd49160, 2, 30;
L_0x7fbe3bd07400 .concat [ 2 30 0 0], L_0x7fbe3be73248, L_0x7fbe3bd10080;
L_0x7fbe3bd400c0 .functor MUXZ 32, L_0x7fbe3bd07400, v0x7fbe3bc9e920_0, L_0x7fbe3bd1a550, C4<>;
S_0x7fbe3bc9e320 .scope module, "pc1" "pc" 4 89, 11 1 0, S_0x7fbe3bc6c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "pc_prev";
    .port_info 5 /INPUT 1 "PCWriteCond";
    .port_info 6 /INPUT 3 "state";
    .port_info 7 /OUTPUT 32 "pc_new";
    .port_info 8 /OUTPUT 1 "active";
enum0x7fbe3bf21450 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fbe3bc9e610_0 .net "PCWriteCond", 0 0, L_0x7fbe3bd27da0;  1 drivers
v0x7fbe3bc9e6b0_0 .var "active", 0 0;
v0x7fbe3bc9e750_0 .var "branch_reg", 31 0;
v0x7fbe3bc9e7e0_0 .net "clk", 0 0, v0x7fbe3bcaa9c0_0;  alias, 1 drivers
v0x7fbe3bc9e870_0 .var "pc_branch_address_reg", 31 0;
v0x7fbe3bc9e920_0 .var "pc_new", 31 0;
v0x7fbe3bc9e9c0_0 .net "pc_prev", 31 0, v0x7fbe3bc9f500_0;  alias, 1 drivers
v0x7fbe3bc9ea60_0 .net "pcctl", 0 0, v0x7fbe3bc9c510_0;  alias, 1 drivers
v0x7fbe3bc9eb10_0 .net "reset", 0 0, v0x7fbe3bcaae60_0;  alias, 1 drivers
v0x7fbe3bc9ec20_0 .net "stall", 0 0, L_0x7fbe3bd47970;  alias, 1 drivers
v0x7fbe3bc9ecb0_0 .net "state", 2 0, v0x7fbe3bca1880_0;  alias, 1 drivers
S_0x7fbe3bc9ee10 .scope module, "pcmux" "PCmux3to1" 4 197, 12 1 0, S_0x7fbe3bc6c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x7fbe3bc9f100_0 .net "ALUOut", 31 0, v0x7fbe3bca1ac0_0;  1 drivers
v0x7fbe3bc9f1c0_0 .net "ALU_result", 31 0, v0x7fbe3bc96ff0_0;  alias, 1 drivers
v0x7fbe3bc9f280_0 .var "Jump_address", 31 0;
v0x7fbe3bc9f330_0 .net "PCSource", 1 0, v0x7fbe3bc9c470_0;  alias, 1 drivers
v0x7fbe3bc9f3f0_0 .net "PC_in", 31 0, v0x7fbe3bc9e920_0;  alias, 1 drivers
v0x7fbe3bc9f500_0 .var "PC_out", 31 0;
v0x7fbe3bc9f590_0 .net "instr15_0", 15 0, L_0x7fbe3bd72e80;  1 drivers
v0x7fbe3bc9f620_0 .net "instr20_16", 4 0, L_0x7fbe3bd72b20;  1 drivers
v0x7fbe3bc9f6d0_0 .net "instr25_21", 4 0, L_0x7fbe3bd72a80;  1 drivers
E_0x7fbe3bc9f080/0 .event edge, v0x7fbe3bc9bac0_0, v0x7fbe3bc9f6d0_0, v0x7fbe3bc9f620_0, v0x7fbe3bc9f590_0;
E_0x7fbe3bc9f080/1 .event edge, v0x7fbe3bc9c470_0, v0x7fbe3bc96ff0_0, v0x7fbe3bc9f100_0, v0x7fbe3bc9f280_0;
E_0x7fbe3bc9f080 .event/or E_0x7fbe3bc9f080/0, E_0x7fbe3bc9f080/1;
S_0x7fbe3bc9f880 .scope module, "regfile" "registers" 4 139, 13 1 0, S_0x7fbe3bc6c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
    .port_info 9 /INPUT 32 "instr";
    .port_info 10 /INPUT 3 "state";
    .port_info 11 /OUTPUT 32 "register_v0";
enum0x7fbe3bf2b480 .enum4 (6)
   "JAL" 6'b000011
 ;
enum0x7fbe3bf2b840 .enum4 (6)
   "JALR" 6'b001001
 ;
enum0x7fbe3bf2bbe0 .enum4 (5)
   "BGEZAL" 5'b10001,
   "BLTZAL" 5'b10000
 ;
enum0x7fbe3bf2c0f0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
L_0x7fbe3bd21f30 .functor BUFZ 32, L_0x7fbe3bd13fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbe3bd3b020 .functor BUFZ 32, L_0x7fbe3bd0cef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbe3bca0c60_2 .array/port v0x7fbe3bca0c60, 2;
L_0x7fbe3bd3b360 .functor BUFZ 32, v0x7fbe3bca0c60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbe3bc9fe90_0 .net "RegWrite", 0 0, v0x7fbe3bc9c790_0;  alias, 1 drivers
v0x7fbe3bc9ff40_0 .net *"_ivl_10", 31 0, L_0x7fbe3bd13fe0;  1 drivers
v0x7fbe3bc9ffd0_0 .net *"_ivl_12", 6 0, L_0x7fbe3bd14080;  1 drivers
L_0x7fbe3be73638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca0090_0 .net *"_ivl_15", 1 0, L_0x7fbe3be73638;  1 drivers
v0x7fbe3bca0140_0 .net *"_ivl_18", 31 0, L_0x7fbe3bd0cef0;  1 drivers
v0x7fbe3bca0230_0 .net *"_ivl_20", 6 0, L_0x7fbe3bd0cf90;  1 drivers
L_0x7fbe3be73680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca02e0_0 .net *"_ivl_23", 1 0, L_0x7fbe3be73680;  1 drivers
v0x7fbe3bca0390_0 .net *"_ivl_5", 4 0, L_0x7fbe3bd13ea0;  1 drivers
L_0x7fbe3be735f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca0440_0 .net *"_ivl_9", 0 0, L_0x7fbe3be735f0;  1 drivers
v0x7fbe3bca0550_0 .net "clk", 0 0, v0x7fbe3bcaa9c0_0;  alias, 1 drivers
v0x7fbe3bca0660_0 .net "func_code", 5 0, L_0x7fbe3bd16ea0;  1 drivers
v0x7fbe3bca06f0_0 .net "instr", 31 0, L_0x7fbe3bd70820;  alias, 1 drivers
v0x7fbe3bca0780_0 .net "opcode", 5 0, L_0x7fbe3bd16e00;  1 drivers
v0x7fbe3bca0830_0 .net "readR1", 4 0, L_0x7fbe3bd22040;  alias, 1 drivers
v0x7fbe3bca08e0_0 .net "readR2", 4 0, L_0x7fbe3bd21e90;  alias, 1 drivers
v0x7fbe3bca0990_0 .net "readdata1", 31 0, L_0x7fbe3bd21f30;  alias, 1 drivers
v0x7fbe3bca0a40_0 .net "readdata2", 31 0, L_0x7fbe3bd3b020;  alias, 1 drivers
v0x7fbe3bca0bd0_0 .net "regimm_rt", 5 0, L_0x7fbe3bd13f40;  1 drivers
v0x7fbe3bca0c60 .array "register", 0 31, 31 0;
v0x7fbe3bca0f80_0 .net "register_v0", 31 0, L_0x7fbe3bd3b360;  alias, 1 drivers
v0x7fbe3bca1030_0 .net "reset", 0 0, v0x7fbe3bcaae60_0;  alias, 1 drivers
v0x7fbe3bca10c0_0 .net "state", 2 0, v0x7fbe3bca1880_0;  alias, 1 drivers
v0x7fbe3bca11e0_0 .net "writeR", 4 0, L_0x7fbe3bd266a0;  alias, 1 drivers
v0x7fbe3bca1290_0 .net "writedata", 31 0, L_0x7fbe3bd65f20;  alias, 1 drivers
L_0x7fbe3bd16e00 .part L_0x7fbe3bd70820, 26, 6;
L_0x7fbe3bd16ea0 .part L_0x7fbe3bd70820, 0, 6;
L_0x7fbe3bd13ea0 .part L_0x7fbe3bd70820, 16, 5;
L_0x7fbe3bd13f40 .concat [ 5 1 0 0], L_0x7fbe3bd13ea0, L_0x7fbe3be735f0;
L_0x7fbe3bd13fe0 .array/port v0x7fbe3bca0c60, L_0x7fbe3bd14080;
L_0x7fbe3bd14080 .concat [ 5 2 0 0], L_0x7fbe3bd22040, L_0x7fbe3be73638;
L_0x7fbe3bd0cef0 .array/port v0x7fbe3bca0c60, L_0x7fbe3bd0cf90;
L_0x7fbe3bd0cf90 .concat [ 5 2 0 0], L_0x7fbe3bd21e90, L_0x7fbe3be73680;
S_0x7fbe3bc9fc40 .scope begin, "$unm_blk_147" "$unm_blk_147" 13 50, 13 50 0, S_0x7fbe3bc9f880;
 .timescale 0 0;
v0x7fbe3bc9fe00_0 .var/i "i", 31 0;
S_0x7fbe3bca1460 .scope module, "stm" "CPU_statemachine" 4 84, 14 1 0, S_0x7fbe3bc6c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x7fbe3bf208c0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fbe3bca1620_0 .net "clk", 0 0, v0x7fbe3bcaa9c0_0;  alias, 1 drivers
v0x7fbe3bca16b0_0 .net "reset", 0 0, v0x7fbe3bcaae60_0;  alias, 1 drivers
v0x7fbe3bca17d0_0 .net "stall", 0 0, L_0x7fbe3bd47970;  alias, 1 drivers
v0x7fbe3bca1880_0 .var "state", 2 0;
S_0x7fbe3bca61d0 .scope module, "ram" "ram_tiny_CPU" 3 128, 15 1 0, S_0x7fbe3bc6c930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "readdata";
P_0x7fbe3bca63a0 .param/str "RAM_DATA_FILE" 0 15 12, "./DATA_MEMORY_FILE.txt";
P_0x7fbe3bca63e0 .param/str "RAM_INIT_FILE" 0 15 13, "./INITIALISED_FILE.txt";
L_0x7fbe3be73e18 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca6860_0 .net/2u *"_ivl_0", 31 0, L_0x7fbe3be73e18;  1 drivers
v0x7fbe3bca6920_0 .net *"_ivl_10", 31 0, L_0x7fbe3bd73060;  1 drivers
v0x7fbe3bca69d0_0 .net *"_ivl_100", 0 0, L_0x7fbe3bd71c80;  1 drivers
v0x7fbe3bca6a80_0 .net *"_ivl_103", 7 0, L_0x7fbe3bd74a70;  1 drivers
v0x7fbe3bca6b30_0 .net *"_ivl_105", 7 0, L_0x7fbe3bd74970;  1 drivers
v0x7fbe3bca6c20_0 .net *"_ivl_109", 0 0, L_0x7fbe3bd74e60;  1 drivers
v0x7fbe3bca6cd0_0 .net *"_ivl_110", 31 0, L_0x7fbe3bd74f00;  1 drivers
L_0x7fbe3be74370 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca6d80_0 .net *"_ivl_113", 30 0, L_0x7fbe3be74370;  1 drivers
L_0x7fbe3be743b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca6e30_0 .net/2u *"_ivl_114", 31 0, L_0x7fbe3be743b8;  1 drivers
v0x7fbe3bca6f40_0 .net *"_ivl_116", 0 0, L_0x7fbe3bd74d40;  1 drivers
v0x7fbe3bca6fe0_0 .net *"_ivl_119", 7 0, L_0x7fbe3bd750d0;  1 drivers
L_0x7fbe3be73ef0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca7090_0 .net/2u *"_ivl_12", 31 0, L_0x7fbe3be73ef0;  1 drivers
v0x7fbe3bca7140_0 .net *"_ivl_121", 7 0, L_0x7fbe3bd74fa0;  1 drivers
v0x7fbe3bca71f0_0 .net *"_ivl_125", 0 0, L_0x7fbe3bd751b0;  1 drivers
v0x7fbe3bca72a0_0 .net *"_ivl_126", 31 0, L_0x7fbe3bd754a0;  1 drivers
L_0x7fbe3be74400 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca7350_0 .net *"_ivl_129", 30 0, L_0x7fbe3be74400;  1 drivers
L_0x7fbe3be74448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca7400_0 .net/2u *"_ivl_130", 31 0, L_0x7fbe3be74448;  1 drivers
v0x7fbe3bca7590_0 .net *"_ivl_132", 0 0, L_0x7fbe3bd75390;  1 drivers
v0x7fbe3bca7620_0 .net *"_ivl_135", 7 0, L_0x7fbe3bd756e0;  1 drivers
v0x7fbe3bca76c0_0 .net *"_ivl_137", 7 0, L_0x7fbe3bd75540;  1 drivers
v0x7fbe3bca7770_0 .net *"_ivl_14", 31 0, L_0x7fbe3bd73100;  1 drivers
v0x7fbe3bca7820_0 .net *"_ivl_141", 0 0, L_0x7fbe3bd757c0;  1 drivers
v0x7fbe3bca78d0_0 .net *"_ivl_142", 31 0, L_0x7fbe3bd75b70;  1 drivers
L_0x7fbe3be74490 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca7980_0 .net *"_ivl_145", 30 0, L_0x7fbe3be74490;  1 drivers
L_0x7fbe3be744d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca7a30_0 .net/2u *"_ivl_146", 31 0, L_0x7fbe3be744d8;  1 drivers
v0x7fbe3bca7ae0_0 .net *"_ivl_148", 0 0, L_0x7fbe3bd759f0;  1 drivers
v0x7fbe3bca7b80_0 .net *"_ivl_151", 7 0, L_0x7fbe3bd75da0;  1 drivers
v0x7fbe3bca7c30_0 .net *"_ivl_153", 7 0, L_0x7fbe3bd75c10;  1 drivers
L_0x7fbe3be73f38 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca7ce0_0 .net/2u *"_ivl_18", 31 0, L_0x7fbe3be73f38;  1 drivers
v0x7fbe3bca7d90_0 .net *"_ivl_2", 0 0, L_0x7fbe3bd72f20;  1 drivers
v0x7fbe3bca7e30_0 .net *"_ivl_20", 0 0, L_0x7fbe3bd73240;  1 drivers
v0x7fbe3bca7ed0_0 .net *"_ivl_22", 31 0, L_0x7fbe3bd733e0;  1 drivers
v0x7fbe3bca7f80_0 .net *"_ivl_24", 31 0, L_0x7fbe3bd73480;  1 drivers
v0x7fbe3bca74b0_0 .net *"_ivl_29", 0 0, L_0x7fbe3bd735c0;  1 drivers
v0x7fbe3bca8210_0 .net *"_ivl_30", 31 0, L_0x7fbe3bd73660;  1 drivers
L_0x7fbe3be73f80 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca82a0_0 .net *"_ivl_33", 30 0, L_0x7fbe3be73f80;  1 drivers
L_0x7fbe3be73fc8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca8340_0 .net/2u *"_ivl_34", 31 0, L_0x7fbe3be73fc8;  1 drivers
v0x7fbe3bca83f0_0 .net *"_ivl_36", 0 0, L_0x7fbe3bd73700;  1 drivers
v0x7fbe3bca8490_0 .net *"_ivl_39", 7 0, L_0x7fbe3bd737a0;  1 drivers
L_0x7fbe3be73e60 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca8540_0 .net/2u *"_ivl_4", 31 0, L_0x7fbe3be73e60;  1 drivers
L_0x7fbe3be74010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca85f0_0 .net/2u *"_ivl_40", 7 0, L_0x7fbe3be74010;  1 drivers
v0x7fbe3bca86a0_0 .net *"_ivl_45", 0 0, L_0x7fbe3bd738e0;  1 drivers
v0x7fbe3bca8750_0 .net *"_ivl_46", 31 0, L_0x7fbe3bd73a00;  1 drivers
L_0x7fbe3be74058 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca8800_0 .net *"_ivl_49", 30 0, L_0x7fbe3be74058;  1 drivers
L_0x7fbe3be740a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca88b0_0 .net/2u *"_ivl_50", 31 0, L_0x7fbe3be740a0;  1 drivers
v0x7fbe3bca8960_0 .net *"_ivl_52", 0 0, L_0x7fbe3bd73ae0;  1 drivers
v0x7fbe3bca8a00_0 .net *"_ivl_55", 7 0, L_0x7fbe3bd73c90;  1 drivers
L_0x7fbe3be740e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca8ab0_0 .net/2u *"_ivl_56", 7 0, L_0x7fbe3be740e8;  1 drivers
v0x7fbe3bca8b60_0 .net *"_ivl_6", 31 0, L_0x7fbe3bd72fc0;  1 drivers
v0x7fbe3bca8c10_0 .net *"_ivl_61", 0 0, L_0x7fbe3bd73e70;  1 drivers
v0x7fbe3bca8cc0_0 .net *"_ivl_62", 31 0, L_0x7fbe3bd73f10;  1 drivers
L_0x7fbe3be74130 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca8d70_0 .net *"_ivl_65", 30 0, L_0x7fbe3be74130;  1 drivers
L_0x7fbe3be74178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca8e20_0 .net/2u *"_ivl_66", 31 0, L_0x7fbe3be74178;  1 drivers
v0x7fbe3bca8ed0_0 .net *"_ivl_68", 0 0, L_0x7fbe3bd73dd0;  1 drivers
v0x7fbe3bca8f70_0 .net *"_ivl_71", 7 0, L_0x7fbe3bd74120;  1 drivers
L_0x7fbe3be741c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca9020_0 .net/2u *"_ivl_72", 7 0, L_0x7fbe3be741c0;  1 drivers
v0x7fbe3bca90d0_0 .net *"_ivl_77", 0 0, L_0x7fbe3bd743a0;  1 drivers
v0x7fbe3bca9180_0 .net *"_ivl_78", 31 0, L_0x7fbe3bd74510;  1 drivers
L_0x7fbe3be73ea8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca9230_0 .net/2u *"_ivl_8", 31 0, L_0x7fbe3be73ea8;  1 drivers
L_0x7fbe3be74208 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca92e0_0 .net *"_ivl_81", 30 0, L_0x7fbe3be74208;  1 drivers
L_0x7fbe3be74250 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca9390_0 .net/2u *"_ivl_82", 31 0, L_0x7fbe3be74250;  1 drivers
v0x7fbe3bca9440_0 .net *"_ivl_84", 0 0, L_0x7fbe3bd71be0;  1 drivers
v0x7fbe3bca94e0_0 .net *"_ivl_87", 7 0, L_0x7fbe3bd745f0;  1 drivers
L_0x7fbe3be74298 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca9590_0 .net/2u *"_ivl_88", 7 0, L_0x7fbe3be74298;  1 drivers
v0x7fbe3bca9640_0 .net *"_ivl_93", 0 0, L_0x7fbe3bd74730;  1 drivers
v0x7fbe3bca8030_0 .net *"_ivl_94", 31 0, L_0x7fbe3bd748d0;  1 drivers
L_0x7fbe3be742e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca80e0_0 .net *"_ivl_97", 30 0, L_0x7fbe3be742e0;  1 drivers
L_0x7fbe3be74328 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe3bca96d0_0 .net/2u *"_ivl_98", 31 0, L_0x7fbe3be74328;  1 drivers
v0x7fbe3bca9760_0 .net "address", 31 0, L_0x7fbe3bd400c0;  alias, 1 drivers
v0x7fbe3bca97f0_0 .net "byteenable", 3 0, v0x7fbe3bc9daa0_0;  alias, 1 drivers
v0x7fbe3bca9880_0 .net "clk", 0 0, v0x7fbe3bcaa9c0_0;  alias, 1 drivers
v0x7fbe3bca9910 .array "data", 0 65535, 31 0;
v0x7fbe3bca99a0 .array "memory", 0 65535, 31 0;
v0x7fbe3bca9a30_0 .net "read", 0 0, v0x7fbe3bc9c230_0;  alias, 1 drivers
v0x7fbe3bca9ac0_0 .var "readdata", 31 0;
v0x7fbe3bca9b90_0 .net "readdata_0", 7 0, L_0x7fbe3bd74690;  1 drivers
v0x7fbe3bca9c20_0 .net "readdata_1", 7 0, L_0x7fbe3bd74300;  1 drivers
v0x7fbe3bca9cc0_0 .net "readdata_2", 7 0, L_0x7fbe3bd73d30;  1 drivers
v0x7fbe3bca9d70_0 .net "readdata_3", 7 0, L_0x7fbe3bd73840;  1 drivers
v0x7fbe3bca9e20_0 .net "readdata_temp", 31 0, L_0x7fbe3bd73520;  1 drivers
v0x7fbe3bca9ed0_0 .var "waitrequest", 0 0;
v0x7fbe3bca9f60_0 .net "word_address", 31 0, L_0x7fbe3bd731a0;  1 drivers
v0x7fbe3bcaa000_0 .net "write", 0 0, v0x7fbe3bc9c2c0_0;  alias, 1 drivers
v0x7fbe3bcaa0d0_0 .net "writedata", 31 0, v0x7fbe3bc9e150_0;  alias, 1 drivers
v0x7fbe3bcaa1b0_0 .net "writedata_0", 7 0, L_0x7fbe3bd75cb0;  1 drivers
v0x7fbe3bcaa240_0 .net "writedata_1", 7 0, L_0x7fbe3bd755e0;  1 drivers
v0x7fbe3bcaa2f0_0 .net "writedata_2", 7 0, L_0x7fbe3bd752b0;  1 drivers
v0x7fbe3bcaa3a0_0 .net "writedata_3", 7 0, L_0x7fbe3bd74ca0;  1 drivers
E_0x7fbe3bca6580 .event edge, v0x7fbe3bc9c230_0, v0x7fbe3bca9f60_0, v0x7fbe3bc9dd40_0;
L_0x7fbe3bd72f20 .cmp/ge 32, L_0x7fbe3bd400c0, L_0x7fbe3be73e18;
L_0x7fbe3bd72fc0 .arith/sub 32, L_0x7fbe3bd400c0, L_0x7fbe3be73e60;
L_0x7fbe3bd73060 .arith/div 32, L_0x7fbe3bd72fc0, L_0x7fbe3be73ea8;
L_0x7fbe3bd73100 .arith/div 32, L_0x7fbe3bd400c0, L_0x7fbe3be73ef0;
L_0x7fbe3bd731a0 .functor MUXZ 32, L_0x7fbe3bd73100, L_0x7fbe3bd73060, L_0x7fbe3bd72f20, C4<>;
L_0x7fbe3bd73240 .cmp/ge 32, L_0x7fbe3bd400c0, L_0x7fbe3be73f38;
L_0x7fbe3bd733e0 .array/port v0x7fbe3bca99a0, L_0x7fbe3bd731a0;
L_0x7fbe3bd73480 .array/port v0x7fbe3bca9910, L_0x7fbe3bd731a0;
L_0x7fbe3bd73520 .functor MUXZ 32, L_0x7fbe3bd73480, L_0x7fbe3bd733e0, L_0x7fbe3bd73240, C4<>;
L_0x7fbe3bd735c0 .part v0x7fbe3bc9daa0_0, 3, 1;
L_0x7fbe3bd73660 .concat [ 1 31 0 0], L_0x7fbe3bd735c0, L_0x7fbe3be73f80;
L_0x7fbe3bd73700 .cmp/eq 32, L_0x7fbe3bd73660, L_0x7fbe3be73fc8;
L_0x7fbe3bd737a0 .part L_0x7fbe3bd73520, 0, 8;
L_0x7fbe3bd73840 .functor MUXZ 8, L_0x7fbe3be74010, L_0x7fbe3bd737a0, L_0x7fbe3bd73700, C4<>;
L_0x7fbe3bd738e0 .part v0x7fbe3bc9daa0_0, 2, 1;
L_0x7fbe3bd73a00 .concat [ 1 31 0 0], L_0x7fbe3bd738e0, L_0x7fbe3be74058;
L_0x7fbe3bd73ae0 .cmp/eq 32, L_0x7fbe3bd73a00, L_0x7fbe3be740a0;
L_0x7fbe3bd73c90 .part L_0x7fbe3bd73520, 8, 8;
L_0x7fbe3bd73d30 .functor MUXZ 8, L_0x7fbe3be740e8, L_0x7fbe3bd73c90, L_0x7fbe3bd73ae0, C4<>;
L_0x7fbe3bd73e70 .part v0x7fbe3bc9daa0_0, 1, 1;
L_0x7fbe3bd73f10 .concat [ 1 31 0 0], L_0x7fbe3bd73e70, L_0x7fbe3be74130;
L_0x7fbe3bd73dd0 .cmp/eq 32, L_0x7fbe3bd73f10, L_0x7fbe3be74178;
L_0x7fbe3bd74120 .part L_0x7fbe3bd73520, 16, 8;
L_0x7fbe3bd74300 .functor MUXZ 8, L_0x7fbe3be741c0, L_0x7fbe3bd74120, L_0x7fbe3bd73dd0, C4<>;
L_0x7fbe3bd743a0 .part v0x7fbe3bc9daa0_0, 0, 1;
L_0x7fbe3bd74510 .concat [ 1 31 0 0], L_0x7fbe3bd743a0, L_0x7fbe3be74208;
L_0x7fbe3bd71be0 .cmp/eq 32, L_0x7fbe3bd74510, L_0x7fbe3be74250;
L_0x7fbe3bd745f0 .part L_0x7fbe3bd73520, 24, 8;
L_0x7fbe3bd74690 .functor MUXZ 8, L_0x7fbe3be74298, L_0x7fbe3bd745f0, L_0x7fbe3bd71be0, C4<>;
L_0x7fbe3bd74730 .part v0x7fbe3bc9daa0_0, 3, 1;
L_0x7fbe3bd748d0 .concat [ 1 31 0 0], L_0x7fbe3bd74730, L_0x7fbe3be742e0;
L_0x7fbe3bd71c80 .cmp/eq 32, L_0x7fbe3bd748d0, L_0x7fbe3be74328;
L_0x7fbe3bd74a70 .part v0x7fbe3bc9e150_0, 0, 8;
L_0x7fbe3bd74970 .part L_0x7fbe3bd73520, 24, 8;
L_0x7fbe3bd74ca0 .functor MUXZ 8, L_0x7fbe3bd74970, L_0x7fbe3bd74a70, L_0x7fbe3bd71c80, C4<>;
L_0x7fbe3bd74e60 .part v0x7fbe3bc9daa0_0, 2, 1;
L_0x7fbe3bd74f00 .concat [ 1 31 0 0], L_0x7fbe3bd74e60, L_0x7fbe3be74370;
L_0x7fbe3bd74d40 .cmp/eq 32, L_0x7fbe3bd74f00, L_0x7fbe3be743b8;
L_0x7fbe3bd750d0 .part v0x7fbe3bc9e150_0, 8, 8;
L_0x7fbe3bd74fa0 .part L_0x7fbe3bd73520, 16, 8;
L_0x7fbe3bd752b0 .functor MUXZ 8, L_0x7fbe3bd74fa0, L_0x7fbe3bd750d0, L_0x7fbe3bd74d40, C4<>;
L_0x7fbe3bd751b0 .part v0x7fbe3bc9daa0_0, 1, 1;
L_0x7fbe3bd754a0 .concat [ 1 31 0 0], L_0x7fbe3bd751b0, L_0x7fbe3be74400;
L_0x7fbe3bd75390 .cmp/eq 32, L_0x7fbe3bd754a0, L_0x7fbe3be74448;
L_0x7fbe3bd756e0 .part v0x7fbe3bc9e150_0, 16, 8;
L_0x7fbe3bd75540 .part L_0x7fbe3bd73520, 8, 8;
L_0x7fbe3bd755e0 .functor MUXZ 8, L_0x7fbe3bd75540, L_0x7fbe3bd756e0, L_0x7fbe3bd75390, C4<>;
L_0x7fbe3bd757c0 .part v0x7fbe3bc9daa0_0, 0, 1;
L_0x7fbe3bd75b70 .concat [ 1 31 0 0], L_0x7fbe3bd757c0, L_0x7fbe3be74490;
L_0x7fbe3bd759f0 .cmp/eq 32, L_0x7fbe3bd75b70, L_0x7fbe3be744d8;
L_0x7fbe3bd75da0 .part v0x7fbe3bc9e150_0, 24, 8;
L_0x7fbe3bd75c10 .part L_0x7fbe3bd73520, 0, 8;
L_0x7fbe3bd75cb0 .functor MUXZ 8, L_0x7fbe3bd75c10, L_0x7fbe3bd75da0, L_0x7fbe3bd759f0, C4<>;
S_0x7fbe3bca65d0 .scope begin, "$unm_blk_160" "$unm_blk_160" 15 19, 15 19 0, S_0x7fbe3bca61d0;
 .timescale 0 0;
v0x7fbe3bca67a0_0 .var/i "i", 31 0;
    .scope S_0x7fbe3bca1460;
T_0 ;
    %wait E_0x7fbe3bc974f0;
    %load/vec4 v0x7fbe3bca16b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbe3bca1880_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fbe3bca17d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fbe3bca1880_0;
    %assign/vec4 v0x7fbe3bca1880_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fbe3bca1880_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fbe3bca1880_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fbe3bca1880_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fbe3bca1880_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fbe3bca1880_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fbe3bca1880_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fbe3bca1880_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fbe3bca1880_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fbe3bca1880_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbe3bca1880_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fbe3bc9e320;
T_1 ;
    %wait E_0x7fbe3bc974f0;
    %load/vec4 v0x7fbe3bc9eb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbe3bc9e6b0_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fbe3bc9e920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbe3bc9e870_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fbe3bc9ec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fbe3bc9e920_0;
    %assign/vec4 v0x7fbe3bc9e920_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fbe3bc9e610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fbe3bc9e9c0_0;
    %assign/vec4 v0x7fbe3bc9e870_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fbe3bc9e750_0, 0;
T_1.4 ;
    %load/vec4 v0x7fbe3bc9e750_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bc9ecb0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fbe3bc9e870_0;
    %assign/vec4 v0x7fbe3bc9e920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbe3bc9e750_0, 0;
T_1.6 ;
    %load/vec4 v0x7fbe3bc9ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x7fbe3bc9e9c0_0;
    %assign/vec4 v0x7fbe3bc9e920_0, 0;
T_1.8 ;
    %load/vec4 v0x7fbe3bc9e920_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbe3bc9e6b0_0, 0;
T_1.10 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbe3bc9b8e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fbe3bc9b8e0;
T_3 ;
Ewait_0 .event/or E_0x7fbe3bc9bd60, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c650_0, 0, 1;
    %load/vec4 v0x7fbe3bc9cc20_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c0d0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fbe3bc9cc20_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c020_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fbe3bc9cc20_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fbe3bc9cb00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fbe3bc9ca70_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %jmp T_3.27;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c8e0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %jmp T_3.27;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c8e0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %jmp T_3.27;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c8e0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %jmp T_3.27;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c8e0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %jmp T_3.27;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c8e0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c8e0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fbe3bc9cb00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x7fbe3bc9cb90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x7fbe3bc9cb00_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.35, 5;
    %load/vec4 v0x7fbe3bc9cb00_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %jmp T_3.59;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9ccb0_0, 0, 1;
    %jmp T_3.59;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %jmp T_3.59;
T_3.59 ;
    %pop/vec4 1;
T_3.35 ;
T_3.29 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fbe3bc9cc20_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.60, 4;
    %load/vec4 v0x7fbe3bc9cb00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.62, 4;
    %load/vec4 v0x7fbe3bc9ca70_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.72, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.73, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.74, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.75, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.76, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.77, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.78, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.79, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.80, 6;
    %jmp T_3.81;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.73 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.74 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.75 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.81;
T_3.77 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c1a0_0, 0, 1;
    %jmp T_3.81;
T_3.78 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c1a0_0, 0, 1;
    %jmp T_3.81;
T_3.79 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %jmp T_3.81;
T_3.80 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %jmp T_3.81;
T_3.81 ;
    %pop/vec4 1;
    %jmp T_3.63;
T_3.62 ;
    %load/vec4 v0x7fbe3bc9cb00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.82, 4;
    %load/vec4 v0x7fbe3bc9cb90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.84, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.85, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.86, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.87, 6;
    %jmp T_3.88;
T_3.84 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c5b0_0, 0, 1;
    %jmp T_3.88;
T_3.85 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c5b0_0, 0, 1;
    %jmp T_3.88;
T_3.86 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %jmp T_3.88;
T_3.87 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %jmp T_3.88;
T_3.88 ;
    %pop/vec4 1;
    %jmp T_3.83;
T_3.82 ;
    %load/vec4 v0x7fbe3bc9cb00_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.89, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.90, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.91, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.92, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.93, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.94, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.95, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.96, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.97, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.98, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.99, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.100, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.101, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.102, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.103, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.104, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.105, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.106, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.107, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.108, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.109, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.110, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.111, 6;
    %jmp T_3.112;
T_3.89 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.112;
T_3.90 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c230_0, 0, 1;
    %jmp T_3.112;
T_3.91 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c230_0, 0, 1;
    %jmp T_3.112;
T_3.92 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c230_0, 0, 1;
    %jmp T_3.112;
T_3.93 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c230_0, 0, 1;
    %jmp T_3.112;
T_3.94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c230_0, 0, 1;
    %jmp T_3.112;
T_3.95 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c230_0, 0, 1;
    %jmp T_3.112;
T_3.96 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c230_0, 0, 1;
    %jmp T_3.112;
T_3.97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c2c0_0, 0, 1;
    %jmp T_3.112;
T_3.98 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c2c0_0, 0, 1;
    %jmp T_3.112;
T_3.99 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c2c0_0, 0, 1;
    %jmp T_3.112;
T_3.100 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.112;
T_3.101 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.112;
T_3.102 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.112;
T_3.103 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.112;
T_3.104 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.112;
T_3.105 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.112;
T_3.106 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %jmp T_3.112;
T_3.107 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c1a0_0, 0, 1;
    %jmp T_3.112;
T_3.108 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c5b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %jmp T_3.112;
T_3.109 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c5b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c830_0, 0, 1;
    %jmp T_3.112;
T_3.110 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c5b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %jmp T_3.112;
T_3.111 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9be20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9beb0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fbe3bc9bf50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c5b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbe3bc9c470_0, 0, 2;
    %jmp T_3.112;
T_3.112 ;
    %pop/vec4 1;
T_3.83 ;
T_3.63 ;
    %jmp T_3.61;
T_3.60 ;
    %load/vec4 v0x7fbe3bc9cc20_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.113, 4;
    %load/vec4 v0x7fbe3bc9cb00_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.115, 5;
    %load/vec4 v0x7fbe3bc9cb00_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.117, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.118, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.119, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.120, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.121, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.122, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.123, 6;
    %jmp T_3.124;
T_3.117 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.124;
T_3.118 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.124;
T_3.119 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.124;
T_3.120 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.124;
T_3.121 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.124;
T_3.122 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.124;
T_3.123 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc9c6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc9c360_0, 0, 1;
    %jmp T_3.124;
T_3.124 ;
    %pop/vec4 1;
T_3.115 ;
T_3.113 ;
T_3.61 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fbe3bc9cf20;
T_4 ;
    %wait E_0x7fbe3bc974f0;
    %load/vec4 v0x7fbe3bc9dfa0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fbe3bc9daa0_0;
    %assign/vec4 v0x7fbe3bc9db50_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fbe3bc9cf20;
T_5 ;
    %wait E_0x7fbe3bc9d290;
    %load/vec4 v0x7fbe3bc9d3e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fbe3bc9d3e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.0, 9;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fbe3bc9dc90_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %jmp T_5.12;
T_5.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %jmp T_5.12;
T_5.3 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9e150_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9e150_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9e150_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9e150_0, 4, 8;
    %jmp T_5.12;
T_5.4 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
T_5.19 ;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_5.21, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_5.23, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_5.25, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %jmp T_5.26;
T_5.25 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_5.27, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7fbe3bc9ddf0_0, 0, 32;
T_5.27 ;
T_5.26 ;
T_5.24 ;
T_5.22 ;
    %load/vec4 v0x7fbe3bc9ddf0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 24;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 24;
T_5.30 ;
    %jmp T_5.12;
T_5.5 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.31, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.32;
T_5.31 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.33, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.34;
T_5.33 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.35, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.36;
T_5.35 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.37, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
T_5.37 ;
T_5.36 ;
T_5.34 ;
T_5.32 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_5.39, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %jmp T_5.40;
T_5.39 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_5.41, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %jmp T_5.42;
T_5.41 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_5.43, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %jmp T_5.44;
T_5.43 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_5.45, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7fbe3bc9ddf0_0, 0, 32;
T_5.45 ;
T_5.44 ;
T_5.42 ;
T_5.40 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 24;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.47, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9e150_0, 4, 8;
    %jmp T_5.48;
T_5.47 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.49, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9e150_0, 4, 8;
    %jmp T_5.50;
T_5.49 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.51, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9e150_0, 4, 8;
    %jmp T_5.52;
T_5.51 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.53, 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.55, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
T_5.55 ;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9e150_0, 4, 8;
T_5.53 ;
T_5.52 ;
T_5.50 ;
T_5.48 ;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.57, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.58;
T_5.57 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.59, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
T_5.59 ;
T_5.58 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_5.61, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7fbe3bc9ddf0_0, 0, 32;
T_5.61 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_5.63, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7fbe3bc9ddf0_0, 0, 32;
T_5.63 ;
    %load/vec4 v0x7fbe3bc9ddf0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.65, 4;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 16;
    %jmp T_5.66;
T_5.65 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 16;
T_5.66 ;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.67, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.68;
T_5.67 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.69, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
T_5.69 ;
T_5.68 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_5.71, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7fbe3bc9ddf0_0, 0, 32;
T_5.71 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_5.73, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7fbe3bc9ddf0_0, 0, 32;
T_5.73 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 16;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.75, 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.77, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
T_5.77 ;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9e150_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9e150_0, 4, 8;
    %jmp T_5.76;
T_5.75 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.79, 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.81, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
T_5.81 ;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9e150_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9e150_0, 4, 8;
T_5.79 ;
T_5.76 ;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.83, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.84;
T_5.83 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.85, 8;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.86;
T_5.85 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.87, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.88;
T_5.87 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.89, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
T_5.89 ;
T_5.88 ;
T_5.86 ;
T_5.84 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.91, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %jmp T_5.92;
T_5.91 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_5.93, 4;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %jmp T_5.94;
T_5.93 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_5.95, 4;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %jmp T_5.96;
T_5.95 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_5.97, 4;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
T_5.97 ;
T_5.96 ;
T_5.94 ;
T_5.92 ;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.99, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.100;
T_5.99 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.101, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.102;
T_5.101 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.103, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
    %jmp T_5.104;
T_5.103 ;
    %load/vec4 v0x7fbe3bc9d320_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bc9e030_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.105, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fbe3bc9daa0_0, 0, 4;
T_5.105 ;
T_5.104 ;
T_5.102 ;
T_5.100 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_5.107, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
T_5.107 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_5.109, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
T_5.109 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_5.111, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9e0c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
T_5.111 ;
    %load/vec4 v0x7fbe3bc9db50_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.113, 4;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
    %load/vec4 v0x7fbe3bc9dd40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbe3bc9ddf0_0, 4, 8;
T_5.113 ;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fbe3bc98f00;
T_6 ;
    %wait E_0x7fbe3bc97520;
    %load/vec4 v0x7fbe3bc99350_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbe3bc99350_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbe3bc99350_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fbe3bc99290_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fbe3bc995a0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fbe3bc99350_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7fbe3bc99290_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7fbe3bc995a0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fbe3bc99290_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 4294901760, 0, 32;
    %load/vec4 v0x7fbe3bc99290_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fbe3bc995a0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fbe3bc99290_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fbe3bc995a0_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0x7fbe3bc995a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fbe3bc994f0_0, 0, 32;
    %load/vec4 v0x7fbe3bc991f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x7fbe3bc99400_0;
    %store/vec4 v0x7fbe3bc99120_0, 0, 32;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fbe3bc99120_0, 0, 32;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x7fbe3bc995a0_0;
    %store/vec4 v0x7fbe3bc99120_0, 0, 32;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x7fbe3bc994f0_0;
    %store/vec4 v0x7fbe3bc99120_0, 0, 32;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fbe3bc9b0a0;
T_7 ;
    %wait E_0x7fbe3bc974f0;
    %load/vec4 v0x7fbe3bc9b7a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fbe3bc9b640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fbe3bc9b570_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fbe3bc9b4e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fbe3bc9b410_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fbe3bc9b2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fbe3bc9b6f0_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7fbe3bc9b640_0, 0;
    %load/vec4 v0x7fbe3bc9b6f0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7fbe3bc9b570_0, 0;
    %load/vec4 v0x7fbe3bc9b6f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7fbe3bc9b4e0_0, 0;
    %load/vec4 v0x7fbe3bc9b6f0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7fbe3bc9b410_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fbe3bc9f880;
T_8 ;
    %wait E_0x7fbe3bc974f0;
    %fork t_1, S_0x7fbe3bc9fc40;
    %jmp t_0;
    .scope S_0x7fbe3bc9fc40;
t_1 ;
    %load/vec4 v0x7fbe3bca1030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe3bc9fe00_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x7fbe3bc9fe00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fbe3bc9fe00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbe3bca0c60, 0, 4;
    %load/vec4 v0x7fbe3bc9fe00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbe3bc9fe00_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fbe3bc9fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fbe3bca0780_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bca0bd0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbe3bca0bd0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x7fbe3bca1290_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbe3bca0c60, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x7fbe3bca0780_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bca0660_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0x7fbe3bca11e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x7fbe3bca1290_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbe3bca0c60, 0, 4;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x7fbe3bca1290_0;
    %load/vec4 v0x7fbe3bca11e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbe3bca0c60, 0, 4;
T_8.11 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x7fbe3bca1290_0;
    %load/vec4 v0x7fbe3bca11e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbe3bca0c60, 0, 4;
T_8.9 ;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %end;
    .scope S_0x7fbe3bc9f880;
t_0 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fbe3bc6b660;
T_9 ;
    %wait E_0x7fbe3bc68450;
    %load/vec4 v0x7fbe3bc98cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fbe3bc53960_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7fbe3bc97150_0, 0, 33;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x7fbe3bc97240_0;
    %load/vec4 v0x7fbe3bc972f0_0;
    %sub;
    %store/vec4 v0x7fbe3bc97150_0, 0, 33;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x7fbe3bc97240_0;
    %pad/u 66;
    %load/vec4 v0x7fbe3bc972f0_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x7fbe3bc970a0_0, 0, 66;
    %load/vec4 v0x7fbe3bc970a0_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x7fbe3bc96f50_0, 0, 64;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x7fbe3bc97240_0;
    %load/vec4 v0x7fbe3bc972f0_0;
    %div;
    %store/vec4 v0x7fbe3bc98ac0_0, 0, 33;
    %load/vec4 v0x7fbe3bc97240_0;
    %load/vec4 v0x7fbe3bc972f0_0;
    %mod;
    %store/vec4 v0x7fbe3bc98c20_0, 0, 33;
    %load/vec4 v0x7fbe3bc98ac0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x7fbe3bc98c20_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbe3bc96f50_0, 0, 64;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x7fbe3bc97240_0;
    %load/vec4 v0x7fbe3bc972f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0x7fbe3bc97150_0, 0, 33;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbe3bc97150_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fbe3bc53960_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.10 ;
    %load/vec4 v0x7fbe3bc985c0_0;
    %load/vec4 v0x7fbe3bc97ad0_0;
    %and;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.11 ;
    %load/vec4 v0x7fbe3bc985c0_0;
    %load/vec4 v0x7fbe3bc97ad0_0;
    %or;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.12 ;
    %load/vec4 v0x7fbe3bc985c0_0;
    %load/vec4 v0x7fbe3bc97ad0_0;
    %xor;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.13 ;
    %load/vec4 v0x7fbe3bc985c0_0;
    %load/vec4 v0x7fbe3bc97ad0_0;
    %add;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.14 ;
    %load/vec4 v0x7fbe3bc985c0_0;
    %load/vec4 v0x7fbe3bc97ad0_0;
    %sub;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.15 ;
    %load/vec4 v0x7fbe3bc985c0_0;
    %pad/s 64;
    %load/vec4 v0x7fbe3bc97ad0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fbe3bc96f50_0, 0, 64;
    %jmp T_9.26;
T_9.16 ;
    %load/vec4 v0x7fbe3bc985c0_0;
    %load/vec4 v0x7fbe3bc97ad0_0;
    %mod/s;
    %store/vec4 v0x7fbe3bc98b70_0, 0, 32;
    %load/vec4 v0x7fbe3bc985c0_0;
    %load/vec4 v0x7fbe3bc97ad0_0;
    %div/s;
    %store/vec4 v0x7fbe3bc98a10_0, 0, 32;
    %load/vec4 v0x7fbe3bc98a10_0;
    %load/vec4 v0x7fbe3bc98b70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbe3bc96f50_0, 0, 64;
    %jmp T_9.26;
T_9.17 ;
    %load/vec4 v0x7fbe3bc985c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_9.27, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.28, 8;
T_9.27 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_9.28, 8;
 ; End of false expr.
    %blend;
T_9.28;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.18 ;
    %load/vec4 v0x7fbe3bc985c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_9.29, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.30, 8;
T_9.29 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_9.30, 8;
 ; End of false expr.
    %blend;
T_9.30;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.19 ;
    %load/vec4 v0x7fbe3bc985c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_9.31, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.32, 8;
T_9.31 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_9.32, 8;
 ; End of false expr.
    %blend;
T_9.32;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.20 ;
    %load/vec4 v0x7fbe3bc985c0_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_9.33, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.34, 8;
T_9.33 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_9.34, 8;
 ; End of false expr.
    %blend;
T_9.34;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.21 ;
    %load/vec4 v0x7fbe3bc985c0_0;
    %load/vec4 v0x7fbe3bc97ad0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.35, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.36, 8;
T_9.35 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.36, 8;
 ; End of false expr.
    %blend;
T_9.36;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.22 ;
    %load/vec4 v0x7fbe3bc988e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.37, 8;
    %load/vec4 v0x7fbe3bc97ad0_0;
    %ix/getv 4, v0x7fbe3bc98970_0;
    %shiftr 4;
    %jmp/1 T_9.38, 8;
T_9.37 ; End of true expr.
    %load/vec4 v0x7fbe3bc97ad0_0;
    %load/vec4 v0x7fbe3bc985c0_0;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_9.38, 8;
 ; End of false expr.
    %blend;
T_9.38;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.23 ;
    %load/vec4 v0x7fbe3bc988e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.39, 8;
    %load/vec4 v0x7fbe3bc97ad0_0;
    %ix/getv 4, v0x7fbe3bc98970_0;
    %shiftl 4;
    %jmp/1 T_9.40, 8;
T_9.39 ; End of true expr.
    %load/vec4 v0x7fbe3bc97ad0_0;
    %load/vec4 v0x7fbe3bc985c0_0;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_9.40, 8;
 ; End of false expr.
    %blend;
T_9.40;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.24 ;
    %load/vec4 v0x7fbe3bc988e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.41, 8;
    %load/vec4 v0x7fbe3bc97ad0_0;
    %ix/getv 4, v0x7fbe3bc98970_0;
    %shiftr/s 4;
    %jmp/1 T_9.42, 8;
T_9.41 ; End of true expr.
    %load/vec4 v0x7fbe3bc97ad0_0;
    %load/vec4 v0x7fbe3bc985c0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %jmp/0 T_9.42, 8;
 ; End of false expr.
    %blend;
T_9.42;
    %store/vec4 v0x7fbe3bc96ff0_0, 0, 32;
    %jmp T_9.26;
T_9.26 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fbe3bc996d0;
T_10 ;
    %wait E_0x7fbe3bc974f0;
    %load/vec4 v0x7fbe3bc9ae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbe3bc99c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbe3bc99ac0_0, 0;
T_10.0 ;
    %load/vec4 v0x7fbe3bc9aba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbe3bc9af00_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fbe3bc9aba0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0x7fbe3bc9adb0_0;
    %assign/vec4 v0x7fbe3bc99ac0_0, 0;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x7fbe3bc9adb0_0;
    %assign/vec4 v0x7fbe3bc99c20_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x7fbe3bc99a00_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fbe3bc99ac0_0, 0;
    %load/vec4 v0x7fbe3bc99a00_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fbe3bc99c20_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x7fbe3bc99a00_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fbe3bc99ac0_0, 0;
    %load/vec4 v0x7fbe3bc99a00_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fbe3bc99c20_0, 0;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x7fbe3bc99a00_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fbe3bc99ac0_0, 0;
    %load/vec4 v0x7fbe3bc99a00_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fbe3bc99c20_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x7fbe3bc99a00_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fbe3bc99ac0_0, 0;
    %load/vec4 v0x7fbe3bc99a00_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fbe3bc99c20_0, 0;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fbe3bc9ee10;
T_11 ;
    %wait E_0x7fbe3bc9f080;
    %load/vec4 v0x7fbe3bc9f3f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fbe3bc9f6d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbe3bc9f620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbe3bc9f590_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fbe3bc9f280_0, 0, 32;
    %load/vec4 v0x7fbe3bc9f330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7fbe3bc9f1c0_0;
    %store/vec4 v0x7fbe3bc9f500_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7fbe3bc9f100_0;
    %store/vec4 v0x7fbe3bc9f500_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fbe3bc9f280_0;
    %store/vec4 v0x7fbe3bc9f500_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fbe3bc6c2d0;
T_12 ;
    %wait E_0x7fbe3bc974f0;
    %load/vec4 v0x7fbe3bca5be0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbe3bca59f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbe3bca5a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbe3bca1ac0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fbe3bca5790_0;
    %assign/vec4 v0x7fbe3bca59f0_0, 0;
    %load/vec4 v0x7fbe3bca5840_0;
    %assign/vec4 v0x7fbe3bca5a80_0, 0;
    %load/vec4 v0x7fbe3bca1e00_0;
    %assign/vec4 v0x7fbe3bca1ac0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fbe3bc6c2d0;
T_13 ;
    %wait E_0x7fbe3bc6ce80;
    %vpi_call/w 4 171 "$display", "ALUA = %h, ALUB = %h ,ALU_MULTorDIV_result = %h", v0x7fbe3bca1940_0, v0x7fbe3bca19f0_0, v0x7fbe3bca1d30_0 {0 0 0};
    %vpi_call/w 4 175 "$display", "ALUOut = %h, state = %h", v0x7fbe3bca1ac0_0, v0x7fbe3bca5d00_0 {0 0 0};
    %vpi_call/w 4 178 "$display", "readdata_to_CPU = %h, writedata = %h, writemem = %d, address = %h, byteenable = %b, IorD = %d,state=%d", v0x7fbe3bca5910_0, v0x7fbe3bca5f80_0, v0x7fbe3bca5ef0_0, v0x7fbe3bca4bf0_0, v0x7fbe3bca4d70_0, v0x7fbe3bca2330_0, v0x7fbe3bca5d00_0 {0 0 0};
    %vpi_call/w 4 181 "$display", "DatatoReg = %h, RegDst = %h, HI_LO_ALUOut = %h, RegWrite = %d, state=%d", v0x7fbe3bca2ae0_0, v0x7fbe3bca2b70_0, v0x7fbe3bca2140_0, v0x7fbe3bca2a10_0, v0x7fbe3bca5d00_0 {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fbe3bca61d0;
T_14 ;
    %fork t_3, S_0x7fbe3bca65d0;
    %jmp t_2;
    .scope S_0x7fbe3bca65d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe3bca67a0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x7fbe3bca67a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fbe3bca67a0_0;
    %store/vec4a v0x7fbe3bca99a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fbe3bca67a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbe3bca67a0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe3bca67a0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x7fbe3bca67a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fbe3bca67a0_0;
    %store/vec4a v0x7fbe3bca9910, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fbe3bca67a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbe3bca67a0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %vpi_call/w 15 32 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7fbe3bca63e0 {0 0 0};
    %vpi_call/w 15 33 "$display", "RAM : DATA : Loading DATA contents from %s", P_0x7fbe3bca63a0 {0 0 0};
    %vpi_call/w 15 34 "$readmemh", P_0x7fbe3bca63a0, v0x7fbe3bca9910 {0 0 0};
    %vpi_call/w 15 35 "$readmemh", P_0x7fbe3bca63e0, v0x7fbe3bca99a0 {0 0 0};
    %end;
    .scope S_0x7fbe3bca61d0;
t_2 %join;
    %end;
    .thread T_14;
    .scope S_0x7fbe3bca61d0;
T_15 ;
    %wait E_0x7fbe3bca6580;
    %vpi_call/w 15 42 "$display", "ram: read = %b, wordaddress = %h, readdata = %h", v0x7fbe3bca9a30_0, v0x7fbe3bca9f60_0, v0x7fbe3bca9ac0_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fbe3bca61d0;
T_16 ;
    %wait E_0x7fbe3bc974f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbe3bca9ed0_0, 0;
    %load/vec4 v0x7fbe3bca9ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fbe3bca9ac0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fbe3bcaa000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7fbe3bcaa3a0_0;
    %load/vec4 v0x7fbe3bcaa2f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbe3bcaa240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbe3bcaa1b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x7fbe3bca9f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbe3bca9910, 0, 4;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fbe3bca9a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x7fbe3bca9d70_0;
    %load/vec4 v0x7fbe3bca9cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbe3bca9c20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbe3bca9b90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fbe3bca9ac0_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fbe3bc6c930;
T_17 ;
    %vpi_call/w 3 31 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbe3bc6c930 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bcaa9c0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fbe3bcaab50_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x7fbe3bcaa9c0_0;
    %inv;
    %store/vec4 v0x7fbe3bcaa9c0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x7fbe3bcaa9c0_0;
    %inv;
    %store/vec4 v0x7fbe3bcaa9c0_0, 0, 1;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 45 "$error", 32'sb00000000000000000000000000000010, "did not finish within %d cycles", P_0x7fbe3bc1ed00 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7fbe3bc6c930;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bcaae60_0, 0, 1;
    %wait E_0x7fbe3bc83770;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bcaae60_0, 0, 1;
    %wait E_0x7fbe3bc83770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bcaae60_0, 0, 1;
    %vpi_call/w 3 58 "$display", " OUT:  ------------------- %d --------------------------", v0x7fbe3bcaab50_0 {0 0 0};
    %vpi_call/w 3 59 "$display", " OUT:  FETCH         - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7fbe3bcaad10_0, v0x7fbe3bcaadc0_0, &PV<v0x7fbe3bcaad10_0, 26, 6> {0 0 0};
    %wait E_0x7fbe3bc83770;
    %load/vec4 v0x7fbe3bcaa790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %jmp T_18.1;
T_18.0 ;
    %vpi_call/w 3 62 "$fatal", 32'sb00000000000000000000000000000001, "CPU didn't go active after reset" {0 0 0};
T_18.1 ;
    %vpi_call/w 3 64 "$display", " OUT:  DECODE        - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7fbe3bcaad10_0, v0x7fbe3bcaadc0_0, &PV<v0x7fbe3bcaad10_0, 26, 6> {0 0 0};
    %wait E_0x7fbe3bc83770;
    %vpi_call/w 3 67 "$display", " OUT:  EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fbe3bcaad10_0, v0x7fbe3bcaadc0_0, &PV<v0x7fbe3bcaad10_0, 26, 6> {0 0 0};
    %wait E_0x7fbe3bc83770;
    %vpi_call/w 3 70 "$display", " OUT:  MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fbe3bcaad10_0, v0x7fbe3bcaadc0_0, &PV<v0x7fbe3bcaad10_0, 26, 6> {0 0 0};
    %wait E_0x7fbe3bc83770;
    %vpi_call/w 3 73 "$display", " OUT:  WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fbe3bcaad10_0, v0x7fbe3bcaadc0_0, &PV<v0x7fbe3bcaad10_0, 26, 6> {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fbe3bcaab50_0;
    %add;
    %store/vec4 v0x7fbe3bcaab50_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x7fbe3bcaa790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz T_18.3, 4;
    %wait E_0x7fbe3bc83770;
    %vpi_call/w 3 79 "$display", " OUT:  ------------------- %d --------------------------", v0x7fbe3bcaab50_0 {0 0 0};
    %vpi_call/w 3 81 "$display", " OUT:  FETCH         - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7fbe3bcaad10_0, v0x7fbe3bcaadc0_0, &PV<v0x7fbe3bcaad10_0, 26, 6> {0 0 0};
    %wait E_0x7fbe3bc83770;
    %vpi_call/w 3 85 "$display", " OUT:  DECODE        - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fbe3bcaad10_0, v0x7fbe3bcaadc0_0, &PV<v0x7fbe3bcaad10_0, 26, 6> {0 0 0};
    %wait E_0x7fbe3bc83770;
    %vpi_call/w 3 89 "$display", " OUT:  EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fbe3bcaad10_0, v0x7fbe3bcaadc0_0, &PV<v0x7fbe3bcaad10_0, 26, 6> {0 0 0};
    %wait E_0x7fbe3bc83770;
    %vpi_call/w 3 93 "$display", " OUT:  MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fbe3bcaad10_0, v0x7fbe3bcaadc0_0, &PV<v0x7fbe3bcaad10_0, 26, 6> {0 0 0};
    %wait E_0x7fbe3bc83770;
    %vpi_call/w 3 97 "$display", " OUT:  WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fbe3bcaad10_0, v0x7fbe3bcaadc0_0, &PV<v0x7fbe3bcaad10_0, 26, 6> {0 0 0};
    %vpi_call/w 3 98 "$display", " OUT: Instruction %d has result($v0) : %h, active = %d", v0x7fbe3bcaab50_0, v0x7fbe3bcaadc0_0, v0x7fbe3bcaa790_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fbe3bcaab50_0;
    %add;
    %store/vec4 v0x7fbe3bcaab50_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %wait E_0x7fbe3bc83770;
    %vpi_call/w 3 103 "$display", " RESULT: %h", v0x7fbe3bcaadc0_0 {0 0 0};
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "./CPU_testbench.v";
    "../rtl/mips_cpu/mips_cpu_bus.v";
    "../rtl/mips_cpu/alu.v";
    "../rtl/mips_cpu/ALUmux4to1.v";
    "../rtl/mips_cpu/HI_LO_Control.v";
    "../rtl/mips_cpu/instruction_reg.v";
    "../rtl/mips_cpu/control_signal_simplified.v";
    "../rtl/mips_cpu/data_selection_endian_conversion.v";
    "../rtl/mips_cpu/pc.v";
    "../rtl/mips_cpu/PCmux3to1.v";
    "../rtl/mips_cpu/registers.v";
    "../rtl/mips_cpu/CPU_statemachine.v";
    "./ram_tiny_CPU.v";
