# Run simulation
sim:
	iverilog -o simv -c submit.f
	./simv

clean:
	rm simv *.vcd -f
