
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls1' (Linux_x86_64 version 5.15.0-141-generic) on Tue Jul 22 18:06:21 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.14 seconds. CPU system time: 1.26 seconds. Elapsed time: 9.82 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,498 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 285,261 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 101,648 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 100,892 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 25>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 2, 25, 3>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 1, 25, 5>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 5>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_378_1' (firmware/hls_dummy.cpp:378:23) in function 'hls_dummy' completely with a factor of 25 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 5>' completely with a factor of 25 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 5>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 5>' completely with a factor of 25 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 5>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 5>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>' completely with a factor of 25 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>' completely with a factor of 25 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 25>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:364:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:365:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:370:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 84.32 seconds. CPU system time: 1.27 seconds. Elapsed time: 87.4 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.23 seconds; current allocated memory: 1.546 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.95 seconds; current allocated memory: 1.583 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:364:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 25>4'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 5>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 5>'... converting 1201 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>'... converting 2401 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 5>' (firmware/hls_dummy.cpp:134:70)...1175 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>' (firmware/hls_dummy.cpp:134:22)...2350 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.83 seconds. CPU system time: 0.1 seconds. Elapsed time: 13.95 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 29.49 seconds. CPU system time: 0.16 seconds. Elapsed time: 29.65 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<8, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 25>4' to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,25,1,2,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,25,2,1,5>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.884 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 125.22 seconds. CPU system time: 0.21 seconds. Elapsed time: 125.61 seconds; current allocated memory: 2.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 47.36 seconds. CPU system time: 0.13 seconds. Elapsed time: 47.52 seconds; current allocated memory: 2.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.674 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s' consists of the following:
	'mul' operation of DSP[984] ('mul_ln148_36', firmware/hls_dummy.cpp:148->firmware/hls_dummy.cpp:194) [983]  (0.494 ns)
	'add' operation of DSP[984] ('add_ln148_18', firmware/hls_dummy.cpp:148->firmware/hls_dummy.cpp:194) [984]  (2.039 ns)
	'select' operation ('select_ln134_17', firmware/hls_dummy.cpp:134->firmware/hls_dummy.cpp:194) [986]  (0.303 ns)
	'add' operation ('add_ln194_3', firmware/hls_dummy.cpp:194) [1230]  (0.838 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 131.67 seconds. CPU system time: 0.37 seconds. Elapsed time: 132.3 seconds; current allocated memory: 2.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 63.5 seconds. CPU system time: 0.15 seconds. Elapsed time: 63.75 seconds; current allocated memory: 2.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.36 seconds. CPU system time: 0.19 seconds. Elapsed time: 6.74 seconds; current allocated memory: 2.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.31 seconds; current allocated memory: 2.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.28 seconds; current allocated memory: 2.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s' is 9983 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_14_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 1200 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.76 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.77 seconds; current allocated memory: 2.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s' is 11000 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_7ns_11s_14_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_14ns_14_1_1': 600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 600 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 70.28 seconds. CPU system time: 3.31 seconds. Elapsed time: 74.25 seconds; current allocated memory: 2.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 55.01 seconds. CPU system time: 3.5 seconds. Elapsed time: 58.9 seconds; current allocated memory: 3.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c42_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c43_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c44_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c45_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c46_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c47_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c48_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c49_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c50_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c51_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_c52_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_c53_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_c54_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_c55_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_c56_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_c57_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_c58_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_c59_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_c60_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_c61_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_30_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_31_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_32_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_33_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_34_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_35_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_36_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_37_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_38_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_39_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_40_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_41_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_42_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_43_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_44_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_45_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_46_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_47_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_48_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_49_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.28 seconds. Elapsed time: 14.84 seconds; current allocated memory: 3.319 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 63.29 seconds. CPU system time: 0.49 seconds. Elapsed time: 64.05 seconds; current allocated memory: 3.319 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.16 seconds. CPU system time: 0.19 seconds. Elapsed time: 8.35 seconds; current allocated memory: 3.470 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 272.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 732.89 seconds. CPU system time: 12.36 seconds. Elapsed time: 768.42 seconds; current allocated memory: 2.022 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h12m48s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.895 ; gain = 114.992 ; free physical = 564094 ; free virtual = 793389
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 181492
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.633 ; gain = 445.750 ; free physical = 559078 ; free virtual = 788414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6772]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6773]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6774]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6775]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6776]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6777]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6778]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6779]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6780]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6781]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6782]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6783]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6784]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6785]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6786]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6787]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6788]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6789]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6790]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6791]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6792]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6793]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6794]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6795]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6796]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6797]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6798]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6799]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6800]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6801]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6802]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6803]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6804]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6805]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6806]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6807]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6808]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6809]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6810]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6811]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6812]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6813]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6814]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6815]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6816]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6817]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6818]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6819]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6820]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6821]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6822]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6823]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6824]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6825]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6826]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6827]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6828]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6829]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6830]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6831]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6832]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6833]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6834]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6835]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6836]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6837]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6838]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6839]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6840]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6841]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6842]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6843]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6844]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6845]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6846]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6847]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6848]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6849]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6850]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6851]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6852]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6853]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6854]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6855]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6856]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6857]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6858]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6859]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6860]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6861]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6862]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6863]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6864]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6865]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6866]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6867]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6868]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6869]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6870]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6871]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7ns_11s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7ns_11s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3582.695 ; gain = 1149.812 ; free physical = 563796 ; free virtual = 793102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3582.695 ; gain = 1149.812 ; free physical = 561114 ; free virtual = 790420
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 4480.633 ; gain = 2047.750 ; free physical = 552372 ; free virtual = 781689
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   11 Bit       Adders := 25    
	   2 Input    8 Bit       Adders := 349   
	   3 Input    8 Bit       Adders := 324   
	  11 Input    8 Bit       Adders := 50    
	   4 Input    8 Bit       Adders := 26    
	  13 Input    8 Bit       Adders := 25    
	   2 Input    6 Bit       Adders := 2400  
	   3 Input    5 Bit       Adders := 3000  
	   2 Input    5 Bit       Adders := 1     
	   4 Input    4 Bit       Adders := 600   
	   2 Input    4 Bit       Adders := 1800  
	   2 Input    2 Bit       Adders := 400   
+---XORs : 
	   2 Input      1 Bit         XORs := 301   
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 4626  
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 153   
	                4 Bit    Registers := 376   
	                2 Bit    Registers := 200   
	                1 Bit    Registers := 2409  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    8 Bit        Muxes := 1966  
	   2 Input    7 Bit        Muxes := 154   
	   2 Input    6 Bit        Muxes := 125   
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 75    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 298   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 203   
	   2 Input    1 Bit        Muxes := 845   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element tmp_371_reg_145212_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46342]
WARNING: [Synth 8-6014] Unused sequential element tmp_360_reg_145107_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46332]
WARNING: [Synth 8-6014] Unused sequential element tmp_354_reg_145047_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46326]
WARNING: [Synth 8-6014] Unused sequential element tmp_358_reg_145087_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46330]
WARNING: [Synth 8-6014] Unused sequential element tmp_315_reg_144662_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46264]
WARNING: [Synth 8-6014] Unused sequential element tmp_314_reg_144652_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46263]
WARNING: [Synth 8-6014] Unused sequential element tmp_316_reg_144672_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46265]
WARNING: [Synth 8-6014] Unused sequential element tmp_593_reg_147392_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46700]
WARNING: [Synth 8-6014] Unused sequential element tmp_589_reg_147352_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46696]
WARNING: [Synth 8-6014] Unused sequential element tmp_590_reg_147362_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46697]
WARNING: [Synth 8-6014] Unused sequential element tmp_591_reg_147372_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46698]
WARNING: [Synth 8-6014] Unused sequential element tmp_267_reg_144192_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46164]
WARNING: [Synth 8-6014] Unused sequential element tmp_621_reg_147667_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46739]
WARNING: [Synth 8-6014] Unused sequential element tmp_609_reg_147547_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46727]
WARNING: [Synth 8-6014] Unused sequential element tmp_607_reg_147527_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46725]
WARNING: [Synth 8-6014] Unused sequential element tmp_346_reg_144967_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46306]
WARNING: [Synth 8-6014] Unused sequential element tmp_335_reg_144862_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46296]
WARNING: [Synth 8-6014] Unused sequential element tmp_336_reg_144872_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46297]
WARNING: [Synth 8-6014] Unused sequential element tmp_329_reg_144802_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46290]
WARNING: [Synth 8-6014] Unused sequential element tmp_334_reg_144852_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46295]
WARNING: [Synth 8-6014] Unused sequential element tmp_332_reg_144832_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46293]
WARNING: [Synth 8-6014] Unused sequential element tmp_333_reg_144842_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46294]
WARNING: [Synth 8-6014] Unused sequential element tmp_296_reg_144477_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46234]
WARNING: [Synth 8-6014] Unused sequential element tmp_286_reg_144377_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46224]
WARNING: [Synth 8-6014] Unused sequential element tmp_288_reg_144397_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46226]
WARNING: [Synth 8-6014] Unused sequential element tmp_279_reg_144312_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46218]
WARNING: [Synth 8-6014] Unused sequential element tmp_284_reg_144362_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46223]
WARNING: [Synth 8-6014] Unused sequential element tmp_282_reg_144342_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46221]
WARNING: [Synth 8-6014] Unused sequential element tmp_283_reg_144352_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46222]
WARNING: [Synth 8-6014] Unused sequential element tmp_234_reg_143867_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46120]
WARNING: [Synth 8-6014] Unused sequential element tmp_388_reg_145382_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46371]
WARNING: [Synth 8-6014] Unused sequential element tmp_567_reg_147137_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46663]
WARNING: [Synth 8-6014] Unused sequential element tmp_566_reg_147127_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46662]
WARNING: [Synth 8-6014] Unused sequential element tmp_479_reg_146272_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46512]
WARNING: [Synth 8-6014] Unused sequential element tmp_504_reg_146517_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46548]
WARNING: [Synth 8-6014] Unused sequential element tmp_484_reg_146322_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46517]
WARNING: [Synth 8-6014] Unused sequential element tmp_564_reg_147107_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46660]
WARNING: [Synth 8-6014] Unused sequential element tmp_563_reg_147097_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46659]
WARNING: [Synth 8-6014] Unused sequential element tmp_565_reg_147117_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46661]
WARNING: [Synth 8-6014] Unused sequential element tmp_136_reg_142907_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45972]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_142897_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45971]
WARNING: [Synth 8-6014] Unused sequential element tmp_146_reg_143007_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45982]
WARNING: [Synth 8-6014] Unused sequential element tmp_218_reg_143712_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46087]
WARNING: [Synth 8-6014] Unused sequential element tmp_217_reg_143702_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46086]
WARNING: [Synth 8-6014] Unused sequential element tmp_121_reg_142762_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45945]
WARNING: [Synth 8-6014] Unused sequential element tmp_111_reg_142662_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45935]
WARNING: [Synth 8-6014] Unused sequential element tmp_113_reg_142682_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45937]
WARNING: [Synth 8-6014] Unused sequential element tmp_118_reg_142732_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45942]
WARNING: [Synth 8-6014] Unused sequential element tmp_117_reg_142722_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45941]
WARNING: [Synth 8-6014] Unused sequential element tmp_110_reg_142652_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45934]
WARNING: [Synth 8-6014] Unused sequential element tmp_108_reg_142632_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45932]
WARNING: [Synth 8-6014] Unused sequential element tmp_109_reg_142642_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45933]
WARNING: [Synth 8-6014] Unused sequential element tmp_133_reg_142877_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45969]
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_691_reg_145092_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_607_reg_144667_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_605_reg_144657_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_609_reg_144677_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1143_reg_147397_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1135_reg_147357_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1137_reg_147367_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1139_reg_147377_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_515_reg_144197_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1197_reg_147672_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_649_reg_144877_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_643_reg_144847_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_555_reg_144402_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_547_reg_144357_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_451_reg_143872_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2353/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2353/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2353/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2353/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2353/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2353/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2353/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_749_reg_145387_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1093_reg_147142_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1091_reg_147132_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1087_reg_147112_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1085_reg_147102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1089_reg_147122_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_421_reg_143717_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_419_reg_143707_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_219_reg_142687_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_229_reg_142737_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_227_reg_142727_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_211_reg_142647_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
WARNING: [Synth 8-6014] Unused sequential element tmp_496_reg_146437_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46528]
WARNING: [Synth 8-6014] Unused sequential element tmp_495_reg_146427_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46527]
WARNING: [Synth 8-6014] Unused sequential element tmp_497_reg_146447_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46529]
WARNING: [Synth 8-6014] Unused sequential element tmp_485_reg_146332_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46518]
WARNING: [Synth 8-6014] Unused sequential element tmp_486_reg_146342_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46519]
WARNING: [Synth 8-6014] Unused sequential element tmp_487_reg_146352_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46520]
WARNING: [Synth 8-6014] Unused sequential element tmp_492_reg_146402_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46525]
WARNING: [Synth 8-6014] Unused sequential element tmp_491_reg_146392_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46524]
WARNING: [Synth 8-6014] Unused sequential element tmp_494_reg_146417_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46526]
WARNING: [Synth 8-6014] Unused sequential element tmp_474_reg_146222_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46507]
WARNING: [Synth 8-6014] Unused sequential element tmp_475_reg_146232_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46508]
WARNING: [Synth 8-6014] Unused sequential element tmp_482_reg_146302_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46515]
WARNING: [Synth 8-6014] Unused sequential element tmp_480_reg_146282_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46513]
WARNING: [Synth 8-6014] Unused sequential element tmp_481_reg_146292_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46514]
WARNING: [Synth 8-6014] Unused sequential element tmp_477_reg_146252_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46510]
WARNING: [Synth 8-6014] Unused sequential element tmp_476_reg_146242_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46509]
WARNING: [Synth 8-6014] Unused sequential element tmp_478_reg_146262_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46511]
WARNING: [Synth 8-6014] Unused sequential element tmp_489_reg_146372_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46522]
WARNING: [Synth 8-6014] Unused sequential element tmp_488_reg_146362_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46521]
WARNING: [Synth 8-6014] Unused sequential element tmp_490_reg_146382_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46523]
WARNING: [Synth 8-6014] Unused sequential element tmp_498_reg_146457_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46530]
WARNING: [Synth 8-6014] Unused sequential element tmp_271_reg_144232_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46168]
WARNING: [Synth 8-6014] Unused sequential element tmp_270_reg_144222_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46167]
WARNING: [Synth 8-6014] Unused sequential element tmp_261_reg_144132_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46158]
WARNING: [Synth 8-6014] Unused sequential element tmp_263_reg_144152_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46160]
WARNING: [Synth 8-6014] Unused sequential element tmp_254_reg_144067_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46152]
WARNING: [Synth 8-6014] Unused sequential element tmp_260_reg_144122_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46157]
WARNING: [Synth 8-6014] Unused sequential element tmp_257_reg_144097_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46155]
WARNING: [Synth 8-6014] Unused sequential element tmp_251_reg_144037_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46149]
WARNING: [Synth 8-6014] Unused sequential element tmp_253_reg_144057_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46151]
WARNING: [Synth 8-6014] Unused sequential element tmp_273_reg_144252_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46170]
WARNING: [Synth 8-6014] Unused sequential element tmp_258_reg_144107_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46156]
WARNING: [Synth 8-6014] Unused sequential element tmp_176_reg_143302_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46035]
WARNING: [Synth 8-6014] Unused sequential element tmp_178_reg_143322_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46037]
WARNING: [Synth 8-6014] Unused sequential element tmp_137_reg_142917_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45973]
WARNING: [Synth 8-6014] Unused sequential element tmp_138_reg_142927_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45974]
WARNING: [Synth 8-6014] Unused sequential element tmp_144_reg_142987_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45980]
WARNING: [Synth 8-6014] Unused sequential element tmp_124_reg_142792_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45961]
WARNING: [Synth 8-6014] Unused sequential element tmp_125_reg_142802_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45962]
WARNING: [Synth 8-6014] Unused sequential element tmp_130_reg_142847_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45966]
WARNING: [Synth 8-6014] Unused sequential element tmp_131_reg_142857_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45967]
WARNING: [Synth 8-6014] Unused sequential element tmp_132_reg_142867_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45968]
WARNING: [Synth 8-6014] Unused sequential element tmp_127_reg_142822_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45964]
WARNING: [Synth 8-6014] Unused sequential element tmp_126_reg_142812_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45963]
WARNING: [Synth 8-6014] Unused sequential element tmp_128_reg_142832_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:45965]
WARNING: [Synth 8-6014] Unused sequential element tmp_193_reg_143467_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46051]
WARNING: [Synth 8-6014] Unused sequential element tmp_192_reg_143457_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s.v:46050]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_953_reg_146432_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_957_reg_146452_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_937_reg_146347_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_939_reg_146357_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_949_reg_146407_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_947_reg_146397_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_951_reg_146422_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2457/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2457/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2457/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2457/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2457/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2457/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2457/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_913_reg_146227_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_915_reg_146237_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_925_reg_146287_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_927_reg_146297_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_919_reg_146257_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_917_reg_146247_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_921_reg_146267_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_943_reg_146377_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_941_reg_146367_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_945_reg_146387_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_959_reg_146462_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_521_reg_144227_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_507_reg_144157_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_485_reg_144042_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_489_reg_144062_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_527_reg_144257_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_499_reg_144112_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_341_reg_143307_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_345_reg_143327_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_265_reg_142922_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_267_reg_142932_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_279_reg_142992_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2093/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2093/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2093/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2093/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2093/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2093/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2093/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_241_reg_142797_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_243_reg_142807_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_253_reg_142862_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_255_reg_142872_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_247_reg_142827_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_245_reg_142817_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_249_reg_142837_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_373_reg_143472_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_371_reg_143462_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_375_reg_143482_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1145_reg_147407_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1149_reg_147427_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1129_reg_147327_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1141_reg_147387_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2561/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2561/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2561/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2561/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2561/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2561/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2561/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1105_reg_147207_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1107_reg_147217_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1117_reg_147267_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1119_reg_147277_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1111_reg_147237_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1109_reg_147227_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1113_reg_147247_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_1151_reg_147442_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1123_reg_147297_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_805_reg_145677_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_803_reg_145667_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_807_reg_145687_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1199_reg_147682_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1171_reg_147542_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2587/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x68).
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2587/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2587/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2587/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2587/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1191_reg_147642_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1189_reg_147632_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_473_reg_143982_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_477_reg_144002_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_457_reg_143902_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_459_reg_143912_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_471_reg_143972_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2197/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2197/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2197/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2197/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2197/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2197/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2197/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_433_reg_143777_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_445_reg_143837_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_447_reg_143847_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_437_reg_143797_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2509/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2509/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2509/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2509/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2509/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2509/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2509/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_999_reg_146662_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_985_reg_146592_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2379/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2379/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2379/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2379/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2379/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2379/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2379/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2327/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2327/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2327/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2327/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2327/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2327/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2327/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2249/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x68).
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2249/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2249/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2249/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2249/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_509_reg_144167_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2067/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2067/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2067/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2067/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2067/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2067/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2067/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_905_reg_146187_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_909_reg_146207_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_889_reg_146102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_891_reg_146112_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_879_reg_146052_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_871_reg_146012_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_869_reg_146002_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_873_reg_146022_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_893_reg_146122_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_897_reg_146142_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_911_reg_146217_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_883_reg_146072_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_51_reg_141832_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2171/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2171/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2171/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2171/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2171/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2171/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2171/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_385_reg_143532_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_387_reg_143542_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_391_reg_143562_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_389_reg_143552_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_415_reg_143687_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_413_reg_143677_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_417_reg_143697_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2483/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2483/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2483/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2483/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2483/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2483/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2483/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_965_reg_146492_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_169_reg_142432_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2041/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2041/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2041/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2041/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2041/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2041/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2041/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_159_reg_142382_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_517_reg_144207_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_121_reg_142187_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_131_reg_142237_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2015/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2015/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2015/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2015/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2015/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2015/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2015/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_111_reg_142137_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_101_reg_142087_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_513_reg_144187_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_563_reg_144442_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1095_reg_147152_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2535/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2535/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2535/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2535/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2535/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2535/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2535/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1069_reg_147022_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1065_reg_147002_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_89_reg_142022_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_87_reg_142012_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U1989/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U1989/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U1989/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U1989/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U1989/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U1989/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U1989/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_61_reg_141882_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_63_reg_141892_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_79_reg_141972_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_867_reg_145992_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U1963/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x68).
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U1963/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U1963/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U1963/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U1963/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_603_reg_144647_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2275/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2275/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2275/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2275/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2275/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2275/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2275/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_1187_reg_147622_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_329_reg_143247_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_313_reg_143167_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_315_reg_143177_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_327_reg_143237_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2119/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2119/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2119/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2119/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2119/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2119/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2119/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_293_reg_143062_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_321_reg_143207_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_307_reg_143137_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_1372_reg_125789_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s.v:42840]
INFO: [Synth 8-3886] merging instance 'or_ln134_838_reg_124915_reg[0]' (FDE) to 'or_ln134_1184_reg_125384_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_824_reg_124904_reg[0]' (FDE) to 'or_ln134_848_reg_124936_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln191_reg_122216_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q471_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_673_reg_145002_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q402_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_751_reg_145402_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q860_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_239_reg_142787_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q580_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_553_reg_144392_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q400_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_753_reg_145412_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q875_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_223_reg_142707_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q877_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_221_reg_142697_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q873_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_225_reg_142717_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q422_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_727_reg_145277_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q424_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_725_reg_145267_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q420_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_729_reg_145287_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q439_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_709_reg_145187_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q441_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_707_reg_145177_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q437_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_711_reg_145197_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q895_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_199_reg_142582_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q897_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_197_reg_142572_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q893_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_201_reg_142597_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q202_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_973_reg_146532_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q342_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_817_reg_145737_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q200_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_975_reg_146542_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q207_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_967_reg_146502_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q888_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_207_reg_142627_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q890_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_205_reg_142617_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q600_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_529_reg_144267_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q598_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_531_reg_144277_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q205_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_969_reg_146512_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q211_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_963_reg_146482_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q415_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_735_reg_145317_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q899_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_195_reg_142562_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q901_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_193_reg_142552_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q656_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_467_reg_143952_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q867_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_231_reg_142747_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q561_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_573_reg_144492_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q417_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_733_reg_145307_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1073_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1_reg_141577_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1071_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_3_reg_141587_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1069_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_5_reg_141597_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1067_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_7_reg_141607_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1065_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_9_reg_141617_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1062_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_13_reg_141637_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1060_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_15_reg_141647_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q123_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q121_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1053_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_25_reg_141697_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1051_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_27_reg_141707_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1043_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_35_reg_141747_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1041_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_37_reg_141757_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1039_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_39_reg_141767_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1037_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_41_reg_141777_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1034_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_45_reg_141797_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q1030_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_49_reg_141817_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1026_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_53_reg_141842_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1024_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_55_reg_141852_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1022_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_57_reg_141862_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1014_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_67_reg_141912_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1010_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_73_reg_141942_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1008_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_75_reg_141952_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1006_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_77_reg_141962_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1002_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_81_reg_141982_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1000_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_83_reg_141992_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q998_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_85_reg_142002_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q187_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_991_reg_146622_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q189_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_989_reg_146612_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q185_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_993_reg_146632_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q115_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q991_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_93_reg_142042_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q989_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_95_reg_142052_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q987_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_97_reg_142062_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q985_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_99_reg_142072_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q981_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_103_reg_142097_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q979_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_105_reg_142107_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q114_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q976_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_109_reg_142127_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q971_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_115_reg_142157_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q112_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q111_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q965_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_123_reg_142197_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q963_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_125_reg_142207_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q961_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_127_reg_142217_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q959_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_129_reg_142227_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q955_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_133_reg_142247_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q953_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_135_reg_142257_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q946_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_143_reg_142297_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q108_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q684_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_435_reg_143787_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q589_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_541_reg_144327_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q449_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_699_reg_145132_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q822_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_281_reg_143002_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q815_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_289_reg_143042_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q813_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_291_reg_143052_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q172_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1007_reg_146707_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q809_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_295_reg_143072_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q807_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_297_reg_143082_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q804_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_301_reg_143107_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q802_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_303_reg_143117_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q791_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_317_reg_143187_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q789_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_319_reg_143197_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q785_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_323_reg_143217_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q783_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_325_reg_143227_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q776_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_333_reg_143267_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q774_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_335_reg_143277_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q770_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_339_reg_143297_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q761_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_349_reg_143347_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q759_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_351_reg_143362_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q881_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_217_reg_142677_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q369_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_787_reg_145582_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q344_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_815_reg_145727_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q587_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_543_reg_144337_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q387_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_767_reg_145482_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q721_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_393_reg_143572_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q197_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_979_reg_146562_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q695_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_423_reg_143727_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q306_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_857_reg_145942_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q303_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_861_reg_145962_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q322_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_841_reg_145857_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q320_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_843_reg_145867_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q310_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_853_reg_145922_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q312_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_851_reg_145912_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q308_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_855_reg_145932_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q331_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_829_reg_145797_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q329_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_831_reg_145807_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q336_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_823_reg_145767_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q338_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_821_reg_145757_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q334_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_825_reg_145777_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q316_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_847_reg_145887_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q318_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_845_reg_145877_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q314_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_849_reg_145897_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q301_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_863_reg_145972_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q326_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_835_reg_145827_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q357_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_801_reg_145657_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q361_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_797_reg_145632_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q862_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_237_reg_142777_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q451_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_697_reg_145122_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q680_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_439_reg_143807_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q865_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_233_reg_142757_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q654_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_469_reg_143962_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q359_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_799_reg_145642_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q645_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_479_reg_144012_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q643_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_481_reg_144022_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q641_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_483_reg_144032_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q637_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_487_reg_144052_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q594_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_535_reg_144297_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q596_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_533_reg_144287_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q592_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_537_reg_144307_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2223/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x68).
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2223/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2223/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2223/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2223/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q623_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_505_reg_144147_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q617_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_511_reg_144177_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q426_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_723_reg_145257_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q428_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_721_reg_145247_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q576_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_557_reg_144412_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q574_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_559_reg_144422_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q572_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_561_reg_144432_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q568_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_565_reg_144452_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q566_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_567_reg_144462_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q948_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_141_reg_142287_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q557_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_577_reg_144512_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q555_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_579_reg_144522_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q546_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_589_reg_144572_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q544_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_591_reg_144582_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q541_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_595_reg_144602_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q61_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q537_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_601_reg_144637_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q527_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_611_reg_144687_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q525_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_613_reg_144697_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q523_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_615_reg_144707_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q60_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q928_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_163_reg_142402_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q516_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_623_reg_144747_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q512_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_627_reg_144767_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q49_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q385_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_769_reg_145492_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q383_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_771_reg_145502_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q42_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q903_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_191_reg_142542_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q40_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q340_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_819_reg_145747_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q299_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_865_reg_145982_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q288_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_877_reg_146042_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q916_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_177_reg_142472_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q678_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_441_reg_143817_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q920_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_173_reg_142452_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q240_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_931_reg_146317_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q379_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_775_reg_145522_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q381_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_773_reg_145512_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q377_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_777_reg_145532_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q918_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_175_reg_142462_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q213_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_961_reg_146472_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q394_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_759_reg_145442_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q191_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_987_reg_146602_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q183_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_995_reg_146642_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q181_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_997_reg_146652_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q177_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1001_reg_146677_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q174_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1005_reg_146697_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q127_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1057_reg_146962_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q125_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1059_reg_146972_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q123_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1061_reg_146982_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q121_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1063_reg_146992_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q114_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1071_reg_147032_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q111_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1075_reg_147052_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q938_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_151_reg_142342_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q940_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_149_reg_142327_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q936_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_153_reg_142352_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1081_reg_147082_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1083_reg_147092_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1097_reg_147162_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1101_reg_147187_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1103_reg_147197_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q412_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_739_reg_145337_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q372_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_783_reg_145562_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q398_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_755_reg_145422_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q559_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_575_reg_144502_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1167_reg_147522_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q736_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_377_reg_143492_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q733_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_381_reg_143512_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q267_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_901_reg_146167_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q269_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_899_reg_146152_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q265_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_903_reg_146177_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q374_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_781_reg_145552_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q469_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_675_reg_145012_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q460_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_685_reg_145062_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q458_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_687_reg_145072_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q432_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_717_reg_145227_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q396_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_757_reg_145432_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q435_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_713_reg_145207_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q604_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_525_reg_144247_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q933_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_157_reg_142372_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q406_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_747_reg_145377_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q473_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_671_reg_144992_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q408_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_745_reg_145367_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1183_reg_147602_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1181_reg_147592_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1185_reg_147612_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1159_reg_147482_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1157_reg_147472_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1161_reg_147492_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q488_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_655_reg_144912_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q490_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_653_reg_144902_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q486_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_657_reg_144922_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q508_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_631_reg_144787_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q510_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_629_reg_144777_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q506_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_633_reg_144797_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1165_reg_147512_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1155_reg_147462_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1153_reg_147452_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q752_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_361_reg_143412_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q750_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_363_reg_143422_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q942_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_147_reg_142317_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q465_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_679_reg_145032_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q467_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_677_reg_145022_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q463_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_681_reg_145042_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1131_reg_147337_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q609_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_519_reg_144217_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q828_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_275_reg_142972_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q389_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_765_reg_145472_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1179_reg_147582_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1177_reg_147572_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1193_reg_147652_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q482_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_661_reg_144942_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q484_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_659_reg_144932_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q480_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_663_reg_144952_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q944_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_145_reg_142307_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q60_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1133_reg_147347_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q912_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_181_reg_142492_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q914_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_179_reg_142482_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q910_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_183_reg_142502_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q492_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_651_reg_144892_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q273_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_895_reg_146132_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q475_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_669_reg_144982_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q445_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_703_reg_145157_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q447_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_701_reg_145147_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q443_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_705_reg_145167_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q478_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_665_reg_144962_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q164_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1015_reg_146747_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q166_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1013_reg_146737_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q162_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1017_reg_146757_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q709_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_409_reg_143657_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q707_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_411_reg_143667_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q392_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_761_reg_145452_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q1057_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_19_reg_141667_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q922_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_171_reg_142442_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q766_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_343_reg_143317_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q430_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_719_reg_145237_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q134_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1049_reg_146917_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q131_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1053_reg_146942_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1033_reg_146837_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q148_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1035_reg_146847_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q138_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1045_reg_146897_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q140_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1043_reg_146887_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q136_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1047_reg_146907_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q170_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1009_reg_146717_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q168_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1011_reg_146727_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q159_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1021_reg_146777_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q157_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1023_reg_146787_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q144_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1039_reg_146867_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1037_reg_146857_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q142_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1041_reg_146877_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q129_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1055_reg_146952_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q154_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1027_reg_146807_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q826_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_277_reg_142982_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q551_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_583_reg_144542_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q553_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_581_reg_144532_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q549_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_585_reg_144552_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q363_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_795_reg_145622_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q365_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_793_reg_145612_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q905_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_189_reg_142532_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q632_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_493_reg_144082_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q630_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_495_reg_144092_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q817_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_287_reg_143032_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q842_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_259_reg_142892_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q908_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_185_reg_142512_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_271_reg_142952_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_269_reg_142942_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_273_reg_142962_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2145/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2145/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2145/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2145/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2145/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2145/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2145/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_337_reg_143287_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_367_reg_143442_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_365_reg_143432_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_369_reg_143452_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_383_reg_143522_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_355_reg_143382_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_425_reg_143737_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_429_reg_143757_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_285_reg_143022_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_397_reg_143592_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_399_reg_143602_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_431_reg_143767_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_403_reg_143627_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2405/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2405/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2405/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2405/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2405/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2405/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2405/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_463_reg_143932_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_461_reg_143922_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_465_reg_143942_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_809_reg_145697_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_813_reg_145717_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_569_reg_144472_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_137_reg_142267_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_617_reg_144717_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_621_reg_144737_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_47_reg_141807_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_31_reg_141727_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_29_reg_141717_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_33_reg_141737_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U2301/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U2301/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2301/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2301/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2301/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U2301/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U2301/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_625_reg_144757_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_637_reg_144817_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_639_reg_144827_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
INFO: [Synth 8-3886] merging instance 'icmp_ln134_23_reg_129672_reg[0]' (FDE) to 'icmp_ln134_577_reg_135272_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_22_reg_129667_reg[0]' (FDE) to 'icmp_ln134_576_reg_135267_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1171_reg_141272_reg[0]' (FDE) to 'icmp_ln134_479_reg_134277_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1170_reg_141267_reg[0]' (FDE) to 'icmp_ln134_478_reg_134272_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1199_reg_141552_reg[0]' (FDE) to 'icmp_ln134_1151_reg_141067_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1198_reg_141547_reg[0]' (FDE) to 'icmp_ln134_1150_reg_141062_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_27_reg_129712_reg[0]' (FDE) to 'icmp_ln134_673_reg_136242_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_26_reg_129707_reg[0]' (FDE) to 'icmp_ln134_672_reg_136237_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_11_reg_129552_reg[0]' (FDE) to 'icmp_ln134_289_reg_132362_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_10_reg_129547_reg[0]' (FDE) to 'icmp_ln134_288_reg_132357_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1175_reg_141312_reg[0]' (FDE) to 'icmp_ln134_575_reg_135247_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1174_reg_141307_reg[0]' (FDE) to 'icmp_ln134_574_reg_135242_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1197_reg_141532_reg[0]' (FDE) to 'icmp_ln134_1103_reg_140582_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1196_reg_141527_reg[0]' (FDE) to 'icmp_ln134_1102_reg_140577_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1195_reg_141512_reg[0]' (FDE) to 'icmp_ln134_1055_reg_140097_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1194_reg_141507_reg[0]' (FDE) to 'icmp_ln134_1054_reg_140092_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1119_reg_140747_reg[0]' (FDE) to 'icmp_ln134_381_reg_133287_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1118_reg_140742_reg[0]' (FDE) to 'icmp_ln134_380_reg_133282_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_33_reg_129772_reg[0]' (FDE) to 'icmp_ln134_817_reg_137697_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_32_reg_129767_reg[0]' (FDE) to 'icmp_ln134_816_reg_137692_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1115_reg_140707_reg[0]' (FDE) to 'icmp_ln134_285_reg_132317_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1114_reg_140702_reg[0]' (FDE) to 'icmp_ln134_284_reg_132312_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_55_reg_129997_reg[0]' (FDE) to 'icmp_ln134_195_reg_131412_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_54_reg_129992_reg[0]' (FDE) to 'icmp_ln134_194_reg_131407_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1129_reg_140847_reg[0]' (FDE) to 'icmp_ln134_621_reg_135712_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1128_reg_140842_reg[0]' (FDE) to 'icmp_ln134_620_reg_135707_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_139_reg_130842_reg[0]' (FDE) to 'icmp_ln134_1061_reg_140162_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_138_reg_130837_reg[0]' (FDE) to 'icmp_ln134_1060_reg_140157_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1075_reg_140302_reg[0]' (FDE) to 'icmp_ln134_475_reg_134237_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1074_reg_140297_reg[0]' (FDE) to 'icmp_ln134_474_reg_134232_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1087_reg_140422_reg[0]' (FDE) to 'icmp_ln134_763_reg_137147_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1086_reg_140417_reg[0]' (FDE) to 'icmp_ln134_762_reg_137142_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1095_reg_140502_reg[0]' (FDE) to 'icmp_ln134_955_reg_139087_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1094_reg_140497_reg[0]' (FDE) to 'icmp_ln134_954_reg_139082_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_127_reg_130722_reg[0]' (FDE) to 'icmp_ln134_773_reg_137252_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_126_reg_130717_reg[0]' (FDE) to 'icmp_ln134_772_reg_137247_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1093_reg_140482_reg[0]' (FDE) to 'icmp_ln134_907_reg_138602_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1092_reg_140477_reg[0]' (FDE) to 'icmp_ln134_906_reg_138597_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1097_reg_140522_reg[0]' (FDE) to 'icmp_ln134_1003_reg_139572_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1099_reg_140542_reg[0]' (FDE) to 'icmp_ln134_1051_reg_140057_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1098_reg_140537_reg[0]' (FDE) to 'icmp_ln134_1050_reg_140052_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_171_reg_131167_reg[0]' (FDE) to 'icmp_ln134_679_reg_136302_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_170_reg_131162_reg[0]' (FDE) to 'icmp_ln134_678_reg_136297_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1033_reg_139877_reg[0]' (FDE) to 'icmp_ln134_617_reg_135672_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_1032_reg_139872_reg[0]' (FDE) to 'icmp_ln134_616_reg_135667_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_971_reg_139252_reg[0]' (FDE) to 'icmp_ln134_279_reg_132257_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_970_reg_139247_reg[0]' (FDE) to 'icmp_ln134_278_reg_132252_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_263_reg_132097_reg[0]' (FDE) to 'icmp_ln134_587_reg_135372_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_262_reg_132092_reg[0]' (FDE) to 'icmp_ln134_586_reg_135367_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_251_reg_131977_reg[0]' (FDE) to 'icmp_ln134_299_reg_132462_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_250_reg_131972_reg[0]' (FDE) to 'icmp_ln134_298_reg_132457_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_261_reg_132077_reg[0]' (FDE) to 'icmp_ln134_539_reg_134887_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_260_reg_132072_reg[0]' (FDE) to 'icmp_ln134_538_reg_134882_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_256_reg_132032_reg[0]' (FDE) to 'icmp_ln134_442_reg_133912_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_273_reg_132197_reg[0]' (FDE) to 'icmp_ln134_827_reg_137797_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_272_reg_132192_reg[0]' (FDE) to 'icmp_ln134_826_reg_137792_reg[0]'
INFO: [Synth 8-3886] merging instance 'w_idx_125_reg_131982_reg[1]' (FDE) to 'w_idx_149_reg_132467_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_idx_131_reg_132102_reg[1]' (FDE) to 'w_idx_293_reg_135377_reg[1]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_935_reg_138887_reg[0]' (FDE) to 'icmp_ln134_565_reg_135147_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_934_reg_138882_reg[0]' (FDE) to 'icmp_ln134_564_reg_135142_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_321_reg_132682_reg[0]' (FDE) to 'icmp_ln134_829_reg_137817_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_320_reg_132677_reg[0]' (FDE) to 'icmp_ln134_828_reg_137812_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_363_reg_133107_reg[0]' (FDE) to 'icmp_ln134_687_reg_136382_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_362_reg_133102_reg[0]' (FDE) to 'icmp_ln134_686_reg_136377_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_369_reg_133167_reg[0]' (FDE) to 'icmp_ln134_831_reg_137837_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_368_reg_133162_reg[0]' (FDE) to 'icmp_ln134_830_reg_137832_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_835_reg_137877_reg[0]' (FDE) to 'icmp_ln134_465_reg_134137_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_834_reg_137872_reg[0]' (FDE) to 'icmp_ln134_464_reg_134132_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_849_reg_138017_reg[0]' (FDE) to 'icmp_ln134_801_reg_137532_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_848_reg_138012_reg[0]' (FDE) to 'icmp_ln134_800_reg_137527_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_845_reg_137977_reg[0]' (FDE) to 'icmp_ln134_705_reg_136562_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_844_reg_137972_reg[0]' (FDE) to 'icmp_ln134_704_reg_136557_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_847_reg_137997_reg[0]' (FDE) to 'icmp_ln134_753_reg_137047_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_846_reg_137992_reg[0]' (FDE) to 'icmp_ln134_752_reg_137042_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_401_reg_133492_reg[0]' (FDE) to 'icmp_ln134_449_reg_133977_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_400_reg_133487_reg[0]' (FDE) to 'icmp_ln134_448_reg_133972_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_841_reg_137937_reg[0]' (FDE) to 'icmp_ln134_609_reg_135592_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_840_reg_137932_reg[0]' (FDE) to 'icmp_ln134_608_reg_135587_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_839_reg_137917_reg[0]' (FDE) to 'icmp_ln134_561_reg_135107_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_838_reg_137912_reg[0]' (FDE) to 'icmp_ln134_560_reg_135102_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_507_reg_134562_reg[0]' (FDE) to 'icmp_ln134_693_reg_136442_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_506_reg_134557_reg[0]' (FDE) to 'icmp_ln134_692_reg_136437_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_551_reg_135007_reg[0]' (FDE) to 'icmp_ln134_599_reg_135492_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_550_reg_135002_reg[0]' (FDE) to 'icmp_ln134_598_reg_135487_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_749_reg_137007_reg[0]' (FDE) to 'icmp_ln134_701_reg_136522_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_748_reg_137002_reg[0]' (FDE) to 'icmp_ln134_700_reg_136517_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_555_reg_135047_reg[0]' (FDE) to 'icmp_ln134_695_reg_136462_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_554_reg_135042_reg[0]' (FDE) to 'icmp_ln134_694_reg_136457_reg[0]'
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O316[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O316[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O319[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O319[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O322[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O322[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O325[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O325[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O328[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O328[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O331[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O331[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O334[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O334[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O337[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O337[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O340[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O340[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O343[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O343[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O346[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O346[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O349[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O349[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O352[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O352[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O355[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O355[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O358[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O358[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O361[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O361[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O364[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O364[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O367[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O367[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O370[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O370[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O373[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O373[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O376[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O376[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O379[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O379[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O382[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O382[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O385[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O385[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O388[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O388[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O391[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O391[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O394[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O394[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O397[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O397[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O400[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O400[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O403[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O403[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O406[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O406[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O409[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O409[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O412[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O412[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O415[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O415[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O418[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O418[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O421[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O421[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O424[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O424[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O427[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O427[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O430[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O430[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O433[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O433[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O436[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O436[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O439[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O439[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O442[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O442[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O445[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O445[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O448[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O448[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O451[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O451[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O454[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O454[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O457[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O457[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O460[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O460[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_9343_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_9343_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_9313_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_9313_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_9283_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_9243_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_9253_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i_i139_i_i_1_reg_9223_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_9233_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_9293_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_9263_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_i139_i_i_reg_9218_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_i_i_i_reg_9158_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\reg_2858_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_reg_9378_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_25_fu_1398_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_24_fu_1394_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_23_fu_1390_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_22_fu_1386_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_21_fu_1382_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_20_fu_1378_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_19_fu_1374_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_18_fu_1370_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_17_fu_1366_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_16_fu_1362_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_15_fu_1358_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_14_fu_1354_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_13_fu_1350_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_12_fu_1346_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_11_fu_1342_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_10_fu_1338_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_9_fu_1334_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_8_fu_1330_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_7_fu_1326_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_6_fu_1322_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_5_fu_1318_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_4_fu_1314_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_3_fu_1310_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_2_fu_1306_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_1_fu_1302_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_24_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_23_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_22_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_21_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_20_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_15_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_24_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_23_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_22_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_21_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_20_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_19_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_18_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_17_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_16_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_15_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:25 . Memory (MB): peak = 4630.094 ; gain = 2197.211 ; free physical = 547568 ; free virtual = 777051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom203     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom203     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom204     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom204     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom205     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom205     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom206     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom206     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom207     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom207     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom208     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom208     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom209     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom209     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom210     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom210     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom211     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom211     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom212     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom212     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom213     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom213     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom214     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom214     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom215     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom215     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom216     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom216     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom217     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom217     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom218     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom218     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom219     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom219     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom220     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom220     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom221     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom221     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom222     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom222     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom223     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom223     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom224     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom224     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom225     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom225     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom226     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom226     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom227     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom227     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom228     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom228     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom229     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom229     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom230     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom230     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom231     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom231     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom232     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom232     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom233     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom233     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom234     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom234     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom235     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom235     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom236     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom236     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom237     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom237     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom238     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom238     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom239     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom239     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom240     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom240     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom241     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom241     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom242     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom242     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom243     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom243     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom244     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom244     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom245     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom245     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom246     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom246     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom247     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom247     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom248     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom248     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom249     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom249     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom250     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom250     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom251     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom251     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom252     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom252     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom253     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom253     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom254     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom254     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom255     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom255     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom256     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom256     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom257     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom257     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom258     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom258     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom259     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom259     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom260     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom260     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom261     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom261     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom262     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom262     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom263     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom263     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom264     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom264     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom265     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom265     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom266     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom266     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom267     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom267     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom268     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom268     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom269     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom269     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom270     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom270     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom271     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom271     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom272     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom272     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom273     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom273     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom274     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom274     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom275     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom275     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom276     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom276     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom277     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom277     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom278     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom278     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom279     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom279     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom280     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom280     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom281     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom281     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom282     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom282     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom283     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom283     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom284     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom284     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom285     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom285     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom286     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom286     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom287     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom287     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom288     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom288     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom289     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom289     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom290     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom290     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom291     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom291     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom292     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom292     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom293     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom293     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom294     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom294     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom295     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom295     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom296     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom296     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom297     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom297     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom298     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom298     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom299     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom299     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom300     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom300     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom301     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom301     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom302     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom302     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom303     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom303     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom304     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom304     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom305     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom305     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom306     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom306     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom307     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom307     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom308     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom308     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom309     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom309     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom310     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom310     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom311     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom311     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom312     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom312     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom313     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom313     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom314     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom314     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom315     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom315     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom316     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom316     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom317     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom317     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom318     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom318     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom319     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom319     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom320     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom320     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom321     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom321     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom322     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom322     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom323     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom323     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom324     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom324     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom325     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom325     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom326     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom326     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom327     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom327     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom328     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom328     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom329     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom329     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom330     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom330     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom331     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom331     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom332     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom332     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom333     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom333     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom334     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom334     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom335     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom335     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom336     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom336     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom337     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom337     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom338     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom338     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom339     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom339     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom340     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom340     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom341     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom341     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom342     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom342     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom343     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom343     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom344     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom344     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom345     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom345     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom346     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom346     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom347     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom347     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom348     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom348     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom349     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom349     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom350     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom350     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom351     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom351     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom352     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom352     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom353     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom353     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom354     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom354     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom355     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom355     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom356     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom356     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom357     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom357     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom358     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom358     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom359     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom359     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom360     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom360     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom361     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom361     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom362     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom362     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom363     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom363     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom364     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom364     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom365     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom365     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom366     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom366     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom367     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom367     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom368     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom368     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom369     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom369     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom370     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom370     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom371     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom371     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom372     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom372     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom373     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom373     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom374     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom374     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom375     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom375     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom376     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom376     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom377     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom377     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom378     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom378     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom379     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom379     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom380     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom380     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom381     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom381     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom382     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom382     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom383     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom383     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom384     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom384     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom385     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom385     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom386     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom386     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom387     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom387     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom388     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom388     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom389     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom389     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom390     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom390     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom391     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom391     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom392     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom392     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom393     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom393     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom394     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom394     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom395     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom395     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom396     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom396     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom397     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom397     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom398     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom398     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom399     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom399     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom400     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom400     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom401     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom401     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom402     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom402     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom403     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom403     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom404     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom404     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom405     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom405     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom406     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom406     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom407     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom407     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom408     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom408     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom409     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom409     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom410     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom410     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom411     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom411     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom412     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom412     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom413     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom413     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom414     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom414     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom415     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom415     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom416     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom416     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom417     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom417     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom418     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom418     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom419     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom419     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom420     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom420     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom421     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom421     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom422     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom422     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom423     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom423     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom424     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom424     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom425     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom425     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom426     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom426     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom427     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom427     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom428     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom428     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom429     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom429     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom430     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom430     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom431     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom431     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom432     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom432     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom433     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom433     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom434     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom434     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom435     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom435     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom436     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom436     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom437     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom437     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom438     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom438     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom439     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom439     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom440     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom440     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom441     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom441     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom442     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom442     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom443     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom443     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom444     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom444     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom445     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom445     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom446     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom446     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom447     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom447     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom448     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom448     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom449     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom449     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom450     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom450     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom451     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom451     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom452     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom452     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom453     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom453     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom454     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom454     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom455     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom455     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom456     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom456     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom457     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom457     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom458     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom458     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom459     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom459     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom460     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom460     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom461     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom461     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom462     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom462     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom463     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom463     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom464     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom464     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom465     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom465     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom466     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom466     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom467     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom467     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom468     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom468     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom469     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom469     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom470     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom470     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom471     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom471     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom472     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom472     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom473     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom473     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom474     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom474     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom475     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom475     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom476     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom476     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom477     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom477     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom478     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom478     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom479     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom479     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom480     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom480     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom481     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom481     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom482     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom482     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom483     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom483     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom484     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom484     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom485     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom485     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom486     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom486     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom487     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom487     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom488     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom488     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom489     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom489     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom490     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom490     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom491     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom491     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom492     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom492     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom493     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom493     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom494     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom494     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom495     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom495     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom496     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom496     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom497     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom497     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom498     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom498     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom499     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom499     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom500     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom500     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom501     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom501     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom502     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom502     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom503     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom503     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom504     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom504     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom505     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom505     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom506     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom506     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom507     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom507     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom508     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom508     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom509     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom509     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom510     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom510     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom511     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom511     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom512     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom512     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom513     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom513     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom514     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom514     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom515     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom515     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom516     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom516     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom517     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom517     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom518     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom518     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom519     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom519     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom520     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom520     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom521     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom521     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom522     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom522     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom523     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom523     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom524     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom524     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom525     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom525     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom526     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom526     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom527     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom527     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom528     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom528     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom529     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom529     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom530     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom530     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom531     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom531     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom532     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom532     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom533     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom533     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom534     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom534     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom535     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom535     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom536     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom536     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom537     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom537     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom538     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom538     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom539     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom539     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom540     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom540     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom541     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom541     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom542     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom542     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom543     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom543     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom544     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom544     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom545     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom545     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom546     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom546     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom547     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom547     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom548     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom548     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom549     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom549     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom550     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom550     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom551     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom551     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom552     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom552     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom553     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom553     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom554     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom554     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom555     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom555     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom556     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom556     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom557     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom557     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom558     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom558     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom559     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom559     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom560     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom560     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom561     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom561     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom562     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom0       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom0       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom1       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom1       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom2       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom2       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom3       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom3       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom4       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom4       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom5       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom5       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom6       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom6       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom7       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom7       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom8       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom8       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom9       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom9       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom10      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom10      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom11      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom11      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom12      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom12      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom13      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom13      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom14      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom14      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom15      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom15      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom16      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom16      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom17      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom17      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom18      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom18      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom19      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom19      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom20      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom20      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom21      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom21      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom22      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom22      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom23      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom23      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom24      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom24      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom25      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom25      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom26      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom26      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom27      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom27      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom28      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom28      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom29      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom29      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom30      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom30      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom31      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom31      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom32      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom32      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom33      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom33      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom34      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom34      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom35      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom35      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom36      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom36      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom37      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom37      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom38      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom38      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom39      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom39      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom40      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom40      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom41      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom41      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom42      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom42      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom43      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom43      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom44      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom44      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom45      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom45      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom46      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom46      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom47      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom47      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom48      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom48      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom49      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom49      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom50      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom50      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom51      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom51      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom52      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom52      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom53      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom53      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom54      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom54      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom55      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom55      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom56      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom56      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom57      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom57      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom58      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom58      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom59      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom59      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom60      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom60      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom61      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom61      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom62      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom62      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom63      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom63      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom64      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom64      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom65      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom65      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom66      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom66      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom67      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom67      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom68      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom68      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom69      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom69      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom70      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom70      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom71      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom71      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom72      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom72      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom73      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom73      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom74      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom74      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom75      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom75      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom76      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom76      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom77      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom77      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom78      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom78      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom79      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom79      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom80      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom80      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom81      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom81      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom82      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom82      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom83      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom83      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom84      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom84      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom85      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom85      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom86      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom86      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom87      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom87      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom88      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom88      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom89      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom89      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom90      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom90      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom91      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom91      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom92      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom92      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom93      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom93      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom94      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom94      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom95      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom95      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom96      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom96      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom97      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom97      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom98      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom98      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom99      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom99      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom100     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom100     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom101     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom101     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom102     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom102     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom103     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom103     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom104     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom104     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom105     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom105     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom106     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom106     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom107     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom107     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom108     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom108     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom109     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom109     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom110     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom110     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom111     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom111     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom112     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom112     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom113     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom113     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom114     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom114     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom115     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom115     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom116     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom116     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom117     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom117     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom118     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom118     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom119     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom119     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom120     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom120     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom121     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom121     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom122     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom122     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom123     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom123     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom124     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom124     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom125     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom125     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom126     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom126     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom127     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom127     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom128     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom128     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom129     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom129     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom130     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom130     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom131     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom131     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom132     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom132     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom133     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom133     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom134     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom134     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom135     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom135     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom136     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom136     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom137     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom137     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom138     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom138     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom139     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom139     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom140     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom140     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom141     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom141     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom142     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom142     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom143     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom143     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom144     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom144     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom145     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom145     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom146     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom146     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom147     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom147     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom148     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom148     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom149     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom149     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom150     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom150     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom151     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom151     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom152     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom152     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom153     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom153     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom154     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom154     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom155     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom155     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom156     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom156     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom157     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom157     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom158     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom158     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom159     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom159     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom160     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom160     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom161     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom161     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom162     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom162     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom163     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom163     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom164     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom164     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom165     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom165     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom166     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom166     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom167     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom167     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom168     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom168     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom169     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom169     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom170     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom170     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom171     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom171     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom172     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom172     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom173     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom173     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom174     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom174     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom175     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom175     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom176     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom176     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom177     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom177     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom178     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom178     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom179     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom179     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom180     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom180     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom181     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom181     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom182     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom182     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom183     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom183     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom184     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom184     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom185     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom185     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom186     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom186     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom187     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom187     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom188     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom188     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom189     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom189     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom190     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom190     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom191     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom191     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom192     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom192     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom193     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom193     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom194     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom194     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom195     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom195     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom196     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom196     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom197     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom197     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom198     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom198     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom199     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom199     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom200     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom200     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom201     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom201     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom202     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom202     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom203     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom203     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom204     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom204     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom205     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom205     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom206     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom206     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom207     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom207     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom208     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom208     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom209     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom209     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom210     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom210     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom211     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom211     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom212     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom212     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom213     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom213     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom214     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom214     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom215     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom215     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom216     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom216     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom217     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom217     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom218     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom218     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom219     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom219     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom220     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom220     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom221     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom221     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom222     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom222     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom223     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom223     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom224     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom224     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom225     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom225     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom226     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom226     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom227     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom227     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom228     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom228     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom229     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom229     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom230     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom230     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom231     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom231     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom232     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom232     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom233     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom233     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom234     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom234     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom235     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom235     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom236     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom236     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom237     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom237     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom238     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom238     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom239     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom239     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom240     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom240     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom241     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom241     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom242     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom242     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom243     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom243     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom244     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom244     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom245     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom245     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom246     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom246     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom247     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom247     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom248     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom248     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom249     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom249     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom250     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom250     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom251     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom251     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom252     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom252     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom253     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom253     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom254     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom254     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom255     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom255     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom256     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom256     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom257     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom257     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom258     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom258     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom259     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom259     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom260     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom260     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom261     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom261     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom262     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom262     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom263     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom263     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom264     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom264     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom265     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom265     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom266     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom266     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom267     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom267     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom268     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom268     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom269     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom269     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom270     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom270     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom271     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom271     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom272     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom272     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom273     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom273     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom274     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom274     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom275     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom275     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom276     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom276     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom277     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom277     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom278     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom278     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom279     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom279     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom280     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom280     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom281     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom281     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom282     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom282     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom283     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom283     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom284     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom284     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom285     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom285     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom286     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom286     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom287     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom287     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom288     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom288     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom289     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom289     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom290     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom290     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom291     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom291     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom292     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom292     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom293     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom293     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom294     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom294     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom295     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom295     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom296     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom296     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom297     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom297     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom298     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom298     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom299     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom299     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom300     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom300     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom301     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom301     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom302     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom302     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom303     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom303     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom304     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom304     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom305     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom305     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom306     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom306     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom307     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom307     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom308     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom308     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom309     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom309     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom310     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom310     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom311     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom311     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom312     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom312     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom313     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom313     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom314     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom314     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom315     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom315     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom316     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom316     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom317     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom317     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom318     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom318     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom319     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom319     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom320     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom320     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom321     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom321     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom322     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom322     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom323     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom323     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom324     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom324     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom325     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom325     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom326     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom326     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom327     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom327     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom328     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom328     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom329     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom329     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom330     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom330     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom331     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom331     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom332     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom332     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom333     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom333     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom334     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom334     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom335     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom335     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom336     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom336     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom337     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom337     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom338     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom338     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom339     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom339     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom340     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom340     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom341     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom341     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom342     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom342     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom343     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom343     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom344     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom344     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom345     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom345     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom346     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom346     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom347     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom347     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom348     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom348     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom349     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom349     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom350     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom350     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom351     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom351     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom352     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom352     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom353     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom353     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom354     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom354     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom355     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom355     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom356     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom356     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom357     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom357     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom358     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom358     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom359     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom359     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom360     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom360     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom361     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom361     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom362     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom362     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom363     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom363     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom364     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom364     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom365     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom365     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom366     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom366     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom367     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom367     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom368     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom368     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom369     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom369     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom370     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom370     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom371     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom371     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom372     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom372     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom373     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom373     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom374     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom374     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom375     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom375     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom376     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom376     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom377     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom377     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom378     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom378     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom379     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom379     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom380     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom380     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom381     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom381     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom382     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom382     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom383     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom383     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom384     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom384     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom385     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom385     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom386     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom386     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom387     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom387     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom388     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom388     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom389     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom389     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom390     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom390     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom391     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom391     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom392     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom392     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom393     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom393     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom394     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom394     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom395     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom395     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom396     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom396     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom397     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom397     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom398     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom398     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom399     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom399     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom400     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom400     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom401     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom401     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom402     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom402     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom403     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom403     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom404     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom404     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom405     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom405     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom406     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom406     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom407     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom407     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom408     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom408     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom409     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom409     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom410     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom410     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom411     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom411     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom412     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom412     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom413     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom413     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom414     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom414     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom415     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom415     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom416     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom416     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom417     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom417     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom418     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom418     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom419     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom419     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom420     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom420     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom421     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom421     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom422     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom422     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom423     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom423     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom424     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom424     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom425     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom425     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom426     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom426     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom427     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom427     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom428     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom428     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom429     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom429     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom430     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom430     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom431     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom431     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom432     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom432     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom433     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom433     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom434     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom434     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom435     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom435     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom436     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom436     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom437     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom437     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom438     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom438     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom439     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom439     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom440     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom440     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom441     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom441     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom442     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom442     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom443     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom443     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom444     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom444     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom445     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom445     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom446     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom446     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom447     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom447     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom448     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom448     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom449     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom449     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom450     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom450     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom451     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom451     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom452     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom452     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom453     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom453     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom454     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom454     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom455     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom455     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom456     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom456     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom457     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom457     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom458     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom458     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom459     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom459     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom460     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom460     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom461     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom461     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom462     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom462     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom463     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom463     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom464     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom464     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom465     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom465     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom466     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom466     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom467     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom467     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom468     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom468     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom469     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom469     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom470     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom470     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom471     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom471     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom472     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom472     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom473     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom473     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom474     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom474     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom475     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom475     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom476     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom476     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom477     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom477     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom478     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom478     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom479     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom479     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom480     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom480     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom481     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom481     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom482     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom482     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom483     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom483     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom484     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom484     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom485     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom485     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom486     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom486     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom487     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom487     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom488     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom488     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom489     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom489     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom490     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom490     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom491     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom491     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom492     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom492     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom493     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom493     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom494     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom494     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom495     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom495     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom496     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom496     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom497     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom497     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom498     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom498     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom499     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom499     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom500     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom500     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom501     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom501     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom502     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom502     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom503     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom503     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom504     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom504     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom505     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom505     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom506     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom506     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom507     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom507     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom508     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom508     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom509     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom509     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom510     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom510     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom511     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom511     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom512     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom512     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom513     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom513     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom514     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom514     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom515     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom515     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom516     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom516     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom517     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom517     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom518     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom518     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom519     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom519     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom520     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom520     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom521     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom521     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom522     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom522     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom523     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom523     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom524     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom524     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom525     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom525     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom526     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom526     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom527     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom527     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom528     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom528     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom529     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom529     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom530     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom530     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom531     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom531     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom532     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom532     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom533     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom533     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom534     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom534     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom535     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom535     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom536     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom536     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud | rom537     | 64x8          | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0                                    | C+A*(B:0x68)  | 8      | 8      | 11     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0                                    | C+A*(B:0x68)  | 8      | 8      | 11     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0                                    | C+A*(B:0x68)  | 8      | 8      | 11     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0                                    | C+A*(B:0x68)  | 8      | 8      | 11     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:03:54 . Memory (MB): peak = 4720.602 ; gain = 2287.719 ; free physical = 546457 ; free virtual = 776172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:11 ; elapsed = 00:04:18 . Memory (MB): peak = 4732.527 ; gain = 2299.645 ; free physical = 541009 ; free virtual = 770763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:48 ; elapsed = 00:04:57 . Memory (MB): peak = 4874.160 ; gain = 2441.277 ; free physical = 543651 ; free virtual = 773563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:49 ; elapsed = 00:04:58 . Memory (MB): peak = 4874.160 ; gain = 2441.277 ; free physical = 542850 ; free virtual = 772780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:29 ; elapsed = 00:05:38 . Memory (MB): peak = 4874.160 ; gain = 2441.277 ; free physical = 540032 ; free virtual = 769943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:44 ; elapsed = 00:05:53 . Memory (MB): peak = 4874.160 ; gain = 2441.277 ; free physical = 541848 ; free virtual = 771759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:50 ; elapsed = 00:06:00 . Memory (MB): peak = 4874.160 ; gain = 2441.277 ; free physical = 547031 ; free virtual = 776943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:54 ; elapsed = 00:06:03 . Memory (MB): peak = 4874.160 ; gain = 2441.277 ; free physical = 546926 ; free virtual = 776838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0                                    | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0                                    | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0                                    | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0                                    | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB4 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          | 13339|
|3     |DSP48E2         |   328|
|4     |DSP_ALU         |   297|
|5     |DSP_A_B_DATA    |   297|
|6     |DSP_C_DATA      |   297|
|7     |DSP_MULTIPLIER  |   297|
|8     |DSP_M_DATA      |   297|
|9     |DSP_OUTPUT      |   297|
|10    |DSP_PREADD      |   297|
|11    |DSP_PREADD_DATA |   297|
|12    |LUT1            |   282|
|13    |LUT2            | 48290|
|14    |LUT3            | 19278|
|15    |LUT4            | 58278|
|16    |LUT5            | 19961|
|17    |LUT6            | 71750|
|18    |MUXF7           |    13|
|19    |FDRE            | 28308|
|20    |FDSE            |   603|
|21    |IBUF            |   804|
|22    |OBUF            |   228|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                              |Module                                                                                                                                                                 |Cells  |
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                   |                                                                                                                                                                       | 263839|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                           |    200|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                                                                                                 |    908|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3464                                                                                                                                   |    898|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                                                                                               |     73|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3463                                                                                                                                   |     62|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                                                                                               |    925|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3462                                                                                                                                   |    916|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                                                                                               |     71|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3461                                                                                                                                   |     62|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                                                                                               |    941|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3460                                                                                                                                   |    932|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                                                                                               |     75|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3459                                                                                                                                   |     65|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                                                                                               |    811|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3458                                                                                                                                   |    799|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                                                                                               |     50|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3457                                                                                                                                   |     41|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                                                                                               |    890|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3456                                                                                                                                   |    879|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                                                                                               |     78|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3455                                                                                                                                   |     67|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                                                                                               |     65|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3454                                                                                                                                   |     56|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w8_d2_S_10                                                                                                                                              |    848|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3453                                                                                                                                   |    838|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w8_d2_S_11                                                                                                                                              |     77|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3452                                                                                                                                   |     68|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w8_d2_S_12                                                                                                                                              |    836|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3451                                                                                                                                   |    826|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w8_d2_S_13                                                                                                                                              |     38|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3450                                                                                                                                   |     27|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w8_d2_S_14                                                                                                                                              |    878|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3449                                                                                                                                   |    869|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w8_d2_S_15                                                                                                                                              |     80|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3448                                                                                                                                   |     71|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w8_d2_S_16                                                                                                                                              |    834|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3447                                                                                                                                   |    823|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w8_d2_S_17                                                                                                                                              |     81|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3446                                                                                                                                   |     72|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w8_d2_S_18                                                                                                                                              |    808|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3445                                                                                                                                   |    799|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                                                                                              |     82|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3444                                                                                                                                   |     73|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_20                                                                                                                                              |    961|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3443                                                                                                                                   |    950|
|47    |  sparse_arr_feat_conv1_out_30_U                                      |hls_dummy_fifo_w8_d2_S_21                                                                                                                                              |    827|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3442                                                                                                                                   |    816|
|49    |  sparse_arr_feat_conv1_out_31_U                                      |hls_dummy_fifo_w8_d2_S_22                                                                                                                                              |     84|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3441                                                                                                                                   |     75|
|51    |  sparse_arr_feat_conv1_out_32_U                                      |hls_dummy_fifo_w8_d2_S_23                                                                                                                                              |    797|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3440                                                                                                                                   |    788|
|53    |  sparse_arr_feat_conv1_out_33_U                                      |hls_dummy_fifo_w8_d2_S_24                                                                                                                                              |     86|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3439                                                                                                                                   |     75|
|55    |  sparse_arr_feat_conv1_out_34_U                                      |hls_dummy_fifo_w8_d2_S_25                                                                                                                                              |    787|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3438                                                                                                                                   |    775|
|57    |  sparse_arr_feat_conv1_out_35_U                                      |hls_dummy_fifo_w8_d2_S_26                                                                                                                                              |     86|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3437                                                                                                                                   |     76|
|59    |  sparse_arr_feat_conv1_out_36_U                                      |hls_dummy_fifo_w8_d2_S_27                                                                                                                                              |    804|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3436                                                                                                                                   |    795|
|61    |  sparse_arr_feat_conv1_out_37_U                                      |hls_dummy_fifo_w8_d2_S_28                                                                                                                                              |     88|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3435                                                                                                                                   |     78|
|63    |  sparse_arr_feat_conv1_out_38_U                                      |hls_dummy_fifo_w8_d2_S_29                                                                                                                                              |    761|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3434                                                                                                                                   |    751|
|65    |  sparse_arr_feat_conv1_out_39_U                                      |hls_dummy_fifo_w8_d2_S_30                                                                                                                                              |     89|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3433                                                                                                                                   |     79|
|67    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_31                                                                                                                                              |     67|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3432                                                                                                                                   |     57|
|69    |  sparse_arr_feat_conv1_out_40_U                                      |hls_dummy_fifo_w8_d2_S_32                                                                                                                                              |    752|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3431                                                                                                                                   |    741|
|71    |  sparse_arr_feat_conv1_out_41_U                                      |hls_dummy_fifo_w8_d2_S_33                                                                                                                                              |     89|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3430                                                                                                                                   |     80|
|73    |  sparse_arr_feat_conv1_out_42_U                                      |hls_dummy_fifo_w8_d2_S_34                                                                                                                                              |    692|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3429                                                                                                                                   |    682|
|75    |  sparse_arr_feat_conv1_out_43_U                                      |hls_dummy_fifo_w8_d2_S_35                                                                                                                                              |     89|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3428                                                                                                                                   |     80|
|77    |  sparse_arr_feat_conv1_out_44_U                                      |hls_dummy_fifo_w8_d2_S_36                                                                                                                                              |    724|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3427                                                                                                                                   |    714|
|79    |  sparse_arr_feat_conv1_out_45_U                                      |hls_dummy_fifo_w8_d2_S_37                                                                                                                                              |     38|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3426                                                                                                                                   |     27|
|81    |  sparse_arr_feat_conv1_out_46_U                                      |hls_dummy_fifo_w8_d2_S_38                                                                                                                                              |    720|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3425                                                                                                                                   |    711|
|83    |  sparse_arr_feat_conv1_out_47_U                                      |hls_dummy_fifo_w8_d2_S_39                                                                                                                                              |     93|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3424                                                                                                                                   |     84|
|85    |  sparse_arr_feat_conv1_out_48_U                                      |hls_dummy_fifo_w8_d2_S_40                                                                                                                                              |    698|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3423                                                                                                                                   |    687|
|87    |  sparse_arr_feat_conv1_out_49_U                                      |hls_dummy_fifo_w8_d2_S_41                                                                                                                                              |     94|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3422                                                                                                                                   |     85|
|89    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_42                                                                                                                                              |    920|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3421                                                                                                                                   |    910|
|91    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_43                                                                                                                                              |     68|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3420                                                                                                                                   |     59|
|93    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_44                                                                                                                                              |    964|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3419                                                                                                                                   |    955|
|95    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_45                                                                                                                                              |     72|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3418                                                                                                                                   |     60|
|97    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_46                                                                                                                                              |    779|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3417                                                                                                                                   |    770|
|99    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_47                                                                                                                                              |     60|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3416                                                                                                                                   |     51|
|101   |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_48                                                                                                                                              |    945|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3415                                                                                                                                   |    935|
|103   |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w8_d2_S_49                                                                                                                                              |     43|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3414                                                                                                                                   |     33|
|105   |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w8_d2_S_50                                                                                                                                              |     42|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3413                                                                                                                                   |     33|
|107   |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w8_d2_S_51                                                                                                                                              |     42|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3412                                                                                                                                   |     33|
|109   |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w8_d2_S_52                                                                                                                                              |     42|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3411                                                                                                                                   |     33|
|111   |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w8_d2_S_53                                                                                                                                              |     43|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3410                                                                                                                                   |     33|
|113   |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w8_d2_S_54                                                                                                                                              |     43|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3409                                                                                                                                   |     33|
|115   |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w8_d2_S_55                                                                                                                                              |     44|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3408                                                                                                                                   |     33|
|117   |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w8_d2_S_56                                                                                                                                              |     42|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3407                                                                                                                                   |     33|
|119   |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w8_d2_S_57                                                                                                                                              |     44|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3406                                                                                                                                   |     33|
|121   |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w8_d2_S_58                                                                                                                                              |     42|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3405                                                                                                                                   |     33|
|123   |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w8_d2_S_59                                                                                                                                              |     43|
|124   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3404                                                                                                                                   |     33|
|125   |  sparse_arr_feat_conv2_out_20_U                                      |hls_dummy_fifo_w8_d2_S_60                                                                                                                                              |     42|
|126   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3403                                                                                                                                   |     33|
|127   |  sparse_arr_feat_conv2_out_21_U                                      |hls_dummy_fifo_w8_d2_S_61                                                                                                                                              |     44|
|128   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3402                                                                                                                                   |     33|
|129   |  sparse_arr_feat_conv2_out_22_U                                      |hls_dummy_fifo_w8_d2_S_62                                                                                                                                              |     43|
|130   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3401                                                                                                                                   |     33|
|131   |  sparse_arr_feat_conv2_out_23_U                                      |hls_dummy_fifo_w8_d2_S_63                                                                                                                                              |     42|
|132   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3400                                                                                                                                   |     33|
|133   |  sparse_arr_feat_conv2_out_24_U                                      |hls_dummy_fifo_w8_d2_S_64                                                                                                                                              |     42|
|134   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3399                                                                                                                                   |     33|
|135   |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w8_d2_S_65                                                                                                                                              |     42|
|136   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3398                                                                                                                                   |     33|
|137   |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w8_d2_S_66                                                                                                                                              |     44|
|138   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3397                                                                                                                                   |     33|
|139   |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w8_d2_S_67                                                                                                                                              |     43|
|140   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3396                                                                                                                                   |     33|
|141   |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w8_d2_S_68                                                                                                                                              |     43|
|142   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3395                                                                                                                                   |     33|
|143   |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w8_d2_S_69                                                                                                                                              |     42|
|144   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3394                                                                                                                                   |     33|
|145   |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w8_d2_S_70                                                                                                                                              |     44|
|146   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3393                                                                                                                                   |     33|
|147   |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w8_d2_S_71                                                                                                                                              |     43|
|148   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3392                                                                                                                                   |     33|
|149   |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w8_d2_S_72                                                                                                                                              |     42|
|150   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3391                                                                                                                                   |     33|
|151   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w8_d2_S_73                                                                                                                                              |     46|
|152   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3390                                                                                                                                   |     33|
|153   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_74                                                                                                                                              |   1571|
|154   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3389                                                                                                                                   |   1560|
|155   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_75                                                                                                                                              |   1565|
|156   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3388                                                                                                                                   |   1556|
|157   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_76                                                                                                                                              |   1535|
|158   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3387                                                                                                                                   |   1526|
|159   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_77                                                                                                                                              |   1497|
|160   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3386                                                                                                                                   |   1485|
|161   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_78                                                                                                                                              |   1472|
|162   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3385                                                                                                                                   |   1463|
|163   |  sparse_arr_feat_reduce_out_15_U                                     |hls_dummy_fifo_w8_d2_S_79                                                                                                                                              |   1465|
|164   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3384                                                                                                                                   |   1456|
|165   |  sparse_arr_feat_reduce_out_16_U                                     |hls_dummy_fifo_w8_d2_S_80                                                                                                                                              |   1418|
|166   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3383                                                                                                                                   |   1409|
|167   |  sparse_arr_feat_reduce_out_17_U                                     |hls_dummy_fifo_w8_d2_S_81                                                                                                                                              |   1427|
|168   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3382                                                                                                                                   |   1417|
|169   |  sparse_arr_feat_reduce_out_18_U                                     |hls_dummy_fifo_w8_d2_S_82                                                                                                                                              |   1379|
|170   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3381                                                                                                                                   |   1369|
|171   |  sparse_arr_feat_reduce_out_19_U                                     |hls_dummy_fifo_w8_d2_S_83                                                                                                                                              |   1356|
|172   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3380                                                                                                                                   |   1347|
|173   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_84                                                                                                                                              |   1747|
|174   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3379                                                                                                                                   |   1738|
|175   |  sparse_arr_feat_reduce_out_20_U                                     |hls_dummy_fifo_w8_d2_S_85                                                                                                                                              |   1326|
|176   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3378                                                                                                                                   |   1317|
|177   |  sparse_arr_feat_reduce_out_21_U                                     |hls_dummy_fifo_w8_d2_S_86                                                                                                                                              |   1278|
|178   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3377                                                                                                                                   |   1268|
|179   |  sparse_arr_feat_reduce_out_22_U                                     |hls_dummy_fifo_w8_d2_S_87                                                                                                                                              |   1256|
|180   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3376                                                                                                                                   |   1247|
|181   |  sparse_arr_feat_reduce_out_23_U                                     |hls_dummy_fifo_w8_d2_S_88                                                                                                                                              |   1236|
|182   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3375                                                                                                                                   |   1227|
|183   |  sparse_arr_feat_reduce_out_24_U                                     |hls_dummy_fifo_w8_d2_S_89                                                                                                                                              |    629|
|184   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3374                                                                                                                                   |    618|
|185   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_90                                                                                                                                              |   1734|
|186   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3373                                                                                                                                   |   1722|
|187   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_91                                                                                                                                              |   1728|
|188   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3372                                                                                                                                   |   1719|
|189   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_92                                                                                                                                              |   1699|
|190   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3371                                                                                                                                   |   1690|
|191   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_93                                                                                                                                              |   1722|
|192   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3370                                                                                                                                   |   1712|
|193   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_94                                                                                                                                              |   1691|
|194   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3369                                                                                                                                   |   1681|
|195   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_95                                                                                                                                              |   1660|
|196   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3368                                                                                                                                   |   1651|
|197   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_96                                                                                                                                              |   1627|
|198   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3367                                                                                                                                   |   1618|
|199   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_97                                                                                                                                              |   1575|
|200   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_3366                                                                                                                                   |   1565|
|201   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_98                                                                                                                                              |   1781|
|202   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                                                                                                        |   1772|
|203   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                 |     43|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3365                                                                                                                                   |     34|
|205   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_99                                                                                                                                              |     27|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3364                                                                                                                                   |     18|
|207   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_100                                                                                                                                             |     35|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3363                                                                                                                                   |     26|
|209   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_101                                                                                                                                             |     27|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3362                                                                                                                                   |     18|
|211   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_102                                                                                                                                             |     38|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3361                                                                                                                                   |     28|
|213   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_103                                                                                                                                             |     28|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3360                                                                                                                                   |     18|
|215   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_104                                                                                                                                             |     36|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3359                                                                                                                                   |     27|
|217   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_105                                                                                                                                             |     31|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3358                                                                                                                                   |     19|
|219   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_106                                                                                                                                             |     38|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3357                                                                                                                                   |     29|
|221   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_107                                                                                                                                             |     27|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3356                                                                                                                                   |     18|
|223   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_108                                                                                                                                             |     29|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3355                                                                                                                                   |     20|
|225   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_109                                                                                                                                             |     28|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3354                                                                                                                                   |     19|
|227   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_110                                                                                                                                             |     46|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3353                                                                                                                                   |     37|
|229   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_111                                                                                                                                             |     29|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3352                                                                                                                                   |     18|
|231   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_112                                                                                                                                             |     33|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3351                                                                                                                                   |     24|
|233   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_113                                                                                                                                             |     28|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3350                                                                                                                                   |     19|
|235   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_114                                                                                                                                             |     68|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3349                                                                                                                                   |     59|
|237   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_115                                                                                                                                             |     27|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3348                                                                                                                                   |     18|
|239   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_116                                                                                                                                             |     75|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3347                                                                                                                                   |     66|
|241   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_117                                                                                                                                             |     28|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3346                                                                                                                                   |     18|
|243   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_118                                                                                                                                             |     33|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3345                                                                                                                                   |     24|
|245   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_119                                                                                                                                             |     28|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3344                                                                                                                                   |     19|
|247   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_120                                                                                                                                             |     81|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3343                                                                                                                                   |     70|
|249   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_121                                                                                                                                             |     27|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3342                                                                                                                                   |     18|
|251   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_122                                                                                                                                             |     81|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3341                                                                                                                                   |     72|
|253   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_123                                                                                                                                             |     28|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3340                                                                                                                                   |     19|
|255   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_124                                                                                                                                             |     42|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3339                                                                                                                                   |     33|
|257   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_125                                                                                                                                             |     29|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3338                                                                                                                                   |     18|
|259   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_126                                                                                                                                             |     30|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3337                                                                                                                                   |     21|
|261   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_127                                                                                                                                             |     27|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3336                                                                                                                                   |     18|
|263   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_128                                                                                                                                             |     43|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3335                                                                                                                                   |     34|
|265   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_129                                                                                                                                             |     25|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3334                                                                                                                                   |     16|
|267   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_130                                                                                                                                             |     35|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3333                                                                                                                                   |     25|
|269   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_131                                                                                                                                             |     28|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3332                                                                                                                                   |     18|
|271   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_132                                                                                                                                             |     42|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3331                                                                                                                                   |     33|
|273   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_133                                                                                                                                             |     27|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3330                                                                                                                                   |     18|
|275   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_134                                                                                                                                             |     29|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3329                                                                                                                                   |     20|
|277   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_135                                                                                                                                             |     28|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3328                                                                                                                                   |     18|
|279   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_136                                                                                                                                             |     40|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3327                                                                                                                                   |     30|
|281   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_137                                                                                                                                             |     27|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3326                                                                                                                                   |     18|
|283   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_138                                                                                                                                             |     32|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3325                                                                                                                                   |     23|
|285   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_139                                                                                                                                             |     27|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3324                                                                                                                                   |     18|
|287   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_140                                                                                                                                             |     44|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3323                                                                                                                                   |     35|
|289   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_141                                                                                                                                             |     28|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3322                                                                                                                                   |     19|
|291   |  sparse_arr_hash_reduce_out_30_c42_channel_U                         |hls_dummy_fifo_w4_d2_S_142                                                                                                                                             |     47|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3321                                                                                                                                   |     38|
|293   |  sparse_arr_hash_reduce_out_30_c_U                                   |hls_dummy_fifo_w4_d2_S_143                                                                                                                                             |     32|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3320                                                                                                                                   |     21|
|295   |  sparse_arr_hash_reduce_out_31_c43_channel_U                         |hls_dummy_fifo_w4_d2_S_144                                                                                                                                             |     33|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3319                                                                                                                                   |     24|
|297   |  sparse_arr_hash_reduce_out_31_c_U                                   |hls_dummy_fifo_w4_d2_S_145                                                                                                                                             |     28|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3318                                                                                                                                   |     19|
|299   |  sparse_arr_hash_reduce_out_32_c44_channel_U                         |hls_dummy_fifo_w4_d2_S_146                                                                                                                                             |     41|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3317                                                                                                                                   |     32|
|301   |  sparse_arr_hash_reduce_out_32_c_U                                   |hls_dummy_fifo_w4_d2_S_147                                                                                                                                             |     27|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3316                                                                                                                                   |     18|
|303   |  sparse_arr_hash_reduce_out_33_c45_channel_U                         |hls_dummy_fifo_w4_d2_S_148                                                                                                                                             |     27|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3315                                                                                                                                   |     18|
|305   |  sparse_arr_hash_reduce_out_33_c_U                                   |hls_dummy_fifo_w4_d2_S_149                                                                                                                                             |     29|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3314                                                                                                                                   |     18|
|307   |  sparse_arr_hash_reduce_out_34_c46_channel_U                         |hls_dummy_fifo_w4_d2_S_150                                                                                                                                             |     42|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3313                                                                                                                                   |     33|
|309   |  sparse_arr_hash_reduce_out_34_c_U                                   |hls_dummy_fifo_w4_d2_S_151                                                                                                                                             |     25|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3312                                                                                                                                   |     16|
|311   |  sparse_arr_hash_reduce_out_35_c47_channel_U                         |hls_dummy_fifo_w4_d2_S_152                                                                                                                                             |     34|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3311                                                                                                                                   |     25|
|313   |  sparse_arr_hash_reduce_out_35_c_U                                   |hls_dummy_fifo_w4_d2_S_153                                                                                                                                             |     26|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3310                                                                                                                                   |     17|
|315   |  sparse_arr_hash_reduce_out_36_c48_channel_U                         |hls_dummy_fifo_w4_d2_S_154                                                                                                                                             |     45|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3309                                                                                                                                   |     34|
|317   |  sparse_arr_hash_reduce_out_36_c_U                                   |hls_dummy_fifo_w4_d2_S_155                                                                                                                                             |     27|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3308                                                                                                                                   |     18|
|319   |  sparse_arr_hash_reduce_out_37_c49_channel_U                         |hls_dummy_fifo_w4_d2_S_156                                                                                                                                             |     29|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3307                                                                                                                                   |     20|
|321   |  sparse_arr_hash_reduce_out_37_c_U                                   |hls_dummy_fifo_w4_d2_S_157                                                                                                                                             |     29|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3306                                                                                                                                   |     19|
|323   |  sparse_arr_hash_reduce_out_38_c50_channel_U                         |hls_dummy_fifo_w4_d2_S_158                                                                                                                                             |     39|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3305                                                                                                                                   |     30|
|325   |  sparse_arr_hash_reduce_out_38_c_U                                   |hls_dummy_fifo_w4_d2_S_159                                                                                                                                             |     28|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3304                                                                                                                                   |     18|
|327   |  sparse_arr_hash_reduce_out_39_c51_channel_U                         |hls_dummy_fifo_w4_d2_S_160                                                                                                                                             |     33|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3303                                                                                                                                   |     24|
|329   |  sparse_arr_hash_reduce_out_39_c_U                                   |hls_dummy_fifo_w4_d2_S_161                                                                                                                                             |     28|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3302                                                                                                                                   |     19|
|331   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_162                                                                                                                                             |     32|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3301                                                                                                                                   |     23|
|333   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_163                                                                                                                                             |     27|
|334   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3300                                                                                                                                   |     18|
|335   |  sparse_arr_hash_reduce_out_40_c52_channel_U                         |hls_dummy_fifo_w4_d2_S_164                                                                                                                                             |     42|
|336   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3299                                                                                                                                   |     33|
|337   |  sparse_arr_hash_reduce_out_40_c_U                                   |hls_dummy_fifo_w4_d2_S_165                                                                                                                                             |     28|
|338   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3298                                                                                                                                   |     18|
|339   |  sparse_arr_hash_reduce_out_41_c53_channel_U                         |hls_dummy_fifo_w4_d2_S_166                                                                                                                                             |     35|
|340   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3297                                                                                                                                   |     25|
|341   |  sparse_arr_hash_reduce_out_41_c_U                                   |hls_dummy_fifo_w4_d2_S_167                                                                                                                                             |     29|
|342   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3296                                                                                                                                   |     19|
|343   |  sparse_arr_hash_reduce_out_42_c54_channel_U                         |hls_dummy_fifo_w4_d2_S_168                                                                                                                                             |     42|
|344   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3295                                                                                                                                   |     33|
|345   |  sparse_arr_hash_reduce_out_42_c_U                                   |hls_dummy_fifo_w4_d2_S_169                                                                                                                                             |     27|
|346   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3294                                                                                                                                   |     17|
|347   |  sparse_arr_hash_reduce_out_43_c55_channel_U                         |hls_dummy_fifo_w4_d2_S_170                                                                                                                                             |     38|
|348   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3293                                                                                                                                   |     29|
|349   |  sparse_arr_hash_reduce_out_43_c_U                                   |hls_dummy_fifo_w4_d2_S_171                                                                                                                                             |     27|
|350   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3292                                                                                                                                   |     18|
|351   |  sparse_arr_hash_reduce_out_44_c56_channel_U                         |hls_dummy_fifo_w4_d2_S_172                                                                                                                                             |     41|
|352   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3291                                                                                                                                   |     31|
|353   |  sparse_arr_hash_reduce_out_44_c_U                                   |hls_dummy_fifo_w4_d2_S_173                                                                                                                                             |     27|
|354   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3290                                                                                                                                   |     18|
|355   |  sparse_arr_hash_reduce_out_45_c57_channel_U                         |hls_dummy_fifo_w4_d2_S_174                                                                                                                                             |     35|
|356   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3289                                                                                                                                   |     26|
|357   |  sparse_arr_hash_reduce_out_45_c_U                                   |hls_dummy_fifo_w4_d2_S_175                                                                                                                                             |     28|
|358   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3288                                                                                                                                   |     18|
|359   |  sparse_arr_hash_reduce_out_46_c58_channel_U                         |hls_dummy_fifo_w4_d2_S_176                                                                                                                                             |     39|
|360   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3287                                                                                                                                   |     30|
|361   |  sparse_arr_hash_reduce_out_46_c_U                                   |hls_dummy_fifo_w4_d2_S_177                                                                                                                                             |     28|
|362   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3286                                                                                                                                   |     18|
|363   |  sparse_arr_hash_reduce_out_47_c59_channel_U                         |hls_dummy_fifo_w4_d2_S_178                                                                                                                                             |     33|
|364   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3285                                                                                                                                   |     24|
|365   |  sparse_arr_hash_reduce_out_47_c_U                                   |hls_dummy_fifo_w4_d2_S_179                                                                                                                                             |     27|
|366   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3284                                                                                                                                   |     18|
|367   |  sparse_arr_hash_reduce_out_48_c60_channel_U                         |hls_dummy_fifo_w4_d2_S_180                                                                                                                                             |    103|
|368   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3283                                                                                                                                   |     94|
|369   |  sparse_arr_hash_reduce_out_48_c_U                                   |hls_dummy_fifo_w4_d2_S_181                                                                                                                                             |     26|
|370   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3282                                                                                                                                   |     17|
|371   |  sparse_arr_hash_reduce_out_49_c61_channel_U                         |hls_dummy_fifo_w4_d2_S_182                                                                                                                                             |    120|
|372   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3281                                                                                                                                   |    111|
|373   |  sparse_arr_hash_reduce_out_49_c_U                                   |hls_dummy_fifo_w4_d2_S_183                                                                                                                                             |     29|
|374   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3280                                                                                                                                   |     19|
|375   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_184                                                                                                                                             |     42|
|376   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3279                                                                                                                                   |     31|
|377   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_185                                                                                                                                             |     27|
|378   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3278                                                                                                                                   |     18|
|379   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_186                                                                                                                                             |     29|
|380   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3277                                                                                                                                   |     20|
|381   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_187                                                                                                                                             |     29|
|382   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3276                                                                                                                                   |     20|
|383   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_188                                                                                                                                             |     41|
|384   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3275                                                                                                                                   |     32|
|385   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_189                                                                                                                                             |     28|
|386   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3274                                                                                                                                   |     18|
|387   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_190                                                                                                                                             |     34|
|388   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3273                                                                                                                                   |     25|
|389   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_191                                                                                                                                             |     28|
|390   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3272                                                                                                                                   |     19|
|391   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_192                                                                                                                                             |     41|
|392   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3271                                                                                                                                   |     32|
|393   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_193                                                                                                                                             |     29|
|394   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3270                                                                                                                                   |     18|
|395   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_194                                                                                                                                             |     29|
|396   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3269                                                                                                                                   |     19|
|397   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_195                                                                                                                                             |     29|
|398   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3268                                                                                                                                   |     19|
|399   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_196                                                                                                                                             |     46|
|400   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_3267                                                                                                                                   |     37|
|401   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_197                                                                                                                                             |     26|
|402   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                        |     17|
|403   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s                                                                                           | 117254|
|404   |    mul_8s_7s_14_1_1_U1037                                            |hls_dummy_mul_8s_7s_14_1_1                                                                                                                                             |     12|
|405   |    mul_8s_7s_14_1_1_U106                                             |hls_dummy_mul_8s_7s_14_1_1_2043                                                                                                                                        |     12|
|406   |    mul_8s_7s_14_1_1_U1086                                            |hls_dummy_mul_8s_7s_14_1_1_2044                                                                                                                                        |     12|
|407   |    mul_8s_7s_14_1_1_U1135                                            |hls_dummy_mul_8s_7s_14_1_1_2045                                                                                                                                        |     12|
|408   |    mul_8s_7s_14_1_1_U1184                                            |hls_dummy_mul_8s_7s_14_1_1_2046                                                                                                                                        |     12|
|409   |    mul_8s_7s_14_1_1_U1234                                            |hls_dummy_mul_8s_7s_14_1_1_2047                                                                                                                                        |     29|
|410   |    mul_8s_7s_14_1_1_U155                                             |hls_dummy_mul_8s_7s_14_1_1_2048                                                                                                                                        |     12|
|411   |    mul_8s_7s_14_1_1_U204                                             |hls_dummy_mul_8s_7s_14_1_1_2049                                                                                                                                        |     12|
|412   |    mul_8s_7s_14_1_1_U253                                             |hls_dummy_mul_8s_7s_14_1_1_2050                                                                                                                                        |     12|
|413   |    mul_8s_7s_14_1_1_U302                                             |hls_dummy_mul_8s_7s_14_1_1_2051                                                                                                                                        |     12|
|414   |    mul_8s_7s_14_1_1_U351                                             |hls_dummy_mul_8s_7s_14_1_1_2052                                                                                                                                        |     12|
|415   |    mul_8s_7s_14_1_1_U400                                             |hls_dummy_mul_8s_7s_14_1_1_2053                                                                                                                                        |     12|
|416   |    mul_8s_7s_14_1_1_U449                                             |hls_dummy_mul_8s_7s_14_1_1_2054                                                                                                                                        |     12|
|417   |    mul_8s_7s_14_1_1_U498                                             |hls_dummy_mul_8s_7s_14_1_1_2055                                                                                                                                        |     12|
|418   |    mul_8s_7s_14_1_1_U547                                             |hls_dummy_mul_8s_7s_14_1_1_2056                                                                                                                                        |     12|
|419   |    mul_8s_7s_14_1_1_U57                                              |hls_dummy_mul_8s_7s_14_1_1_2057                                                                                                                                        |     12|
|420   |    mul_8s_7s_14_1_1_U596                                             |hls_dummy_mul_8s_7s_14_1_1_2058                                                                                                                                        |     12|
|421   |    mul_8s_7s_14_1_1_U645                                             |hls_dummy_mul_8s_7s_14_1_1_2059                                                                                                                                        |     12|
|422   |    mul_8s_7s_14_1_1_U694                                             |hls_dummy_mul_8s_7s_14_1_1_2060                                                                                                                                        |      2|
|423   |    mul_8s_7s_14_1_1_U743                                             |hls_dummy_mul_8s_7s_14_1_1_2061                                                                                                                                        |     12|
|424   |    mul_8s_7s_14_1_1_U792                                             |hls_dummy_mul_8s_7s_14_1_1_2062                                                                                                                                        |     12|
|425   |    mul_8s_7s_14_1_1_U841                                             |hls_dummy_mul_8s_7s_14_1_1_2063                                                                                                                                        |     12|
|426   |    mul_8s_7s_14_1_1_U890                                             |hls_dummy_mul_8s_7s_14_1_1_2064                                                                                                                                        |      2|
|427   |    mul_8s_7s_14_1_1_U939                                             |hls_dummy_mul_8s_7s_14_1_1_2065                                                                                                                                        |     12|
|428   |    mul_8s_7s_14_1_1_U988                                             |hls_dummy_mul_8s_7s_14_1_1_2066                                                                                                                                        |      2|
|429   |    mul_8s_8s_14_1_1_U10                                              |hls_dummy_mul_8s_8s_14_1_1_2067                                                                                                                                        |     28|
|430   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1_2068                                                                                                                                        |     25|
|431   |    mul_8s_8s_14_1_1_U1000                                            |hls_dummy_mul_8s_8s_14_1_1_2069                                                                                                                                        |     35|
|432   |    mul_8s_8s_14_1_1_U1001                                            |hls_dummy_mul_8s_8s_14_1_1_2070                                                                                                                                        |     21|
|433   |    mul_8s_8s_14_1_1_U1002                                            |hls_dummy_mul_8s_8s_14_1_1_2071                                                                                                                                        |     17|
|434   |    mul_8s_8s_14_1_1_U1003                                            |hls_dummy_mul_8s_8s_14_1_1_2072                                                                                                                                        |     28|
|435   |    mul_8s_8s_14_1_1_U1004                                            |hls_dummy_mul_8s_8s_14_1_1_2073                                                                                                                                        |     31|
|436   |    mul_8s_8s_14_1_1_U1005                                            |hls_dummy_mul_8s_8s_14_1_1_2074                                                                                                                                        |     17|
|437   |    mul_8s_8s_14_1_1_U1006                                            |hls_dummy_mul_8s_8s_14_1_1_2075                                                                                                                                        |     35|
|438   |    mul_8s_8s_14_1_1_U1007                                            |hls_dummy_mul_8s_8s_14_1_1_2076                                                                                                                                        |     21|
|439   |    mul_8s_8s_14_1_1_U1008                                            |hls_dummy_mul_8s_8s_14_1_1_2077                                                                                                                                        |     17|
|440   |    mul_8s_8s_14_1_1_U1009                                            |hls_dummy_mul_8s_8s_14_1_1_2078                                                                                                                                        |     28|
|441   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_2079                                                                                                                                        |     17|
|442   |    mul_8s_8s_14_1_1_U1010                                            |hls_dummy_mul_8s_8s_14_1_1_2080                                                                                                                                        |     18|
|443   |    mul_8s_8s_14_1_1_U1011                                            |hls_dummy_mul_8s_8s_14_1_1_2081                                                                                                                                        |     17|
|444   |    mul_8s_8s_14_1_1_U1012                                            |hls_dummy_mul_8s_8s_14_1_1_2082                                                                                                                                        |     27|
|445   |    mul_8s_8s_14_1_1_U1013                                            |hls_dummy_mul_8s_8s_14_1_1_2083                                                                                                                                        |     18|
|446   |    mul_8s_8s_14_1_1_U1014                                            |hls_dummy_mul_8s_8s_14_1_1_2084                                                                                                                                        |     16|
|447   |    mul_8s_8s_14_1_1_U1015                                            |hls_dummy_mul_8s_8s_14_1_1_2085                                                                                                                                        |     20|
|448   |    mul_8s_8s_14_1_1_U1016                                            |hls_dummy_mul_8s_8s_14_1_1_2086                                                                                                                                        |     16|
|449   |    mul_8s_8s_14_1_1_U1017                                            |hls_dummy_mul_8s_8s_14_1_1_2087                                                                                                                                        |     21|
|450   |    mul_8s_8s_14_1_1_U1018                                            |hls_dummy_mul_8s_8s_14_1_1_2088                                                                                                                                        |     17|
|451   |    mul_8s_8s_14_1_1_U1019                                            |hls_dummy_mul_8s_8s_14_1_1_2089                                                                                                                                        |     17|
|452   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_2090                                                                                                                                        |     16|
|453   |    mul_8s_8s_14_1_1_U1020                                            |hls_dummy_mul_8s_8s_14_1_1_2091                                                                                                                                        |     35|
|454   |    mul_8s_8s_14_1_1_U1021                                            |hls_dummy_mul_8s_8s_14_1_1_2092                                                                                                                                        |     18|
|455   |    mul_8s_8s_14_1_1_U1022                                            |hls_dummy_mul_8s_8s_14_1_1_2093                                                                                                                                        |     17|
|456   |    mul_8s_8s_14_1_1_U1023                                            |hls_dummy_mul_8s_8s_14_1_1_2094                                                                                                                                        |     28|
|457   |    mul_8s_8s_14_1_1_U1024                                            |hls_dummy_mul_8s_8s_14_1_1_2095                                                                                                                                        |     21|
|458   |    mul_8s_8s_14_1_1_U1025                                            |hls_dummy_mul_8s_8s_14_1_1_2096                                                                                                                                        |     27|
|459   |    mul_8s_8s_14_1_1_U1026                                            |hls_dummy_mul_8s_8s_14_1_1_2097                                                                                                                                        |     57|
|460   |    mul_8s_8s_14_1_1_U1027                                            |hls_dummy_mul_8s_8s_14_1_1_2098                                                                                                                                        |     23|
|461   |    mul_8s_8s_14_1_1_U1028                                            |hls_dummy_mul_8s_8s_14_1_1_2099                                                                                                                                        |     17|
|462   |    mul_8s_8s_14_1_1_U1029                                            |hls_dummy_mul_8s_8s_14_1_1_2100                                                                                                                                        |     28|
|463   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_2101                                                                                                                                        |     22|
|464   |    mul_8s_8s_14_1_1_U1030                                            |hls_dummy_mul_8s_8s_14_1_1_2102                                                                                                                                        |     21|
|465   |    mul_8s_8s_14_1_1_U1031                                            |hls_dummy_mul_8s_8s_14_1_1_2103                                                                                                                                        |     17|
|466   |    mul_8s_8s_14_1_1_U1032                                            |hls_dummy_mul_8s_8s_14_1_1_2104                                                                                                                                        |     35|
|467   |    mul_8s_8s_14_1_1_U1033                                            |hls_dummy_mul_8s_8s_14_1_1_2105                                                                                                                                        |     18|
|468   |    mul_8s_8s_14_1_1_U1034                                            |hls_dummy_mul_8s_8s_14_1_1_2106                                                                                                                                        |     17|
|469   |    mul_8s_8s_14_1_1_U1035                                            |hls_dummy_mul_8s_8s_14_1_1_2107                                                                                                                                        |     35|
|470   |    mul_8s_8s_14_1_1_U1036                                            |hls_dummy_mul_8s_8s_14_1_1_2108                                                                                                                                        |     18|
|471   |    mul_8s_8s_14_1_1_U1038                                            |hls_dummy_mul_8s_8s_14_1_1_2109                                                                                                                                        |     25|
|472   |    mul_8s_8s_14_1_1_U1039                                            |hls_dummy_mul_8s_8s_14_1_1_2110                                                                                                                                        |     16|
|473   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_2111                                                                                                                                        |     16|
|474   |    mul_8s_8s_14_1_1_U1040                                            |hls_dummy_mul_8s_8s_14_1_1_2112                                                                                                                                        |     20|
|475   |    mul_8s_8s_14_1_1_U1041                                            |hls_dummy_mul_8s_8s_14_1_1_2113                                                                                                                                        |     92|
|476   |    mul_8s_8s_14_1_1_U1042                                            |hls_dummy_mul_8s_8s_14_1_1_2114                                                                                                                                        |     35|
|477   |    mul_8s_8s_14_1_1_U1043                                            |hls_dummy_mul_8s_8s_14_1_1_2115                                                                                                                                        |     18|
|478   |    mul_8s_8s_14_1_1_U1044                                            |hls_dummy_mul_8s_8s_14_1_1_2116                                                                                                                                        |     17|
|479   |    mul_8s_8s_14_1_1_U1045                                            |hls_dummy_mul_8s_8s_14_1_1_2117                                                                                                                                        |     35|
|480   |    mul_8s_8s_14_1_1_U1046                                            |hls_dummy_mul_8s_8s_14_1_1_2118                                                                                                                                        |     18|
|481   |    mul_8s_8s_14_1_1_U1047                                            |hls_dummy_mul_8s_8s_14_1_1_2119                                                                                                                                        |     17|
|482   |    mul_8s_8s_14_1_1_U1048                                            |hls_dummy_mul_8s_8s_14_1_1_2120                                                                                                                                        |     35|
|483   |    mul_8s_8s_14_1_1_U1049                                            |hls_dummy_mul_8s_8s_14_1_1_2121                                                                                                                                        |     23|
|484   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_2122                                                                                                                                        |     21|
|485   |    mul_8s_8s_14_1_1_U1050                                            |hls_dummy_mul_8s_8s_14_1_1_2123                                                                                                                                        |     17|
|486   |    mul_8s_8s_14_1_1_U1051                                            |hls_dummy_mul_8s_8s_14_1_1_2124                                                                                                                                        |     28|
|487   |    mul_8s_8s_14_1_1_U1052                                            |hls_dummy_mul_8s_8s_14_1_1_2125                                                                                                                                        |     31|
|488   |    mul_8s_8s_14_1_1_U1053                                            |hls_dummy_mul_8s_8s_14_1_1_2126                                                                                                                                        |     17|
|489   |    mul_8s_8s_14_1_1_U1054                                            |hls_dummy_mul_8s_8s_14_1_1_2127                                                                                                                                        |     35|
|490   |    mul_8s_8s_14_1_1_U1055                                            |hls_dummy_mul_8s_8s_14_1_1_2128                                                                                                                                        |     23|
|491   |    mul_8s_8s_14_1_1_U1056                                            |hls_dummy_mul_8s_8s_14_1_1_2129                                                                                                                                        |     17|
|492   |    mul_8s_8s_14_1_1_U1057                                            |hls_dummy_mul_8s_8s_14_1_1_2130                                                                                                                                        |     28|
|493   |    mul_8s_8s_14_1_1_U1058                                            |hls_dummy_mul_8s_8s_14_1_1_2131                                                                                                                                        |     18|
|494   |    mul_8s_8s_14_1_1_U1059                                            |hls_dummy_mul_8s_8s_14_1_1_2132                                                                                                                                        |     17|
|495   |    mul_8s_8s_14_1_1_U1060                                            |hls_dummy_mul_8s_8s_14_1_1_2133                                                                                                                                        |     27|
|496   |    mul_8s_8s_14_1_1_U1061                                            |hls_dummy_mul_8s_8s_14_1_1_2134                                                                                                                                        |     18|
|497   |    mul_8s_8s_14_1_1_U1062                                            |hls_dummy_mul_8s_8s_14_1_1_2135                                                                                                                                        |     17|
|498   |    mul_8s_8s_14_1_1_U1063                                            |hls_dummy_mul_8s_8s_14_1_1_2136                                                                                                                                        |     22|
|499   |    mul_8s_8s_14_1_1_U1064                                            |hls_dummy_mul_8s_8s_14_1_1_2137                                                                                                                                        |     16|
|500   |    mul_8s_8s_14_1_1_U1065                                            |hls_dummy_mul_8s_8s_14_1_1_2138                                                                                                                                        |     21|
|501   |    mul_8s_8s_14_1_1_U1066                                            |hls_dummy_mul_8s_8s_14_1_1_2139                                                                                                                                        |     17|
|502   |    mul_8s_8s_14_1_1_U1067                                            |hls_dummy_mul_8s_8s_14_1_1_2140                                                                                                                                        |     17|
|503   |    mul_8s_8s_14_1_1_U1068                                            |hls_dummy_mul_8s_8s_14_1_1_2141                                                                                                                                        |     35|
|504   |    mul_8s_8s_14_1_1_U1069                                            |hls_dummy_mul_8s_8s_14_1_1_2142                                                                                                                                        |     18|
|505   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_2143                                                                                                                                        |     16|
|506   |    mul_8s_8s_14_1_1_U1070                                            |hls_dummy_mul_8s_8s_14_1_1_2144                                                                                                                                        |     17|
|507   |    mul_8s_8s_14_1_1_U1071                                            |hls_dummy_mul_8s_8s_14_1_1_2145                                                                                                                                        |     28|
|508   |    mul_8s_8s_14_1_1_U1072                                            |hls_dummy_mul_8s_8s_14_1_1_2146                                                                                                                                        |     23|
|509   |    mul_8s_8s_14_1_1_U1073                                            |hls_dummy_mul_8s_8s_14_1_1_2147                                                                                                                                        |     27|
|510   |    mul_8s_8s_14_1_1_U1074                                            |hls_dummy_mul_8s_8s_14_1_1_2148                                                                                                                                        |     57|
|511   |    mul_8s_8s_14_1_1_U1075                                            |hls_dummy_mul_8s_8s_14_1_1_2149                                                                                                                                        |     23|
|512   |    mul_8s_8s_14_1_1_U1076                                            |hls_dummy_mul_8s_8s_14_1_1_2150                                                                                                                                        |     17|
|513   |    mul_8s_8s_14_1_1_U1077                                            |hls_dummy_mul_8s_8s_14_1_1_2151                                                                                                                                        |     28|
|514   |    mul_8s_8s_14_1_1_U1078                                            |hls_dummy_mul_8s_8s_14_1_1_2152                                                                                                                                        |     23|
|515   |    mul_8s_8s_14_1_1_U1079                                            |hls_dummy_mul_8s_8s_14_1_1_2153                                                                                                                                        |     17|
|516   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_2154                                                                                                                                        |     21|
|517   |    mul_8s_8s_14_1_1_U1080                                            |hls_dummy_mul_8s_8s_14_1_1_2155                                                                                                                                        |     35|
|518   |    mul_8s_8s_14_1_1_U1081                                            |hls_dummy_mul_8s_8s_14_1_1_2156                                                                                                                                        |     18|
|519   |    mul_8s_8s_14_1_1_U1082                                            |hls_dummy_mul_8s_8s_14_1_1_2157                                                                                                                                        |     17|
|520   |    mul_8s_8s_14_1_1_U1083                                            |hls_dummy_mul_8s_8s_14_1_1_2158                                                                                                                                        |     35|
|521   |    mul_8s_8s_14_1_1_U1084                                            |hls_dummy_mul_8s_8s_14_1_1_2159                                                                                                                                        |     18|
|522   |    mul_8s_8s_14_1_1_U1085                                            |hls_dummy_mul_8s_8s_14_1_1_2160                                                                                                                                        |     27|
|523   |    mul_8s_8s_14_1_1_U1087                                            |hls_dummy_mul_8s_8s_14_1_1_2161                                                                                                                                        |     16|
|524   |    mul_8s_8s_14_1_1_U1088                                            |hls_dummy_mul_8s_8s_14_1_1_2162                                                                                                                                        |     22|
|525   |    mul_8s_8s_14_1_1_U1089                                            |hls_dummy_mul_8s_8s_14_1_1_2163                                                                                                                                        |     92|
|526   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_2164                                                                                                                                        |     29|
|527   |    mul_8s_8s_14_1_1_U1090                                            |hls_dummy_mul_8s_8s_14_1_1_2165                                                                                                                                        |     35|
|528   |    mul_8s_8s_14_1_1_U1091                                            |hls_dummy_mul_8s_8s_14_1_1_2166                                                                                                                                        |     18|
|529   |    mul_8s_8s_14_1_1_U1092                                            |hls_dummy_mul_8s_8s_14_1_1_2167                                                                                                                                        |     17|
|530   |    mul_8s_8s_14_1_1_U1093                                            |hls_dummy_mul_8s_8s_14_1_1_2168                                                                                                                                        |     35|
|531   |    mul_8s_8s_14_1_1_U1094                                            |hls_dummy_mul_8s_8s_14_1_1_2169                                                                                                                                        |     18|
|532   |    mul_8s_8s_14_1_1_U1095                                            |hls_dummy_mul_8s_8s_14_1_1_2170                                                                                                                                        |     17|
|533   |    mul_8s_8s_14_1_1_U1096                                            |hls_dummy_mul_8s_8s_14_1_1_2171                                                                                                                                        |     35|
|534   |    mul_8s_8s_14_1_1_U1097                                            |hls_dummy_mul_8s_8s_14_1_1_2172                                                                                                                                        |     23|
|535   |    mul_8s_8s_14_1_1_U1098                                            |hls_dummy_mul_8s_8s_14_1_1_2173                                                                                                                                        |     17|
|536   |    mul_8s_8s_14_1_1_U1099                                            |hls_dummy_mul_8s_8s_14_1_1_2174                                                                                                                                        |     28|
|537   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_2175                                                                                                                                        |     28|
|538   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_2176                                                                                                                                        |     17|
|539   |    mul_8s_8s_14_1_1_U1100                                            |hls_dummy_mul_8s_8s_14_1_1_2177                                                                                                                                        |     31|
|540   |    mul_8s_8s_14_1_1_U1101                                            |hls_dummy_mul_8s_8s_14_1_1_2178                                                                                                                                        |     17|
|541   |    mul_8s_8s_14_1_1_U1102                                            |hls_dummy_mul_8s_8s_14_1_1_2179                                                                                                                                        |     35|
|542   |    mul_8s_8s_14_1_1_U1103                                            |hls_dummy_mul_8s_8s_14_1_1_2180                                                                                                                                        |     23|
|543   |    mul_8s_8s_14_1_1_U1104                                            |hls_dummy_mul_8s_8s_14_1_1_2181                                                                                                                                        |     17|
|544   |    mul_8s_8s_14_1_1_U1105                                            |hls_dummy_mul_8s_8s_14_1_1_2182                                                                                                                                        |     28|
|545   |    mul_8s_8s_14_1_1_U1106                                            |hls_dummy_mul_8s_8s_14_1_1_2183                                                                                                                                        |     18|
|546   |    mul_8s_8s_14_1_1_U1107                                            |hls_dummy_mul_8s_8s_14_1_1_2184                                                                                                                                        |     17|
|547   |    mul_8s_8s_14_1_1_U1108                                            |hls_dummy_mul_8s_8s_14_1_1_2185                                                                                                                                        |     28|
|548   |    mul_8s_8s_14_1_1_U1109                                            |hls_dummy_mul_8s_8s_14_1_1_2186                                                                                                                                        |     18|
|549   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_2187                                                                                                                                        |     16|
|550   |    mul_8s_8s_14_1_1_U1110                                            |hls_dummy_mul_8s_8s_14_1_1_2188                                                                                                                                        |     17|
|551   |    mul_8s_8s_14_1_1_U1111                                            |hls_dummy_mul_8s_8s_14_1_1_2189                                                                                                                                        |     23|
|552   |    mul_8s_8s_14_1_1_U1112                                            |hls_dummy_mul_8s_8s_14_1_1_2190                                                                                                                                        |     16|
|553   |    mul_8s_8s_14_1_1_U1113                                            |hls_dummy_mul_8s_8s_14_1_1_2191                                                                                                                                        |     21|
|554   |    mul_8s_8s_14_1_1_U1114                                            |hls_dummy_mul_8s_8s_14_1_1_2192                                                                                                                                        |     17|
|555   |    mul_8s_8s_14_1_1_U1115                                            |hls_dummy_mul_8s_8s_14_1_1_2193                                                                                                                                        |     17|
|556   |    mul_8s_8s_14_1_1_U1116                                            |hls_dummy_mul_8s_8s_14_1_1_2194                                                                                                                                        |     35|
|557   |    mul_8s_8s_14_1_1_U1117                                            |hls_dummy_mul_8s_8s_14_1_1_2195                                                                                                                                        |     18|
|558   |    mul_8s_8s_14_1_1_U1118                                            |hls_dummy_mul_8s_8s_14_1_1_2196                                                                                                                                        |     17|
|559   |    mul_8s_8s_14_1_1_U1119                                            |hls_dummy_mul_8s_8s_14_1_1_2197                                                                                                                                        |     28|
|560   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_2198                                                                                                                                        |     25|
|561   |    mul_8s_8s_14_1_1_U1120                                            |hls_dummy_mul_8s_8s_14_1_1_2199                                                                                                                                        |     23|
|562   |    mul_8s_8s_14_1_1_U1121                                            |hls_dummy_mul_8s_8s_14_1_1_2200                                                                                                                                        |     27|
|563   |    mul_8s_8s_14_1_1_U1122                                            |hls_dummy_mul_8s_8s_14_1_1_2201                                                                                                                                        |     57|
|564   |    mul_8s_8s_14_1_1_U1123                                            |hls_dummy_mul_8s_8s_14_1_1_2202                                                                                                                                        |     23|
|565   |    mul_8s_8s_14_1_1_U1124                                            |hls_dummy_mul_8s_8s_14_1_1_2203                                                                                                                                        |     17|
|566   |    mul_8s_8s_14_1_1_U1125                                            |hls_dummy_mul_8s_8s_14_1_1_2204                                                                                                                                        |     28|
|567   |    mul_8s_8s_14_1_1_U1126                                            |hls_dummy_mul_8s_8s_14_1_1_2205                                                                                                                                        |     23|
|568   |    mul_8s_8s_14_1_1_U1127                                            |hls_dummy_mul_8s_8s_14_1_1_2206                                                                                                                                        |     17|
|569   |    mul_8s_8s_14_1_1_U1128                                            |hls_dummy_mul_8s_8s_14_1_1_2207                                                                                                                                        |     35|
|570   |    mul_8s_8s_14_1_1_U1129                                            |hls_dummy_mul_8s_8s_14_1_1_2208                                                                                                                                        |     18|
|571   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_2209                                                                                                                                        |     22|
|572   |    mul_8s_8s_14_1_1_U1130                                            |hls_dummy_mul_8s_8s_14_1_1_2210                                                                                                                                        |     17|
|573   |    mul_8s_8s_14_1_1_U1131                                            |hls_dummy_mul_8s_8s_14_1_1_2211                                                                                                                                        |     35|
|574   |    mul_8s_8s_14_1_1_U1132                                            |hls_dummy_mul_8s_8s_14_1_1_2212                                                                                                                                        |     18|
|575   |    mul_8s_8s_14_1_1_U1133                                            |hls_dummy_mul_8s_8s_14_1_1_2213                                                                                                                                        |     27|
|576   |    mul_8s_8s_14_1_1_U1134                                            |hls_dummy_mul_8s_8s_14_1_1_2214                                                                                                                                        |     17|
|577   |    mul_8s_8s_14_1_1_U1136                                            |hls_dummy_mul_8s_8s_14_1_1_2215                                                                                                                                        |     22|
|578   |    mul_8s_8s_14_1_1_U1137                                            |hls_dummy_mul_8s_8s_14_1_1_2216                                                                                                                                        |     92|
|579   |    mul_8s_8s_14_1_1_U1138                                            |hls_dummy_mul_8s_8s_14_1_1_2217                                                                                                                                        |     28|
|580   |    mul_8s_8s_14_1_1_U1139                                            |hls_dummy_mul_8s_8s_14_1_1_2218                                                                                                                                        |     18|
|581   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_2219                                                                                                                                        |     26|
|582   |    mul_8s_8s_14_1_1_U1140                                            |hls_dummy_mul_8s_8s_14_1_1_2220                                                                                                                                        |     17|
|583   |    mul_8s_8s_14_1_1_U1141                                            |hls_dummy_mul_8s_8s_14_1_1_2221                                                                                                                                        |     35|
|584   |    mul_8s_8s_14_1_1_U1142                                            |hls_dummy_mul_8s_8s_14_1_1_2222                                                                                                                                        |     18|
|585   |    mul_8s_8s_14_1_1_U1143                                            |hls_dummy_mul_8s_8s_14_1_1_2223                                                                                                                                        |     17|
|586   |    mul_8s_8s_14_1_1_U1144                                            |hls_dummy_mul_8s_8s_14_1_1_2224                                                                                                                                        |     35|
|587   |    mul_8s_8s_14_1_1_U1145                                            |hls_dummy_mul_8s_8s_14_1_1_2225                                                                                                                                        |     23|
|588   |    mul_8s_8s_14_1_1_U1146                                            |hls_dummy_mul_8s_8s_14_1_1_2226                                                                                                                                        |     17|
|589   |    mul_8s_8s_14_1_1_U1147                                            |hls_dummy_mul_8s_8s_14_1_1_2227                                                                                                                                        |     28|
|590   |    mul_8s_8s_14_1_1_U1148                                            |hls_dummy_mul_8s_8s_14_1_1_2228                                                                                                                                        |     31|
|591   |    mul_8s_8s_14_1_1_U1149                                            |hls_dummy_mul_8s_8s_14_1_1_2229                                                                                                                                        |     17|
|592   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_2230                                                                                                                                        |     72|
|593   |    mul_8s_8s_14_1_1_U1150                                            |hls_dummy_mul_8s_8s_14_1_1_2231                                                                                                                                        |     35|
|594   |    mul_8s_8s_14_1_1_U1151                                            |hls_dummy_mul_8s_8s_14_1_1_2232                                                                                                                                        |     17|
|595   |    mul_8s_8s_14_1_1_U1152                                            |hls_dummy_mul_8s_8s_14_1_1_2233                                                                                                                                        |     17|
|596   |    mul_8s_8s_14_1_1_U1153                                            |hls_dummy_mul_8s_8s_14_1_1_2234                                                                                                                                        |     31|
|597   |    mul_8s_8s_14_1_1_U1154                                            |hls_dummy_mul_8s_8s_14_1_1_2235                                                                                                                                        |     25|
|598   |    mul_8s_8s_14_1_1_U1155                                            |hls_dummy_mul_8s_8s_14_1_1_2236                                                                                                                                        |     17|
|599   |    mul_8s_8s_14_1_1_U1156                                            |hls_dummy_mul_8s_8s_14_1_1_2237                                                                                                                                        |     27|
|600   |    mul_8s_8s_14_1_1_U1157                                            |hls_dummy_mul_8s_8s_14_1_1_2238                                                                                                                                        |     18|
|601   |    mul_8s_8s_14_1_1_U1158                                            |hls_dummy_mul_8s_8s_14_1_1_2239                                                                                                                                        |     17|
|602   |    mul_8s_8s_14_1_1_U1159                                            |hls_dummy_mul_8s_8s_14_1_1_2240                                                                                                                                        |     20|
|603   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_2241                                                                                                                                        |     22|
|604   |    mul_8s_8s_14_1_1_U1160                                            |hls_dummy_mul_8s_8s_14_1_1_2242                                                                                                                                        |     17|
|605   |    mul_8s_8s_14_1_1_U1161                                            |hls_dummy_mul_8s_8s_14_1_1_2243                                                                                                                                        |     21|
|606   |    mul_8s_8s_14_1_1_U1162                                            |hls_dummy_mul_8s_8s_14_1_1_2244                                                                                                                                        |     17|
|607   |    mul_8s_8s_14_1_1_U1163                                            |hls_dummy_mul_8s_8s_14_1_1_2245                                                                                                                                        |     25|
|608   |    mul_8s_8s_14_1_1_U1164                                            |hls_dummy_mul_8s_8s_14_1_1_2246                                                                                                                                        |     28|
|609   |    mul_8s_8s_14_1_1_U1165                                            |hls_dummy_mul_8s_8s_14_1_1_2247                                                                                                                                        |     17|
|610   |    mul_8s_8s_14_1_1_U1166                                            |hls_dummy_mul_8s_8s_14_1_1_2248                                                                                                                                        |     17|
|611   |    mul_8s_8s_14_1_1_U1167                                            |hls_dummy_mul_8s_8s_14_1_1_2249                                                                                                                                        |     28|
|612   |    mul_8s_8s_14_1_1_U1168                                            |hls_dummy_mul_8s_8s_14_1_1_2250                                                                                                                                        |     23|
|613   |    mul_8s_8s_14_1_1_U1169                                            |hls_dummy_mul_8s_8s_14_1_1_2251                                                                                                                                        |     27|
|614   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_2252                                                                                                                                        |     16|
|615   |    mul_8s_8s_14_1_1_U1170                                            |hls_dummy_mul_8s_8s_14_1_1_2253                                                                                                                                        |     57|
|616   |    mul_8s_8s_14_1_1_U1171                                            |hls_dummy_mul_8s_8s_14_1_1_2254                                                                                                                                        |     23|
|617   |    mul_8s_8s_14_1_1_U1172                                            |hls_dummy_mul_8s_8s_14_1_1_2255                                                                                                                                        |     17|
|618   |    mul_8s_8s_14_1_1_U1173                                            |hls_dummy_mul_8s_8s_14_1_1_2256                                                                                                                                        |     27|
|619   |    mul_8s_8s_14_1_1_U1174                                            |hls_dummy_mul_8s_8s_14_1_1_2257                                                                                                                                        |     20|
|620   |    mul_8s_8s_14_1_1_U1175                                            |hls_dummy_mul_8s_8s_14_1_1_2258                                                                                                                                        |     17|
|621   |    mul_8s_8s_14_1_1_U1176                                            |hls_dummy_mul_8s_8s_14_1_1_2259                                                                                                                                        |     35|
|622   |    mul_8s_8s_14_1_1_U1177                                            |hls_dummy_mul_8s_8s_14_1_1_2260                                                                                                                                        |     18|
|623   |    mul_8s_8s_14_1_1_U1178                                            |hls_dummy_mul_8s_8s_14_1_1_2261                                                                                                                                        |     17|
|624   |    mul_8s_8s_14_1_1_U1179                                            |hls_dummy_mul_8s_8s_14_1_1_2262                                                                                                                                        |     35|
|625   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_2263                                                                                                                                        |     25|
|626   |    mul_8s_8s_14_1_1_U1180                                            |hls_dummy_mul_8s_8s_14_1_1_2264                                                                                                                                        |     18|
|627   |    mul_8s_8s_14_1_1_U1181                                            |hls_dummy_mul_8s_8s_14_1_1_2265                                                                                                                                        |     28|
|628   |    mul_8s_8s_14_1_1_U1182                                            |hls_dummy_mul_8s_8s_14_1_1_2266                                                                                                                                        |     17|
|629   |    mul_8s_8s_14_1_1_U1183                                            |hls_dummy_mul_8s_8s_14_1_1_2267                                                                                                                                        |     23|
|630   |    mul_8s_8s_14_1_1_U1185                                            |hls_dummy_mul_8s_8s_14_1_1_2268                                                                                                                                        |     92|
|631   |    mul_8s_8s_14_1_1_U1186                                            |hls_dummy_mul_8s_8s_14_1_1_2269                                                                                                                                        |     29|
|632   |    mul_8s_8s_14_1_1_U1187                                            |hls_dummy_mul_8s_8s_14_1_1_2270                                                                                                                                        |     18|
|633   |    mul_8s_8s_14_1_1_U1188                                            |hls_dummy_mul_8s_8s_14_1_1_2271                                                                                                                                        |     22|
|634   |    mul_8s_8s_14_1_1_U1189                                            |hls_dummy_mul_8s_8s_14_1_1_2272                                                                                                                                        |     29|
|635   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_2273                                                                                                                                        |     22|
|636   |    mul_8s_8s_14_1_1_U1190                                            |hls_dummy_mul_8s_8s_14_1_1_2274                                                                                                                                        |     18|
|637   |    mul_8s_8s_14_1_1_U1191                                            |hls_dummy_mul_8s_8s_14_1_1_2275                                                                                                                                        |     17|
|638   |    mul_8s_8s_14_1_1_U1192                                            |hls_dummy_mul_8s_8s_14_1_1_2276                                                                                                                                        |     35|
|639   |    mul_8s_8s_14_1_1_U1193                                            |hls_dummy_mul_8s_8s_14_1_1_2277                                                                                                                                        |     31|
|640   |    mul_8s_8s_14_1_1_U1194                                            |hls_dummy_mul_8s_8s_14_1_1_2278                                                                                                                                        |     17|
|641   |    mul_8s_8s_14_1_1_U1195                                            |hls_dummy_mul_8s_8s_14_1_1_2279                                                                                                                                        |     18|
|642   |    mul_8s_8s_14_1_1_U1196                                            |hls_dummy_mul_8s_8s_14_1_1_2280                                                                                                                                        |     21|
|643   |    mul_8s_8s_14_1_1_U1197                                            |hls_dummy_mul_8s_8s_14_1_1_2281                                                                                                                                        |     37|
|644   |    mul_8s_8s_14_1_1_U1198                                            |hls_dummy_mul_8s_8s_14_1_1_2282                                                                                                                                        |     35|
|645   |    mul_8s_8s_14_1_1_U1199                                            |hls_dummy_mul_8s_8s_14_1_1_2283                                                                                                                                        |     23|
|646   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_2284                                                                                                                                        |     29|
|647   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_2285                                                                                                                                        |     16|
|648   |    mul_8s_8s_14_1_1_U1200                                            |hls_dummy_mul_8s_8s_14_1_1_2286                                                                                                                                        |     17|
|649   |    mul_8s_8s_14_1_1_U1201                                            |hls_dummy_mul_8s_8s_14_1_1_2287                                                                                                                                        |     28|
|650   |    mul_8s_8s_14_1_1_U1202                                            |hls_dummy_mul_8s_8s_14_1_1_2288                                                                                                                                        |     18|
|651   |    mul_8s_8s_14_1_1_U1203                                            |hls_dummy_mul_8s_8s_14_1_1_2289                                                                                                                                        |     22|
|652   |    mul_8s_8s_14_1_1_U1204                                            |hls_dummy_mul_8s_8s_14_1_1_2290                                                                                                                                        |     28|
|653   |    mul_8s_8s_14_1_1_U1205                                            |hls_dummy_mul_8s_8s_14_1_1_2291                                                                                                                                        |     18|
|654   |    mul_8s_8s_14_1_1_U1206                                            |hls_dummy_mul_8s_8s_14_1_1_2292                                                                                                                                        |     17|
|655   |    mul_8s_8s_14_1_1_U1207                                            |hls_dummy_mul_8s_8s_14_1_1_2293                                                                                                                                        |     20|
|656   |    mul_8s_8s_14_1_1_U1208                                            |hls_dummy_mul_8s_8s_14_1_1_2294                                                                                                                                        |     17|
|657   |    mul_8s_8s_14_1_1_U1209                                            |hls_dummy_mul_8s_8s_14_1_1_2295                                                                                                                                        |     49|
|658   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_2296                                                                                                                                        |     33|
|659   |    mul_8s_8s_14_1_1_U1210                                            |hls_dummy_mul_8s_8s_14_1_1_2297                                                                                                                                        |     17|
|660   |    mul_8s_8s_14_1_1_U1211                                            |hls_dummy_mul_8s_8s_14_1_1_2298                                                                                                                                        |     17|
|661   |    mul_8s_8s_14_1_1_U1212                                            |hls_dummy_mul_8s_8s_14_1_1_2299                                                                                                                                        |     17|
|662   |    mul_8s_8s_14_1_1_U1213                                            |hls_dummy_mul_8s_8s_14_1_1_2300                                                                                                                                        |     28|
|663   |    mul_8s_8s_14_1_1_U1214                                            |hls_dummy_mul_8s_8s_14_1_1_2301                                                                                                                                        |     25|
|664   |    mul_8s_8s_14_1_1_U1215                                            |hls_dummy_mul_8s_8s_14_1_1_2302                                                                                                                                        |     17|
|665   |    mul_8s_8s_14_1_1_U1216                                            |hls_dummy_mul_8s_8s_14_1_1_2303                                                                                                                                        |     28|
|666   |    mul_8s_8s_14_1_1_U1217                                            |hls_dummy_mul_8s_8s_14_1_1_2304                                                                                                                                        |     21|
|667   |    mul_8s_8s_14_1_1_U1218                                            |hls_dummy_mul_8s_8s_14_1_1_2305                                                                                                                                        |     27|
|668   |    mul_8s_8s_14_1_1_U1219                                            |hls_dummy_mul_8s_8s_14_1_1_2306                                                                                                                                        |     57|
|669   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_2307                                                                                                                                        |     17|
|670   |    mul_8s_8s_14_1_1_U1220                                            |hls_dummy_mul_8s_8s_14_1_1_2308                                                                                                                                        |     24|
|671   |    mul_8s_8s_14_1_1_U1221                                            |hls_dummy_mul_8s_8s_14_1_1_2309                                                                                                                                        |     17|
|672   |    mul_8s_8s_14_1_1_U1222                                            |hls_dummy_mul_8s_8s_14_1_1_2310                                                                                                                                        |     28|
|673   |    mul_8s_8s_14_1_1_U1223                                            |hls_dummy_mul_8s_8s_14_1_1_2311                                                                                                                                        |     21|
|674   |    mul_8s_8s_14_1_1_U1224                                            |hls_dummy_mul_8s_8s_14_1_1_2312                                                                                                                                        |     17|
|675   |    mul_8s_8s_14_1_1_U1225                                            |hls_dummy_mul_8s_8s_14_1_1_2313                                                                                                                                        |     35|
|676   |    mul_8s_8s_14_1_1_U1226                                            |hls_dummy_mul_8s_8s_14_1_1_2314                                                                                                                                        |     18|
|677   |    mul_8s_8s_14_1_1_U1227                                            |hls_dummy_mul_8s_8s_14_1_1_2315                                                                                                                                        |     17|
|678   |    mul_8s_8s_14_1_1_U1228                                            |hls_dummy_mul_8s_8s_14_1_1_2316                                                                                                                                        |     35|
|679   |    mul_8s_8s_14_1_1_U1229                                            |hls_dummy_mul_8s_8s_14_1_1_2317                                                                                                                                        |     18|
|680   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_2318                                                                                                                                        |     16|
|681   |    mul_8s_8s_14_1_1_U1230                                            |hls_dummy_mul_8s_8s_14_1_1_2319                                                                                                                                        |     28|
|682   |    mul_8s_8s_14_1_1_U1231                                            |hls_dummy_mul_8s_8s_14_1_1_2320                                                                                                                                        |     17|
|683   |    mul_8s_8s_14_1_1_U1232                                            |hls_dummy_mul_8s_8s_14_1_1_2321                                                                                                                                        |     21|
|684   |    mul_8s_8s_14_1_1_U1233                                            |hls_dummy_mul_8s_8s_14_1_1_2322                                                                                                                                        |     49|
|685   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_2323                                                                                                                                        |     33|
|686   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_2324                                                                                                                                        |     17|
|687   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_2325                                                                                                                                        |     25|
|688   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_2326                                                                                                                                        |     16|
|689   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_2327                                                                                                                                        |     22|
|690   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_2328                                                                                                                                        |     88|
|691   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_2329                                                                                                                                        |     29|
|692   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_2330                                                                                                                                        |     34|
|693   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_2331                                                                                                                                        |     28|
|694   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_2332                                                                                                                                        |     21|
|695   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_2333                                                                                                                                        |     18|
|696   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_2334                                                                                                                                        |     17|
|697   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_2335                                                                                                                                        |     16|
|698   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_2336                                                                                                                                        |     33|
|699   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_2337                                                                                                                                        |     20|
|700   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_2338                                                                                                                                        |     16|
|701   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_2339                                                                                                                                        |     25|
|702   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_2340                                                                                                                                        |     28|
|703   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_2341                                                                                                                                        |     30|
|704   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_2342                                                                                                                                        |     16|
|705   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_2343                                                                                                                                        |     33|
|706   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_2344                                                                                                                                        |     22|
|707   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_2345                                                                                                                                        |     16|
|708   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_2346                                                                                                                                        |     25|
|709   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_2347                                                                                                                                        |     17|
|710   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_2348                                                                                                                                        |     16|
|711   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_2349                                                                                                                                        |     25|
|712   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_2350                                                                                                                                        |     17|
|713   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_2351                                                                                                                                        |     29|
|714   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_2352                                                                                                                                        |     16|
|715   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_2353                                                                                                                                        |     22|
|716   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_2354                                                                                                                                        |     16|
|717   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_2355                                                                                                                                        |     21|
|718   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_2356                                                                                                                                        |     17|
|719   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_2357                                                                                                                                        |     21|
|720   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_2358                                                                                                                                        |     21|
|721   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_2359                                                                                                                                        |     24|
|722   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_2360                                                                                                                                        |     16|
|723   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_2361                                                                                                                                        |     28|
|724   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_2362                                                                                                                                        |     25|
|725   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_2363                                                                                                                                        |     22|
|726   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_2364                                                                                                                                        |     21|
|727   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_2365                                                                                                                                        |     78|
|728   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_2366                                                                                                                                        |     23|
|729   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_2367                                                                                                                                        |     16|
|730   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_2368                                                                                                                                        |     25|
|731   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_2369                                                                                                                                        |     22|
|732   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_2370                                                                                                                                        |     16|
|733   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_2371                                                                                                                                        |     33|
|734   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_2372                                                                                                                                        |     28|
|735   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_2373                                                                                                                                        |     17|
|736   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_2374                                                                                                                                        |     16|
|737   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_2375                                                                                                                                        |     33|
|738   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_2376                                                                                                                                        |     17|
|739   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_2377                                                                                                                                        |     25|
|740   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_2378                                                                                                                                        |     16|
|741   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_2379                                                                                                                                        |     22|
|742   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_2380                                                                                                                                        |     90|
|743   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_2381                                                                                                                                        |     29|
|744   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_2382                                                                                                                                        |     18|
|745   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_2383                                                                                                                                        |     28|
|746   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_2384                                                                                                                                        |     22|
|747   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_2385                                                                                                                                        |     29|
|748   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_2386                                                                                                                                        |     17|
|749   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_2387                                                                                                                                        |     16|
|750   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_2388                                                                                                                                        |     33|
|751   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_2389                                                                                                                                        |     19|
|752   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_2390                                                                                                                                        |     16|
|753   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_2391                                                                                                                                        |     28|
|754   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_2392                                                                                                                                        |     30|
|755   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_2393                                                                                                                                        |     16|
|756   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_2394                                                                                                                                        |     28|
|757   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_2395                                                                                                                                        |     33|
|758   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_2396                                                                                                                                        |     19|
|759   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_2397                                                                                                                                        |     16|
|760   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_2398                                                                                                                                        |     26|
|761   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_2399                                                                                                                                        |     18|
|762   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_2400                                                                                                                                        |     22|
|763   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_2401                                                                                                                                        |     27|
|764   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_2402                                                                                                                                        |     17|
|765   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_2403                                                                                                                                        |     16|
|766   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_2404                                                                                                                                        |     19|
|767   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_2405                                                                                                                                        |     28|
|768   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_2406                                                                                                                                        |     16|
|769   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_2407                                                                                                                                        |     17|
|770   |    mul_8s_8s_14_1_1_U202                                             |hls_dummy_mul_8s_8s_14_1_1_2408                                                                                                                                        |     20|
|771   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_2409                                                                                                                                        |     22|
|772   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_2410                                                                                                                                        |     25|
|773   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_2411                                                                                                                                        |     20|
|774   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_2412                                                                                                                                        |     16|
|775   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_2413                                                                                                                                        |     27|
|776   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_2414                                                                                                                                        |     19|
|777   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_2415                                                                                                                                        |     28|
|778   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_2416                                                                                                                                        |     20|
|779   |    mul_8s_8s_14_1_1_U211                                             |hls_dummy_mul_8s_8s_14_1_1_2417                                                                                                                                        |     72|
|780   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_2418                                                                                                                                        |     32|
|781   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_2419                                                                                                                                        |     16|
|782   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_2420                                                                                                                                        |     29|
|783   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_2421                                                                                                                                        |     19|
|784   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_2422                                                                                                                                        |     21|
|785   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_2423                                                                                                                                        |     29|
|786   |    mul_8s_8s_14_1_1_U218                                             |hls_dummy_mul_8s_8s_14_1_1_2424                                                                                                                                        |     20|
|787   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_2425                                                                                                                                        |     16|
|788   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_2426                                                                                                                                        |     28|
|789   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_2427                                                                                                                                        |     33|
|790   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_2428                                                                                                                                        |     17|
|791   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_2429                                                                                                                                        |     29|
|792   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_2430                                                                                                                                        |     17|
|793   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_2431                                                                                                                                        |     19|
|794   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_2432                                                                                                                                        |    100|
|795   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_2433                                                                                                                                        |     34|
|796   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_2434                                                                                                                                        |     18|
|797   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_2435                                                                                                                                        |     17|
|798   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_2436                                                                                                                                        |     35|
|799   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_2437                                                                                                                                        |     29|
|800   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_2438                                                                                                                                        |     17|
|801   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_2439                                                                                                                                        |     16|
|802   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_2440                                                                                                                                        |     33|
|803   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_2441                                                                                                                                        |     20|
|804   |    mul_8s_8s_14_1_1_U234                                             |hls_dummy_mul_8s_8s_14_1_1_2442                                                                                                                                        |     16|
|805   |    mul_8s_8s_14_1_1_U235                                             |hls_dummy_mul_8s_8s_14_1_1_2443                                                                                                                                        |     25|
|806   |    mul_8s_8s_14_1_1_U236                                             |hls_dummy_mul_8s_8s_14_1_1_2444                                                                                                                                        |     29|
|807   |    mul_8s_8s_14_1_1_U237                                             |hls_dummy_mul_8s_8s_14_1_1_2445                                                                                                                                        |     16|
|808   |    mul_8s_8s_14_1_1_U238                                             |hls_dummy_mul_8s_8s_14_1_1_2446                                                                                                                                        |     33|
|809   |    mul_8s_8s_14_1_1_U239                                             |hls_dummy_mul_8s_8s_14_1_1_2447                                                                                                                                        |     20|
|810   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_2448                                                                                                                                        |     28|
|811   |    mul_8s_8s_14_1_1_U240                                             |hls_dummy_mul_8s_8s_14_1_1_2449                                                                                                                                        |     16|
|812   |    mul_8s_8s_14_1_1_U241                                             |hls_dummy_mul_8s_8s_14_1_1_2450                                                                                                                                        |     25|
|813   |    mul_8s_8s_14_1_1_U242                                             |hls_dummy_mul_8s_8s_14_1_1_2451                                                                                                                                        |     17|
|814   |    mul_8s_8s_14_1_1_U243                                             |hls_dummy_mul_8s_8s_14_1_1_2452                                                                                                                                        |     16|
|815   |    mul_8s_8s_14_1_1_U244                                             |hls_dummy_mul_8s_8s_14_1_1_2453                                                                                                                                        |     25|
|816   |    mul_8s_8s_14_1_1_U245                                             |hls_dummy_mul_8s_8s_14_1_1_2454                                                                                                                                        |     17|
|817   |    mul_8s_8s_14_1_1_U246                                             |hls_dummy_mul_8s_8s_14_1_1_2455                                                                                                                                        |     16|
|818   |    mul_8s_8s_14_1_1_U247                                             |hls_dummy_mul_8s_8s_14_1_1_2456                                                                                                                                        |     20|
|819   |    mul_8s_8s_14_1_1_U248                                             |hls_dummy_mul_8s_8s_14_1_1_2457                                                                                                                                        |     16|
|820   |    mul_8s_8s_14_1_1_U249                                             |hls_dummy_mul_8s_8s_14_1_1_2458                                                                                                                                        |     21|
|821   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_2459                                                                                                                                        |     28|
|822   |    mul_8s_8s_14_1_1_U250                                             |hls_dummy_mul_8s_8s_14_1_1_2460                                                                                                                                        |     17|
|823   |    mul_8s_8s_14_1_1_U251                                             |hls_dummy_mul_8s_8s_14_1_1_2461                                                                                                                                        |     17|
|824   |    mul_8s_8s_14_1_1_U252                                             |hls_dummy_mul_8s_8s_14_1_1_2462                                                                                                                                        |     35|
|825   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_2463                                                                                                                                        |     17|
|826   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_2464                                                                                                                                        |     16|
|827   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_2465                                                                                                                                        |     25|
|828   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_2466                                                                                                                                        |     20|
|829   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_2467                                                                                                                                        |     26|
|830   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_2468                                                                                                                                        |     72|
|831   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_2469                                                                                                                                        |     28|
|832   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_2470                                                                                                                                        |     22|
|833   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_2471                                                                                                                                        |     16|
|834   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_2472                                                                                                                                        |     25|
|835   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_2473                                                                                                                                        |     20|
|836   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_2474                                                                                                                                        |     16|
|837   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_2475                                                                                                                                        |     33|
|838   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_2476                                                                                                                                        |     17|
|839   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_2477                                                                                                                                        |     16|
|840   |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_2478                                                                                                                                        |     33|
|841   |    mul_8s_8s_14_1_1_U269                                             |hls_dummy_mul_8s_8s_14_1_1_2479                                                                                                                                        |     17|
|842   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_2480                                                                                                                                        |     28|
|843   |    mul_8s_8s_14_1_1_U270                                             |hls_dummy_mul_8s_8s_14_1_1_2481                                                                                                                                        |     25|
|844   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_2482                                                                                                                                        |     16|
|845   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_2483                                                                                                                                        |     20|
|846   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_2484                                                                                                                                        |     88|
|847   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_2485                                                                                                                                        |     30|
|848   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_2486                                                                                                                                        |     18|
|849   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_2487                                                                                                                                        |     17|
|850   |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_2488                                                                                                                                        |     35|
|851   |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_2489                                                                                                                                        |     18|
|852   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_2490                                                                                                                                        |     16|
|853   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_2491                                                                                                                                        |     28|
|854   |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_2492                                                                                                                                        |     33|
|855   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_2493                                                                                                                                        |     22|
|856   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_2494                                                                                                                                        |     16|
|857   |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_2495                                                                                                                                        |     25|
|858   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_2496                                                                                                                                        |     29|
|859   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_2497                                                                                                                                        |     16|
|860   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_2498                                                                                                                                        |     33|
|861   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_2499                                                                                                                                        |     22|
|862   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_2500                                                                                                                                        |     16|
|863   |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_2501                                                                                                                                        |     25|
|864   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_2502                                                                                                                                        |     28|
|865   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_2503                                                                                                                                        |     17|
|866   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_2504                                                                                                                                        |     22|
|867   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_2505                                                                                                                                        |     25|
|868   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_2506                                                                                                                                        |     17|
|869   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_2507                                                                                                                                        |     16|
|870   |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_2508                                                                                                                                        |     22|
|871   |    mul_8s_8s_14_1_1_U296                                             |hls_dummy_mul_8s_8s_14_1_1_2509                                                                                                                                        |     16|
|872   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_2510                                                                                                                                        |     21|
|873   |    mul_8s_8s_14_1_1_U298                                             |hls_dummy_mul_8s_8s_14_1_1_2511                                                                                                                                        |     17|
|874   |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_2512                                                                                                                                        |     17|
|875   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_2513                                                                                                                                        |     28|
|876   |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_2514                                                                                                                                        |     35|
|877   |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_2515                                                                                                                                        |     18|
|878   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_2516                                                                                                                                        |     16|
|879   |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_2517                                                                                                                                        |     25|
|880   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_2518                                                                                                                                        |     22|
|881   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_2519                                                                                                                                        |     18|
|882   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_2520                                                                                                                                        |     66|
|883   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_2521                                                                                                                                        |     20|
|884   |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_2522                                                                                                                                        |     16|
|885   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_2523                                                                                                                                        |     28|
|886   |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_2524                                                                                                                                        |     25|
|887   |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_2525                                                                                                                                        |     22|
|888   |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_2526                                                                                                                                        |     16|
|889   |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_2527                                                                                                                                        |     33|
|890   |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_2528                                                                                                                                        |     17|
|891   |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_2529                                                                                                                                        |     21|
|892   |    mul_8s_8s_14_1_1_U316                                             |hls_dummy_mul_8s_8s_14_1_1_2530                                                                                                                                        |     28|
|893   |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_2531                                                                                                                                        |     17|
|894   |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_2532                                                                                                                                        |     25|
|895   |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_2533                                                                                                                                        |     16|
|896   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_2534                                                                                                                                        |     28|
|897   |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_2535                                                                                                                                        |     20|
|898   |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_2536                                                                                                                                        |    107|
|899   |    mul_8s_8s_14_1_1_U322                                             |hls_dummy_mul_8s_8s_14_1_1_2537                                                                                                                                        |     34|
|900   |    mul_8s_8s_14_1_1_U323                                             |hls_dummy_mul_8s_8s_14_1_1_2538                                                                                                                                        |     17|
|901   |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_2539                                                                                                                                        |     17|
|902   |    mul_8s_8s_14_1_1_U325                                             |hls_dummy_mul_8s_8s_14_1_1_2540                                                                                                                                        |     36|
|903   |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_2541                                                                                                                                        |     18|
|904   |    mul_8s_8s_14_1_1_U327                                             |hls_dummy_mul_8s_8s_14_1_1_2542                                                                                                                                        |     17|
|905   |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_2543                                                                                                                                        |     34|
|906   |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_2544                                                                                                                                        |     22|
|907   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_2545                                                                                                                                        |     28|
|908   |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_2546                                                                                                                                        |     16|
|909   |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_2547                                                                                                                                        |     25|
|910   |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_2548                                                                                                                                        |     29|
|911   |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_2549                                                                                                                                        |     16|
|912   |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_2550                                                                                                                                        |     33|
|913   |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_2551                                                                                                                                        |     22|
|914   |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_2552                                                                                                                                        |     16|
|915   |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_2553                                                                                                                                        |     25|
|916   |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_2554                                                                                                                                        |     17|
|917   |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_2555                                                                                                                                        |     16|
|918   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_2556                                                                                                                                        |     33|
|919   |    mul_8s_8s_14_1_1_U340                                             |hls_dummy_mul_8s_8s_14_1_1_2557                                                                                                                                        |     25|
|920   |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_2558                                                                                                                                        |     17|
|921   |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_2559                                                                                                                                        |     16|
|922   |    mul_8s_8s_14_1_1_U343                                             |hls_dummy_mul_8s_8s_14_1_1_2560                                                                                                                                        |     20|
|923   |    mul_8s_8s_14_1_1_U344                                             |hls_dummy_mul_8s_8s_14_1_1_2561                                                                                                                                        |     16|
|924   |    mul_8s_8s_14_1_1_U345                                             |hls_dummy_mul_8s_8s_14_1_1_2562                                                                                                                                        |     21|
|925   |    mul_8s_8s_14_1_1_U346                                             |hls_dummy_mul_8s_8s_14_1_1_2563                                                                                                                                        |     17|
|926   |    mul_8s_8s_14_1_1_U347                                             |hls_dummy_mul_8s_8s_14_1_1_2564                                                                                                                                        |     23|
|927   |    mul_8s_8s_14_1_1_U348                                             |hls_dummy_mul_8s_8s_14_1_1_2565                                                                                                                                        |     30|
|928   |    mul_8s_8s_14_1_1_U349                                             |hls_dummy_mul_8s_8s_14_1_1_2566                                                                                                                                        |     18|
|929   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_2567                                                                                                                                        |     17|
|930   |    mul_8s_8s_14_1_1_U350                                             |hls_dummy_mul_8s_8s_14_1_1_2568                                                                                                                                        |     17|
|931   |    mul_8s_8s_14_1_1_U352                                             |hls_dummy_mul_8s_8s_14_1_1_2569                                                                                                                                        |     25|
|932   |    mul_8s_8s_14_1_1_U353                                             |hls_dummy_mul_8s_8s_14_1_1_2570                                                                                                                                        |     22|
|933   |    mul_8s_8s_14_1_1_U354                                             |hls_dummy_mul_8s_8s_14_1_1_2571                                                                                                                                        |     26|
|934   |    mul_8s_8s_14_1_1_U355                                             |hls_dummy_mul_8s_8s_14_1_1_2572                                                                                                                                        |     72|
|935   |    mul_8s_8s_14_1_1_U356                                             |hls_dummy_mul_8s_8s_14_1_1_2573                                                                                                                                        |     22|
|936   |    mul_8s_8s_14_1_1_U357                                             |hls_dummy_mul_8s_8s_14_1_1_2574                                                                                                                                        |     16|
|937   |    mul_8s_8s_14_1_1_U358                                             |hls_dummy_mul_8s_8s_14_1_1_2575                                                                                                                                        |     25|
|938   |    mul_8s_8s_14_1_1_U359                                             |hls_dummy_mul_8s_8s_14_1_1_2576                                                                                                                                        |     22|
|939   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_2577                                                                                                                                        |     16|
|940   |    mul_8s_8s_14_1_1_U360                                             |hls_dummy_mul_8s_8s_14_1_1_2578                                                                                                                                        |     16|
|941   |    mul_8s_8s_14_1_1_U361                                             |hls_dummy_mul_8s_8s_14_1_1_2579                                                                                                                                        |     33|
|942   |    mul_8s_8s_14_1_1_U362                                             |hls_dummy_mul_8s_8s_14_1_1_2580                                                                                                                                        |     17|
|943   |    mul_8s_8s_14_1_1_U363                                             |hls_dummy_mul_8s_8s_14_1_1_2581                                                                                                                                        |     22|
|944   |    mul_8s_8s_14_1_1_U364                                             |hls_dummy_mul_8s_8s_14_1_1_2582                                                                                                                                        |     28|
|945   |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1_2583                                                                                                                                        |     17|
|946   |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_2584                                                                                                                                        |     25|
|947   |    mul_8s_8s_14_1_1_U367                                             |hls_dummy_mul_8s_8s_14_1_1_2585                                                                                                                                        |     16|
|948   |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_2586                                                                                                                                        |     22|
|949   |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_2587                                                                                                                                        |     88|
|950   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_2588                                                                                                                                        |     33|
|951   |    mul_8s_8s_14_1_1_U370                                             |hls_dummy_mul_8s_8s_14_1_1_2589                                                                                                                                        |     29|
|952   |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_2590                                                                                                                                        |     18|
|953   |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_2591                                                                                                                                        |     17|
|954   |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_2592                                                                                                                                        |     35|
|955   |    mul_8s_8s_14_1_1_U374                                             |hls_dummy_mul_8s_8s_14_1_1_2593                                                                                                                                        |     18|
|956   |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_2594                                                                                                                                        |     17|
|957   |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_2595                                                                                                                                        |     35|
|958   |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_2596                                                                                                                                        |     22|
|959   |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_2597                                                                                                                                        |     16|
|960   |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_2598                                                                                                                                        |     25|
|961   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_2599                                                                                                                                        |     16|
|962   |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_2600                                                                                                                                        |     29|
|963   |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_2601                                                                                                                                        |     16|
|964   |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_2602                                                                                                                                        |     33|
|965   |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_2603                                                                                                                                        |     22|
|966   |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_2604                                                                                                                                        |     16|
|967   |    mul_8s_8s_14_1_1_U385                                             |hls_dummy_mul_8s_8s_14_1_1_2605                                                                                                                                        |     25|
|968   |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_2606                                                                                                                                        |     17|
|969   |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_2607                                                                                                                                        |     21|
|970   |    mul_8s_8s_14_1_1_U388                                             |hls_dummy_mul_8s_8s_14_1_1_2608                                                                                                                                        |     25|
|971   |    mul_8s_8s_14_1_1_U389                                             |hls_dummy_mul_8s_8s_14_1_1_2609                                                                                                                                        |     17|
|972   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_2610                                                                                                                                        |     16|
|973   |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_2611                                                                                                                                        |     16|
|974   |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_2612                                                                                                                                        |     22|
|975   |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_2613                                                                                                                                        |     16|
|976   |    mul_8s_8s_14_1_1_U393                                             |hls_dummy_mul_8s_8s_14_1_1_2614                                                                                                                                        |     21|
|977   |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_2615                                                                                                                                        |     17|
|978   |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_2616                                                                                                                                        |     17|
|979   |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_2617                                                                                                                                        |     35|
|980   |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_2618                                                                                                                                        |     18|
|981   |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_2619                                                                                                                                        |     17|
|982   |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_2620                                                                                                                                        |     27|
|983   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_2621                                                                                                                                        |     34|
|984   |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_2622                                                                                                                                        |     20|
|985   |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_2623                                                                                                                                        |     26|
|986   |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_2624                                                                                                                                        |     72|
|987   |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_2625                                                                                                                                        |     22|
|988   |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_2626                                                                                                                                        |     16|
|989   |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_2627                                                                                                                                        |     25|
|990   |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_2628                                                                                                                                        |     20|
|991   |    mul_8s_8s_14_1_1_U408                                             |hls_dummy_mul_8s_8s_14_1_1_2629                                                                                                                                        |     21|
|992   |    mul_8s_8s_14_1_1_U409                                             |hls_dummy_mul_8s_8s_14_1_1_2630                                                                                                                                        |     29|
|993   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_2631                                                                                                                                        |     22|
|994   |    mul_8s_8s_14_1_1_U410                                             |hls_dummy_mul_8s_8s_14_1_1_2632                                                                                                                                        |     19|
|995   |    mul_8s_8s_14_1_1_U411                                             |hls_dummy_mul_8s_8s_14_1_1_2633                                                                                                                                        |     16|
|996   |    mul_8s_8s_14_1_1_U412                                             |hls_dummy_mul_8s_8s_14_1_1_2634                                                                                                                                        |     33|
|997   |    mul_8s_8s_14_1_1_U413                                             |hls_dummy_mul_8s_8s_14_1_1_2635                                                                                                                                        |     17|
|998   |    mul_8s_8s_14_1_1_U414                                             |hls_dummy_mul_8s_8s_14_1_1_2636                                                                                                                                        |     25|
|999   |    mul_8s_8s_14_1_1_U415                                             |hls_dummy_mul_8s_8s_14_1_1_2637                                                                                                                                        |     16|
|1000  |    mul_8s_8s_14_1_1_U416                                             |hls_dummy_mul_8s_8s_14_1_1_2638                                                                                                                                        |     20|
|1001  |    mul_8s_8s_14_1_1_U417                                             |hls_dummy_mul_8s_8s_14_1_1_2639                                                                                                                                        |     88|
|1002  |    mul_8s_8s_14_1_1_U418                                             |hls_dummy_mul_8s_8s_14_1_1_2640                                                                                                                                        |     34|
|1003  |    mul_8s_8s_14_1_1_U419                                             |hls_dummy_mul_8s_8s_14_1_1_2641                                                                                                                                        |     18|
|1004  |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_2642                                                                                                                                        |     16|
|1005  |    mul_8s_8s_14_1_1_U420                                             |hls_dummy_mul_8s_8s_14_1_1_2643                                                                                                                                        |     22|
|1006  |    mul_8s_8s_14_1_1_U421                                             |hls_dummy_mul_8s_8s_14_1_1_2644                                                                                                                                        |     29|
|1007  |    mul_8s_8s_14_1_1_U422                                             |hls_dummy_mul_8s_8s_14_1_1_2645                                                                                                                                        |     18|
|1008  |    mul_8s_8s_14_1_1_U423                                             |hls_dummy_mul_8s_8s_14_1_1_2646                                                                                                                                        |     17|
|1009  |    mul_8s_8s_14_1_1_U424                                             |hls_dummy_mul_8s_8s_14_1_1_2647                                                                                                                                        |     35|
|1010  |    mul_8s_8s_14_1_1_U425                                             |hls_dummy_mul_8s_8s_14_1_1_2648                                                                                                                                        |     23|
|1011  |    mul_8s_8s_14_1_1_U426                                             |hls_dummy_mul_8s_8s_14_1_1_2649                                                                                                                                        |     16|
|1012  |    mul_8s_8s_14_1_1_U427                                             |hls_dummy_mul_8s_8s_14_1_1_2650                                                                                                                                        |     26|
|1013  |    mul_8s_8s_14_1_1_U428                                             |hls_dummy_mul_8s_8s_14_1_1_2651                                                                                                                                        |     29|
|1014  |    mul_8s_8s_14_1_1_U429                                             |hls_dummy_mul_8s_8s_14_1_1_2652                                                                                                                                        |     16|
|1015  |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_2653                                                                                                                                        |     25|
|1016  |    mul_8s_8s_14_1_1_U430                                             |hls_dummy_mul_8s_8s_14_1_1_2654                                                                                                                                        |     33|
|1017  |    mul_8s_8s_14_1_1_U431                                             |hls_dummy_mul_8s_8s_14_1_1_2655                                                                                                                                        |     22|
|1018  |    mul_8s_8s_14_1_1_U432                                             |hls_dummy_mul_8s_8s_14_1_1_2656                                                                                                                                        |     16|
|1019  |    mul_8s_8s_14_1_1_U433                                             |hls_dummy_mul_8s_8s_14_1_1_2657                                                                                                                                        |     25|
|1020  |    mul_8s_8s_14_1_1_U434                                             |hls_dummy_mul_8s_8s_14_1_1_2658                                                                                                                                        |     17|
|1021  |    mul_8s_8s_14_1_1_U435                                             |hls_dummy_mul_8s_8s_14_1_1_2659                                                                                                                                        |     16|
|1022  |    mul_8s_8s_14_1_1_U436                                             |hls_dummy_mul_8s_8s_14_1_1_2660                                                                                                                                        |     25|
|1023  |    mul_8s_8s_14_1_1_U437                                             |hls_dummy_mul_8s_8s_14_1_1_2661                                                                                                                                        |     17|
|1024  |    mul_8s_8s_14_1_1_U438                                             |hls_dummy_mul_8s_8s_14_1_1_2662                                                                                                                                        |     16|
|1025  |    mul_8s_8s_14_1_1_U439                                             |hls_dummy_mul_8s_8s_14_1_1_2663                                                                                                                                        |     22|
|1026  |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_2664                                                                                                                                        |     29|
|1027  |    mul_8s_8s_14_1_1_U440                                             |hls_dummy_mul_8s_8s_14_1_1_2665                                                                                                                                        |     16|
|1028  |    mul_8s_8s_14_1_1_U441                                             |hls_dummy_mul_8s_8s_14_1_1_2666                                                                                                                                        |     17|
|1029  |    mul_8s_8s_14_1_1_U442                                             |hls_dummy_mul_8s_8s_14_1_1_2667                                                                                                                                        |     20|
|1030  |    mul_8s_8s_14_1_1_U443                                             |hls_dummy_mul_8s_8s_14_1_1_2668                                                                                                                                        |     22|
|1031  |    mul_8s_8s_14_1_1_U444                                             |hls_dummy_mul_8s_8s_14_1_1_2669                                                                                                                                        |     23|
|1032  |    mul_8s_8s_14_1_1_U445                                             |hls_dummy_mul_8s_8s_14_1_1_2670                                                                                                                                        |     24|
|1033  |    mul_8s_8s_14_1_1_U446                                             |hls_dummy_mul_8s_8s_14_1_1_2671                                                                                                                                        |     17|
|1034  |    mul_8s_8s_14_1_1_U447                                             |hls_dummy_mul_8s_8s_14_1_1_2672                                                                                                                                        |     28|
|1035  |    mul_8s_8s_14_1_1_U448                                             |hls_dummy_mul_8s_8s_14_1_1_2673                                                                                                                                        |     23|
|1036  |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_2674                                                                                                                                        |     16|
|1037  |    mul_8s_8s_14_1_1_U450                                             |hls_dummy_mul_8s_8s_14_1_1_2675                                                                                                                                        |     18|
|1038  |    mul_8s_8s_14_1_1_U451                                             |hls_dummy_mul_8s_8s_14_1_1_2676                                                                                                                                        |     63|
|1039  |    mul_8s_8s_14_1_1_U452                                             |hls_dummy_mul_8s_8s_14_1_1_2677                                                                                                                                        |     38|
|1040  |    mul_8s_8s_14_1_1_U453                                             |hls_dummy_mul_8s_8s_14_1_1_2678                                                                                                                                        |     16|
|1041  |    mul_8s_8s_14_1_1_U454                                             |hls_dummy_mul_8s_8s_14_1_1_2679                                                                                                                                        |     25|
|1042  |    mul_8s_8s_14_1_1_U455                                             |hls_dummy_mul_8s_8s_14_1_1_2680                                                                                                                                        |     22|
|1043  |    mul_8s_8s_14_1_1_U456                                             |hls_dummy_mul_8s_8s_14_1_1_2681                                                                                                                                        |     16|
|1044  |    mul_8s_8s_14_1_1_U457                                             |hls_dummy_mul_8s_8s_14_1_1_2682                                                                                                                                        |     33|
|1045  |    mul_8s_8s_14_1_1_U458                                             |hls_dummy_mul_8s_8s_14_1_1_2683                                                                                                                                        |     17|
|1046  |    mul_8s_8s_14_1_1_U459                                             |hls_dummy_mul_8s_8s_14_1_1_2684                                                                                                                                        |     16|
|1047  |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_2685                                                                                                                                        |     33|
|1048  |    mul_8s_8s_14_1_1_U460                                             |hls_dummy_mul_8s_8s_14_1_1_2686                                                                                                                                        |     33|
|1049  |    mul_8s_8s_14_1_1_U461                                             |hls_dummy_mul_8s_8s_14_1_1_2687                                                                                                                                        |     17|
|1050  |    mul_8s_8s_14_1_1_U462                                             |hls_dummy_mul_8s_8s_14_1_1_2688                                                                                                                                        |     25|
|1051  |    mul_8s_8s_14_1_1_U463                                             |hls_dummy_mul_8s_8s_14_1_1_2689                                                                                                                                        |     16|
|1052  |    mul_8s_8s_14_1_1_U464                                             |hls_dummy_mul_8s_8s_14_1_1_2690                                                                                                                                        |     22|
|1053  |    mul_8s_8s_14_1_1_U465                                             |hls_dummy_mul_8s_8s_14_1_1_2691                                                                                                                                        |     92|
|1054  |    mul_8s_8s_14_1_1_U466                                             |hls_dummy_mul_8s_8s_14_1_1_2692                                                                                                                                        |     34|
|1055  |    mul_8s_8s_14_1_1_U467                                             |hls_dummy_mul_8s_8s_14_1_1_2693                                                                                                                                        |     18|
|1056  |    mul_8s_8s_14_1_1_U468                                             |hls_dummy_mul_8s_8s_14_1_1_2694                                                                                                                                        |     17|
|1057  |    mul_8s_8s_14_1_1_U469                                             |hls_dummy_mul_8s_8s_14_1_1_2695                                                                                                                                        |     35|
|1058  |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_2696                                                                                                                                        |     22|
|1059  |    mul_8s_8s_14_1_1_U470                                             |hls_dummy_mul_8s_8s_14_1_1_2697                                                                                                                                        |     18|
|1060  |    mul_8s_8s_14_1_1_U471                                             |hls_dummy_mul_8s_8s_14_1_1_2698                                                                                                                                        |     22|
|1061  |    mul_8s_8s_14_1_1_U472                                             |hls_dummy_mul_8s_8s_14_1_1_2699                                                                                                                                        |     29|
|1062  |    mul_8s_8s_14_1_1_U473                                             |hls_dummy_mul_8s_8s_14_1_1_2700                                                                                                                                        |     23|
|1063  |    mul_8s_8s_14_1_1_U474                                             |hls_dummy_mul_8s_8s_14_1_1_2701                                                                                                                                        |     17|
|1064  |    mul_8s_8s_14_1_1_U475                                             |hls_dummy_mul_8s_8s_14_1_1_2702                                                                                                                                        |     26|
|1065  |    mul_8s_8s_14_1_1_U476                                             |hls_dummy_mul_8s_8s_14_1_1_2703                                                                                                                                        |     27|
|1066  |    mul_8s_8s_14_1_1_U477                                             |hls_dummy_mul_8s_8s_14_1_1_2704                                                                                                                                        |     19|
|1067  |    mul_8s_8s_14_1_1_U478                                             |hls_dummy_mul_8s_8s_14_1_1_2705                                                                                                                                        |     33|
|1068  |    mul_8s_8s_14_1_1_U479                                             |hls_dummy_mul_8s_8s_14_1_1_2706                                                                                                                                        |     22|
|1069  |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_2707                                                                                                                                        |     16|
|1070  |    mul_8s_8s_14_1_1_U480                                             |hls_dummy_mul_8s_8s_14_1_1_2708                                                                                                                                        |     16|
|1071  |    mul_8s_8s_14_1_1_U481                                             |hls_dummy_mul_8s_8s_14_1_1_2709                                                                                                                                        |     25|
|1072  |    mul_8s_8s_14_1_1_U482                                             |hls_dummy_mul_8s_8s_14_1_1_2710                                                                                                                                        |     17|
|1073  |    mul_8s_8s_14_1_1_U483                                             |hls_dummy_mul_8s_8s_14_1_1_2711                                                                                                                                        |     16|
|1074  |    mul_8s_8s_14_1_1_U484                                             |hls_dummy_mul_8s_8s_14_1_1_2712                                                                                                                                        |     25|
|1075  |    mul_8s_8s_14_1_1_U485                                             |hls_dummy_mul_8s_8s_14_1_1_2713                                                                                                                                        |     17|
|1076  |    mul_8s_8s_14_1_1_U486                                             |hls_dummy_mul_8s_8s_14_1_1_2714                                                                                                                                        |     16|
|1077  |    mul_8s_8s_14_1_1_U487                                             |hls_dummy_mul_8s_8s_14_1_1_2715                                                                                                                                        |     22|
|1078  |    mul_8s_8s_14_1_1_U488                                             |hls_dummy_mul_8s_8s_14_1_1_2716                                                                                                                                        |     16|
|1079  |    mul_8s_8s_14_1_1_U489                                             |hls_dummy_mul_8s_8s_14_1_1_2717                                                                                                                                        |     21|
|1080  |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_2718                                                                                                                                        |     25|
|1081  |    mul_8s_8s_14_1_1_U490                                             |hls_dummy_mul_8s_8s_14_1_1_2719                                                                                                                                        |     17|
|1082  |    mul_8s_8s_14_1_1_U491                                             |hls_dummy_mul_8s_8s_14_1_1_2720                                                                                                                                        |     22|
|1083  |    mul_8s_8s_14_1_1_U492                                             |hls_dummy_mul_8s_8s_14_1_1_2721                                                                                                                                        |     29|
|1084  |    mul_8s_8s_14_1_1_U493                                             |hls_dummy_mul_8s_8s_14_1_1_2722                                                                                                                                        |     18|
|1085  |    mul_8s_8s_14_1_1_U494                                             |hls_dummy_mul_8s_8s_14_1_1_2723                                                                                                                                        |     17|
|1086  |    mul_8s_8s_14_1_1_U495                                             |hls_dummy_mul_8s_8s_14_1_1_2724                                                                                                                                        |     28|
|1087  |    mul_8s_8s_14_1_1_U496                                             |hls_dummy_mul_8s_8s_14_1_1_2725                                                                                                                                        |     23|
|1088  |    mul_8s_8s_14_1_1_U497                                             |hls_dummy_mul_8s_8s_14_1_1_2726                                                                                                                                        |     38|
|1089  |    mul_8s_8s_14_1_1_U499                                             |hls_dummy_mul_8s_8s_14_1_1_2727                                                                                                                                        |     71|
|1090  |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_2728                                                                                                                                        |     17|
|1091  |    mul_8s_8s_14_1_1_U500                                             |hls_dummy_mul_8s_8s_14_1_1_2729                                                                                                                                        |     24|
|1092  |    mul_8s_8s_14_1_1_U501                                             |hls_dummy_mul_8s_8s_14_1_1_2730                                                                                                                                        |     16|
|1093  |    mul_8s_8s_14_1_1_U502                                             |hls_dummy_mul_8s_8s_14_1_1_2731                                                                                                                                        |     25|
|1094  |    mul_8s_8s_14_1_1_U503                                             |hls_dummy_mul_8s_8s_14_1_1_2732                                                                                                                                        |     22|
|1095  |    mul_8s_8s_14_1_1_U504                                             |hls_dummy_mul_8s_8s_14_1_1_2733                                                                                                                                        |     16|
|1096  |    mul_8s_8s_14_1_1_U505                                             |hls_dummy_mul_8s_8s_14_1_1_2734                                                                                                                                        |     33|
|1097  |    mul_8s_8s_14_1_1_U506                                             |hls_dummy_mul_8s_8s_14_1_1_2735                                                                                                                                        |     17|
|1098  |    mul_8s_8s_14_1_1_U507                                             |hls_dummy_mul_8s_8s_14_1_1_2736                                                                                                                                        |     16|
|1099  |    mul_8s_8s_14_1_1_U508                                             |hls_dummy_mul_8s_8s_14_1_1_2737                                                                                                                                        |     33|
|1100  |    mul_8s_8s_14_1_1_U509                                             |hls_dummy_mul_8s_8s_14_1_1_2738                                                                                                                                        |     17|
|1101  |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_2739                                                                                                                                        |     16|
|1102  |    mul_8s_8s_14_1_1_U510                                             |hls_dummy_mul_8s_8s_14_1_1_2740                                                                                                                                        |     25|
|1103  |    mul_8s_8s_14_1_1_U511                                             |hls_dummy_mul_8s_8s_14_1_1_2741                                                                                                                                        |     16|
|1104  |    mul_8s_8s_14_1_1_U512                                             |hls_dummy_mul_8s_8s_14_1_1_2742                                                                                                                                        |     22|
|1105  |    mul_8s_8s_14_1_1_U513                                             |hls_dummy_mul_8s_8s_14_1_1_2743                                                                                                                                        |     90|
|1106  |    mul_8s_8s_14_1_1_U514                                             |hls_dummy_mul_8s_8s_14_1_1_2744                                                                                                                                        |     21|
|1107  |    mul_8s_8s_14_1_1_U515                                             |hls_dummy_mul_8s_8s_14_1_1_2745                                                                                                                                        |     18|
|1108  |    mul_8s_8s_14_1_1_U516                                             |hls_dummy_mul_8s_8s_14_1_1_2746                                                                                                                                        |     22|
|1109  |    mul_8s_8s_14_1_1_U517                                             |hls_dummy_mul_8s_8s_14_1_1_2747                                                                                                                                        |     29|
|1110  |    mul_8s_8s_14_1_1_U518                                             |hls_dummy_mul_8s_8s_14_1_1_2748                                                                                                                                        |     18|
|1111  |    mul_8s_8s_14_1_1_U519                                             |hls_dummy_mul_8s_8s_14_1_1_2749                                                                                                                                        |     17|
|1112  |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_2750                                                                                                                                        |     25|
|1113  |    mul_8s_8s_14_1_1_U520                                             |hls_dummy_mul_8s_8s_14_1_1_2751                                                                                                                                        |     35|
|1114  |    mul_8s_8s_14_1_1_U521                                             |hls_dummy_mul_8s_8s_14_1_1_2752                                                                                                                                        |     20|
|1115  |    mul_8s_8s_14_1_1_U522                                             |hls_dummy_mul_8s_8s_14_1_1_2753                                                                                                                                        |     17|
|1116  |    mul_8s_8s_14_1_1_U523                                             |hls_dummy_mul_8s_8s_14_1_1_2754                                                                                                                                        |     27|
|1117  |    mul_8s_8s_14_1_1_U524                                             |hls_dummy_mul_8s_8s_14_1_1_2755                                                                                                                                        |     31|
|1118  |    mul_8s_8s_14_1_1_U525                                             |hls_dummy_mul_8s_8s_14_1_1_2756                                                                                                                                        |     18|
|1119  |    mul_8s_8s_14_1_1_U526                                             |hls_dummy_mul_8s_8s_14_1_1_2757                                                                                                                                        |     28|
|1120  |    mul_8s_8s_14_1_1_U527                                             |hls_dummy_mul_8s_8s_14_1_1_2758                                                                                                                                        |     19|
|1121  |    mul_8s_8s_14_1_1_U528                                             |hls_dummy_mul_8s_8s_14_1_1_2759                                                                                                                                        |     16|
|1122  |    mul_8s_8s_14_1_1_U529                                             |hls_dummy_mul_8s_8s_14_1_1_2760                                                                                                                                        |     26|
|1123  |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_2761                                                                                                                                        |     17|
|1124  |    mul_8s_8s_14_1_1_U530                                             |hls_dummy_mul_8s_8s_14_1_1_2762                                                                                                                                        |     26|
|1125  |    mul_8s_8s_14_1_1_U531                                             |hls_dummy_mul_8s_8s_14_1_1_2763                                                                                                                                        |     21|
|1126  |    mul_8s_8s_14_1_1_U532                                             |hls_dummy_mul_8s_8s_14_1_1_2764                                                                                                                                        |     26|
|1127  |    mul_8s_8s_14_1_1_U533                                             |hls_dummy_mul_8s_8s_14_1_1_2765                                                                                                                                        |     17|
|1128  |    mul_8s_8s_14_1_1_U534                                             |hls_dummy_mul_8s_8s_14_1_1_2766                                                                                                                                        |     21|
|1129  |    mul_8s_8s_14_1_1_U535                                             |hls_dummy_mul_8s_8s_14_1_1_2767                                                                                                                                        |     19|
|1130  |    mul_8s_8s_14_1_1_U536                                             |hls_dummy_mul_8s_8s_14_1_1_2768                                                                                                                                        |     17|
|1131  |    mul_8s_8s_14_1_1_U537                                             |hls_dummy_mul_8s_8s_14_1_1_2769                                                                                                                                        |     17|
|1132  |    mul_8s_8s_14_1_1_U538                                             |hls_dummy_mul_8s_8s_14_1_1_2770                                                                                                                                        |     20|
|1133  |    mul_8s_8s_14_1_1_U539                                             |hls_dummy_mul_8s_8s_14_1_1_2771                                                                                                                                        |     22|
|1134  |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_2772                                                                                                                                        |     16|
|1135  |    mul_8s_8s_14_1_1_U540                                             |hls_dummy_mul_8s_8s_14_1_1_2773                                                                                                                                        |     18|
|1136  |    mul_8s_8s_14_1_1_U541                                             |hls_dummy_mul_8s_8s_14_1_1_2774                                                                                                                                        |     29|
|1137  |    mul_8s_8s_14_1_1_U542                                             |hls_dummy_mul_8s_8s_14_1_1_2775                                                                                                                                        |     17|
|1138  |    mul_8s_8s_14_1_1_U543                                             |hls_dummy_mul_8s_8s_14_1_1_2776                                                                                                                                        |     28|
|1139  |    mul_8s_8s_14_1_1_U544                                             |hls_dummy_mul_8s_8s_14_1_1_2777                                                                                                                                        |     21|
|1140  |    mul_8s_8s_14_1_1_U545                                             |hls_dummy_mul_8s_8s_14_1_1_2778                                                                                                                                        |     35|
|1141  |    mul_8s_8s_14_1_1_U546                                             |hls_dummy_mul_8s_8s_14_1_1_2779                                                                                                                                        |     60|
|1142  |    mul_8s_8s_14_1_1_U548                                             |hls_dummy_mul_8s_8s_14_1_1_2780                                                                                                                                        |     21|
|1143  |    mul_8s_8s_14_1_1_U549                                             |hls_dummy_mul_8s_8s_14_1_1_2781                                                                                                                                        |     16|
|1144  |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_2782                                                                                                                                        |     22|
|1145  |    mul_8s_8s_14_1_1_U550                                             |hls_dummy_mul_8s_8s_14_1_1_2783                                                                                                                                        |     25|
|1146  |    mul_8s_8s_14_1_1_U551                                             |hls_dummy_mul_8s_8s_14_1_1_2784                                                                                                                                        |     20|
|1147  |    mul_8s_8s_14_1_1_U552                                             |hls_dummy_mul_8s_8s_14_1_1_2785                                                                                                                                        |     16|
|1148  |    mul_8s_8s_14_1_1_U553                                             |hls_dummy_mul_8s_8s_14_1_1_2786                                                                                                                                        |     33|
|1149  |    mul_8s_8s_14_1_1_U554                                             |hls_dummy_mul_8s_8s_14_1_1_2787                                                                                                                                        |     17|
|1150  |    mul_8s_8s_14_1_1_U555                                             |hls_dummy_mul_8s_8s_14_1_1_2788                                                                                                                                        |     21|
|1151  |    mul_8s_8s_14_1_1_U556                                             |hls_dummy_mul_8s_8s_14_1_1_2789                                                                                                                                        |     29|
|1152  |    mul_8s_8s_14_1_1_U557                                             |hls_dummy_mul_8s_8s_14_1_1_2790                                                                                                                                        |     17|
|1153  |    mul_8s_8s_14_1_1_U558                                             |hls_dummy_mul_8s_8s_14_1_1_2791                                                                                                                                        |     25|
|1154  |    mul_8s_8s_14_1_1_U559                                             |hls_dummy_mul_8s_8s_14_1_1_2792                                                                                                                                        |     16|
|1155  |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_2793                                                                                                                                        |     16|
|1156  |    mul_8s_8s_14_1_1_U560                                             |hls_dummy_mul_8s_8s_14_1_1_2794                                                                                                                                        |     20|
|1157  |    mul_8s_8s_14_1_1_U561                                             |hls_dummy_mul_8s_8s_14_1_1_2795                                                                                                                                        |     87|
|1158  |    mul_8s_8s_14_1_1_U562                                             |hls_dummy_mul_8s_8s_14_1_1_2796                                                                                                                                        |     34|
|1159  |    mul_8s_8s_14_1_1_U563                                             |hls_dummy_mul_8s_8s_14_1_1_2797                                                                                                                                        |     25|
|1160  |    mul_8s_8s_14_1_1_U564                                             |hls_dummy_mul_8s_8s_14_1_1_2798                                                                                                                                        |     22|
|1161  |    mul_8s_8s_14_1_1_U565                                             |hls_dummy_mul_8s_8s_14_1_1_2799                                                                                                                                        |     22|
|1162  |    mul_8s_8s_14_1_1_U566                                             |hls_dummy_mul_8s_8s_14_1_1_2800                                                                                                                                        |     18|
|1163  |    mul_8s_8s_14_1_1_U567                                             |hls_dummy_mul_8s_8s_14_1_1_2801                                                                                                                                        |     17|
|1164  |    mul_8s_8s_14_1_1_U568                                             |hls_dummy_mul_8s_8s_14_1_1_2802                                                                                                                                        |     35|
|1165  |    mul_8s_8s_14_1_1_U569                                             |hls_dummy_mul_8s_8s_14_1_1_2803                                                                                                                                        |     20|
|1166  |    mul_8s_8s_14_1_1_U570                                             |hls_dummy_mul_8s_8s_14_1_1_2804                                                                                                                                        |     17|
|1167  |    mul_8s_8s_14_1_1_U571                                             |hls_dummy_mul_8s_8s_14_1_1_2805                                                                                                                                        |     27|
|1168  |    mul_8s_8s_14_1_1_U572                                             |hls_dummy_mul_8s_8s_14_1_1_2806                                                                                                                                        |     30|
|1169  |    mul_8s_8s_14_1_1_U573                                             |hls_dummy_mul_8s_8s_14_1_1_2807                                                                                                                                        |     16|
|1170  |    mul_8s_8s_14_1_1_U574                                             |hls_dummy_mul_8s_8s_14_1_1_2808                                                                                                                                        |     28|
|1171  |    mul_8s_8s_14_1_1_U575                                             |hls_dummy_mul_8s_8s_14_1_1_2809                                                                                                                                        |     22|
|1172  |    mul_8s_8s_14_1_1_U576                                             |hls_dummy_mul_8s_8s_14_1_1_2810                                                                                                                                        |     16|
|1173  |    mul_8s_8s_14_1_1_U577                                             |hls_dummy_mul_8s_8s_14_1_1_2811                                                                                                                                        |     25|
|1174  |    mul_8s_8s_14_1_1_U578                                             |hls_dummy_mul_8s_8s_14_1_1_2812                                                                                                                                        |     17|
|1175  |    mul_8s_8s_14_1_1_U579                                             |hls_dummy_mul_8s_8s_14_1_1_2813                                                                                                                                        |     16|
|1176  |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_2814                                                                                                                                        |     19|
|1177  |    mul_8s_8s_14_1_1_U580                                             |hls_dummy_mul_8s_8s_14_1_1_2815                                                                                                                                        |     27|
|1178  |    mul_8s_8s_14_1_1_U581                                             |hls_dummy_mul_8s_8s_14_1_1_2816                                                                                                                                        |     17|
|1179  |    mul_8s_8s_14_1_1_U582                                             |hls_dummy_mul_8s_8s_14_1_1_2817                                                                                                                                        |     22|
|1180  |    mul_8s_8s_14_1_1_U583                                             |hls_dummy_mul_8s_8s_14_1_1_2818                                                                                                                                        |     19|
|1181  |    mul_8s_8s_14_1_1_U584                                             |hls_dummy_mul_8s_8s_14_1_1_2819                                                                                                                                        |     16|
|1182  |    mul_8s_8s_14_1_1_U585                                             |hls_dummy_mul_8s_8s_14_1_1_2820                                                                                                                                        |     21|
|1183  |    mul_8s_8s_14_1_1_U586                                             |hls_dummy_mul_8s_8s_14_1_1_2821                                                                                                                                        |     17|
|1184  |    mul_8s_8s_14_1_1_U587                                             |hls_dummy_mul_8s_8s_14_1_1_2822                                                                                                                                        |     22|
|1185  |    mul_8s_8s_14_1_1_U588                                             |hls_dummy_mul_8s_8s_14_1_1_2823                                                                                                                                        |     22|
|1186  |    mul_8s_8s_14_1_1_U589                                             |hls_dummy_mul_8s_8s_14_1_1_2824                                                                                                                                        |     25|
|1187  |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_2825                                                                                                                                        |     16|
|1188  |    mul_8s_8s_14_1_1_U590                                             |hls_dummy_mul_8s_8s_14_1_1_2826                                                                                                                                        |     17|
|1189  |    mul_8s_8s_14_1_1_U591                                             |hls_dummy_mul_8s_8s_14_1_1_2827                                                                                                                                        |     28|
|1190  |    mul_8s_8s_14_1_1_U592                                             |hls_dummy_mul_8s_8s_14_1_1_2828                                                                                                                                        |     23|
|1191  |    mul_8s_8s_14_1_1_U593                                             |hls_dummy_mul_8s_8s_14_1_1_2829                                                                                                                                        |     27|
|1192  |    mul_8s_8s_14_1_1_U594                                             |hls_dummy_mul_8s_8s_14_1_1_2830                                                                                                                                        |     57|
|1193  |    mul_8s_8s_14_1_1_U595                                             |hls_dummy_mul_8s_8s_14_1_1_2831                                                                                                                                        |     23|
|1194  |    mul_8s_8s_14_1_1_U597                                             |hls_dummy_mul_8s_8s_14_1_1_2832                                                                                                                                        |     16|
|1195  |    mul_8s_8s_14_1_1_U598                                             |hls_dummy_mul_8s_8s_14_1_1_2833                                                                                                                                        |     25|
|1196  |    mul_8s_8s_14_1_1_U599                                             |hls_dummy_mul_8s_8s_14_1_1_2834                                                                                                                                        |     22|
|1197  |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_2835                                                                                                                                        |     16|
|1198  |    mul_8s_8s_14_1_1_U600                                             |hls_dummy_mul_8s_8s_14_1_1_2836                                                                                                                                        |     22|
|1199  |    mul_8s_8s_14_1_1_U601                                             |hls_dummy_mul_8s_8s_14_1_1_2837                                                                                                                                        |     29|
|1200  |    mul_8s_8s_14_1_1_U602                                             |hls_dummy_mul_8s_8s_14_1_1_2838                                                                                                                                        |     17|
|1201  |    mul_8s_8s_14_1_1_U603                                             |hls_dummy_mul_8s_8s_14_1_1_2839                                                                                                                                        |     16|
|1202  |    mul_8s_8s_14_1_1_U604                                             |hls_dummy_mul_8s_8s_14_1_1_2840                                                                                                                                        |     33|
|1203  |    mul_8s_8s_14_1_1_U605                                             |hls_dummy_mul_8s_8s_14_1_1_2841                                                                                                                                        |     17|
|1204  |    mul_8s_8s_14_1_1_U606                                             |hls_dummy_mul_8s_8s_14_1_1_2842                                                                                                                                        |     25|
|1205  |    mul_8s_8s_14_1_1_U607                                             |hls_dummy_mul_8s_8s_14_1_1_2843                                                                                                                                        |     16|
|1206  |    mul_8s_8s_14_1_1_U608                                             |hls_dummy_mul_8s_8s_14_1_1_2844                                                                                                                                        |     20|
|1207  |    mul_8s_8s_14_1_1_U609                                             |hls_dummy_mul_8s_8s_14_1_1_2845                                                                                                                                        |     92|
|1208  |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_2846                                                                                                                                        |     33|
|1209  |    mul_8s_8s_14_1_1_U610                                             |hls_dummy_mul_8s_8s_14_1_1_2847                                                                                                                                        |     34|
|1210  |    mul_8s_8s_14_1_1_U611                                             |hls_dummy_mul_8s_8s_14_1_1_2848                                                                                                                                        |     18|
|1211  |    mul_8s_8s_14_1_1_U612                                             |hls_dummy_mul_8s_8s_14_1_1_2849                                                                                                                                        |     17|
|1212  |    mul_8s_8s_14_1_1_U613                                             |hls_dummy_mul_8s_8s_14_1_1_2850                                                                                                                                        |     35|
|1213  |    mul_8s_8s_14_1_1_U614                                             |hls_dummy_mul_8s_8s_14_1_1_2851                                                                                                                                        |     25|
|1214  |    mul_8s_8s_14_1_1_U615                                             |hls_dummy_mul_8s_8s_14_1_1_2852                                                                                                                                        |     28|
|1215  |    mul_8s_8s_14_1_1_U616                                             |hls_dummy_mul_8s_8s_14_1_1_2853                                                                                                                                        |     17|
|1216  |    mul_8s_8s_14_1_1_U617                                             |hls_dummy_mul_8s_8s_14_1_1_2854                                                                                                                                        |     30|
|1217  |    mul_8s_8s_14_1_1_U618                                             |hls_dummy_mul_8s_8s_14_1_1_2855                                                                                                                                        |     17|
|1218  |    mul_8s_8s_14_1_1_U619                                             |hls_dummy_mul_8s_8s_14_1_1_2856                                                                                                                                        |     17|
|1219  |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_2857                                                                                                                                        |     17|
|1220  |    mul_8s_8s_14_1_1_U620                                             |hls_dummy_mul_8s_8s_14_1_1_2858                                                                                                                                        |     31|
|1221  |    mul_8s_8s_14_1_1_U621                                             |hls_dummy_mul_8s_8s_14_1_1_2859                                                                                                                                        |     17|
|1222  |    mul_8s_8s_14_1_1_U622                                             |hls_dummy_mul_8s_8s_14_1_1_2860                                                                                                                                        |     33|
|1223  |    mul_8s_8s_14_1_1_U623                                             |hls_dummy_mul_8s_8s_14_1_1_2861                                                                                                                                        |     23|
|1224  |    mul_8s_8s_14_1_1_U624                                             |hls_dummy_mul_8s_8s_14_1_1_2862                                                                                                                                        |     16|
|1225  |    mul_8s_8s_14_1_1_U625                                             |hls_dummy_mul_8s_8s_14_1_1_2863                                                                                                                                        |     22|
|1226  |    mul_8s_8s_14_1_1_U626                                             |hls_dummy_mul_8s_8s_14_1_1_2864                                                                                                                                        |     17|
|1227  |    mul_8s_8s_14_1_1_U627                                             |hls_dummy_mul_8s_8s_14_1_1_2865                                                                                                                                        |     16|
|1228  |    mul_8s_8s_14_1_1_U628                                             |hls_dummy_mul_8s_8s_14_1_1_2866                                                                                                                                        |     25|
|1229  |    mul_8s_8s_14_1_1_U629                                             |hls_dummy_mul_8s_8s_14_1_1_2867                                                                                                                                        |     17|
|1230  |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_2868                                                                                                                                        |     16|
|1231  |    mul_8s_8s_14_1_1_U630                                             |hls_dummy_mul_8s_8s_14_1_1_2869                                                                                                                                        |     16|
|1232  |    mul_8s_8s_14_1_1_U631                                             |hls_dummy_mul_8s_8s_14_1_1_2870                                                                                                                                        |     22|
|1233  |    mul_8s_8s_14_1_1_U632                                             |hls_dummy_mul_8s_8s_14_1_1_2871                                                                                                                                        |     16|
|1234  |    mul_8s_8s_14_1_1_U633                                             |hls_dummy_mul_8s_8s_14_1_1_2872                                                                                                                                        |     21|
|1235  |    mul_8s_8s_14_1_1_U634                                             |hls_dummy_mul_8s_8s_14_1_1_2873                                                                                                                                        |     17|
|1236  |    mul_8s_8s_14_1_1_U635                                             |hls_dummy_mul_8s_8s_14_1_1_2874                                                                                                                                        |     17|
|1237  |    mul_8s_8s_14_1_1_U636                                             |hls_dummy_mul_8s_8s_14_1_1_2875                                                                                                                                        |     35|
|1238  |    mul_8s_8s_14_1_1_U637                                             |hls_dummy_mul_8s_8s_14_1_1_2876                                                                                                                                        |     18|
|1239  |    mul_8s_8s_14_1_1_U638                                             |hls_dummy_mul_8s_8s_14_1_1_2877                                                                                                                                        |     17|
|1240  |    mul_8s_8s_14_1_1_U639                                             |hls_dummy_mul_8s_8s_14_1_1_2878                                                                                                                                        |     28|
|1241  |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_2879                                                                                                                                        |     25|
|1242  |    mul_8s_8s_14_1_1_U640                                             |hls_dummy_mul_8s_8s_14_1_1_2880                                                                                                                                        |     23|
|1243  |    mul_8s_8s_14_1_1_U641                                             |hls_dummy_mul_8s_8s_14_1_1_2881                                                                                                                                        |     27|
|1244  |    mul_8s_8s_14_1_1_U642                                             |hls_dummy_mul_8s_8s_14_1_1_2882                                                                                                                                        |     57|
|1245  |    mul_8s_8s_14_1_1_U643                                             |hls_dummy_mul_8s_8s_14_1_1_2883                                                                                                                                        |     23|
|1246  |    mul_8s_8s_14_1_1_U644                                             |hls_dummy_mul_8s_8s_14_1_1_2884                                                                                                                                        |     17|
|1247  |    mul_8s_8s_14_1_1_U646                                             |hls_dummy_mul_8s_8s_14_1_1_2885                                                                                                                                        |     25|
|1248  |    mul_8s_8s_14_1_1_U647                                             |hls_dummy_mul_8s_8s_14_1_1_2886                                                                                                                                        |     22|
|1249  |    mul_8s_8s_14_1_1_U648                                             |hls_dummy_mul_8s_8s_14_1_1_2887                                                                                                                                        |     22|
|1250  |    mul_8s_8s_14_1_1_U649                                             |hls_dummy_mul_8s_8s_14_1_1_2888                                                                                                                                        |     28|
|1251  |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_2889                                                                                                                                        |     22|
|1252  |    mul_8s_8s_14_1_1_U650                                             |hls_dummy_mul_8s_8s_14_1_1_2890                                                                                                                                        |     17|
|1253  |    mul_8s_8s_14_1_1_U651                                             |hls_dummy_mul_8s_8s_14_1_1_2891                                                                                                                                        |     16|
|1254  |    mul_8s_8s_14_1_1_U652                                             |hls_dummy_mul_8s_8s_14_1_1_2892                                                                                                                                        |     33|
|1255  |    mul_8s_8s_14_1_1_U653                                             |hls_dummy_mul_8s_8s_14_1_1_2893                                                                                                                                        |     17|
|1256  |    mul_8s_8s_14_1_1_U654                                             |hls_dummy_mul_8s_8s_14_1_1_2894                                                                                                                                        |     25|
|1257  |    mul_8s_8s_14_1_1_U655                                             |hls_dummy_mul_8s_8s_14_1_1_2895                                                                                                                                        |     16|
|1258  |    mul_8s_8s_14_1_1_U656                                             |hls_dummy_mul_8s_8s_14_1_1_2896                                                                                                                                        |     22|
|1259  |    mul_8s_8s_14_1_1_U657                                             |hls_dummy_mul_8s_8s_14_1_1_2897                                                                                                                                        |     92|
|1260  |    mul_8s_8s_14_1_1_U658                                             |hls_dummy_mul_8s_8s_14_1_1_2898                                                                                                                                        |     35|
|1261  |    mul_8s_8s_14_1_1_U659                                             |hls_dummy_mul_8s_8s_14_1_1_2899                                                                                                                                        |     18|
|1262  |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_2900                                                                                                                                        |     26|
|1263  |    mul_8s_8s_14_1_1_U660                                             |hls_dummy_mul_8s_8s_14_1_1_2901                                                                                                                                        |     17|
|1264  |    mul_8s_8s_14_1_1_U661                                             |hls_dummy_mul_8s_8s_14_1_1_2902                                                                                                                                        |     35|
|1265  |    mul_8s_8s_14_1_1_U662                                             |hls_dummy_mul_8s_8s_14_1_1_2903                                                                                                                                        |     18|
|1266  |    mul_8s_8s_14_1_1_U663                                             |hls_dummy_mul_8s_8s_14_1_1_2904                                                                                                                                        |     17|
|1267  |    mul_8s_8s_14_1_1_U664                                             |hls_dummy_mul_8s_8s_14_1_1_2905                                                                                                                                        |     35|
|1268  |    mul_8s_8s_14_1_1_U665                                             |hls_dummy_mul_8s_8s_14_1_1_2906                                                                                                                                        |     21|
|1269  |    mul_8s_8s_14_1_1_U666                                             |hls_dummy_mul_8s_8s_14_1_1_2907                                                                                                                                        |     17|
|1270  |    mul_8s_8s_14_1_1_U667                                             |hls_dummy_mul_8s_8s_14_1_1_2908                                                                                                                                        |     28|
|1271  |    mul_8s_8s_14_1_1_U668                                             |hls_dummy_mul_8s_8s_14_1_1_2909                                                                                                                                        |     29|
|1272  |    mul_8s_8s_14_1_1_U669                                             |hls_dummy_mul_8s_8s_14_1_1_2910                                                                                                                                        |     18|
|1273  |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_2911                                                                                                                                        |     72|
|1274  |    mul_8s_8s_14_1_1_U670                                             |hls_dummy_mul_8s_8s_14_1_1_2912                                                                                                                                        |     35|
|1275  |    mul_8s_8s_14_1_1_U671                                             |hls_dummy_mul_8s_8s_14_1_1_2913                                                                                                                                        |     22|
|1276  |    mul_8s_8s_14_1_1_U672                                             |hls_dummy_mul_8s_8s_14_1_1_2914                                                                                                                                        |     16|
|1277  |    mul_8s_8s_14_1_1_U673                                             |hls_dummy_mul_8s_8s_14_1_1_2915                                                                                                                                        |     25|
|1278  |    mul_8s_8s_14_1_1_U674                                             |hls_dummy_mul_8s_8s_14_1_1_2916                                                                                                                                        |     16|
|1279  |    mul_8s_8s_14_1_1_U675                                             |hls_dummy_mul_8s_8s_14_1_1_2917                                                                                                                                        |     16|
|1280  |    mul_8s_8s_14_1_1_U676                                             |hls_dummy_mul_8s_8s_14_1_1_2918                                                                                                                                        |     25|
|1281  |    mul_8s_8s_14_1_1_U677                                             |hls_dummy_mul_8s_8s_14_1_1_2919                                                                                                                                        |     16|
|1282  |    mul_8s_8s_14_1_1_U678                                             |hls_dummy_mul_8s_8s_14_1_1_2920                                                                                                                                        |     16|
|1283  |    mul_8s_8s_14_1_1_U679                                             |hls_dummy_mul_8s_8s_14_1_1_2921                                                                                                                                        |     22|
|1284  |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_2922                                                                                                                                        |     22|
|1285  |    mul_8s_8s_14_1_1_U680                                             |hls_dummy_mul_8s_8s_14_1_1_2923                                                                                                                                        |     16|
|1286  |    mul_8s_8s_14_1_1_U681                                             |hls_dummy_mul_8s_8s_14_1_1_2924                                                                                                                                        |     31|
|1287  |    mul_8s_8s_14_1_1_U682                                             |hls_dummy_mul_8s_8s_14_1_1_2925                                                                                                                                        |     17|
|1288  |    mul_8s_8s_14_1_1_U683                                             |hls_dummy_mul_8s_8s_14_1_1_2926                                                                                                                                        |     17|
|1289  |    mul_8s_8s_14_1_1_U684                                             |hls_dummy_mul_8s_8s_14_1_1_2927                                                                                                                                        |     35|
|1290  |    mul_8s_8s_14_1_1_U685                                             |hls_dummy_mul_8s_8s_14_1_1_2928                                                                                                                                        |     18|
|1291  |    mul_8s_8s_14_1_1_U686                                             |hls_dummy_mul_8s_8s_14_1_1_2929                                                                                                                                        |     17|
|1292  |    mul_8s_8s_14_1_1_U687                                             |hls_dummy_mul_8s_8s_14_1_1_2930                                                                                                                                        |     28|
|1293  |    mul_8s_8s_14_1_1_U688                                             |hls_dummy_mul_8s_8s_14_1_1_2931                                                                                                                                        |     23|
|1294  |    mul_8s_8s_14_1_1_U689                                             |hls_dummy_mul_8s_8s_14_1_1_2932                                                                                                                                        |     27|
|1295  |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_2933                                                                                                                                        |     16|
|1296  |    mul_8s_8s_14_1_1_U690                                             |hls_dummy_mul_8s_8s_14_1_1_2934                                                                                                                                        |     57|
|1297  |    mul_8s_8s_14_1_1_U691                                             |hls_dummy_mul_8s_8s_14_1_1_2935                                                                                                                                        |     23|
|1298  |    mul_8s_8s_14_1_1_U692                                             |hls_dummy_mul_8s_8s_14_1_1_2936                                                                                                                                        |     17|
|1299  |    mul_8s_8s_14_1_1_U693                                             |hls_dummy_mul_8s_8s_14_1_1_2937                                                                                                                                        |     27|
|1300  |    mul_8s_8s_14_1_1_U695                                             |hls_dummy_mul_8s_8s_14_1_1_2938                                                                                                                                        |     22|
|1301  |    mul_8s_8s_14_1_1_U696                                             |hls_dummy_mul_8s_8s_14_1_1_2939                                                                                                                                        |     16|
|1302  |    mul_8s_8s_14_1_1_U697                                             |hls_dummy_mul_8s_8s_14_1_1_2940                                                                                                                                        |     33|
|1303  |    mul_8s_8s_14_1_1_U698                                             |hls_dummy_mul_8s_8s_14_1_1_2941                                                                                                                                        |     17|
|1304  |    mul_8s_8s_14_1_1_U699                                             |hls_dummy_mul_8s_8s_14_1_1_2942                                                                                                                                        |     16|
|1305  |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_2943                                                                                                                                        |     25|
|1306  |    mul_8s_8s_14_1_1_U700                                             |hls_dummy_mul_8s_8s_14_1_1_2944                                                                                                                                        |     33|
|1307  |    mul_8s_8s_14_1_1_U701                                             |hls_dummy_mul_8s_8s_14_1_1_2945                                                                                                                                        |     17|
|1308  |    mul_8s_8s_14_1_1_U702                                             |hls_dummy_mul_8s_8s_14_1_1_2946                                                                                                                                        |     25|
|1309  |    mul_8s_8s_14_1_1_U703                                             |hls_dummy_mul_8s_8s_14_1_1_2947                                                                                                                                        |     16|
|1310  |    mul_8s_8s_14_1_1_U704                                             |hls_dummy_mul_8s_8s_14_1_1_2948                                                                                                                                        |     22|
|1311  |    mul_8s_8s_14_1_1_U705                                             |hls_dummy_mul_8s_8s_14_1_1_2949                                                                                                                                        |     92|
|1312  |    mul_8s_8s_14_1_1_U706                                             |hls_dummy_mul_8s_8s_14_1_1_2950                                                                                                                                        |     34|
|1313  |    mul_8s_8s_14_1_1_U707                                             |hls_dummy_mul_8s_8s_14_1_1_2951                                                                                                                                        |     18|
|1314  |    mul_8s_8s_14_1_1_U708                                             |hls_dummy_mul_8s_8s_14_1_1_2952                                                                                                                                        |     17|
|1315  |    mul_8s_8s_14_1_1_U709                                             |hls_dummy_mul_8s_8s_14_1_1_2953                                                                                                                                        |     35|
|1316  |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_2954                                                                                                                                        |     22|
|1317  |    mul_8s_8s_14_1_1_U710                                             |hls_dummy_mul_8s_8s_14_1_1_2955                                                                                                                                        |     18|
|1318  |    mul_8s_8s_14_1_1_U711                                             |hls_dummy_mul_8s_8s_14_1_1_2956                                                                                                                                        |     17|
|1319  |    mul_8s_8s_14_1_1_U712                                             |hls_dummy_mul_8s_8s_14_1_1_2957                                                                                                                                        |     35|
|1320  |    mul_8s_8s_14_1_1_U713                                             |hls_dummy_mul_8s_8s_14_1_1_2958                                                                                                                                        |     23|
|1321  |    mul_8s_8s_14_1_1_U714                                             |hls_dummy_mul_8s_8s_14_1_1_2959                                                                                                                                        |     17|
|1322  |    mul_8s_8s_14_1_1_U715                                             |hls_dummy_mul_8s_8s_14_1_1_2960                                                                                                                                        |     28|
|1323  |    mul_8s_8s_14_1_1_U716                                             |hls_dummy_mul_8s_8s_14_1_1_2961                                                                                                                                        |     31|
|1324  |    mul_8s_8s_14_1_1_U717                                             |hls_dummy_mul_8s_8s_14_1_1_2962                                                                                                                                        |     17|
|1325  |    mul_8s_8s_14_1_1_U718                                             |hls_dummy_mul_8s_8s_14_1_1_2963                                                                                                                                        |     29|
|1326  |    mul_8s_8s_14_1_1_U719                                             |hls_dummy_mul_8s_8s_14_1_1_2964                                                                                                                                        |     23|
|1327  |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_2965                                                                                                                                        |     16|
|1328  |    mul_8s_8s_14_1_1_U720                                             |hls_dummy_mul_8s_8s_14_1_1_2966                                                                                                                                        |     16|
|1329  |    mul_8s_8s_14_1_1_U721                                             |hls_dummy_mul_8s_8s_14_1_1_2967                                                                                                                                        |     26|
|1330  |    mul_8s_8s_14_1_1_U722                                             |hls_dummy_mul_8s_8s_14_1_1_2968                                                                                                                                        |     17|
|1331  |    mul_8s_8s_14_1_1_U723                                             |hls_dummy_mul_8s_8s_14_1_1_2969                                                                                                                                        |     16|
|1332  |    mul_8s_8s_14_1_1_U724                                             |hls_dummy_mul_8s_8s_14_1_1_2970                                                                                                                                        |     25|
|1333  |    mul_8s_8s_14_1_1_U725                                             |hls_dummy_mul_8s_8s_14_1_1_2971                                                                                                                                        |     17|
|1334  |    mul_8s_8s_14_1_1_U726                                             |hls_dummy_mul_8s_8s_14_1_1_2972                                                                                                                                        |     21|
|1335  |    mul_8s_8s_14_1_1_U727                                             |hls_dummy_mul_8s_8s_14_1_1_2973                                                                                                                                        |     22|
|1336  |    mul_8s_8s_14_1_1_U728                                             |hls_dummy_mul_8s_8s_14_1_1_2974                                                                                                                                        |     16|
|1337  |    mul_8s_8s_14_1_1_U729                                             |hls_dummy_mul_8s_8s_14_1_1_2975                                                                                                                                        |     21|
|1338  |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_2976                                                                                                                                        |     33|
|1339  |    mul_8s_8s_14_1_1_U730                                             |hls_dummy_mul_8s_8s_14_1_1_2977                                                                                                                                        |     17|
|1340  |    mul_8s_8s_14_1_1_U731                                             |hls_dummy_mul_8s_8s_14_1_1_2978                                                                                                                                        |     17|
|1341  |    mul_8s_8s_14_1_1_U732                                             |hls_dummy_mul_8s_8s_14_1_1_2979                                                                                                                                        |     35|
|1342  |    mul_8s_8s_14_1_1_U733                                             |hls_dummy_mul_8s_8s_14_1_1_2980                                                                                                                                        |     18|
|1343  |    mul_8s_8s_14_1_1_U734                                             |hls_dummy_mul_8s_8s_14_1_1_2981                                                                                                                                        |     17|
|1344  |    mul_8s_8s_14_1_1_U735                                             |hls_dummy_mul_8s_8s_14_1_1_2982                                                                                                                                        |     28|
|1345  |    mul_8s_8s_14_1_1_U736                                             |hls_dummy_mul_8s_8s_14_1_1_2983                                                                                                                                        |     23|
|1346  |    mul_8s_8s_14_1_1_U737                                             |hls_dummy_mul_8s_8s_14_1_1_2984                                                                                                                                        |     27|
|1347  |    mul_8s_8s_14_1_1_U738                                             |hls_dummy_mul_8s_8s_14_1_1_2985                                                                                                                                        |     57|
|1348  |    mul_8s_8s_14_1_1_U739                                             |hls_dummy_mul_8s_8s_14_1_1_2986                                                                                                                                        |     23|
|1349  |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_2987                                                                                                                                        |     17|
|1350  |    mul_8s_8s_14_1_1_U740                                             |hls_dummy_mul_8s_8s_14_1_1_2988                                                                                                                                        |     17|
|1351  |    mul_8s_8s_14_1_1_U741                                             |hls_dummy_mul_8s_8s_14_1_1_2989                                                                                                                                        |     28|
|1352  |    mul_8s_8s_14_1_1_U742                                             |hls_dummy_mul_8s_8s_14_1_1_2990                                                                                                                                        |     23|
|1353  |    mul_8s_8s_14_1_1_U744                                             |hls_dummy_mul_8s_8s_14_1_1_2991                                                                                                                                        |     24|
|1354  |    mul_8s_8s_14_1_1_U745                                             |hls_dummy_mul_8s_8s_14_1_1_2992                                                                                                                                        |     26|
|1355  |    mul_8s_8s_14_1_1_U746                                             |hls_dummy_mul_8s_8s_14_1_1_2993                                                                                                                                        |     16|
|1356  |    mul_8s_8s_14_1_1_U747                                             |hls_dummy_mul_8s_8s_14_1_1_2994                                                                                                                                        |     16|
|1357  |    mul_8s_8s_14_1_1_U748                                             |hls_dummy_mul_8s_8s_14_1_1_2995                                                                                                                                        |     33|
|1358  |    mul_8s_8s_14_1_1_U749                                             |hls_dummy_mul_8s_8s_14_1_1_2996                                                                                                                                        |     17|
|1359  |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_2997                                                                                                                                        |     16|
|1360  |    mul_8s_8s_14_1_1_U750                                             |hls_dummy_mul_8s_8s_14_1_1_2998                                                                                                                                        |     25|
|1361  |    mul_8s_8s_14_1_1_U751                                             |hls_dummy_mul_8s_8s_14_1_1_2999                                                                                                                                        |     16|
|1362  |    mul_8s_8s_14_1_1_U752                                             |hls_dummy_mul_8s_8s_14_1_1_3000                                                                                                                                        |     22|
|1363  |    mul_8s_8s_14_1_1_U753                                             |hls_dummy_mul_8s_8s_14_1_1_3001                                                                                                                                        |     92|
|1364  |    mul_8s_8s_14_1_1_U754                                             |hls_dummy_mul_8s_8s_14_1_1_3002                                                                                                                                        |     29|
|1365  |    mul_8s_8s_14_1_1_U755                                             |hls_dummy_mul_8s_8s_14_1_1_3003                                                                                                                                        |     18|
|1366  |    mul_8s_8s_14_1_1_U756                                             |hls_dummy_mul_8s_8s_14_1_1_3004                                                                                                                                        |     22|
|1367  |    mul_8s_8s_14_1_1_U757                                             |hls_dummy_mul_8s_8s_14_1_1_3005                                                                                                                                        |     29|
|1368  |    mul_8s_8s_14_1_1_U758                                             |hls_dummy_mul_8s_8s_14_1_1_3006                                                                                                                                        |     18|
|1369  |    mul_8s_8s_14_1_1_U759                                             |hls_dummy_mul_8s_8s_14_1_1_3007                                                                                                                                        |     22|
|1370  |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_3008                                                                                                                                        |     33|
|1371  |    mul_8s_8s_14_1_1_U760                                             |hls_dummy_mul_8s_8s_14_1_1_3009                                                                                                                                        |     29|
|1372  |    mul_8s_8s_14_1_1_U761                                             |hls_dummy_mul_8s_8s_14_1_1_3010                                                                                                                                        |     21|
|1373  |    mul_8s_8s_14_1_1_U762                                             |hls_dummy_mul_8s_8s_14_1_1_3011                                                                                                                                        |     17|
|1374  |    mul_8s_8s_14_1_1_U763                                             |hls_dummy_mul_8s_8s_14_1_1_3012                                                                                                                                        |     28|
|1375  |    mul_8s_8s_14_1_1_U764                                             |hls_dummy_mul_8s_8s_14_1_1_3013                                                                                                                                        |     31|
|1376  |    mul_8s_8s_14_1_1_U765                                             |hls_dummy_mul_8s_8s_14_1_1_3014                                                                                                                                        |     17|
|1377  |    mul_8s_8s_14_1_1_U766                                             |hls_dummy_mul_8s_8s_14_1_1_3015                                                                                                                                        |     34|
|1378  |    mul_8s_8s_14_1_1_U767                                             |hls_dummy_mul_8s_8s_14_1_1_3016                                                                                                                                        |     21|
|1379  |    mul_8s_8s_14_1_1_U768                                             |hls_dummy_mul_8s_8s_14_1_1_3017                                                                                                                                        |     17|
|1380  |    mul_8s_8s_14_1_1_U769                                             |hls_dummy_mul_8s_8s_14_1_1_3018                                                                                                                                        |     26|
|1381  |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_3019                                                                                                                                        |     17|
|1382  |    mul_8s_8s_14_1_1_U770                                             |hls_dummy_mul_8s_8s_14_1_1_3020                                                                                                                                        |     18|
|1383  |    mul_8s_8s_14_1_1_U771                                             |hls_dummy_mul_8s_8s_14_1_1_3021                                                                                                                                        |     22|
|1384  |    mul_8s_8s_14_1_1_U772                                             |hls_dummy_mul_8s_8s_14_1_1_3022                                                                                                                                        |     25|
|1385  |    mul_8s_8s_14_1_1_U773                                             |hls_dummy_mul_8s_8s_14_1_1_3023                                                                                                                                        |     17|
|1386  |    mul_8s_8s_14_1_1_U774                                             |hls_dummy_mul_8s_8s_14_1_1_3024                                                                                                                                        |     16|
|1387  |    mul_8s_8s_14_1_1_U775                                             |hls_dummy_mul_8s_8s_14_1_1_3025                                                                                                                                        |     20|
|1388  |    mul_8s_8s_14_1_1_U776                                             |hls_dummy_mul_8s_8s_14_1_1_3026                                                                                                                                        |     16|
|1389  |    mul_8s_8s_14_1_1_U777                                             |hls_dummy_mul_8s_8s_14_1_1_3027                                                                                                                                        |     21|
|1390  |    mul_8s_8s_14_1_1_U778                                             |hls_dummy_mul_8s_8s_14_1_1_3028                                                                                                                                        |     17|
|1391  |    mul_8s_8s_14_1_1_U779                                             |hls_dummy_mul_8s_8s_14_1_1_3029                                                                                                                                        |     17|
|1392  |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_3030                                                                                                                                        |     25|
|1393  |    mul_8s_8s_14_1_1_U780                                             |hls_dummy_mul_8s_8s_14_1_1_3031                                                                                                                                        |     35|
|1394  |    mul_8s_8s_14_1_1_U781                                             |hls_dummy_mul_8s_8s_14_1_1_3032                                                                                                                                        |     18|
|1395  |    mul_8s_8s_14_1_1_U782                                             |hls_dummy_mul_8s_8s_14_1_1_3033                                                                                                                                        |     17|
|1396  |    mul_8s_8s_14_1_1_U783                                             |hls_dummy_mul_8s_8s_14_1_1_3034                                                                                                                                        |     28|
|1397  |    mul_8s_8s_14_1_1_U784                                             |hls_dummy_mul_8s_8s_14_1_1_3035                                                                                                                                        |     21|
|1398  |    mul_8s_8s_14_1_1_U785                                             |hls_dummy_mul_8s_8s_14_1_1_3036                                                                                                                                        |     26|
|1399  |    mul_8s_8s_14_1_1_U786                                             |hls_dummy_mul_8s_8s_14_1_1_3037                                                                                                                                        |     61|
|1400  |    mul_8s_8s_14_1_1_U787                                             |hls_dummy_mul_8s_8s_14_1_1_3038                                                                                                                                        |     30|
|1401  |    mul_8s_8s_14_1_1_U788                                             |hls_dummy_mul_8s_8s_14_1_1_3039                                                                                                                                        |     17|
|1402  |    mul_8s_8s_14_1_1_U789                                             |hls_dummy_mul_8s_8s_14_1_1_3040                                                                                                                                        |     28|
|1403  |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_3041                                                                                                                                        |     16|
|1404  |    mul_8s_8s_14_1_1_U790                                             |hls_dummy_mul_8s_8s_14_1_1_3042                                                                                                                                        |     21|
|1405  |    mul_8s_8s_14_1_1_U791                                             |hls_dummy_mul_8s_8s_14_1_1_3043                                                                                                                                        |     17|
|1406  |    mul_8s_8s_14_1_1_U793                                             |hls_dummy_mul_8s_8s_14_1_1_3044                                                                                                                                        |     33|
|1407  |    mul_8s_8s_14_1_1_U794                                             |hls_dummy_mul_8s_8s_14_1_1_3045                                                                                                                                        |     17|
|1408  |    mul_8s_8s_14_1_1_U795                                             |hls_dummy_mul_8s_8s_14_1_1_3046                                                                                                                                        |     21|
|1409  |    mul_8s_8s_14_1_1_U796                                             |hls_dummy_mul_8s_8s_14_1_1_3047                                                                                                                                        |     30|
|1410  |    mul_8s_8s_14_1_1_U797                                             |hls_dummy_mul_8s_8s_14_1_1_3048                                                                                                                                        |     17|
|1411  |    mul_8s_8s_14_1_1_U798                                             |hls_dummy_mul_8s_8s_14_1_1_3049                                                                                                                                        |     25|
|1412  |    mul_8s_8s_14_1_1_U799                                             |hls_dummy_mul_8s_8s_14_1_1_3050                                                                                                                                        |     16|
|1413  |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_3051                                                                                                                                        |     22|
|1414  |    mul_8s_8s_14_1_1_U800                                             |hls_dummy_mul_8s_8s_14_1_1_3052                                                                                                                                        |     20|
|1415  |    mul_8s_8s_14_1_1_U801                                             |hls_dummy_mul_8s_8s_14_1_1_3053                                                                                                                                        |     87|
|1416  |    mul_8s_8s_14_1_1_U802                                             |hls_dummy_mul_8s_8s_14_1_1_3054                                                                                                                                        |     29|
|1417  |    mul_8s_8s_14_1_1_U803                                             |hls_dummy_mul_8s_8s_14_1_1_3055                                                                                                                                        |     18|
|1418  |    mul_8s_8s_14_1_1_U804                                             |hls_dummy_mul_8s_8s_14_1_1_3056                                                                                                                                        |     17|
|1419  |    mul_8s_8s_14_1_1_U805                                             |hls_dummy_mul_8s_8s_14_1_1_3057                                                                                                                                        |     35|
|1420  |    mul_8s_8s_14_1_1_U806                                             |hls_dummy_mul_8s_8s_14_1_1_3058                                                                                                                                        |     18|
|1421  |    mul_8s_8s_14_1_1_U807                                             |hls_dummy_mul_8s_8s_14_1_1_3059                                                                                                                                        |     17|
|1422  |    mul_8s_8s_14_1_1_U808                                             |hls_dummy_mul_8s_8s_14_1_1_3060                                                                                                                                        |     35|
|1423  |    mul_8s_8s_14_1_1_U809                                             |hls_dummy_mul_8s_8s_14_1_1_3061                                                                                                                                        |     30|
|1424  |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_3062                                                                                                                                        |     88|
|1425  |    mul_8s_8s_14_1_1_U810                                             |hls_dummy_mul_8s_8s_14_1_1_3063                                                                                                                                        |     17|
|1426  |    mul_8s_8s_14_1_1_U811                                             |hls_dummy_mul_8s_8s_14_1_1_3064                                                                                                                                        |     17|
|1427  |    mul_8s_8s_14_1_1_U812                                             |hls_dummy_mul_8s_8s_14_1_1_3065                                                                                                                                        |     31|
|1428  |    mul_8s_8s_14_1_1_U813                                             |hls_dummy_mul_8s_8s_14_1_1_3066                                                                                                                                        |     17|
|1429  |    mul_8s_8s_14_1_1_U814                                             |hls_dummy_mul_8s_8s_14_1_1_3067                                                                                                                                        |     34|
|1430  |    mul_8s_8s_14_1_1_U815                                             |hls_dummy_mul_8s_8s_14_1_1_3068                                                                                                                                        |     30|
|1431  |    mul_8s_8s_14_1_1_U816                                             |hls_dummy_mul_8s_8s_14_1_1_3069                                                                                                                                        |     17|
|1432  |    mul_8s_8s_14_1_1_U817                                             |hls_dummy_mul_8s_8s_14_1_1_3070                                                                                                                                        |     17|
|1433  |    mul_8s_8s_14_1_1_U818                                             |hls_dummy_mul_8s_8s_14_1_1_3071                                                                                                                                        |     18|
|1434  |    mul_8s_8s_14_1_1_U819                                             |hls_dummy_mul_8s_8s_14_1_1_3072                                                                                                                                        |     21|
|1435  |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_3073                                                                                                                                        |     34|
|1436  |    mul_8s_8s_14_1_1_U820                                             |hls_dummy_mul_8s_8s_14_1_1_3074                                                                                                                                        |     16|
|1437  |    mul_8s_8s_14_1_1_U821                                             |hls_dummy_mul_8s_8s_14_1_1_3075                                                                                                                                        |     17|
|1438  |    mul_8s_8s_14_1_1_U822                                             |hls_dummy_mul_8s_8s_14_1_1_3076                                                                                                                                        |     16|
|1439  |    mul_8s_8s_14_1_1_U823                                             |hls_dummy_mul_8s_8s_14_1_1_3077                                                                                                                                        |     29|
|1440  |    mul_8s_8s_14_1_1_U824                                             |hls_dummy_mul_8s_8s_14_1_1_3078                                                                                                                                        |     16|
|1441  |    mul_8s_8s_14_1_1_U825                                             |hls_dummy_mul_8s_8s_14_1_1_3079                                                                                                                                        |     21|
|1442  |    mul_8s_8s_14_1_1_U826                                             |hls_dummy_mul_8s_8s_14_1_1_3080                                                                                                                                        |     17|
|1443  |    mul_8s_8s_14_1_1_U827                                             |hls_dummy_mul_8s_8s_14_1_1_3081                                                                                                                                        |     17|
|1444  |    mul_8s_8s_14_1_1_U828                                             |hls_dummy_mul_8s_8s_14_1_1_3082                                                                                                                                        |     35|
|1445  |    mul_8s_8s_14_1_1_U829                                             |hls_dummy_mul_8s_8s_14_1_1_3083                                                                                                                                        |     18|
|1446  |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_3084                                                                                                                                        |     17|
|1447  |    mul_8s_8s_14_1_1_U830                                             |hls_dummy_mul_8s_8s_14_1_1_3085                                                                                                                                        |     17|
|1448  |    mul_8s_8s_14_1_1_U831                                             |hls_dummy_mul_8s_8s_14_1_1_3086                                                                                                                                        |     28|
|1449  |    mul_8s_8s_14_1_1_U832                                             |hls_dummy_mul_8s_8s_14_1_1_3087                                                                                                                                        |     21|
|1450  |    mul_8s_8s_14_1_1_U833                                             |hls_dummy_mul_8s_8s_14_1_1_3088                                                                                                                                        |     27|
|1451  |    mul_8s_8s_14_1_1_U834                                             |hls_dummy_mul_8s_8s_14_1_1_3089                                                                                                                                        |     57|
|1452  |    mul_8s_8s_14_1_1_U835                                             |hls_dummy_mul_8s_8s_14_1_1_3090                                                                                                                                        |     23|
|1453  |    mul_8s_8s_14_1_1_U836                                             |hls_dummy_mul_8s_8s_14_1_1_3091                                                                                                                                        |     17|
|1454  |    mul_8s_8s_14_1_1_U837                                             |hls_dummy_mul_8s_8s_14_1_1_3092                                                                                                                                        |     28|
|1455  |    mul_8s_8s_14_1_1_U838                                             |hls_dummy_mul_8s_8s_14_1_1_3093                                                                                                                                        |     23|
|1456  |    mul_8s_8s_14_1_1_U839                                             |hls_dummy_mul_8s_8s_14_1_1_3094                                                                                                                                        |     17|
|1457  |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_3095                                                                                                                                        |     16|
|1458  |    mul_8s_8s_14_1_1_U840                                             |hls_dummy_mul_8s_8s_14_1_1_3096                                                                                                                                        |     35|
|1459  |    mul_8s_8s_14_1_1_U842                                             |hls_dummy_mul_8s_8s_14_1_1_3097                                                                                                                                        |     17|
|1460  |    mul_8s_8s_14_1_1_U843                                             |hls_dummy_mul_8s_8s_14_1_1_3098                                                                                                                                        |     16|
|1461  |    mul_8s_8s_14_1_1_U844                                             |hls_dummy_mul_8s_8s_14_1_1_3099                                                                                                                                        |     33|
|1462  |    mul_8s_8s_14_1_1_U845                                             |hls_dummy_mul_8s_8s_14_1_1_3100                                                                                                                                        |     17|
|1463  |    mul_8s_8s_14_1_1_U846                                             |hls_dummy_mul_8s_8s_14_1_1_3101                                                                                                                                        |     25|
|1464  |    mul_8s_8s_14_1_1_U847                                             |hls_dummy_mul_8s_8s_14_1_1_3102                                                                                                                                        |     16|
|1465  |    mul_8s_8s_14_1_1_U848                                             |hls_dummy_mul_8s_8s_14_1_1_3103                                                                                                                                        |     22|
|1466  |    mul_8s_8s_14_1_1_U849                                             |hls_dummy_mul_8s_8s_14_1_1_3104                                                                                                                                        |     92|
|1467  |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_3105                                                                                                                                        |     33|
|1468  |    mul_8s_8s_14_1_1_U850                                             |hls_dummy_mul_8s_8s_14_1_1_3106                                                                                                                                        |     35|
|1469  |    mul_8s_8s_14_1_1_U851                                             |hls_dummy_mul_8s_8s_14_1_1_3107                                                                                                                                        |     18|
|1470  |    mul_8s_8s_14_1_1_U852                                             |hls_dummy_mul_8s_8s_14_1_1_3108                                                                                                                                        |     17|
|1471  |    mul_8s_8s_14_1_1_U853                                             |hls_dummy_mul_8s_8s_14_1_1_3109                                                                                                                                        |     35|
|1472  |    mul_8s_8s_14_1_1_U854                                             |hls_dummy_mul_8s_8s_14_1_1_3110                                                                                                                                        |     20|
|1473  |    mul_8s_8s_14_1_1_U855                                             |hls_dummy_mul_8s_8s_14_1_1_3111                                                                                                                                        |     23|
|1474  |    mul_8s_8s_14_1_1_U856                                             |hls_dummy_mul_8s_8s_14_1_1_3112                                                                                                                                        |     30|
|1475  |    mul_8s_8s_14_1_1_U857                                             |hls_dummy_mul_8s_8s_14_1_1_3113                                                                                                                                        |     30|
|1476  |    mul_8s_8s_14_1_1_U858                                             |hls_dummy_mul_8s_8s_14_1_1_3114                                                                                                                                        |     17|
|1477  |    mul_8s_8s_14_1_1_U859                                             |hls_dummy_mul_8s_8s_14_1_1_3115                                                                                                                                        |     17|
|1478  |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_3116                                                                                                                                        |     17|
|1479  |    mul_8s_8s_14_1_1_U860                                             |hls_dummy_mul_8s_8s_14_1_1_3117                                                                                                                                        |     31|
|1480  |    mul_8s_8s_14_1_1_U861                                             |hls_dummy_mul_8s_8s_14_1_1_3118                                                                                                                                        |     19|
|1481  |    mul_8s_8s_14_1_1_U862                                             |hls_dummy_mul_8s_8s_14_1_1_3119                                                                                                                                        |     35|
|1482  |    mul_8s_8s_14_1_1_U863                                             |hls_dummy_mul_8s_8s_14_1_1_3120                                                                                                                                        |     21|
|1483  |    mul_8s_8s_14_1_1_U864                                             |hls_dummy_mul_8s_8s_14_1_1_3121                                                                                                                                        |     17|
|1484  |    mul_8s_8s_14_1_1_U865                                             |hls_dummy_mul_8s_8s_14_1_1_3122                                                                                                                                        |     28|
|1485  |    mul_8s_8s_14_1_1_U866                                             |hls_dummy_mul_8s_8s_14_1_1_3123                                                                                                                                        |     18|
|1486  |    mul_8s_8s_14_1_1_U867                                             |hls_dummy_mul_8s_8s_14_1_1_3124                                                                                                                                        |     16|
|1487  |    mul_8s_8s_14_1_1_U868                                             |hls_dummy_mul_8s_8s_14_1_1_3125                                                                                                                                        |     16|
|1488  |    mul_8s_8s_14_1_1_U869                                             |hls_dummy_mul_8s_8s_14_1_1_3126                                                                                                                                        |     16|
|1489  |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_3127                                                                                                                                        |     16|
|1490  |    mul_8s_8s_14_1_1_U870                                             |hls_dummy_mul_8s_8s_14_1_1_3128                                                                                                                                        |     16|
|1491  |    mul_8s_8s_14_1_1_U871                                             |hls_dummy_mul_8s_8s_14_1_1_3129                                                                                                                                        |     29|
|1492  |    mul_8s_8s_14_1_1_U872                                             |hls_dummy_mul_8s_8s_14_1_1_3130                                                                                                                                        |     16|
|1493  |    mul_8s_8s_14_1_1_U873                                             |hls_dummy_mul_8s_8s_14_1_1_3131                                                                                                                                        |     17|
|1494  |    mul_8s_8s_14_1_1_U874                                             |hls_dummy_mul_8s_8s_14_1_1_3132                                                                                                                                        |     31|
|1495  |    mul_8s_8s_14_1_1_U875                                             |hls_dummy_mul_8s_8s_14_1_1_3133                                                                                                                                        |     17|
|1496  |    mul_8s_8s_14_1_1_U876                                             |hls_dummy_mul_8s_8s_14_1_1_3134                                                                                                                                        |     35|
|1497  |    mul_8s_8s_14_1_1_U877                                             |hls_dummy_mul_8s_8s_14_1_1_3135                                                                                                                                        |     18|
|1498  |    mul_8s_8s_14_1_1_U878                                             |hls_dummy_mul_8s_8s_14_1_1_3136                                                                                                                                        |     17|
|1499  |    mul_8s_8s_14_1_1_U879                                             |hls_dummy_mul_8s_8s_14_1_1_3137                                                                                                                                        |     30|
|1500  |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_3138                                                                                                                                        |     33|
|1501  |    mul_8s_8s_14_1_1_U880                                             |hls_dummy_mul_8s_8s_14_1_1_3139                                                                                                                                        |     17|
|1502  |    mul_8s_8s_14_1_1_U881                                             |hls_dummy_mul_8s_8s_14_1_1_3140                                                                                                                                        |     21|
|1503  |    mul_8s_8s_14_1_1_U882                                             |hls_dummy_mul_8s_8s_14_1_1_3141                                                                                                                                        |     48|
|1504  |    mul_8s_8s_14_1_1_U883                                             |hls_dummy_mul_8s_8s_14_1_1_3142                                                                                                                                        |     39|
|1505  |    mul_8s_8s_14_1_1_U884                                             |hls_dummy_mul_8s_8s_14_1_1_3143                                                                                                                                        |     17|
|1506  |    mul_8s_8s_14_1_1_U885                                             |hls_dummy_mul_8s_8s_14_1_1_3144                                                                                                                                        |     28|
|1507  |    mul_8s_8s_14_1_1_U886                                             |hls_dummy_mul_8s_8s_14_1_1_3145                                                                                                                                        |     21|
|1508  |    mul_8s_8s_14_1_1_U887                                             |hls_dummy_mul_8s_8s_14_1_1_3146                                                                                                                                        |     17|
|1509  |    mul_8s_8s_14_1_1_U888                                             |hls_dummy_mul_8s_8s_14_1_1_3147                                                                                                                                        |     36|
|1510  |    mul_8s_8s_14_1_1_U889                                             |hls_dummy_mul_8s_8s_14_1_1_3148                                                                                                                                        |     17|
|1511  |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_3149                                                                                                                                        |     22|
|1512  |    mul_8s_8s_14_1_1_U891                                             |hls_dummy_mul_8s_8s_14_1_1_3150                                                                                                                                        |     16|
|1513  |    mul_8s_8s_14_1_1_U892                                             |hls_dummy_mul_8s_8s_14_1_1_3151                                                                                                                                        |     33|
|1514  |    mul_8s_8s_14_1_1_U893                                             |hls_dummy_mul_8s_8s_14_1_1_3152                                                                                                                                        |     17|
|1515  |    mul_8s_8s_14_1_1_U894                                             |hls_dummy_mul_8s_8s_14_1_1_3153                                                                                                                                        |     16|
|1516  |    mul_8s_8s_14_1_1_U895                                             |hls_dummy_mul_8s_8s_14_1_1_3154                                                                                                                                        |     16|
|1517  |    mul_8s_8s_14_1_1_U896                                             |hls_dummy_mul_8s_8s_14_1_1_3155                                                                                                                                        |     29|
|1518  |    mul_8s_8s_14_1_1_U897                                             |hls_dummy_mul_8s_8s_14_1_1_3156                                                                                                                                        |     93|
|1519  |    mul_8s_8s_14_1_1_U898                                             |hls_dummy_mul_8s_8s_14_1_1_3157                                                                                                                                        |     35|
|1520  |    mul_8s_8s_14_1_1_U899                                             |hls_dummy_mul_8s_8s_14_1_1_3158                                                                                                                                        |     18|
|1521  |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_3159                                                                                                                                        |     16|
|1522  |    mul_8s_8s_14_1_1_U900                                             |hls_dummy_mul_8s_8s_14_1_1_3160                                                                                                                                        |     17|
|1523  |    mul_8s_8s_14_1_1_U901                                             |hls_dummy_mul_8s_8s_14_1_1_3161                                                                                                                                        |     35|
|1524  |    mul_8s_8s_14_1_1_U902                                             |hls_dummy_mul_8s_8s_14_1_1_3162                                                                                                                                        |     18|
|1525  |    mul_8s_8s_14_1_1_U903                                             |hls_dummy_mul_8s_8s_14_1_1_3163                                                                                                                                        |     17|
|1526  |    mul_8s_8s_14_1_1_U904                                             |hls_dummy_mul_8s_8s_14_1_1_3164                                                                                                                                        |     35|
|1527  |    mul_8s_8s_14_1_1_U905                                             |hls_dummy_mul_8s_8s_14_1_1_3165                                                                                                                                        |     23|
|1528  |    mul_8s_8s_14_1_1_U906                                             |hls_dummy_mul_8s_8s_14_1_1_3166                                                                                                                                        |     17|
|1529  |    mul_8s_8s_14_1_1_U907                                             |hls_dummy_mul_8s_8s_14_1_1_3167                                                                                                                                        |     28|
|1530  |    mul_8s_8s_14_1_1_U908                                             |hls_dummy_mul_8s_8s_14_1_1_3168                                                                                                                                        |     31|
|1531  |    mul_8s_8s_14_1_1_U909                                             |hls_dummy_mul_8s_8s_14_1_1_3169                                                                                                                                        |     17|
|1532  |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_3170                                                                                                                                        |     25|
|1533  |    mul_8s_8s_14_1_1_U910                                             |hls_dummy_mul_8s_8s_14_1_1_3171                                                                                                                                        |     34|
|1534  |    mul_8s_8s_14_1_1_U911                                             |hls_dummy_mul_8s_8s_14_1_1_3172                                                                                                                                        |     23|
|1535  |    mul_8s_8s_14_1_1_U912                                             |hls_dummy_mul_8s_8s_14_1_1_3173                                                                                                                                        |     17|
|1536  |    mul_8s_8s_14_1_1_U913                                             |hls_dummy_mul_8s_8s_14_1_1_3174                                                                                                                                        |     28|
|1537  |    mul_8s_8s_14_1_1_U914                                             |hls_dummy_mul_8s_8s_14_1_1_3175                                                                                                                                        |     18|
|1538  |    mul_8s_8s_14_1_1_U915                                             |hls_dummy_mul_8s_8s_14_1_1_3176                                                                                                                                        |     17|
|1539  |    mul_8s_8s_14_1_1_U916                                             |hls_dummy_mul_8s_8s_14_1_1_3177                                                                                                                                        |     25|
|1540  |    mul_8s_8s_14_1_1_U917                                             |hls_dummy_mul_8s_8s_14_1_1_3178                                                                                                                                        |     17|
|1541  |    mul_8s_8s_14_1_1_U918                                             |hls_dummy_mul_8s_8s_14_1_1_3179                                                                                                                                        |     16|
|1542  |    mul_8s_8s_14_1_1_U919                                             |hls_dummy_mul_8s_8s_14_1_1_3180                                                                                                                                        |     22|
|1543  |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_3181                                                                                                                                        |     29|
|1544  |    mul_8s_8s_14_1_1_U920                                             |hls_dummy_mul_8s_8s_14_1_1_3182                                                                                                                                        |     16|
|1545  |    mul_8s_8s_14_1_1_U921                                             |hls_dummy_mul_8s_8s_14_1_1_3183                                                                                                                                        |     21|
|1546  |    mul_8s_8s_14_1_1_U922                                             |hls_dummy_mul_8s_8s_14_1_1_3184                                                                                                                                        |     17|
|1547  |    mul_8s_8s_14_1_1_U923                                             |hls_dummy_mul_8s_8s_14_1_1_3185                                                                                                                                        |     17|
|1548  |    mul_8s_8s_14_1_1_U924                                             |hls_dummy_mul_8s_8s_14_1_1_3186                                                                                                                                        |     35|
|1549  |    mul_8s_8s_14_1_1_U925                                             |hls_dummy_mul_8s_8s_14_1_1_3187                                                                                                                                        |     18|
|1550  |    mul_8s_8s_14_1_1_U926                                             |hls_dummy_mul_8s_8s_14_1_1_3188                                                                                                                                        |     17|
|1551  |    mul_8s_8s_14_1_1_U927                                             |hls_dummy_mul_8s_8s_14_1_1_3189                                                                                                                                        |     28|
|1552  |    mul_8s_8s_14_1_1_U928                                             |hls_dummy_mul_8s_8s_14_1_1_3190                                                                                                                                        |     21|
|1553  |    mul_8s_8s_14_1_1_U929                                             |hls_dummy_mul_8s_8s_14_1_1_3191                                                                                                                                        |     27|
|1554  |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_3192                                                                                                                                        |     16|
|1555  |    mul_8s_8s_14_1_1_U930                                             |hls_dummy_mul_8s_8s_14_1_1_3193                                                                                                                                        |     57|
|1556  |    mul_8s_8s_14_1_1_U931                                             |hls_dummy_mul_8s_8s_14_1_1_3194                                                                                                                                        |     23|
|1557  |    mul_8s_8s_14_1_1_U932                                             |hls_dummy_mul_8s_8s_14_1_1_3195                                                                                                                                        |     17|
|1558  |    mul_8s_8s_14_1_1_U933                                             |hls_dummy_mul_8s_8s_14_1_1_3196                                                                                                                                        |     28|
|1559  |    mul_8s_8s_14_1_1_U934                                             |hls_dummy_mul_8s_8s_14_1_1_3197                                                                                                                                        |     23|
|1560  |    mul_8s_8s_14_1_1_U935                                             |hls_dummy_mul_8s_8s_14_1_1_3198                                                                                                                                        |     17|
|1561  |    mul_8s_8s_14_1_1_U936                                             |hls_dummy_mul_8s_8s_14_1_1_3199                                                                                                                                        |     35|
|1562  |    mul_8s_8s_14_1_1_U937                                             |hls_dummy_mul_8s_8s_14_1_1_3200                                                                                                                                        |     18|
|1563  |    mul_8s_8s_14_1_1_U938                                             |hls_dummy_mul_8s_8s_14_1_1_3201                                                                                                                                        |     17|
|1564  |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_3202                                                                                                                                        |     33|
|1565  |    mul_8s_8s_14_1_1_U940                                             |hls_dummy_mul_8s_8s_14_1_1_3203                                                                                                                                        |     33|
|1566  |    mul_8s_8s_14_1_1_U941                                             |hls_dummy_mul_8s_8s_14_1_1_3204                                                                                                                                        |     17|
|1567  |    mul_8s_8s_14_1_1_U942                                             |hls_dummy_mul_8s_8s_14_1_1_3205                                                                                                                                        |     25|
|1568  |    mul_8s_8s_14_1_1_U943                                             |hls_dummy_mul_8s_8s_14_1_1_3206                                                                                                                                        |     16|
|1569  |    mul_8s_8s_14_1_1_U944                                             |hls_dummy_mul_8s_8s_14_1_1_3207                                                                                                                                        |     20|
|1570  |    mul_8s_8s_14_1_1_U945                                             |hls_dummy_mul_8s_8s_14_1_1_3208                                                                                                                                        |     92|
|1571  |    mul_8s_8s_14_1_1_U946                                             |hls_dummy_mul_8s_8s_14_1_1_3209                                                                                                                                        |     29|
|1572  |    mul_8s_8s_14_1_1_U947                                             |hls_dummy_mul_8s_8s_14_1_1_3210                                                                                                                                        |     18|
|1573  |    mul_8s_8s_14_1_1_U948                                             |hls_dummy_mul_8s_8s_14_1_1_3211                                                                                                                                        |     17|
|1574  |    mul_8s_8s_14_1_1_U949                                             |hls_dummy_mul_8s_8s_14_1_1_3212                                                                                                                                        |     35|
|1575  |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_3213                                                                                                                                        |     22|
|1576  |    mul_8s_8s_14_1_1_U950                                             |hls_dummy_mul_8s_8s_14_1_1_3214                                                                                                                                        |     18|
|1577  |    mul_8s_8s_14_1_1_U951                                             |hls_dummy_mul_8s_8s_14_1_1_3215                                                                                                                                        |     17|
|1578  |    mul_8s_8s_14_1_1_U952                                             |hls_dummy_mul_8s_8s_14_1_1_3216                                                                                                                                        |     35|
|1579  |    mul_8s_8s_14_1_1_U953                                             |hls_dummy_mul_8s_8s_14_1_1_3217                                                                                                                                        |     30|
|1580  |    mul_8s_8s_14_1_1_U954                                             |hls_dummy_mul_8s_8s_14_1_1_3218                                                                                                                                        |     17|
|1581  |    mul_8s_8s_14_1_1_U955                                             |hls_dummy_mul_8s_8s_14_1_1_3219                                                                                                                                        |     17|
|1582  |    mul_8s_8s_14_1_1_U956                                             |hls_dummy_mul_8s_8s_14_1_1_3220                                                                                                                                        |     31|
|1583  |    mul_8s_8s_14_1_1_U957                                             |hls_dummy_mul_8s_8s_14_1_1_3221                                                                                                                                        |     17|
|1584  |    mul_8s_8s_14_1_1_U958                                             |hls_dummy_mul_8s_8s_14_1_1_3222                                                                                                                                        |     34|
|1585  |    mul_8s_8s_14_1_1_U959                                             |hls_dummy_mul_8s_8s_14_1_1_3223                                                                                                                                        |     17|
|1586  |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_3224                                                                                                                                        |     16|
|1587  |    mul_8s_8s_14_1_1_U960                                             |hls_dummy_mul_8s_8s_14_1_1_3225                                                                                                                                        |     17|
|1588  |    mul_8s_8s_14_1_1_U961                                             |hls_dummy_mul_8s_8s_14_1_1_3226                                                                                                                                        |     30|
|1589  |    mul_8s_8s_14_1_1_U962                                             |hls_dummy_mul_8s_8s_14_1_1_3227                                                                                                                                        |     18|
|1590  |    mul_8s_8s_14_1_1_U963                                             |hls_dummy_mul_8s_8s_14_1_1_3228                                                                                                                                        |     22|
|1591  |    mul_8s_8s_14_1_1_U964                                             |hls_dummy_mul_8s_8s_14_1_1_3229                                                                                                                                        |     17|
|1592  |    mul_8s_8s_14_1_1_U965                                             |hls_dummy_mul_8s_8s_14_1_1_3230                                                                                                                                        |     17|
|1593  |    mul_8s_8s_14_1_1_U966                                             |hls_dummy_mul_8s_8s_14_1_1_3231                                                                                                                                        |     16|
|1594  |    mul_8s_8s_14_1_1_U967                                             |hls_dummy_mul_8s_8s_14_1_1_3232                                                                                                                                        |     29|
|1595  |    mul_8s_8s_14_1_1_U968                                             |hls_dummy_mul_8s_8s_14_1_1_3233                                                                                                                                        |     16|
|1596  |    mul_8s_8s_14_1_1_U969                                             |hls_dummy_mul_8s_8s_14_1_1_3234                                                                                                                                        |     31|
|1597  |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_3235                                                                                                                                        |     25|
|1598  |    mul_8s_8s_14_1_1_U970                                             |hls_dummy_mul_8s_8s_14_1_1_3236                                                                                                                                        |     17|
|1599  |    mul_8s_8s_14_1_1_U971                                             |hls_dummy_mul_8s_8s_14_1_1_3237                                                                                                                                        |     17|
|1600  |    mul_8s_8s_14_1_1_U972                                             |hls_dummy_mul_8s_8s_14_1_1_3238                                                                                                                                        |     35|
|1601  |    mul_8s_8s_14_1_1_U973                                             |hls_dummy_mul_8s_8s_14_1_1_3239                                                                                                                                        |     18|
|1602  |    mul_8s_8s_14_1_1_U974                                             |hls_dummy_mul_8s_8s_14_1_1_3240                                                                                                                                        |     17|
|1603  |    mul_8s_8s_14_1_1_U975                                             |hls_dummy_mul_8s_8s_14_1_1_3241                                                                                                                                        |     17|
|1604  |    mul_8s_8s_14_1_1_U976                                             |hls_dummy_mul_8s_8s_14_1_1_3242                                                                                                                                        |     30|
|1605  |    mul_8s_8s_14_1_1_U977                                             |hls_dummy_mul_8s_8s_14_1_1_3243                                                                                                                                        |     27|
|1606  |    mul_8s_8s_14_1_1_U978                                             |hls_dummy_mul_8s_8s_14_1_1_3244                                                                                                                                        |     57|
|1607  |    mul_8s_8s_14_1_1_U979                                             |hls_dummy_mul_8s_8s_14_1_1_3245                                                                                                                                        |     23|
|1608  |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_3246                                                                                                                                        |     17|
|1609  |    mul_8s_8s_14_1_1_U980                                             |hls_dummy_mul_8s_8s_14_1_1_3247                                                                                                                                        |     17|
|1610  |    mul_8s_8s_14_1_1_U981                                             |hls_dummy_mul_8s_8s_14_1_1_3248                                                                                                                                        |     17|
|1611  |    mul_8s_8s_14_1_1_U982                                             |hls_dummy_mul_8s_8s_14_1_1_3249                                                                                                                                        |     30|
|1612  |    mul_8s_8s_14_1_1_U983                                             |hls_dummy_mul_8s_8s_14_1_1_3250                                                                                                                                        |     22|
|1613  |    mul_8s_8s_14_1_1_U984                                             |hls_dummy_mul_8s_8s_14_1_1_3251                                                                                                                                        |     29|
|1614  |    mul_8s_8s_14_1_1_U985                                             |hls_dummy_mul_8s_8s_14_1_1_3252                                                                                                                                        |     18|
|1615  |    mul_8s_8s_14_1_1_U986                                             |hls_dummy_mul_8s_8s_14_1_1_3253                                                                                                                                        |     25|
|1616  |    mul_8s_8s_14_1_1_U987                                             |hls_dummy_mul_8s_8s_14_1_1_3254                                                                                                                                        |     28|
|1617  |    mul_8s_8s_14_1_1_U989                                             |hls_dummy_mul_8s_8s_14_1_1_3255                                                                                                                                        |     16|
|1618  |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_3256                                                                                                                                        |     16|
|1619  |    mul_8s_8s_14_1_1_U990                                             |hls_dummy_mul_8s_8s_14_1_1_3257                                                                                                                                        |     16|
|1620  |    mul_8s_8s_14_1_1_U991                                             |hls_dummy_mul_8s_8s_14_1_1_3258                                                                                                                                        |     16|
|1621  |    mul_8s_8s_14_1_1_U992                                             |hls_dummy_mul_8s_8s_14_1_1_3259                                                                                                                                        |     29|
|1622  |    mul_8s_8s_14_1_1_U993                                             |hls_dummy_mul_8s_8s_14_1_1_3260                                                                                                                                        |     92|
|1623  |    mul_8s_8s_14_1_1_U994                                             |hls_dummy_mul_8s_8s_14_1_1_3261                                                                                                                                        |     35|
|1624  |    mul_8s_8s_14_1_1_U995                                             |hls_dummy_mul_8s_8s_14_1_1_3262                                                                                                                                        |     18|
|1625  |    mul_8s_8s_14_1_1_U996                                             |hls_dummy_mul_8s_8s_14_1_1_3263                                                                                                                                        |     17|
|1626  |    mul_8s_8s_14_1_1_U997                                             |hls_dummy_mul_8s_8s_14_1_1_3264                                                                                                                                        |     35|
|1627  |    mul_8s_8s_14_1_1_U998                                             |hls_dummy_mul_8s_8s_14_1_1_3265                                                                                                                                        |     18|
|1628  |    mul_8s_8s_14_1_1_U999                                             |hls_dummy_mul_8s_8s_14_1_1_3266                                                                                                                                        |     17|
|1629  |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb                                                                             |  64335|
|1630  |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s                                                                                           |  76395|
|1631  |    mac_muladd_8s_7ns_11s_14_1_1_U1963                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1                                                                                                                                 |     23|
|1632  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2042                                                                                                                    |     23|
|1633  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_7ns_11s_14_1_1_U2223/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p_funnel__3   |      8|
|1634  |    mac_muladd_8s_7ns_11s_14_1_1_U1989                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_198                                                                                                                             |     15|
|1635  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2041                                                                                                                    |     15|
|1636  |    mac_muladd_8s_7ns_11s_14_1_1_U2015                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_199                                                                                                                             |     15|
|1637  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2040                                                                                                                    |     15|
|1638  |    mac_muladd_8s_7ns_11s_14_1_1_U2041                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_200                                                                                                                             |      1|
|1639  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2039                                                                                                                    |      1|
|1640  |    mac_muladd_8s_7ns_11s_14_1_1_U2067                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_201                                                                                                                             |      2|
|1641  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2038                                                                                                                    |      2|
|1642  |    mac_muladd_8s_7ns_11s_14_1_1_U2093                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_202                                                                                                                             |     15|
|1643  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2037                                                                                                                    |     15|
|1644  |    mac_muladd_8s_7ns_11s_14_1_1_U2119                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_203                                                                                                                             |     15|
|1645  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2036                                                                                                                    |     15|
|1646  |    mac_muladd_8s_7ns_11s_14_1_1_U2145                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_204                                                                                                                             |     15|
|1647  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2035                                                                                                                    |     15|
|1648  |    mac_muladd_8s_7ns_11s_14_1_1_U2171                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_205                                                                                                                             |     15|
|1649  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2034                                                                                                                    |     15|
|1650  |    mac_muladd_8s_7ns_11s_14_1_1_U2197                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_206                                                                                                                             |      1|
|1651  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2033                                                                                                                    |      1|
|1652  |    mac_muladd_8s_7ns_11s_14_1_1_U2223                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_207                                                                                                                             |     23|
|1653  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2032                                                                                                                    |     23|
|1654  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_7ns_11s_14_1_1_U2223/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p_funnel      |      8|
|1655  |    mac_muladd_8s_7ns_11s_14_1_1_U2249                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_208                                                                                                                             |      9|
|1656  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2031                                                                                                                    |      9|
|1657  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_7ns_11s_14_1_1_U2223/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p_funnel__2   |      8|
|1658  |    mac_muladd_8s_7ns_11s_14_1_1_U2275                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_209                                                                                                                             |     15|
|1659  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2030                                                                                                                    |     15|
|1660  |    mac_muladd_8s_7ns_11s_14_1_1_U2301                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_210                                                                                                                             |     14|
|1661  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2029                                                                                                                    |     14|
|1662  |    mac_muladd_8s_7ns_11s_14_1_1_U2327                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_211                                                                                                                             |      2|
|1663  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2028                                                                                                                    |      2|
|1664  |    mac_muladd_8s_7ns_11s_14_1_1_U2353                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_212                                                                                                                             |      1|
|1665  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2027                                                                                                                    |      1|
|1666  |    mac_muladd_8s_7ns_11s_14_1_1_U2379                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_213                                                                                                                             |     15|
|1667  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2026                                                                                                                    |     15|
|1668  |    mac_muladd_8s_7ns_11s_14_1_1_U2405                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_214                                                                                                                             |      2|
|1669  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2025                                                                                                                    |      2|
|1670  |    mac_muladd_8s_7ns_11s_14_1_1_U2431                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_215                                                                                                                             |     16|
|1671  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2024                                                                                                                    |     16|
|1672  |    mac_muladd_8s_7ns_11s_14_1_1_U2457                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_216                                                                                                                             |     15|
|1673  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2023                                                                                                                    |     15|
|1674  |    mac_muladd_8s_7ns_11s_14_1_1_U2483                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_217                                                                                                                             |      2|
|1675  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2022                                                                                                                    |      2|
|1676  |    mac_muladd_8s_7ns_11s_14_1_1_U2509                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_218                                                                                                                             |     16|
|1677  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2021                                                                                                                    |     16|
|1678  |    mac_muladd_8s_7ns_11s_14_1_1_U2535                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_219                                                                                                                             |     15|
|1679  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2020                                                                                                                    |     15|
|1680  |    mac_muladd_8s_7ns_11s_14_1_1_U2561                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_220                                                                                                                             |     15|
|1681  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_2019                                                                                                                    |     15|
|1682  |    mac_muladd_8s_7ns_11s_14_1_1_U2587                                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_221                                                                                                                             |      9|
|1683  |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0                                                                                                                         |      9|
|1684  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_7ns_11s_14_1_1_U2223/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p_funnel__1   |      8|
|1685  |    mac_muladd_8s_8s_14ns_14_1_1_U1964                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1                                                                                                                                 |     22|
|1686  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2018                                                                                                                    |     22|
|1687  |    mac_muladd_8s_8s_14ns_14_1_1_U1965                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_222                                                                                                                             |     24|
|1688  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2017                                                                                                                    |     24|
|1689  |    mac_muladd_8s_8s_14ns_14_1_1_U1966                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_223                                                                                                                             |     23|
|1690  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2016                                                                                                                    |     23|
|1691  |    mac_muladd_8s_8s_14ns_14_1_1_U1967                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_224                                                                                                                             |     41|
|1692  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2015                                                                                                                    |     41|
|1693  |    mac_muladd_8s_8s_14ns_14_1_1_U1968                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_225                                                                                                                             |     25|
|1694  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2014                                                                                                                    |     25|
|1695  |    mac_muladd_8s_8s_14ns_14_1_1_U1969                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_226                                                                                                                             |     36|
|1696  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2013                                                                                                                    |     36|
|1697  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__4   |      8|
|1698  |    mac_muladd_8s_8s_14ns_14_1_1_U1970                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_227                                                                                                                             |     22|
|1699  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2012                                                                                                                    |     22|
|1700  |    mac_muladd_8s_8s_14ns_14_1_1_U1971                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_228                                                                                                                             |     36|
|1701  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2011                                                                                                                    |     36|
|1702  |    mac_muladd_8s_8s_14ns_14_1_1_U1972                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_229                                                                                                                             |     10|
|1703  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2010                                                                                                                    |     10|
|1704  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__41  |      8|
|1705  |    mac_muladd_8s_8s_14ns_14_1_1_U1973                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_230                                                                                                                             |     38|
|1706  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2009                                                                                                                    |     38|
|1707  |    mac_muladd_8s_8s_14ns_14_1_1_U1974                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_231                                                                                                                             |     60|
|1708  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2008                                                                                                                    |     60|
|1709  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__15  |      8|
|1710  |    mac_muladd_8s_8s_14ns_14_1_1_U1975                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_232                                                                                                                             |     25|
|1711  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2007                                                                                                                    |     25|
|1712  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__56  |      8|
|1713  |    mac_muladd_8s_8s_14ns_14_1_1_U1976                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_233                                                                                                                             |     22|
|1714  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2006                                                                                                                    |     22|
|1715  |    mac_muladd_8s_8s_14ns_14_1_1_U1977                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_234                                                                                                                             |     34|
|1716  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2005                                                                                                                    |     34|
|1717  |    mac_muladd_8s_8s_14ns_14_1_1_U1978                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_235                                                                                                                             |     20|
|1718  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2004                                                                                                                    |     20|
|1719  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__83  |      8|
|1720  |    mac_muladd_8s_8s_14ns_14_1_1_U1979                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_236                                                                                                                             |     23|
|1721  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2003                                                                                                                    |     23|
|1722  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__17  |      8|
|1723  |    mac_muladd_8s_8s_14ns_14_1_1_U1980                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_237                                                                                                                             |     13|
|1724  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2002                                                                                                                    |     13|
|1725  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__63  |      8|
|1726  |    mac_muladd_8s_8s_14ns_14_1_1_U1981                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_238                                                                                                                             |     23|
|1727  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2001                                                                                                                    |     23|
|1728  |    mac_muladd_8s_8s_14ns_14_1_1_U1982                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_239                                                                                                                             |     41|
|1729  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_2000                                                                                                                    |     41|
|1730  |    mac_muladd_8s_8s_14ns_14_1_1_U1983                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_240                                                                                                                             |     25|
|1731  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1999                                                                                                                    |     25|
|1732  |    mac_muladd_8s_8s_14ns_14_1_1_U1984                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_241                                                                                                                             |     21|
|1733  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1998                                                                                                                    |     21|
|1734  |    mac_muladd_8s_8s_14ns_14_1_1_U1985                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_242                                                                                                                             |     32|
|1735  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1997                                                                                                                    |     32|
|1736  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__57  |      8|
|1737  |    mac_muladd_8s_8s_14ns_14_1_1_U1986                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_243                                                                                                                             |     38|
|1738  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1996                                                                                                                    |     38|
|1739  |    mac_muladd_8s_8s_14ns_14_1_1_U1987                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_244                                                                                                                             |     14|
|1740  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1995                                                                                                                    |     14|
|1741  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__84  |      8|
|1742  |    mac_muladd_8s_8s_14ns_14_1_1_U1988                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_245                                                                                                                             |     22|
|1743  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1994                                                                                                                    |     22|
|1744  |    mac_muladd_8s_8s_14ns_14_1_1_U1990                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_246                                                                                                                             |     15|
|1745  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1993                                                                                                                    |     15|
|1746  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__32  |      8|
|1747  |    mac_muladd_8s_8s_14ns_14_1_1_U1991                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_247                                                                                                                             |     22|
|1748  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1992                                                                                                                    |     22|
|1749  |    mac_muladd_8s_8s_14ns_14_1_1_U1992                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_248                                                                                                                             |     36|
|1750  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1991                                                                                                                    |     36|
|1751  |    mac_muladd_8s_8s_14ns_14_1_1_U1993                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_249                                                                                                                             |     25|
|1752  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1990                                                                                                                    |     25|
|1753  |    mac_muladd_8s_8s_14ns_14_1_1_U1994                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_250                                                                                                                             |     25|
|1754  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1989                                                                                                                    |     25|
|1755  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__7   |      8|
|1756  |    mac_muladd_8s_8s_14ns_14_1_1_U1995                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_251                                                                                                                             |     13|
|1757  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1988                                                                                                                    |     13|
|1758  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__20  |      8|
|1759  |    mac_muladd_8s_8s_14ns_14_1_1_U1996                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_252                                                                                                                             |     30|
|1760  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1987                                                                                                                    |     30|
|1761  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__23  |      8|
|1762  |    mac_muladd_8s_8s_14ns_14_1_1_U1997                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_253                                                                                                                             |     34|
|1763  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1986                                                                                                                    |     34|
|1764  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__29  |      8|
|1765  |    mac_muladd_8s_8s_14ns_14_1_1_U1998                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_254                                                                                                                             |     38|
|1766  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1985                                                                                                                    |     38|
|1767  |    mac_muladd_8s_8s_14ns_14_1_1_U1999                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_255                                                                                                                             |     73|
|1768  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1984                                                                                                                    |     73|
|1769  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__44  |      8|
|1770  |    mac_muladd_8s_8s_14ns_14_1_1_U2000                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_256                                                                                                                             |     24|
|1771  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1983                                                                                                                    |     24|
|1772  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__46  |      8|
|1773  |    mac_muladd_8s_8s_14ns_14_1_1_U2001                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_257                                                                                                                             |     22|
|1774  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1982                                                                                                                    |     22|
|1775  |    mac_muladd_8s_8s_14ns_14_1_1_U2002                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_258                                                                                                                             |     37|
|1776  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1981                                                                                                                    |     37|
|1777  |    mac_muladd_8s_8s_14ns_14_1_1_U2003                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_259                                                                                                                             |     28|
|1778  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1980                                                                                                                    |     28|
|1779  |    mac_muladd_8s_8s_14ns_14_1_1_U2004                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_260                                                                                                                             |     26|
|1780  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1979                                                                                                                    |     26|
|1781  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__8   |      8|
|1782  |    mac_muladd_8s_8s_14ns_14_1_1_U2005                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_261                                                                                                                             |     24|
|1783  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1978                                                                                                                    |     24|
|1784  |    mac_muladd_8s_8s_14ns_14_1_1_U2006                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_262                                                                                                                             |     22|
|1785  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1977                                                                                                                    |     22|
|1786  |    mac_muladd_8s_8s_14ns_14_1_1_U2007                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_263                                                                                                                             |     39|
|1787  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1976                                                                                                                    |     39|
|1788  |    mac_muladd_8s_8s_14ns_14_1_1_U2008                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_264                                                                                                                             |     16|
|1789  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1975                                                                                                                    |     16|
|1790  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__24  |      8|
|1791  |    mac_muladd_8s_8s_14ns_14_1_1_U2009                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_265                                                                                                                             |     13|
|1792  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1974                                                                                                                    |     13|
|1793  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__28  |      8|
|1794  |    mac_muladd_8s_8s_14ns_14_1_1_U2010                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_266                                                                                                                             |     33|
|1795  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1973                                                                                                                    |     33|
|1796  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__37  |      8|
|1797  |    mac_muladd_8s_8s_14ns_14_1_1_U2011                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_267                                                                                                                             |     37|
|1798  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1972                                                                                                                    |     37|
|1799  |    mac_muladd_8s_8s_14ns_14_1_1_U2012                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_268                                                                                                                             |     22|
|1800  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1971                                                                                                                    |     22|
|1801  |    mac_muladd_8s_8s_14ns_14_1_1_U2013                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_269                                                                                                                             |     22|
|1802  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1970                                                                                                                    |     22|
|1803  |    mac_muladd_8s_8s_14ns_14_1_1_U2014                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_270                                                                                                                             |     23|
|1804  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1969                                                                                                                    |     23|
|1805  |    mac_muladd_8s_8s_14ns_14_1_1_U2016                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_271                                                                                                                             |     14|
|1806  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1968                                                                                                                    |     14|
|1807  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__74  |      8|
|1808  |    mac_muladd_8s_8s_14ns_14_1_1_U2017                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_272                                                                                                                             |     41|
|1809  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1967                                                                                                                    |     41|
|1810  |    mac_muladd_8s_8s_14ns_14_1_1_U2018                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_273                                                                                                                             |     25|
|1811  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1966                                                                                                                    |     25|
|1812  |    mac_muladd_8s_8s_14ns_14_1_1_U2019                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_274                                                                                                                             |     25|
|1813  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1965                                                                                                                    |     25|
|1814  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__10  |      8|
|1815  |    mac_muladd_8s_8s_14ns_14_1_1_U2020                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_275                                                                                                                             |     21|
|1816  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1964                                                                                                                    |     21|
|1817  |    mac_muladd_8s_8s_14ns_14_1_1_U2021                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_276                                                                                                                             |     26|
|1818  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1963                                                                                                                    |     26|
|1819  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__11  |      8|
|1820  |    mac_muladd_8s_8s_14ns_14_1_1_U2022                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_277                                                                                                                             |     33|
|1821  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1962                                                                                                                    |     33|
|1822  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__5   |      8|
|1823  |    mac_muladd_8s_8s_14ns_14_1_1_U2023                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_278                                                                                                                             |     38|
|1824  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1961                                                                                                                    |     38|
|1825  |    mac_muladd_8s_8s_14ns_14_1_1_U2024                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_279                                                                                                                             |     56|
|1826  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1960                                                                                                                    |     56|
|1827  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__38  |      8|
|1828  |    mac_muladd_8s_8s_14ns_14_1_1_U2025                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_280                                                                                                                             |     25|
|1829  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1959                                                                                                                    |     25|
|1830  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__13  |      8|
|1831  |    mac_muladd_8s_8s_14ns_14_1_1_U2026                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_281                                                                                                                             |     13|
|1832  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1958                                                                                                                    |     13|
|1833  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__65  |      8|
|1834  |    mac_muladd_8s_8s_14ns_14_1_1_U2027                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_282                                                                                                                             |     37|
|1835  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1957                                                                                                                    |     37|
|1836  |    mac_muladd_8s_8s_14ns_14_1_1_U2028                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_283                                                                                                                             |     23|
|1837  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1956                                                                                                                    |     23|
|1838  |    mac_muladd_8s_8s_14ns_14_1_1_U2029                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_284                                                                                                                             |     36|
|1839  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1955                                                                                                                    |     36|
|1840  |    mac_muladd_8s_8s_14ns_14_1_1_U2030                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_285                                                                                                                             |     24|
|1841  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1954                                                                                                                    |     24|
|1842  |    mac_muladd_8s_8s_14ns_14_1_1_U2031                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_286                                                                                                                             |     14|
|1843  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1953                                                                                                                    |     14|
|1844  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__49  |      8|
|1845  |    mac_muladd_8s_8s_14ns_14_1_1_U2032                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_287                                                                                                                             |     41|
|1846  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1952                                                                                                                    |     41|
|1847  |    mac_muladd_8s_8s_14ns_14_1_1_U2033                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_288                                                                                                                             |     25|
|1848  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1951                                                                                                                    |     25|
|1849  |    mac_muladd_8s_8s_14ns_14_1_1_U2034                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_289                                                                                                                             |     14|
|1850  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1950                                                                                                                    |     14|
|1851  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__86  |      8|
|1852  |    mac_muladd_8s_8s_14ns_14_1_1_U2035                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_290                                                                                                                             |     33|
|1853  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1949                                                                                                                    |     33|
|1854  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__54  |      8|
|1855  |    mac_muladd_8s_8s_14ns_14_1_1_U2036                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_291                                                                                                                             |     38|
|1856  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1948                                                                                                                    |     38|
|1857  |    mac_muladd_8s_8s_14ns_14_1_1_U2037                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_292                                                                                                                             |     22|
|1858  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1947                                                                                                                    |     22|
|1859  |    mac_muladd_8s_8s_14ns_14_1_1_U2038                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_293                                                                                                                             |     30|
|1860  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1946                                                                                                                    |     30|
|1861  |    mac_muladd_8s_8s_14ns_14_1_1_U2039                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_294                                                                                                                             |     39|
|1862  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1945                                                                                                                    |     39|
|1863  |    mac_muladd_8s_8s_14ns_14_1_1_U2040                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_295                                                                                                                             |     23|
|1864  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1944                                                                                                                    |     23|
|1865  |    mac_muladd_8s_8s_14ns_14_1_1_U2042                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_296                                                                                                                             |     41|
|1866  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1943                                                                                                                    |     41|
|1867  |    mac_muladd_8s_8s_14ns_14_1_1_U2043                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_297                                                                                                                             |     24|
|1868  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1942                                                                                                                    |     24|
|1869  |    mac_muladd_8s_8s_14ns_14_1_1_U2044                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_298                                                                                                                             |     49|
|1870  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1941                                                                                                                    |     49|
|1871  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__53  |      8|
|1872  |    mac_muladd_8s_8s_14ns_14_1_1_U2045                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_299                                                                                                                             |     38|
|1873  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1940                                                                                                                    |     38|
|1874  |    mac_muladd_8s_8s_14ns_14_1_1_U2046                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_300                                                                                                                             |     10|
|1875  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1939                                                                                                                    |     10|
|1876  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__1   |      8|
|1877  |    mac_muladd_8s_8s_14ns_14_1_1_U2047                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_301                                                                                                                             |     32|
|1878  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1938                                                                                                                    |     32|
|1879  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__47  |      8|
|1880  |    mac_muladd_8s_8s_14ns_14_1_1_U2048                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_302                                                                                                                             |     29|
|1881  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1937                                                                                                                    |     29|
|1882  |    mac_muladd_8s_8s_14ns_14_1_1_U2049                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_303                                                                                                                             |     51|
|1883  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1936                                                                                                                    |     51|
|1884  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__21  |      8|
|1885  |    mac_muladd_8s_8s_14ns_14_1_1_U2050                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_304                                                                                                                             |     47|
|1886  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1935                                                                                                                    |     47|
|1887  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__24  |      8|
|1888  |    mac_muladd_8s_8s_14ns_14_1_1_U2051                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_305                                                                                                                             |     13|
|1889  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1934                                                                                                                    |     13|
|1890  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__67  |      8|
|1891  |    mac_muladd_8s_8s_14ns_14_1_1_U2052                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_306                                                                                                                             |     33|
|1892  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1933                                                                                                                    |     33|
|1893  |    mac_muladd_8s_8s_14ns_14_1_1_U2053                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_307                                                                                                                             |     29|
|1894  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1932                                                                                                                    |     29|
|1895  |    mac_muladd_8s_8s_14ns_14_1_1_U2054                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_308                                                                                                                             |     30|
|1896  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1931                                                                                                                    |     30|
|1897  |    mac_muladd_8s_8s_14ns_14_1_1_U2055                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_309                                                                                                                             |     39|
|1898  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1930                                                                                                                    |     39|
|1899  |    mac_muladd_8s_8s_14ns_14_1_1_U2056                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_310                                                                                                                             |     23|
|1900  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1929                                                                                                                    |     23|
|1901  |    mac_muladd_8s_8s_14ns_14_1_1_U2057                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_311                                                                                                                             |     41|
|1902  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1928                                                                                                                    |     41|
|1903  |    mac_muladd_8s_8s_14ns_14_1_1_U2058                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_312                                                                                                                             |     25|
|1904  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1927                                                                                                                    |     25|
|1905  |    mac_muladd_8s_8s_14ns_14_1_1_U2059                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_313                                                                                                                             |     31|
|1906  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1926                                                                                                                    |     31|
|1907  |    mac_muladd_8s_8s_14ns_14_1_1_U2060                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_314                                                                                                                             |     11|
|1908  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1925                                                                                                                    |     11|
|1909  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__42  |      8|
|1910  |    mac_muladd_8s_8s_14ns_14_1_1_U2061                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_315                                                                                                                             |     29|
|1911  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1924                                                                                                                    |     29|
|1912  |    mac_muladd_8s_8s_14ns_14_1_1_U2062                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_316                                                                                                                             |     30|
|1913  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1923                                                                                                                    |     30|
|1914  |    mac_muladd_8s_8s_14ns_14_1_1_U2063                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_317                                                                                                                             |     32|
|1915  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1922                                                                                                                    |     32|
|1916  |    mac_muladd_8s_8s_14ns_14_1_1_U2064                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_318                                                                                                                             |     33|
|1917  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1921                                                                                                                    |     33|
|1918  |    mac_muladd_8s_8s_14ns_14_1_1_U2065                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_319                                                                                                                             |     23|
|1919  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1920                                                                                                                    |     23|
|1920  |    mac_muladd_8s_8s_14ns_14_1_1_U2066                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_320                                                                                                                             |     41|
|1921  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1919                                                                                                                    |     41|
|1922  |    mac_muladd_8s_8s_14ns_14_1_1_U2068                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_321                                                                                                                             |     25|
|1923  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1918                                                                                                                    |     25|
|1924  |    mac_muladd_8s_8s_14ns_14_1_1_U2069                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_322                                                                                                                             |     31|
|1925  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1917                                                                                                                    |     31|
|1926  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__17  |      8|
|1927  |    mac_muladd_8s_8s_14ns_14_1_1_U2070                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_323                                                                                                                             |     31|
|1928  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1916                                                                                                                    |     31|
|1929  |    mac_muladd_8s_8s_14ns_14_1_1_U2071                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_324                                                                                                                             |     29|
|1930  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1915                                                                                                                    |     29|
|1931  |    mac_muladd_8s_8s_14ns_14_1_1_U2072                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_325                                                                                                                             |     10|
|1932  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1914                                                                                                                    |     10|
|1933  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__11  |      8|
|1934  |    mac_muladd_8s_8s_14ns_14_1_1_U2073                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_326                                                                                                                             |     10|
|1935  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1913                                                                                                                    |     10|
|1936  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__73  |      8|
|1937  |    mac_muladd_8s_8s_14ns_14_1_1_U2074                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_327                                                                                                                             |     56|
|1938  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1912                                                                                                                    |     56|
|1939  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__2   |      8|
|1940  |    mac_muladd_8s_8s_14ns_14_1_1_U2075                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_328                                                                                                                             |     24|
|1941  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1911                                                                                                                    |     24|
|1942  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__3   |      8|
|1943  |    mac_muladd_8s_8s_14ns_14_1_1_U2076                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_329                                                                                                                             |     38|
|1944  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1910                                                                                                                    |     38|
|1945  |    mac_muladd_8s_8s_14ns_14_1_1_U2077                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_330                                                                                                                             |     13|
|1946  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1909                                                                                                                    |     13|
|1947  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__40  |      8|
|1948  |    mac_muladd_8s_8s_14ns_14_1_1_U2078                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_331                                                                                                                             |     22|
|1949  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1908                                                                                                                    |     22|
|1950  |    mac_muladd_8s_8s_14ns_14_1_1_U2079                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_332                                                                                                                             |     41|
|1951  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1907                                                                                                                    |     41|
|1952  |    mac_muladd_8s_8s_14ns_14_1_1_U2080                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_333                                                                                                                             |     24|
|1953  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1906                                                                                                                    |     24|
|1954  |    mac_muladd_8s_8s_14ns_14_1_1_U2081                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_334                                                                                                                             |     13|
|1955  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1905                                                                                                                    |     13|
|1956  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__70  |      8|
|1957  |    mac_muladd_8s_8s_14ns_14_1_1_U2082                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_335                                                                                                                             |     24|
|1958  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1904                                                                                                                    |     24|
|1959  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__46  |      8|
|1960  |    mac_muladd_8s_8s_14ns_14_1_1_U2083                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_336                                                                                                                             |     33|
|1961  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1903                                                                                                                    |     33|
|1962  |    mac_muladd_8s_8s_14ns_14_1_1_U2084                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_337                                                                                                                             |     30|
|1963  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1902                                                                                                                    |     30|
|1964  |    mac_muladd_8s_8s_14ns_14_1_1_U2085                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_338                                                                                                                             |     15|
|1965  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1901                                                                                                                    |     15|
|1966  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__39  |      8|
|1967  |    mac_muladd_8s_8s_14ns_14_1_1_U2086                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_339                                                                                                                             |     29|
|1968  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1900                                                                                                                    |     29|
|1969  |    mac_muladd_8s_8s_14ns_14_1_1_U2087                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_340                                                                                                                             |     38|
|1970  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1899                                                                                                                    |     38|
|1971  |    mac_muladd_8s_8s_14ns_14_1_1_U2088                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_341                                                                                                                             |     10|
|1972  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1898                                                                                                                    |     10|
|1973  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__86  |      8|
|1974  |    mac_muladd_8s_8s_14ns_14_1_1_U2089                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_342                                                                                                                             |     14|
|1975  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1897                                                                                                                    |     14|
|1976  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__46  |      8|
|1977  |    mac_muladd_8s_8s_14ns_14_1_1_U2090                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_343                                                                                                                             |     14|
|1978  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1896                                                                                                                    |     14|
|1979  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__72  |      8|
|1980  |    mac_muladd_8s_8s_14ns_14_1_1_U2091                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_344                                                                                                                             |     32|
|1981  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1895                                                                                                                    |     32|
|1982  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__30  |      8|
|1983  |    mac_muladd_8s_8s_14ns_14_1_1_U2092                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_345                                                                                                                             |     13|
|1984  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1894                                                                                                                    |     13|
|1985  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__33  |      8|
|1986  |    mac_muladd_8s_8s_14ns_14_1_1_U2094                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_346                                                                                                                             |     25|
|1987  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1893                                                                                                                    |     25|
|1988  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__34  |      8|
|1989  |    mac_muladd_8s_8s_14ns_14_1_1_U2095                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_347                                                                                                                             |     14|
|1990  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1892                                                                                                                    |     14|
|1991  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__57  |      8|
|1992  |    mac_muladd_8s_8s_14ns_14_1_1_U2096                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_348                                                                                                                             |     29|
|1993  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1891                                                                                                                    |     29|
|1994  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__9   |      8|
|1995  |    mac_muladd_8s_8s_14ns_14_1_1_U2097                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_349                                                                                                                             |     15|
|1996  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1890                                                                                                                    |     15|
|1997  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__50  |      8|
|1998  |    mac_muladd_8s_8s_14ns_14_1_1_U2098                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_350                                                                                                                             |     38|
|1999  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1889                                                                                                                    |     38|
|2000  |    mac_muladd_8s_8s_14ns_14_1_1_U2099                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_351                                                                                                                             |     52|
|2001  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1888                                                                                                                    |     52|
|2002  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__40  |      8|
|2003  |    mac_muladd_8s_8s_14ns_14_1_1_U2100                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_352                                                                                                                             |     38|
|2004  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1887                                                                                                                    |     38|
|2005  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__45  |      8|
|2006  |    mac_muladd_8s_8s_14ns_14_1_1_U2101                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_353                                                                                                                             |     13|
|2007  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1886                                                                                                                    |     13|
|2008  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__48  |      8|
|2009  |    mac_muladd_8s_8s_14ns_14_1_1_U2102                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_354                                                                                                                             |     29|
|2010  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1885                                                                                                                    |     29|
|2011  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel      |      8|
|2012  |    mac_muladd_8s_8s_14ns_14_1_1_U2103                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_355                                                                                                                             |     11|
|2013  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1884                                                                                                                    |     11|
|2014  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__82  |      8|
|2015  |    mac_muladd_8s_8s_14ns_14_1_1_U2104                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_356                                                                                                                             |     31|
|2016  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1883                                                                                                                    |     31|
|2017  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__39  |      8|
|2018  |    mac_muladd_8s_8s_14ns_14_1_1_U2105                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_357                                                                                                                             |     14|
|2019  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1882                                                                                                                    |     14|
|2020  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__42  |      8|
|2021  |    mac_muladd_8s_8s_14ns_14_1_1_U2106                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_358                                                                                                                             |     30|
|2022  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1881                                                                                                                    |     30|
|2023  |    mac_muladd_8s_8s_14ns_14_1_1_U2107                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_359                                                                                                                             |     41|
|2024  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1880                                                                                                                    |     41|
|2025  |    mac_muladd_8s_8s_14ns_14_1_1_U2108                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_360                                                                                                                             |     14|
|2026  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1879                                                                                                                    |     14|
|2027  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__25  |      8|
|2028  |    mac_muladd_8s_8s_14ns_14_1_1_U2109                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_361                                                                                                                             |     22|
|2029  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1878                                                                                                                    |     22|
|2030  |    mac_muladd_8s_8s_14ns_14_1_1_U2110                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_362                                                                                                                             |     10|
|2031  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1877                                                                                                                    |     10|
|2032  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__16  |      8|
|2033  |    mac_muladd_8s_8s_14ns_14_1_1_U2111                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_363                                                                                                                             |     26|
|2034  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1876                                                                                                                    |     26|
|2035  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__55  |      8|
|2036  |    mac_muladd_8s_8s_14ns_14_1_1_U2112                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_364                                                                                                                             |     21|
|2037  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1875                                                                                                                    |     21|
|2038  |    mac_muladd_8s_8s_14ns_14_1_1_U2113                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_365                                                                                                                             |     20|
|2039  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1874                                                                                                                    |     20|
|2040  |    mac_muladd_8s_8s_14ns_14_1_1_U2114                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_366                                                                                                                             |     24|
|2041  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1873                                                                                                                    |     24|
|2042  |    mac_muladd_8s_8s_14ns_14_1_1_U2115                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_367                                                                                                                             |     14|
|2043  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1872                                                                                                                    |     14|
|2044  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__40  |      8|
|2045  |    mac_muladd_8s_8s_14ns_14_1_1_U2116                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_368                                                                                                                             |     40|
|2046  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1871                                                                                                                    |     40|
|2047  |    mac_muladd_8s_8s_14ns_14_1_1_U2117                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_369                                                                                                                             |     24|
|2048  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1870                                                                                                                    |     24|
|2049  |    mac_muladd_8s_8s_14ns_14_1_1_U2118                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_370                                                                                                                             |     30|
|2050  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1869                                                                                                                    |     30|
|2051  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__22  |      8|
|2052  |    mac_muladd_8s_8s_14ns_14_1_1_U2120                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_371                                                                                                                             |     22|
|2053  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1868                                                                                                                    |     22|
|2054  |    mac_muladd_8s_8s_14ns_14_1_1_U2121                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_372                                                                                                                             |     38|
|2055  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1867                                                                                                                    |     38|
|2056  |    mac_muladd_8s_8s_14ns_14_1_1_U2122                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_373                                                                                                                             |     10|
|2057  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1866                                                                                                                    |     10|
|2058  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__19  |      8|
|2059  |    mac_muladd_8s_8s_14ns_14_1_1_U2123                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_374                                                                                                                             |     29|
|2060  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1865                                                                                                                    |     29|
|2061  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__88  |      8|
|2062  |    mac_muladd_8s_8s_14ns_14_1_1_U2124                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_375                                                                                                                             |     56|
|2063  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1864                                                                                                                    |     56|
|2064  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__28  |      8|
|2065  |    mac_muladd_8s_8s_14ns_14_1_1_U2125                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_376                                                                                                                             |     25|
|2066  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1863                                                                                                                    |     25|
|2067  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__48  |      8|
|2068  |    mac_muladd_8s_8s_14ns_14_1_1_U2126                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_377                                                                                                                             |     13|
|2069  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1862                                                                                                                    |     13|
|2070  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__80  |      8|
|2071  |    mac_muladd_8s_8s_14ns_14_1_1_U2127                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_378                                                                                                                             |     29|
|2072  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1861                                                                                                                    |     29|
|2073  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__29  |      8|
|2074  |    mac_muladd_8s_8s_14ns_14_1_1_U2128                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_379                                                                                                                             |     23|
|2075  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1860                                                                                                                    |     23|
|2076  |    mac_muladd_8s_8s_14ns_14_1_1_U2129                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_380                                                                                                                             |     41|
|2077  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1859                                                                                                                    |     41|
|2078  |    mac_muladd_8s_8s_14ns_14_1_1_U2130                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_381                                                                                                                             |     14|
|2079  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1858                                                                                                                    |     14|
|2080  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__45  |      8|
|2081  |    mac_muladd_8s_8s_14ns_14_1_1_U2131                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_382                                                                                                                             |     23|
|2082  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1857                                                                                                                    |     23|
|2083  |    mac_muladd_8s_8s_14ns_14_1_1_U2132                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_383                                                                                                                             |     39|
|2084  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1856                                                                                                                    |     39|
|2085  |    mac_muladd_8s_8s_14ns_14_1_1_U2133                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_384                                                                                                                             |     16|
|2086  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1855                                                                                                                    |     16|
|2087  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__51  |      8|
|2088  |    mac_muladd_8s_8s_14ns_14_1_1_U2134                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_385                                                                                                                             |     13|
|2089  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1854                                                                                                                    |     13|
|2090  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__43  |      8|
|2091  |    mac_muladd_8s_8s_14ns_14_1_1_U2135                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_386                                                                                                                             |     30|
|2092  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1853                                                                                                                    |     30|
|2093  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__51  |      8|
|2094  |    mac_muladd_8s_8s_14ns_14_1_1_U2136                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_387                                                                                                                             |     38|
|2095  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1852                                                                                                                    |     38|
|2096  |    mac_muladd_8s_8s_14ns_14_1_1_U2137                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_388                                                                                                                             |     21|
|2097  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1851                                                                                                                    |     21|
|2098  |    mac_muladd_8s_8s_14ns_14_1_1_U2138                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_389                                                                                                                             |     13|
|2099  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1850                                                                                                                    |     13|
|2100  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__17  |      8|
|2101  |    mac_muladd_8s_8s_14ns_14_1_1_U2139                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_390                                                                                                                             |     24|
|2102  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1849                                                                                                                    |     24|
|2103  |    mac_muladd_8s_8s_14ns_14_1_1_U2140                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_391                                                                                                                             |     13|
|2104  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1848                                                                                                                    |     13|
|2105  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__64  |      8|
|2106  |    mac_muladd_8s_8s_14ns_14_1_1_U2141                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_392                                                                                                                             |     44|
|2107  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1847                                                                                                                    |     44|
|2108  |    mac_muladd_8s_8s_14ns_14_1_1_U2142                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_393                                                                                                                             |     13|
|2109  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1846                                                                                                                    |     13|
|2110  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__22  |      8|
|2111  |    mac_muladd_8s_8s_14ns_14_1_1_U2143                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_394                                                                                                                             |     50|
|2112  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1845                                                                                                                    |     50|
|2113  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__4   |      8|
|2114  |    mac_muladd_8s_8s_14ns_14_1_1_U2144                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_395                                                                                                                             |     22|
|2115  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1844                                                                                                                    |     22|
|2116  |    mac_muladd_8s_8s_14ns_14_1_1_U2146                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_396                                                                                                                             |     38|
|2117  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1843                                                                                                                    |     38|
|2118  |    mac_muladd_8s_8s_14ns_14_1_1_U2147                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_397                                                                                                                             |     10|
|2119  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1842                                                                                                                    |     10|
|2120  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__52  |      8|
|2121  |    mac_muladd_8s_8s_14ns_14_1_1_U2148                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_398                                                                                                                             |     29|
|2122  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1841                                                                                                                    |     29|
|2123  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__87  |      8|
|2124  |    mac_muladd_8s_8s_14ns_14_1_1_U2149                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_399                                                                                                                             |     71|
|2125  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1840                                                                                                                    |     71|
|2126  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__26  |      8|
|2127  |    mac_muladd_8s_8s_14ns_14_1_1_U2150                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_400                                                                                                                             |     24|
|2128  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1839                                                                                                                    |     24|
|2129  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__25  |      8|
|2130  |    mac_muladd_8s_8s_14ns_14_1_1_U2151                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_401                                                                                                                             |     22|
|2131  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1838                                                                                                                    |     22|
|2132  |    mac_muladd_8s_8s_14ns_14_1_1_U2152                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_402                                                                                                                             |     32|
|2133  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1837                                                                                                                    |     32|
|2134  |    mac_muladd_8s_8s_14ns_14_1_1_U2153                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_403                                                                                                                             |     11|
|2135  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1836                                                                                                                    |     11|
|2136  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__26  |      8|
|2137  |    mac_muladd_8s_8s_14ns_14_1_1_U2154                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_404                                                                                                                             |     32|
|2138  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1835                                                                                                                    |     32|
|2139  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__64  |      8|
|2140  |    mac_muladd_8s_8s_14ns_14_1_1_U2155                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_405                                                                                                                             |     13|
|2141  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1834                                                                                                                    |     13|
|2142  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__66  |      8|
|2143  |    mac_muladd_8s_8s_14ns_14_1_1_U2156                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_406                                                                                                                             |     14|
|2144  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1833                                                                                                                    |     14|
|2145  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__62  |      8|
|2146  |    mac_muladd_8s_8s_14ns_14_1_1_U2157                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_407                                                                                                                             |     32|
|2147  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1832                                                                                                                    |     32|
|2148  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__19  |      8|
|2149  |    mac_muladd_8s_8s_14ns_14_1_1_U2158                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_408                                                                                                                             |     16|
|2150  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1831                                                                                                                    |     16|
|2151  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__22  |      8|
|2152  |    mac_muladd_8s_8s_14ns_14_1_1_U2159                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_409                                                                                                                             |     21|
|2153  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1830                                                                                                                    |     21|
|2154  |    mac_muladd_8s_8s_14ns_14_1_1_U2160                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_410                                                                                                                             |     18|
|2155  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1829                                                                                                                    |     18|
|2156  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__12  |      8|
|2157  |    mac_muladd_8s_8s_14ns_14_1_1_U2161                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_411                                                                                                                             |     34|
|2158  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1828                                                                                                                    |     34|
|2159  |    mac_muladd_8s_8s_14ns_14_1_1_U2162                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_412                                                                                                                             |     14|
|2160  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1827                                                                                                                    |     14|
|2161  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__44  |      8|
|2162  |    mac_muladd_8s_8s_14ns_14_1_1_U2163                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_413                                                                                                                             |     13|
|2163  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1826                                                                                                                    |     13|
|2164  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__4   |      8|
|2165  |    mac_muladd_8s_8s_14ns_14_1_1_U2164                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_414                                                                                                                             |     15|
|2166  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1825                                                                                                                    |     15|
|2167  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__54  |      8|
|2168  |    mac_muladd_8s_8s_14ns_14_1_1_U2165                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_415                                                                                                                             |     13|
|2169  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1824                                                                                                                    |     13|
|2170  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__74  |      8|
|2171  |    mac_muladd_8s_8s_14ns_14_1_1_U2166                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_416                                                                                                                             |     25|
|2172  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1823                                                                                                                    |     25|
|2173  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__32  |      8|
|2174  |    mac_muladd_8s_8s_14ns_14_1_1_U2167                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_417                                                                                                                             |     31|
|2175  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1822                                                                                                                    |     31|
|2176  |    mac_muladd_8s_8s_14ns_14_1_1_U2168                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_418                                                                                                                             |     25|
|2177  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1821                                                                                                                    |     25|
|2178  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__43  |      8|
|2179  |    mac_muladd_8s_8s_14ns_14_1_1_U2169                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_419                                                                                                                             |     13|
|2180  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1820                                                                                                                    |     13|
|2181  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__77  |      8|
|2182  |    mac_muladd_8s_8s_14ns_14_1_1_U2170                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_420                                                                                                                             |     30|
|2183  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1819                                                                                                                    |     30|
|2184  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__39  |      8|
|2185  |    mac_muladd_8s_8s_14ns_14_1_1_U2172                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_421                                                                                                                             |     33|
|2186  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1818                                                                                                                    |     33|
|2187  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__43  |      8|
|2188  |    mac_muladd_8s_8s_14ns_14_1_1_U2173                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_422                                                                                                                             |     30|
|2189  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1817                                                                                                                    |     30|
|2190  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__89  |      8|
|2191  |    mac_muladd_8s_8s_14ns_14_1_1_U2174                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_423                                                                                                                             |     51|
|2192  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1816                                                                                                                    |     51|
|2193  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__20  |      8|
|2194  |    mac_muladd_8s_8s_14ns_14_1_1_U2175                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_424                                                                                                                             |     36|
|2195  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1815                                                                                                                    |     36|
|2196  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel      |      8|
|2197  |    mac_muladd_8s_8s_14ns_14_1_1_U2176                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_425                                                                                                                             |     22|
|2198  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1814                                                                                                                    |     22|
|2199  |    mac_muladd_8s_8s_14ns_14_1_1_U2177                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_426                                                                                                                             |     38|
|2200  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1813                                                                                                                    |     38|
|2201  |    mac_muladd_8s_8s_14ns_14_1_1_U2178                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_427                                                                                                                             |     13|
|2202  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1812                                                                                                                    |     13|
|2203  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__58  |      8|
|2204  |    mac_muladd_8s_8s_14ns_14_1_1_U2179                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_428                                                                                                                             |     31|
|2205  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1811                                                                                                                    |     31|
|2206  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__6   |      8|
|2207  |    mac_muladd_8s_8s_14ns_14_1_1_U2180                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_429                                                                                                                             |     17|
|2208  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1810                                                                                                                    |     17|
|2209  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__10  |      8|
|2210  |    mac_muladd_8s_8s_14ns_14_1_1_U2181                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_430                                                                                                                             |     13|
|2211  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1809                                                                                                                    |     13|
|2212  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__37  |      8|
|2213  |    mac_muladd_8s_8s_14ns_14_1_1_U2182                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_431                                                                                                                             |     24|
|2214  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1808                                                                                                                    |     24|
|2215  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__21  |      8|
|2216  |    mac_muladd_8s_8s_14ns_14_1_1_U2183                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_432                                                                                                                             |     32|
|2217  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1807                                                                                                                    |     32|
|2218  |    mac_muladd_8s_8s_14ns_14_1_1_U2184                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_433                                                                                                                             |     14|
|2219  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1806                                                                                                                    |     14|
|2220  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__60  |      8|
|2221  |    mac_muladd_8s_8s_14ns_14_1_1_U2185                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_434                                                                                                                             |     11|
|2222  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1805                                                                                                                    |     11|
|2223  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__31  |      8|
|2224  |    mac_muladd_8s_8s_14ns_14_1_1_U2186                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_435                                                                                                                             |     29|
|2225  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1804                                                                                                                    |     29|
|2226  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__14  |      8|
|2227  |    mac_muladd_8s_8s_14ns_14_1_1_U2187                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_436                                                                                                                             |     15|
|2228  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1803                                                                                                                    |     15|
|2229  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__47  |      8|
|2230  |    mac_muladd_8s_8s_14ns_14_1_1_U2188                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_437                                                                                                                             |     13|
|2231  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1802                                                                                                                    |     13|
|2232  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel      |      8|
|2233  |    mac_muladd_8s_8s_14ns_14_1_1_U2189                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_438                                                                                                                             |     38|
|2234  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1801                                                                                                                    |     38|
|2235  |    mac_muladd_8s_8s_14ns_14_1_1_U2190                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_439                                                                                                                             |     13|
|2236  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1800                                                                                                                    |     13|
|2237  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__48  |      8|
|2238  |    mac_muladd_8s_8s_14ns_14_1_1_U2191                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_440                                                                                                                             |     33|
|2239  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1799                                                                                                                    |     33|
|2240  |    mac_muladd_8s_8s_14ns_14_1_1_U2192                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_441                                                                                                                             |     33|
|2241  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1798                                                                                                                    |     33|
|2242  |    mac_muladd_8s_8s_14ns_14_1_1_U2193                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_442                                                                                                                             |     30|
|2243  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1797                                                                                                                    |     30|
|2244  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__11  |      8|
|2245  |    mac_muladd_8s_8s_14ns_14_1_1_U2194                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_443                                                                                                                             |     13|
|2246  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1796                                                                                                                    |     13|
|2247  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__65  |      8|
|2248  |    mac_muladd_8s_8s_14ns_14_1_1_U2195                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_444                                                                                                                             |     30|
|2249  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1795                                                                                                                    |     30|
|2250  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__23  |      8|
|2251  |    mac_muladd_8s_8s_14ns_14_1_1_U2196                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_445                                                                                                                             |     10|
|2252  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1794                                                                                                                    |     10|
|2253  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__13  |      8|
|2254  |    mac_muladd_8s_8s_14ns_14_1_1_U2198                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_446                                                                                                                             |     30|
|2255  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1793                                                                                                                    |     30|
|2256  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__31  |      8|
|2257  |    mac_muladd_8s_8s_14ns_14_1_1_U2199                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_447                                                                                                                             |     58|
|2258  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1792                                                                                                                    |     58|
|2259  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__36  |      8|
|2260  |    mac_muladd_8s_8s_14ns_14_1_1_U2200                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_448                                                                                                                             |     24|
|2261  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1791                                                                                                                    |     24|
|2262  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__49  |      8|
|2263  |    mac_muladd_8s_8s_14ns_14_1_1_U2201                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_449                                                                                                                             |     10|
|2264  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1790                                                                                                                    |     10|
|2265  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__41  |      8|
|2266  |    mac_muladd_8s_8s_14ns_14_1_1_U2202                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_450                                                                                                                             |     27|
|2267  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1789                                                                                                                    |     27|
|2268  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__85  |      8|
|2269  |    mac_muladd_8s_8s_14ns_14_1_1_U2203                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_451                                                                                                                             |     11|
|2270  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1788                                                                                                                    |     11|
|2271  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__3   |      8|
|2272  |    mac_muladd_8s_8s_14ns_14_1_1_U2204                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_452                                                                                                                             |     32|
|2273  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1787                                                                                                                    |     32|
|2274  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__75  |      8|
|2275  |    mac_muladd_8s_8s_14ns_14_1_1_U2205                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_453                                                                                                                             |     17|
|2276  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1786                                                                                                                    |     17|
|2277  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__77  |      8|
|2278  |    mac_muladd_8s_8s_14ns_14_1_1_U2206                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_454                                                                                                                             |     33|
|2279  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1785                                                                                                                    |     33|
|2280  |    mac_muladd_8s_8s_14ns_14_1_1_U2207                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_455                                                                                                                             |     33|
|2281  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1784                                                                                                                    |     33|
|2282  |    mac_muladd_8s_8s_14ns_14_1_1_U2208                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_456                                                                                                                             |     13|
|2283  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1783                                                                                                                    |     13|
|2284  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__16  |      8|
|2285  |    mac_muladd_8s_8s_14ns_14_1_1_U2209                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_457                                                                                                                             |     13|
|2286  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1782                                                                                                                    |     13|
|2287  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__18  |      8|
|2288  |    mac_muladd_8s_8s_14ns_14_1_1_U2210                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_458                                                                                                                             |     36|
|2289  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1781                                                                                                                    |     36|
|2290  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__32  |      8|
|2291  |    mac_muladd_8s_8s_14ns_14_1_1_U2211                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_459                                                                                                                             |     29|
|2292  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1780                                                                                                                    |     29|
|2293  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__61  |      8|
|2294  |    mac_muladd_8s_8s_14ns_14_1_1_U2212                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_460                                                                                                                             |     18|
|2295  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1779                                                                                                                    |     18|
|2296  |    mac_muladd_8s_8s_14ns_14_1_1_U2213                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_461                                                                                                                             |     22|
|2297  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1778                                                                                                                    |     22|
|2298  |    mac_muladd_8s_8s_14ns_14_1_1_U2214                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_462                                                                                                                             |     24|
|2299  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1777                                                                                                                    |     24|
|2300  |    mac_muladd_8s_8s_14ns_14_1_1_U2215                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_463                                                                                                                             |     14|
|2301  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1776                                                                                                                    |     14|
|2302  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__36  |      8|
|2303  |    mac_muladd_8s_8s_14ns_14_1_1_U2216                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_464                                                                                                                             |     40|
|2304  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1775                                                                                                                    |     40|
|2305  |    mac_muladd_8s_8s_14ns_14_1_1_U2217                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_465                                                                                                                             |     15|
|2306  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1774                                                                                                                    |     15|
|2307  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__80  |      8|
|2308  |    mac_muladd_8s_8s_14ns_14_1_1_U2218                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_466                                                                                                                             |     30|
|2309  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1773                                                                                                                    |     30|
|2310  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__46  |      8|
|2311  |    mac_muladd_8s_8s_14ns_14_1_1_U2219                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_467                                                                                                                             |     22|
|2312  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1772                                                                                                                    |     22|
|2313  |    mac_muladd_8s_8s_14ns_14_1_1_U2220                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_468                                                                                                                             |     38|
|2314  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1771                                                                                                                    |     38|
|2315  |    mac_muladd_8s_8s_14ns_14_1_1_U2221                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_469                                                                                                                             |     10|
|2316  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1770                                                                                                                    |     10|
|2317  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__50  |      8|
|2318  |    mac_muladd_8s_8s_14ns_14_1_1_U2222                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_470                                                                                                                             |     29|
|2319  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1769                                                                                                                    |     29|
|2320  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__60  |      8|
|2321  |    mac_muladd_8s_8s_14ns_14_1_1_U2224                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_471                                                                                                                             |     56|
|2322  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1768                                                                                                                    |     56|
|2323  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__22  |      8|
|2324  |    mac_muladd_8s_8s_14ns_14_1_1_U2225                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_472                                                                                                                             |     24|
|2325  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1767                                                                                                                    |     24|
|2326  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__6   |      8|
|2327  |    mac_muladd_8s_8s_14ns_14_1_1_U2226                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_473                                                                                                                             |     22|
|2328  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1766                                                                                                                    |     22|
|2329  |    mac_muladd_8s_8s_14ns_14_1_1_U2227                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_474                                                                                                                             |     26|
|2330  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1765                                                                                                                    |     26|
|2331  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__59  |      8|
|2332  |    mac_muladd_8s_8s_14ns_14_1_1_U2228                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_475                                                                                                                             |     13|
|2333  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1764                                                                                                                    |     13|
|2334  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__90  |      8|
|2335  |    mac_muladd_8s_8s_14ns_14_1_1_U2229                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_476                                                                                                                             |     41|
|2336  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1763                                                                                                                    |     41|
|2337  |    mac_muladd_8s_8s_14ns_14_1_1_U2230                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_477                                                                                                                             |     17|
|2338  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1762                                                                                                                    |     17|
|2339  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__71  |      8|
|2340  |    mac_muladd_8s_8s_14ns_14_1_1_U2231                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_478                                                                                                                             |     25|
|2341  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1761                                                                                                                    |     25|
|2342  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__53  |      8|
|2343  |    mac_muladd_8s_8s_14ns_14_1_1_U2232                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_479                                                                                                                             |     13|
|2344  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1760                                                                                                                    |     13|
|2345  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__50  |      8|
|2346  |    mac_muladd_8s_8s_14ns_14_1_1_U2233                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_480                                                                                                                             |     33|
|2347  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1759                                                                                                                    |     33|
|2348  |    mac_muladd_8s_8s_14ns_14_1_1_U2234                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_481                                                                                                                             |     14|
|2349  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1758                                                                                                                    |     14|
|2350  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__79  |      8|
|2351  |    mac_muladd_8s_8s_14ns_14_1_1_U2235                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_482                                                                                                                             |     35|
|2352  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1757                                                                                                                    |     35|
|2353  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__23  |      8|
|2354  |    mac_muladd_8s_8s_14ns_14_1_1_U2236                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_483                                                                                                                             |     38|
|2355  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1756                                                                                                                    |     38|
|2356  |    mac_muladd_8s_8s_14ns_14_1_1_U2237                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_484                                                                                                                             |     14|
|2357  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1755                                                                                                                    |     14|
|2358  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__12  |      8|
|2359  |    mac_muladd_8s_8s_14ns_14_1_1_U2238                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_485                                                                                                                             |     30|
|2360  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1754                                                                                                                    |     30|
|2361  |    mac_muladd_8s_8s_14ns_14_1_1_U2239                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_486                                                                                                                             |     38|
|2362  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1753                                                                                                                    |     38|
|2363  |    mac_muladd_8s_8s_14ns_14_1_1_U2240                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_487                                                                                                                             |     22|
|2364  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1752                                                                                                                    |     22|
|2365  |    mac_muladd_8s_8s_14ns_14_1_1_U2241                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_488                                                                                                                             |     41|
|2366  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1751                                                                                                                    |     41|
|2367  |    mac_muladd_8s_8s_14ns_14_1_1_U2242                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_489                                                                                                                             |     25|
|2368  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1750                                                                                                                    |     25|
|2369  |    mac_muladd_8s_8s_14ns_14_1_1_U2243                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_490                                                                                                                             |     30|
|2370  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1749                                                                                                                    |     30|
|2371  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__7   |      8|
|2372  |    mac_muladd_8s_8s_14ns_14_1_1_U2244                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_491                                                                                                                             |     22|
|2373  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1748                                                                                                                    |     22|
|2374  |    mac_muladd_8s_8s_14ns_14_1_1_U2245                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_492                                                                                                                             |     38|
|2375  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1747                                                                                                                    |     38|
|2376  |    mac_muladd_8s_8s_14ns_14_1_1_U2246                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_493                                                                                                                             |     10|
|2377  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1746                                                                                                                    |     10|
|2378  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__24  |      8|
|2379  |    mac_muladd_8s_8s_14ns_14_1_1_U2247                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_494                                                                                                                             |     14|
|2380  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1745                                                                                                                    |     14|
|2381  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__18  |      8|
|2382  |    mac_muladd_8s_8s_14ns_14_1_1_U2248                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_495                                                                                                                             |     75|
|2383  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1744                                                                                                                    |     75|
|2384  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__51  |      8|
|2385  |    mac_muladd_8s_8s_14ns_14_1_1_U2250                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_496                                                                                                                             |     47|
|2386  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1743                                                                                                                    |     47|
|2387  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__9   |      8|
|2388  |    mac_muladd_8s_8s_14ns_14_1_1_U2251                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_497                                                                                                                             |     38|
|2389  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1742                                                                                                                    |     38|
|2390  |    mac_muladd_8s_8s_14ns_14_1_1_U2252                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_498                                                                                                                             |     10|
|2391  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1741                                                                                                                    |     10|
|2392  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__27  |      8|
|2393  |    mac_muladd_8s_8s_14ns_14_1_1_U2253                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_499                                                                                                                             |     23|
|2394  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1740                                                                                                                    |     23|
|2395  |    mac_muladd_8s_8s_14ns_14_1_1_U2254                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_500                                                                                                                             |     40|
|2396  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1739                                                                                                                    |     40|
|2397  |    mac_muladd_8s_8s_14ns_14_1_1_U2255                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_501                                                                                                                             |     19|
|2398  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1738                                                                                                                    |     19|
|2399  |    mac_muladd_8s_8s_14ns_14_1_1_U2256                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_502                                                                                                                             |     14|
|2400  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1737                                                                                                                    |     14|
|2401  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__2   |      8|
|2402  |    mac_muladd_8s_8s_14ns_14_1_1_U2257                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_503                                                                                                                             |     40|
|2403  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1736                                                                                                                    |     40|
|2404  |    mac_muladd_8s_8s_14ns_14_1_1_U2258                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_504                                                                                                                             |     24|
|2405  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1735                                                                                                                    |     24|
|2406  |    mac_muladd_8s_8s_14ns_14_1_1_U2259                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_505                                                                                                                             |     13|
|2407  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1734                                                                                                                    |     13|
|2408  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__33  |      8|
|2409  |    mac_muladd_8s_8s_14ns_14_1_1_U2260                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_506                                                                                                                             |     24|
|2410  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1733                                                                                                                    |     24|
|2411  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__8   |      8|
|2412  |    mac_muladd_8s_8s_14ns_14_1_1_U2261                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_507                                                                                                                             |     38|
|2413  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1732                                                                                                                    |     38|
|2414  |    mac_muladd_8s_8s_14ns_14_1_1_U2262                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_508                                                                                                                             |     36|
|2415  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1731                                                                                                                    |     36|
|2416  |    mac_muladd_8s_8s_14ns_14_1_1_U2263                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_509                                                                                                                             |     20|
|2417  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1730                                                                                                                    |     20|
|2418  |    mac_muladd_8s_8s_14ns_14_1_1_U2264                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_510                                                                                                                             |     24|
|2419  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1729                                                                                                                    |     24|
|2420  |    mac_muladd_8s_8s_14ns_14_1_1_U2265                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_511                                                                                                                             |     22|
|2421  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1728                                                                                                                    |     22|
|2422  |    mac_muladd_8s_8s_14ns_14_1_1_U2266                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_512                                                                                                                             |     41|
|2423  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1727                                                                                                                    |     41|
|2424  |    mac_muladd_8s_8s_14ns_14_1_1_U2267                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_513                                                                                                                             |     25|
|2425  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1726                                                                                                                    |     25|
|2426  |    mac_muladd_8s_8s_14ns_14_1_1_U2268                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_514                                                                                                                             |     26|
|2427  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1725                                                                                                                    |     26|
|2428  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__53  |      8|
|2429  |    mac_muladd_8s_8s_14ns_14_1_1_U2269                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_515                                                                                                                             |     22|
|2430  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1724                                                                                                                    |     22|
|2431  |    mac_muladd_8s_8s_14ns_14_1_1_U2270                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_516                                                                                                                             |     37|
|2432  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1723                                                                                                                    |     37|
|2433  |    mac_muladd_8s_8s_14ns_14_1_1_U2271                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_517                                                                                                                             |     15|
|2434  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1722                                                                                                                    |     15|
|2435  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__56  |      8|
|2436  |    mac_muladd_8s_8s_14ns_14_1_1_U2272                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_518                                                                                                                             |     38|
|2437  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1721                                                                                                                    |     38|
|2438  |    mac_muladd_8s_8s_14ns_14_1_1_U2273                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_519                                                                                                                             |     51|
|2439  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1720                                                                                                                    |     51|
|2440  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__9   |      8|
|2441  |    mac_muladd_8s_8s_14ns_14_1_1_U2274                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_520                                                                                                                             |     29|
|2442  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1719                                                                                                                    |     29|
|2443  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__55  |      8|
|2444  |    mac_muladd_8s_8s_14ns_14_1_1_U2276                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_521                                                                                                                             |     22|
|2445  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1718                                                                                                                    |     22|
|2446  |    mac_muladd_8s_8s_14ns_14_1_1_U2277                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_522                                                                                                                             |     26|
|2447  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1717                                                                                                                    |     26|
|2448  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__69  |      8|
|2449  |    mac_muladd_8s_8s_14ns_14_1_1_U2278                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_523                                                                                                                             |     11|
|2450  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1716                                                                                                                    |     11|
|2451  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__13  |      8|
|2452  |    mac_muladd_8s_8s_14ns_14_1_1_U2279                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_524                                                                                                                             |     32|
|2453  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1715                                                                                                                    |     32|
|2454  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__72  |      8|
|2455  |    mac_muladd_8s_8s_14ns_14_1_1_U2280                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_525                                                                                                                             |     13|
|2456  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1714                                                                                                                    |     13|
|2457  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__34  |      8|
|2458  |    mac_muladd_8s_8s_14ns_14_1_1_U2281                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_526                                                                                                                             |     22|
|2459  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1713                                                                                                                    |     22|
|2460  |    mac_muladd_8s_8s_14ns_14_1_1_U2282                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_527                                                                                                                             |     40|
|2461  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1712                                                                                                                    |     40|
|2462  |    mac_muladd_8s_8s_14ns_14_1_1_U2283                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_528                                                                                                                             |     24|
|2463  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1711                                                                                                                    |     24|
|2464  |    mac_muladd_8s_8s_14ns_14_1_1_U2284                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_529                                                                                                                             |     10|
|2465  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1710                                                                                                                    |     10|
|2466  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__38  |      8|
|2467  |    mac_muladd_8s_8s_14ns_14_1_1_U2285                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_530                                                                                                                             |     10|
|2468  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1709                                                                                                                    |     10|
|2469  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__27  |      8|
|2470  |    mac_muladd_8s_8s_14ns_14_1_1_U2286                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_531                                                                                                                             |     30|
|2471  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1708                                                                                                                    |     30|
|2472  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__81  |      8|
|2473  |    mac_muladd_8s_8s_14ns_14_1_1_U2287                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_532                                                                                                                             |     21|
|2474  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1707                                                                                                                    |     21|
|2475  |    mac_muladd_8s_8s_14ns_14_1_1_U2288                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_533                                                                                                                             |     13|
|2476  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1706                                                                                                                    |     13|
|2477  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__83  |      8|
|2478  |    mac_muladd_8s_8s_14ns_14_1_1_U2289                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_534                                                                                                                             |     24|
|2479  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1705                                                                                                                    |     24|
|2480  |    mac_muladd_8s_8s_14ns_14_1_1_U2290                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_535                                                                                                                             |     23|
|2481  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1704                                                                                                                    |     23|
|2482  |    mac_muladd_8s_8s_14ns_14_1_1_U2291                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_536                                                                                                                             |     40|
|2483  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1703                                                                                                                    |     40|
|2484  |    mac_muladd_8s_8s_14ns_14_1_1_U2292                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_537                                                                                                                             |     25|
|2485  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1702                                                                                                                    |     25|
|2486  |    mac_muladd_8s_8s_14ns_14_1_1_U2293                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_538                                                                                                                             |     32|
|2487  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1701                                                                                                                    |     32|
|2488  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__39  |      8|
|2489  |    mac_muladd_8s_8s_14ns_14_1_1_U2294                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_539                                                                                                                             |     11|
|2490  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1700                                                                                                                    |     11|
|2491  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__82  |      8|
|2492  |    mac_muladd_8s_8s_14ns_14_1_1_U2295                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_540                                                                                                                             |     26|
|2493  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1699                                                                                                                    |     26|
|2494  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__43  |      8|
|2495  |    mac_muladd_8s_8s_14ns_14_1_1_U2296                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_541                                                                                                                             |     10|
|2496  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1698                                                                                                                    |     10|
|2497  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__48  |      8|
|2498  |    mac_muladd_8s_8s_14ns_14_1_1_U2297                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_542                                                                                                                             |     12|
|2499  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1697                                                                                                                    |     12|
|2500  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__2   |      8|
|2501  |    mac_muladd_8s_8s_14ns_14_1_1_U2298                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_543                                                                                                                             |     58|
|2502  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1696                                                                                                                    |     58|
|2503  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__45  |      8|
|2504  |    mac_muladd_8s_8s_14ns_14_1_1_U2299                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_544                                                                                                                             |     24|
|2505  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1695                                                                                                                    |     24|
|2506  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__27  |      8|
|2507  |    mac_muladd_8s_8s_14ns_14_1_1_U2300                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_545                                                                                                                             |     10|
|2508  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1694                                                                                                                    |     10|
|2509  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__10  |      8|
|2510  |    mac_muladd_8s_8s_14ns_14_1_1_U2302                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_546                                                                                                                             |     38|
|2511  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1693                                                                                                                    |     38|
|2512  |    mac_muladd_8s_8s_14ns_14_1_1_U2303                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_547                                                                                                                             |     23|
|2513  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1692                                                                                                                    |     23|
|2514  |    mac_muladd_8s_8s_14ns_14_1_1_U2304                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_548                                                                                                                             |     41|
|2515  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1691                                                                                                                    |     41|
|2516  |    mac_muladd_8s_8s_14ns_14_1_1_U2305                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_549                                                                                                                             |     25|
|2517  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1690                                                                                                                    |     25|
|2518  |    mac_muladd_8s_8s_14ns_14_1_1_U2306                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_550                                                                                                                             |     23|
|2519  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1689                                                                                                                    |     23|
|2520  |    mac_muladd_8s_8s_14ns_14_1_1_U2307                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_551                                                                                                                             |     41|
|2521  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1688                                                                                                                    |     41|
|2522  |    mac_muladd_8s_8s_14ns_14_1_1_U2308                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_552                                                                                                                             |     24|
|2523  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1687                                                                                                                    |     24|
|2524  |    mac_muladd_8s_8s_14ns_14_1_1_U2309                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_553                                                                                                                             |     31|
|2525  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1686                                                                                                                    |     31|
|2526  |    mac_muladd_8s_8s_14ns_14_1_1_U2310                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_554                                                                                                                             |     34|
|2527  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1685                                                                                                                    |     34|
|2528  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__33  |      8|
|2529  |    mac_muladd_8s_8s_14ns_14_1_1_U2311                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_555                                                                                                                             |     28|
|2530  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1684                                                                                                                    |     28|
|2531  |    mac_muladd_8s_8s_14ns_14_1_1_U2312                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_556                                                                                                                             |     37|
|2532  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1683                                                                                                                    |     37|
|2533  |    mac_muladd_8s_8s_14ns_14_1_1_U2313                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_557                                                                                                                             |     34|
|2534  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1682                                                                                                                    |     34|
|2535  |    mac_muladd_8s_8s_14ns_14_1_1_U2314                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_558                                                                                                                             |     31|
|2536  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1681                                                                                                                    |     31|
|2537  |    mac_muladd_8s_8s_14ns_14_1_1_U2315                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_559                                                                                                                             |     23|
|2538  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1680                                                                                                                    |     23|
|2539  |    mac_muladd_8s_8s_14ns_14_1_1_U2316                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_560                                                                                                                             |     40|
|2540  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1679                                                                                                                    |     40|
|2541  |    mac_muladd_8s_8s_14ns_14_1_1_U2317                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_561                                                                                                                             |     24|
|2542  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1678                                                                                                                    |     24|
|2543  |    mac_muladd_8s_8s_14ns_14_1_1_U2318                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_562                                                                                                                             |     25|
|2544  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1677                                                                                                                    |     25|
|2545  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__19  |      8|
|2546  |    mac_muladd_8s_8s_14ns_14_1_1_U2319                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_563                                                                                                                             |     22|
|2547  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1676                                                                                                                    |     22|
|2548  |    mac_muladd_8s_8s_14ns_14_1_1_U2320                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_564                                                                                                                             |     35|
|2549  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1675                                                                                                                    |     35|
|2550  |    mac_muladd_8s_8s_14ns_14_1_1_U2321                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_565                                                                                                                             |     15|
|2551  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1674                                                                                                                    |     15|
|2552  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__35  |      8|
|2553  |    mac_muladd_8s_8s_14ns_14_1_1_U2322                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_566                                                                                                                             |     12|
|2554  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1673                                                                                                                    |     12|
|2555  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__45  |      8|
|2556  |    mac_muladd_8s_8s_14ns_14_1_1_U2323                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_567                                                                                                                             |     52|
|2557  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1672                                                                                                                    |     52|
|2558  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__23  |      8|
|2559  |    mac_muladd_8s_8s_14ns_14_1_1_U2324                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_568                                                                                                                             |     47|
|2560  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1671                                                                                                                    |     47|
|2561  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__26  |      8|
|2562  |    mac_muladd_8s_8s_14ns_14_1_1_U2325                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_569                                                                                                                             |     31|
|2563  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1670                                                                                                                    |     31|
|2564  |    mac_muladd_8s_8s_14ns_14_1_1_U2326                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_570                                                                                                                             |     29|
|2565  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1669                                                                                                                    |     29|
|2566  |    mac_muladd_8s_8s_14ns_14_1_1_U2328                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_571                                                                                                                             |     19|
|2567  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1668                                                                                                                    |     19|
|2568  |    mac_muladd_8s_8s_14ns_14_1_1_U2329                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_572                                                                                                                             |     41|
|2569  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1667                                                                                                                    |     41|
|2570  |    mac_muladd_8s_8s_14ns_14_1_1_U2330                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_573                                                                                                                             |     20|
|2571  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1666                                                                                                                    |     20|
|2572  |    mac_muladd_8s_8s_14ns_14_1_1_U2331                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_574                                                                                                                             |     23|
|2573  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1665                                                                                                                    |     23|
|2574  |    mac_muladd_8s_8s_14ns_14_1_1_U2332                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_575                                                                                                                             |     41|
|2575  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1664                                                                                                                    |     41|
|2576  |    mac_muladd_8s_8s_14ns_14_1_1_U2333                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_576                                                                                                                             |     24|
|2577  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1663                                                                                                                    |     24|
|2578  |    mac_muladd_8s_8s_14ns_14_1_1_U2334                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_577                                                                                                                             |     30|
|2579  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1662                                                                                                                    |     30|
|2580  |    mac_muladd_8s_8s_14ns_14_1_1_U2335                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_578                                                                                                                             |     10|
|2581  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1661                                                                                                                    |     10|
|2582  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__30  |      8|
|2583  |    mac_muladd_8s_8s_14ns_14_1_1_U2336                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_579                                                                                                                             |     29|
|2584  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1660                                                                                                                    |     29|
|2585  |    mac_muladd_8s_8s_14ns_14_1_1_U2337                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_580                                                                                                                             |     37|
|2586  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1659                                                                                                                    |     37|
|2587  |    mac_muladd_8s_8s_14ns_14_1_1_U2338                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_581                                                                                                                             |     30|
|2588  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1658                                                                                                                    |     30|
|2589  |    mac_muladd_8s_8s_14ns_14_1_1_U2339                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_582                                                                                                                             |     38|
|2590  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1657                                                                                                                    |     38|
|2591  |    mac_muladd_8s_8s_14ns_14_1_1_U2340                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_583                                                                                                                             |     23|
|2592  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1656                                                                                                                    |     23|
|2593  |    mac_muladd_8s_8s_14ns_14_1_1_U2341                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_584                                                                                                                             |     41|
|2594  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1655                                                                                                                    |     41|
|2595  |    mac_muladd_8s_8s_14ns_14_1_1_U2342                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_585                                                                                                                             |     25|
|2596  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1654                                                                                                                    |     25|
|2597  |    mac_muladd_8s_8s_14ns_14_1_1_U2343                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_586                                                                                                                             |     50|
|2598  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1653                                                                                                                    |     50|
|2599  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__52  |      8|
|2600  |    mac_muladd_8s_8s_14ns_14_1_1_U2344                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_587                                                                                                                             |     31|
|2601  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1652                                                                                                                    |     31|
|2602  |    mac_muladd_8s_8s_14ns_14_1_1_U2345                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_588                                                                                                                             |     29|
|2603  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1651                                                                                                                    |     29|
|2604  |    mac_muladd_8s_8s_14ns_14_1_1_U2346                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_589                                                                                                                             |     10|
|2605  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1650                                                                                                                    |     10|
|2606  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__17  |      8|
|2607  |    mac_muladd_8s_8s_14ns_14_1_1_U2347                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_590                                                                                                                             |     38|
|2608  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1649                                                                                                                    |     38|
|2609  |    mac_muladd_8s_8s_14ns_14_1_1_U2348                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_591                                                                                                                             |     74|
|2610  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1648                                                                                                                    |     74|
|2611  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__28  |      8|
|2612  |    mac_muladd_8s_8s_14ns_14_1_1_U2349                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_592                                                                                                                             |     47|
|2613  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1647                                                                                                                    |     47|
|2614  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__34  |      8|
|2615  |    mac_muladd_8s_8s_14ns_14_1_1_U2350                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_593                                                                                                                             |     31|
|2616  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1646                                                                                                                    |     31|
|2617  |    mac_muladd_8s_8s_14ns_14_1_1_U2351                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_594                                                                                                                             |     29|
|2618  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1645                                                                                                                    |     29|
|2619  |    mac_muladd_8s_8s_14ns_14_1_1_U2352                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_595                                                                                                                             |     11|
|2620  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1644                                                                                                                    |     11|
|2621  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__16  |      8|
|2622  |    mac_muladd_8s_8s_14ns_14_1_1_U2354                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_596                                                                                                                             |     33|
|2623  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1643                                                                                                                    |     33|
|2624  |    mac_muladd_8s_8s_14ns_14_1_1_U2355                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_597                                                                                                                             |     25|
|2625  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1642                                                                                                                    |     25|
|2626  |    mac_muladd_8s_8s_14ns_14_1_1_U2356                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_598                                                                                                                             |     37|
|2627  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1641                                                                                                                    |     37|
|2628  |    mac_muladd_8s_8s_14ns_14_1_1_U2357                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_599                                                                                                                             |     29|
|2629  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1640                                                                                                                    |     29|
|2630  |    mac_muladd_8s_8s_14ns_14_1_1_U2358                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_600                                                                                                                             |     31|
|2631  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1639                                                                                                                    |     31|
|2632  |    mac_muladd_8s_8s_14ns_14_1_1_U2359                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_601                                                                                                                             |     30|
|2633  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1638                                                                                                                    |     30|
|2634  |    mac_muladd_8s_8s_14ns_14_1_1_U2360                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_602                                                                                                                             |     11|
|2635  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1637                                                                                                                    |     11|
|2636  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__55  |      8|
|2637  |    mac_muladd_8s_8s_14ns_14_1_1_U2361                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_603                                                                                                                             |     29|
|2638  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1636                                                                                                                    |     29|
|2639  |    mac_muladd_8s_8s_14ns_14_1_1_U2362                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_604                                                                                                                             |     21|
|2640  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1635                                                                                                                    |     21|
|2641  |    mac_muladd_8s_8s_14ns_14_1_1_U2363                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_605                                                                                                                             |     22|
|2642  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1634                                                                                                                    |     22|
|2643  |    mac_muladd_8s_8s_14ns_14_1_1_U2364                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_606                                                                                                                             |     21|
|2644  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1633                                                                                                                    |     21|
|2645  |    mac_muladd_8s_8s_14ns_14_1_1_U2365                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_607                                                                                                                             |     21|
|2646  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1632                                                                                                                    |     21|
|2647  |    mac_muladd_8s_8s_14ns_14_1_1_U2366                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_608                                                                                                                             |     41|
|2648  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1631                                                                                                                    |     41|
|2649  |    mac_muladd_8s_8s_14ns_14_1_1_U2367                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_609                                                                                                                             |     24|
|2650  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1630                                                                                                                    |     24|
|2651  |    mac_muladd_8s_8s_14ns_14_1_1_U2368                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_610                                                                                                                             |     31|
|2652  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1629                                                                                                                    |     31|
|2653  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__12  |      8|
|2654  |    mac_muladd_8s_8s_14ns_14_1_1_U2369                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_611                                                                                                                             |     31|
|2655  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1628                                                                                                                    |     31|
|2656  |    mac_muladd_8s_8s_14ns_14_1_1_U2370                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_612                                                                                                                             |     29|
|2657  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1627                                                                                                                    |     29|
|2658  |    mac_muladd_8s_8s_14ns_14_1_1_U2371                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_613                                                                                                                             |     10|
|2659  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1626                                                                                                                    |     10|
|2660  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__38  |      8|
|2661  |    mac_muladd_8s_8s_14ns_14_1_1_U2372                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_614                                                                                                                             |     29|
|2662  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1625                                                                                                                    |     29|
|2663  |    mac_muladd_8s_8s_14ns_14_1_1_U2373                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_615                                                                                                                             |     76|
|2664  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1624                                                                                                                    |     76|
|2665  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__2   |      8|
|2666  |    mac_muladd_8s_8s_14ns_14_1_1_U2374                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_616                                                                                                                             |     24|
|2667  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1623                                                                                                                    |     24|
|2668  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__25  |      8|
|2669  |    mac_muladd_8s_8s_14ns_14_1_1_U2375                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_617                                                                                                                             |     31|
|2670  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1622                                                                                                                    |     31|
|2671  |    mac_muladd_8s_8s_14ns_14_1_1_U2376                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_618                                                                                                                             |     29|
|2672  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1621                                                                                                                    |     29|
|2673  |    mac_muladd_8s_8s_14ns_14_1_1_U2377                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_619                                                                                                                             |     32|
|2674  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1620                                                                                                                    |     32|
|2675  |    mac_muladd_8s_8s_14ns_14_1_1_U2378                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_620                                                                                                                             |     30|
|2676  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1619                                                                                                                    |     30|
|2677  |    mac_muladd_8s_8s_14ns_14_1_1_U2380                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_621                                                                                                                             |     32|
|2678  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1618                                                                                                                    |     32|
|2679  |    mac_muladd_8s_8s_14ns_14_1_1_U2381                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_622                                                                                                                             |     14|
|2680  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1617                                                                                                                    |     14|
|2681  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__35  |      8|
|2682  |    mac_muladd_8s_8s_14ns_14_1_1_U2382                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_623                                                                                                                             |     32|
|2683  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1616                                                                                                                    |     32|
|2684  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__76  |      8|
|2685  |    mac_muladd_8s_8s_14ns_14_1_1_U2383                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_624                                                                                                                             |     16|
|2686  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1615                                                                                                                    |     16|
|2687  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__78  |      8|
|2688  |    mac_muladd_8s_8s_14ns_14_1_1_U2384                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_625                                                                                                                             |     14|
|2689  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1614                                                                                                                    |     14|
|2690  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__54  |      8|
|2691  |    mac_muladd_8s_8s_14ns_14_1_1_U2385                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_626                                                                                                                             |     34|
|2692  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1613                                                                                                                    |     34|
|2693  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__35  |      8|
|2694  |    mac_muladd_8s_8s_14ns_14_1_1_U2386                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_627                                                                                                                             |     26|
|2695  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1612                                                                                                                    |     26|
|2696  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__5   |      8|
|2697  |    mac_muladd_8s_8s_14ns_14_1_1_U2387                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_628                                                                                                                             |     30|
|2698  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1611                                                                                                                    |     30|
|2699  |    mac_muladd_8s_8s_14ns_14_1_1_U2388                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_629                                                                                                                             |     36|
|2700  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1610                                                                                                                    |     36|
|2701  |    mac_muladd_8s_8s_14ns_14_1_1_U2389                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_630                                                                                                                             |     21|
|2702  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1609                                                                                                                    |     21|
|2703  |    mac_muladd_8s_8s_14ns_14_1_1_U2390                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_631                                                                                                                             |     22|
|2704  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1608                                                                                                                    |     22|
|2705  |    mac_muladd_8s_8s_14ns_14_1_1_U2391                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_632                                                                                                                             |     40|
|2706  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1607                                                                                                                    |     40|
|2707  |    mac_muladd_8s_8s_14ns_14_1_1_U2392                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_633                                                                                                                             |     24|
|2708  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1606                                                                                                                    |     24|
|2709  |    mac_muladd_8s_8s_14ns_14_1_1_U2393                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_634                                                                                                                             |     18|
|2710  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1605                                                                                                                    |     18|
|2711  |    mac_muladd_8s_8s_14ns_14_1_1_U2394                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_635                                                                                                                             |     20|
|2712  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1604                                                                                                                    |     20|
|2713  |    mac_muladd_8s_8s_14ns_14_1_1_U2395                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_636                                                                                                                             |     36|
|2714  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1603                                                                                                                    |     36|
|2715  |    mac_muladd_8s_8s_14ns_14_1_1_U2396                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_637                                                                                                                             |     26|
|2716  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1602                                                                                                                    |     26|
|2717  |    mac_muladd_8s_8s_14ns_14_1_1_U2397                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_638                                                                                                                             |     36|
|2718  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1601                                                                                                                    |     36|
|2719  |    mac_muladd_8s_8s_14ns_14_1_1_U2398                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_639                                                                                                                             |     44|
|2720  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1600                                                                                                                    |     44|
|2721  |    mac_muladd_8s_8s_14ns_14_1_1_U2399                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_640                                                                                                                             |     42|
|2722  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1599                                                                                                                    |     42|
|2723  |    mac_muladd_8s_8s_14ns_14_1_1_U2400                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_641                                                                                                                             |     19|
|2724  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1598                                                                                                                    |     19|
|2725  |    mac_muladd_8s_8s_14ns_14_1_1_U2401                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_642                                                                                                                             |     36|
|2726  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1597                                                                                                                    |     36|
|2727  |    mac_muladd_8s_8s_14ns_14_1_1_U2402                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_643                                                                                                                             |     19|
|2728  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1596                                                                                                                    |     19|
|2729  |    mac_muladd_8s_8s_14ns_14_1_1_U2403                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_644                                                                                                                             |     40|
|2730  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1595                                                                                                                    |     40|
|2731  |    mac_muladd_8s_8s_14ns_14_1_1_U2404                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_645                                                                                                                             |     24|
|2732  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1594                                                                                                                    |     24|
|2733  |    mac_muladd_8s_8s_14ns_14_1_1_U2406                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_646                                                                                                                             |     20|
|2734  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1593                                                                                                                    |     20|
|2735  |    mac_muladd_8s_8s_14ns_14_1_1_U2407                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_647                                                                                                                             |     40|
|2736  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1592                                                                                                                    |     40|
|2737  |    mac_muladd_8s_8s_14ns_14_1_1_U2408                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_648                                                                                                                             |     22|
|2738  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1591                                                                                                                    |     22|
|2739  |    mac_muladd_8s_8s_14ns_14_1_1_U2409                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_649                                                                                                                             |     20|
|2740  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1590                                                                                                                    |     20|
|2741  |    mac_muladd_8s_8s_14ns_14_1_1_U2410                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_650                                                                                                                             |      4|
|2742  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1589                                                                                                                    |      4|
|2743  |    mac_muladd_8s_8s_14ns_14_1_1_U2411                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_651                                                                                                                             |     38|
|2744  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1588                                                                                                                    |     38|
|2745  |    mac_muladd_8s_8s_14ns_14_1_1_U2412                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_652                                                                                                                             |     21|
|2746  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1587                                                                                                                    |     21|
|2747  |    mac_muladd_8s_8s_14ns_14_1_1_U2413                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_653                                                                                                                             |     21|
|2748  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1586                                                                                                                    |     21|
|2749  |    mac_muladd_8s_8s_14ns_14_1_1_U2414                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_654                                                                                                                             |     16|
|2750  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1585                                                                                                                    |     16|
|2751  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__47  |      8|
|2752  |    mac_muladd_8s_8s_14ns_14_1_1_U2415                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_655                                                                                                                             |     11|
|2753  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1584                                                                                                                    |     11|
|2754  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__24  |      8|
|2755  |    mac_muladd_8s_8s_14ns_14_1_1_U2416                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_656                                                                                                                             |     32|
|2756  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1583                                                                                                                    |     32|
|2757  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__66  |      8|
|2758  |    mac_muladd_8s_8s_14ns_14_1_1_U2417                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_657                                                                                                                             |     16|
|2759  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1582                                                                                                                    |     16|
|2760  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__67  |      8|
|2761  |    mac_muladd_8s_8s_14ns_14_1_1_U2418                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_658                                                                                                                             |     48|
|2762  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1581                                                                                                                    |     48|
|2763  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__1   |      8|
|2764  |    mac_muladd_8s_8s_14ns_14_1_1_U2419                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_659                                                                                                                             |     21|
|2765  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1580                                                                                                                    |     21|
|2766  |    mac_muladd_8s_8s_14ns_14_1_1_U2420                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_660                                                                                                                             |     29|
|2767  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1579                                                                                                                    |     29|
|2768  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__51  |      8|
|2769  |    mac_muladd_8s_8s_14ns_14_1_1_U2421                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_661                                                                                                                             |     10|
|2770  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1578                                                                                                                    |     10|
|2771  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__20  |      8|
|2772  |    mac_muladd_8s_8s_14ns_14_1_1_U2422                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_662                                                                                                                             |     30|
|2773  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1577                                                                                                                    |     30|
|2774  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__56  |      8|
|2775  |    mac_muladd_8s_8s_14ns_14_1_1_U2423                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_663                                                                                                                             |     77|
|2776  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1576                                                                                                                    |     77|
|2777  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__32  |      8|
|2778  |    mac_muladd_8s_8s_14ns_14_1_1_U2424                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_664                                                                                                                             |     49|
|2779  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1575                                                                                                                    |     49|
|2780  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__42  |      8|
|2781  |    mac_muladd_8s_8s_14ns_14_1_1_U2425                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_665                                                                                                                             |     11|
|2782  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1574                                                                                                                    |     11|
|2783  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__25  |      8|
|2784  |    mac_muladd_8s_8s_14ns_14_1_1_U2426                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_666                                                                                                                             |     29|
|2785  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1573                                                                                                                    |     29|
|2786  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__68  |      8|
|2787  |    mac_muladd_8s_8s_14ns_14_1_1_U2427                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_667                                                                                                                             |     13|
|2788  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1572                                                                                                                    |     13|
|2789  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__1   |      8|
|2790  |    mac_muladd_8s_8s_14ns_14_1_1_U2428                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_668                                                                                                                             |     44|
|2791  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1571                                                                                                                    |     44|
|2792  |    mac_muladd_8s_8s_14ns_14_1_1_U2429                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_669                                                                                                                             |     13|
|2793  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1570                                                                                                                    |     13|
|2794  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__50  |      8|
|2795  |    mac_muladd_8s_8s_14ns_14_1_1_U2430                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_670                                                                                                                             |     22|
|2796  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1569                                                                                                                    |     22|
|2797  |    mac_muladd_8s_8s_14ns_14_1_1_U2432                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_671                                                                                                                             |     41|
|2798  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1568                                                                                                                    |     41|
|2799  |    mac_muladd_8s_8s_14ns_14_1_1_U2433                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_672                                                                                                                             |     25|
|2800  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1567                                                                                                                    |     25|
|2801  |    mac_muladd_8s_8s_14ns_14_1_1_U2434                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_673                                                                                                                             |     13|
|2802  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1566                                                                                                                    |     13|
|2803  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__68  |      8|
|2804  |    mac_muladd_8s_8s_14ns_14_1_1_U2435                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_674                                                                                                                             |     15|
|2805  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1565                                                                                                                    |     15|
|2806  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__14  |      8|
|2807  |    mac_muladd_8s_8s_14ns_14_1_1_U2436                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_675                                                                                                                             |     29|
|2808  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1564                                                                                                                    |     29|
|2809  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__30  |      8|
|2810  |    mac_muladd_8s_8s_14ns_14_1_1_U2437                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_676                                                                                                                             |     13|
|2811  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1563                                                                                                                    |     13|
|2812  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__7   |      8|
|2813  |    mac_muladd_8s_8s_14ns_14_1_1_U2438                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_677                                                                                                                             |     13|
|2814  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1562                                                                                                                    |     13|
|2815  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__27  |      8|
|2816  |    mac_muladd_8s_8s_14ns_14_1_1_U2439                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_678                                                                                                                             |     13|
|2817  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1561                                                                                                                    |     13|
|2818  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__71  |      8|
|2819  |    mac_muladd_8s_8s_14ns_14_1_1_U2440                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_679                                                                                                                             |     11|
|2820  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1560                                                                                                                    |     11|
|2821  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__34  |      8|
|2822  |    mac_muladd_8s_8s_14ns_14_1_1_U2441                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_680                                                                                                                             |     33|
|2823  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1559                                                                                                                    |     33|
|2824  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__73  |      8|
|2825  |    mac_muladd_8s_8s_14ns_14_1_1_U2442                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_681                                                                                                                             |     16|
|2826  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1558                                                                                                                    |     16|
|2827  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__75  |      8|
|2828  |    mac_muladd_8s_8s_14ns_14_1_1_U2443                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_682                                                                                                                             |     48|
|2829  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1557                                                                                                                    |     48|
|2830  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__8   |      8|
|2831  |    mac_muladd_8s_8s_14ns_14_1_1_U2444                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_683                                                                                                                             |     10|
|2832  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1556                                                                                                                    |     10|
|2833  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__9   |      8|
|2834  |    mac_muladd_8s_8s_14ns_14_1_1_U2445                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_684                                                                                                                             |     29|
|2835  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1555                                                                                                                    |     29|
|2836  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__58  |      8|
|2837  |    mac_muladd_8s_8s_14ns_14_1_1_U2446                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_685                                                                                                                             |     15|
|2838  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1554                                                                                                                    |     15|
|2839  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__29  |      8|
|2840  |    mac_muladd_8s_8s_14ns_14_1_1_U2447                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_686                                                                                                                             |     38|
|2841  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1553                                                                                                                    |     38|
|2842  |    mac_muladd_8s_8s_14ns_14_1_1_U2448                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_687                                                                                                                             |     77|
|2843  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1552                                                                                                                    |     77|
|2844  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__21  |      8|
|2845  |    mac_muladd_8s_8s_14ns_14_1_1_U2449                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_688                                                                                                                             |     29|
|2846  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1551                                                                                                                    |     29|
|2847  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__15  |      8|
|2848  |    mac_muladd_8s_8s_14ns_14_1_1_U2450                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_689                                                                                                                             |     13|
|2849  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1550                                                                                                                    |     13|
|2850  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__69  |      8|
|2851  |    mac_muladd_8s_8s_14ns_14_1_1_U2451                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_690                                                                                                                             |     29|
|2852  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1549                                                                                                                    |     29|
|2853  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__28  |      8|
|2854  |    mac_muladd_8s_8s_14ns_14_1_1_U2452                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_691                                                                                                                             |     14|
|2855  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1548                                                                                                                    |     14|
|2856  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__57  |      8|
|2857  |    mac_muladd_8s_8s_14ns_14_1_1_U2453                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_692                                                                                                                             |     33|
|2858  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1547                                                                                                                    |     33|
|2859  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__8   |      8|
|2860  |    mac_muladd_8s_8s_14ns_14_1_1_U2454                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_693                                                                                                                             |     16|
|2861  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1546                                                                                                                    |     16|
|2862  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__13  |      8|
|2863  |    mac_muladd_8s_8s_14ns_14_1_1_U2455                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_694                                                                                                                             |     15|
|2864  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1545                                                                                                                    |     15|
|2865  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__5   |      8|
|2866  |    mac_muladd_8s_8s_14ns_14_1_1_U2456                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_695                                                                                                                             |     32|
|2867  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1544                                                                                                                    |     32|
|2868  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__52  |      8|
|2869  |    mac_muladd_8s_8s_14ns_14_1_1_U2458                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_696                                                                                                                             |     16|
|2870  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1543                                                                                                                    |     16|
|2871  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__56  |      8|
|2872  |    mac_muladd_8s_8s_14ns_14_1_1_U2459                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_697                                                                                                                             |     13|
|2873  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1542                                                                                                                    |     13|
|2874  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__52  |      8|
|2875  |    mac_muladd_8s_8s_14ns_14_1_1_U2460                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_698                                                                                                                             |     10|
|2876  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1541                                                                                                                    |     10|
|2877  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__1   |      8|
|2878  |    mac_muladd_8s_8s_14ns_14_1_1_U2461                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_699                                                                                                                             |     29|
|2879  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1540                                                                                                                    |     29|
|2880  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__4   |      8|
|2881  |    mac_muladd_8s_8s_14ns_14_1_1_U2462                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_700                                                                                                                             |     14|
|2882  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1539                                                                                                                    |     14|
|2883  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__15  |      8|
|2884  |    mac_muladd_8s_8s_14ns_14_1_1_U2463                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_701                                                                                                                             |     21|
|2885  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1538                                                                                                                    |     21|
|2886  |    mac_muladd_8s_8s_14ns_14_1_1_U2464                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_702                                                                                                                             |     38|
|2887  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1537                                                                                                                    |     38|
|2888  |    mac_muladd_8s_8s_14ns_14_1_1_U2465                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_703                                                                                                                             |     13|
|2889  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1536                                                                                                                    |     13|
|2890  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__12  |      8|
|2891  |    mac_muladd_8s_8s_14ns_14_1_1_U2466                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_704                                                                                                                             |     33|
|2892  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1535                                                                                                                    |     33|
|2893  |    mac_muladd_8s_8s_14ns_14_1_1_U2467                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_705                                                                                                                             |     33|
|2894  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1534                                                                                                                    |     33|
|2895  |    mac_muladd_8s_8s_14ns_14_1_1_U2468                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_706                                                                                                                             |     51|
|2896  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1533                                                                                                                    |     51|
|2897  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__6   |      8|
|2898  |    mac_muladd_8s_8s_14ns_14_1_1_U2469                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_707                                                                                                                             |     21|
|2899  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1532                                                                                                                    |     21|
|2900  |    mac_muladd_8s_8s_14ns_14_1_1_U2470                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_708                                                                                                                             |     38|
|2901  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1531                                                                                                                    |     38|
|2902  |    mac_muladd_8s_8s_14ns_14_1_1_U2471                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_709                                                                                                                             |     33|
|2903  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1530                                                                                                                    |     33|
|2904  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__54  |      8|
|2905  |    mac_muladd_8s_8s_14ns_14_1_1_U2472                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_710                                                                                                                             |     38|
|2906  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1529                                                                                                                    |     38|
|2907  |    mac_muladd_8s_8s_14ns_14_1_1_U2473                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_711                                                                                                                             |     56|
|2908  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1528                                                                                                                    |     56|
|2909  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__18  |      8|
|2910  |    mac_muladd_8s_8s_14ns_14_1_1_U2474                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_712                                                                                                                             |     24|
|2911  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1527                                                                                                                    |     24|
|2912  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__10  |      8|
|2913  |    mac_muladd_8s_8s_14ns_14_1_1_U2475                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_713                                                                                                                             |     13|
|2914  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1526                                                                                                                    |     13|
|2915  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__41  |      8|
|2916  |    mac_muladd_8s_8s_14ns_14_1_1_U2476                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_714                                                                                                                             |     35|
|2917  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1525                                                                                                                    |     35|
|2918  |    mac_muladd_8s_8s_14ns_14_1_1_U2477                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_715                                                                                                                             |     23|
|2919  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1524                                                                                                                    |     23|
|2920  |    mac_muladd_8s_8s_14ns_14_1_1_U2478                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_716                                                                                                                             |     41|
|2921  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1523                                                                                                                    |     41|
|2922  |    mac_muladd_8s_8s_14ns_14_1_1_U2479                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_717                                                                                                                             |     25|
|2923  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1522                                                                                                                    |     25|
|2924  |    mac_muladd_8s_8s_14ns_14_1_1_U2480                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_718                                                                                                                             |     22|
|2925  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1521                                                                                                                    |     22|
|2926  |    mac_muladd_8s_8s_14ns_14_1_1_U2481                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_719                                                                                                                             |     41|
|2927  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1520                                                                                                                    |     41|
|2928  |    mac_muladd_8s_8s_14ns_14_1_1_U2482                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_720                                                                                                                             |     16|
|2929  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1519                                                                                                                    |     16|
|2930  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__79  |      8|
|2931  |    mac_muladd_8s_8s_14ns_14_1_1_U2484                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_721                                                                                                                             |     21|
|2932  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1518                                                                                                                    |     21|
|2933  |    mac_muladd_8s_8s_14ns_14_1_1_U2485                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_722                                                                                                                             |     15|
|2934  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1517                                                                                                                    |     15|
|2935  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__18  |      8|
|2936  |    mac_muladd_8s_8s_14ns_14_1_1_U2486                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_723                                                                                                                             |     38|
|2937  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1516                                                                                                                    |     38|
|2938  |    mac_muladd_8s_8s_14ns_14_1_1_U2487                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_724                                                                                                                             |     22|
|2939  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1515                                                                                                                    |     22|
|2940  |    mac_muladd_8s_8s_14ns_14_1_1_U2488                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_725                                                                                                                             |     21|
|2941  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1514                                                                                                                    |     21|
|2942  |    mac_muladd_8s_8s_14ns_14_1_1_U2489                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_726                                                                                                                             |     23|
|2943  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1513                                                                                                                    |     23|
|2944  |    mac_muladd_8s_8s_14ns_14_1_1_U2490                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_727                                                                                                                             |     30|
|2945  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1512                                                                                                                    |     30|
|2946  |    mac_muladd_8s_8s_14ns_14_1_1_U2491                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_728                                                                                                                             |     37|
|2947  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1511                                                                                                                    |     37|
|2948  |    mac_muladd_8s_8s_14ns_14_1_1_U2492                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_729                                                                                                                             |     30|
|2949  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1510                                                                                                                    |     30|
|2950  |    mac_muladd_8s_8s_14ns_14_1_1_U2493                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_730                                                                                                                             |     43|
|2951  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1509                                                                                                                    |     43|
|2952  |    mac_muladd_8s_8s_14ns_14_1_1_U2494                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_731                                                                                                                             |     21|
|2953  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1508                                                                                                                    |     21|
|2954  |    mac_muladd_8s_8s_14ns_14_1_1_U2495                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_732                                                                                                                             |     36|
|2955  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1507                                                                                                                    |     36|
|2956  |    mac_muladd_8s_8s_14ns_14_1_1_U2496                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_733                                                                                                                             |      8|
|2957  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1506                                                                                                                    |      8|
|2958  |    mac_muladd_8s_8s_14ns_14_1_1_U2497                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_734                                                                                                                             |     38|
|2959  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1505                                                                                                                    |     38|
|2960  |    mac_muladd_8s_8s_14ns_14_1_1_U2498                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_735                                                                                                                             |     69|
|2961  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1504                                                                                                                    |     69|
|2962  |    mac_muladd_8s_8s_14ns_14_1_1_U2499                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_736                                                                                                                             |     41|
|2963  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1503                                                                                                                    |     41|
|2964  |    mac_muladd_8s_8s_14ns_14_1_1_U2500                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_737                                                                                                                             |     20|
|2965  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1502                                                                                                                    |     20|
|2966  |    mac_muladd_8s_8s_14ns_14_1_1_U2501                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_738                                                                                                                             |     37|
|2967  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1501                                                                                                                    |     37|
|2968  |    mac_muladd_8s_8s_14ns_14_1_1_U2502                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_739                                                                                                                             |     22|
|2969  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1500                                                                                                                    |     22|
|2970  |    mac_muladd_8s_8s_14ns_14_1_1_U2503                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_740                                                                                                                             |     40|
|2971  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1499                                                                                                                    |     40|
|2972  |    mac_muladd_8s_8s_14ns_14_1_1_U2504                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_741                                                                                                                             |     25|
|2973  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1498                                                                                                                    |     25|
|2974  |    mac_muladd_8s_8s_14ns_14_1_1_U2505                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_742                                                                                                                             |     22|
|2975  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1497                                                                                                                    |     22|
|2976  |    mac_muladd_8s_8s_14ns_14_1_1_U2506                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_743                                                                                                                             |     41|
|2977  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1496                                                                                                                    |     41|
|2978  |    mac_muladd_8s_8s_14ns_14_1_1_U2507                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_744                                                                                                                             |     24|
|2979  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1495                                                                                                                    |     24|
|2980  |    mac_muladd_8s_8s_14ns_14_1_1_U2508                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_745                                                                                                                             |     22|
|2981  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1494                                                                                                                    |     22|
|2982  |    mac_muladd_8s_8s_14ns_14_1_1_U2510                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_746                                                                                                                             |      9|
|2983  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1493                                                                                                                    |      9|
|2984  |    mac_muladd_8s_8s_14ns_14_1_1_U2511                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_747                                                                                                                             |     37|
|2985  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1492                                                                                                                    |     37|
|2986  |    mac_muladd_8s_8s_14ns_14_1_1_U2512                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_748                                                                                                                             |     17|
|2987  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1491                                                                                                                    |     17|
|2988  |    mac_muladd_8s_8s_14ns_14_1_1_U2513                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_749                                                                                                                             |     21|
|2989  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1490                                                                                                                    |     21|
|2990  |    mac_muladd_8s_8s_14ns_14_1_1_U2514                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_750                                                                                                                             |     23|
|2991  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1489                                                                                                                    |     23|
|2992  |    mac_muladd_8s_8s_14ns_14_1_1_U2515                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_751                                                                                                                             |     17|
|2993  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1488                                                                                                                    |     17|
|2994  |    mac_muladd_8s_8s_14ns_14_1_1_U2516                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_752                                                                                                                             |     42|
|2995  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1487                                                                                                                    |     42|
|2996  |    mac_muladd_8s_8s_14ns_14_1_1_U2517                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_753                                                                                                                             |     18|
|2997  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1486                                                                                                                    |     18|
|2998  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__49  |      8|
|2999  |    mac_muladd_8s_8s_14ns_14_1_1_U2518                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_754                                                                                                                             |     50|
|3000  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1485                                                                                                                    |     50|
|3001  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__5   |      8|
|3002  |    mac_muladd_8s_8s_14ns_14_1_1_U2519                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_755                                                                                                                             |     16|
|3003  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1484                                                                                                                    |     16|
|3004  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__63  |      8|
|3005  |    mac_muladd_8s_8s_14ns_14_1_1_U2520                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_756                                                                                                                             |     24|
|3006  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1483                                                                                                                    |     24|
|3007  |    mac_muladd_8s_8s_14ns_14_1_1_U2521                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_757                                                                                                                             |     11|
|3008  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1482                                                                                                                    |     11|
|3009  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__31  |      8|
|3010  |    mac_muladd_8s_8s_14ns_14_1_1_U2522                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_758                                                                                                                             |     38|
|3011  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1481                                                                                                                    |     38|
|3012  |    mac_muladd_8s_8s_14ns_14_1_1_U2523                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_759                                                                                                                             |     74|
|3013  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1480                                                                                                                    |     74|
|3014  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__14  |      8|
|3015  |    mac_muladd_8s_8s_14ns_14_1_1_U2524                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_760                                                                                                                             |     24|
|3016  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1479                                                                                                                    |     24|
|3017  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__3   |      8|
|3018  |    mac_muladd_8s_8s_14ns_14_1_1_U2525                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_761                                                                                                                             |      8|
|3019  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1478                                                                                                                    |      8|
|3020  |    mac_muladd_8s_8s_14ns_14_1_1_U2526                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_762                                                                                                                             |     22|
|3021  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1477                                                                                                                    |     22|
|3022  |    mac_muladd_8s_8s_14ns_14_1_1_U2527                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_763                                                                                                                             |     34|
|3023  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1476                                                                                                                    |     34|
|3024  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__3   |      8|
|3025  |    mac_muladd_8s_8s_14ns_14_1_1_U2528                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_764                                                                                                                             |     51|
|3026  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1475                                                                                                                    |     51|
|3027  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__20  |      8|
|3028  |    mac_muladd_8s_8s_14ns_14_1_1_U2529                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_765                                                                                                                             |     37|
|3029  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1474                                                                                                                    |     37|
|3030  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__62  |      8|
|3031  |    mac_muladd_8s_8s_14ns_14_1_1_U2530                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_766                                                                                                                             |     32|
|3032  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1473                                                                                                                    |     32|
|3033  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__37  |      8|
|3034  |    mac_muladd_8s_8s_14ns_14_1_1_U2531                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_767                                                                                                                             |     39|
|3035  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1472                                                                                                                    |     39|
|3036  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__84  |      8|
|3037  |    mac_muladd_8s_8s_14ns_14_1_1_U2532                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_768                                                                                                                             |     33|
|3038  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1471                                                                                                                    |     33|
|3039  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__19  |      8|
|3040  |    mac_muladd_8s_8s_14ns_14_1_1_U2533                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_769                                                                                                                             |     23|
|3041  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1470                                                                                                                    |     23|
|3042  |    mac_muladd_8s_8s_14ns_14_1_1_U2534                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_770                                                                                                                             |     15|
|3043  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1469                                                                                                                    |     15|
|3044  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel      |      8|
|3045  |    mac_muladd_8s_8s_14ns_14_1_1_U2536                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_771                                                                                                                             |     22|
|3046  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1468                                                                                                                    |     22|
|3047  |    mac_muladd_8s_8s_14ns_14_1_1_U2537                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_772                                                                                                                             |      6|
|3048  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1467                                                                                                                    |      6|
|3049  |    mac_muladd_8s_8s_14ns_14_1_1_U2538                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_773                                                                                                                             |     30|
|3050  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1466                                                                                                                    |     30|
|3051  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__26  |      8|
|3052  |    mac_muladd_8s_8s_14ns_14_1_1_U2539                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_774                                                                                                                             |     15|
|3053  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1465                                                                                                                    |     15|
|3054  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__70  |      8|
|3055  |    mac_muladd_8s_8s_14ns_14_1_1_U2540                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_775                                                                                                                             |     28|
|3056  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1464                                                                                                                    |     28|
|3057  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__59  |      8|
|3058  |    mac_muladd_8s_8s_14ns_14_1_1_U2541                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_776                                                                                                                             |     52|
|3059  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1463                                                                                                                    |     52|
|3060  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__11  |      8|
|3061  |    mac_muladd_8s_8s_14ns_14_1_1_U2542                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_777                                                                                                                             |     33|
|3062  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1462                                                                                                                    |     33|
|3063  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__14  |      8|
|3064  |    mac_muladd_8s_8s_14ns_14_1_1_U2543                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_778                                                                                                                             |     25|
|3065  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1461                                                                                                                    |     25|
|3066  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__33  |      8|
|3067  |    mac_muladd_8s_8s_14ns_14_1_1_U2544                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_779                                                                                                                             |     31|
|3068  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1460                                                                                                                    |     31|
|3069  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__35  |      8|
|3070  |    mac_muladd_8s_8s_14ns_14_1_1_U2545                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_780                                                                                                                             |     47|
|3071  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1459                                                                                                                    |     47|
|3072  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__78  |      8|
|3073  |    mac_muladd_8s_8s_14ns_14_1_1_U2546                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_781                                                                                                                             |     15|
|3074  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1458                                                                                                                    |     15|
|3075  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__49  |      8|
|3076  |    mac_muladd_8s_8s_14ns_14_1_1_U2547                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_782                                                                                                                             |     49|
|3077  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1457                                                                                                                    |     49|
|3078  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__76  |      8|
|3079  |    mac_muladd_8s_8s_14ns_14_1_1_U2548                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_783                                                                                                                             |     51|
|3080  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1456                                                                                                                    |     51|
|3081  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__44  |      8|
|3082  |    mac_muladd_8s_8s_14ns_14_1_1_U2549                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_784                                                                                                                             |     48|
|3083  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1455                                                                                                                    |     48|
|3084  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__41  |      8|
|3085  |    mac_muladd_8s_8s_14ns_14_1_1_U2550                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_785                                                                                                                             |     23|
|3086  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1454                                                                                                                    |     23|
|3087  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__31  |      8|
|3088  |    mac_muladd_8s_8s_14ns_14_1_1_U2551                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_786                                                                                                                             |     40|
|3089  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1453                                                                                                                    |     40|
|3090  |    mac_muladd_8s_8s_14ns_14_1_1_U2552                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_787                                                                                                                             |     37|
|3091  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1452                                                                                                                    |     37|
|3092  |    mac_muladd_8s_8s_14ns_14_1_1_U2553                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_788                                                                                                                             |     41|
|3093  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1451                                                                                                                    |     41|
|3094  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__21  |      8|
|3095  |    mac_muladd_8s_8s_14ns_14_1_1_U2554                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_789                                                                                                                             |     29|
|3096  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1450                                                                                                                    |     29|
|3097  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__55  |      8|
|3098  |    mac_muladd_8s_8s_14ns_14_1_1_U2555                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_790                                                                                                                             |     24|
|3099  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1449                                                                                                                    |     24|
|3100  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__6   |      8|
|3101  |    mac_muladd_8s_8s_14ns_14_1_1_U2556                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_791                                                                                                                             |     34|
|3102  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1448                                                                                                                    |     34|
|3103  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__53  |      8|
|3104  |    mac_muladd_8s_8s_14ns_14_1_1_U2557                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_792                                                                                                                             |     24|
|3105  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1447                                                                                                                    |     24|
|3106  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__7   |      8|
|3107  |    mac_muladd_8s_8s_14ns_14_1_1_U2558                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_793                                                                                                                             |     13|
|3108  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1446                                                                                                                    |     13|
|3109  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__44  |      8|
|3110  |    mac_muladd_8s_8s_14ns_14_1_1_U2559                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_794                                                                                                                             |     11|
|3111  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1445                                                                                                                    |     11|
|3112  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__40  |      8|
|3113  |    mac_muladd_8s_8s_14ns_14_1_1_U2560                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_795                                                                                                                             |     29|
|3114  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1444                                                                                                                    |     29|
|3115  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__85  |      8|
|3116  |    mac_muladd_8s_8s_14ns_14_1_1_U2562                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_796                                                                                                                             |     27|
|3117  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1443                                                                                                                    |     27|
|3118  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__36  |      8|
|3119  |    mac_muladd_8s_8s_14ns_14_1_1_U2563                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_797                                                                                                                             |     14|
|3120  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1442                                                                                                                    |     14|
|3121  |    mac_muladd_8s_8s_14ns_14_1_1_U2564                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_798                                                                                                                             |     23|
|3122  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1441                                                                                                                    |     23|
|3123  |    mac_muladd_8s_8s_14ns_14_1_1_U2565                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_799                                                                                                                             |      7|
|3124  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1440                                                                                                                    |      7|
|3125  |    mac_muladd_8s_8s_14ns_14_1_1_U2566                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_800                                                                                                                             |     25|
|3126  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1439                                                                                                                    |     25|
|3127  |    mac_muladd_8s_8s_14ns_14_1_1_U2567                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_801                                                                                                                             |      9|
|3128  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1438                                                                                                                    |      9|
|3129  |    mac_muladd_8s_8s_14ns_14_1_1_U2568                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_802                                                                                                                             |     47|
|3130  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1437                                                                                                                    |     47|
|3131  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__30  |      8|
|3132  |    mac_muladd_8s_8s_14ns_14_1_1_U2569                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_803                                                                                                                             |     17|
|3133  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1436                                                                                                                    |     17|
|3134  |    mac_muladd_8s_8s_14ns_14_1_1_U2570                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_804                                                                                                                             |      1|
|3135  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1435                                                                                                                    |      1|
|3136  |    mac_muladd_8s_8s_14ns_14_1_1_U2571                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_805                                                                                                                             |     32|
|3137  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1434                                                                                                                    |     32|
|3138  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__37  |      8|
|3139  |    mac_muladd_8s_8s_14ns_14_1_1_U2572                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_806                                                                                                                             |     47|
|3140  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1433                                                                                                                    |     47|
|3141  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__81  |      8|
|3142  |    mac_muladd_8s_8s_14ns_14_1_1_U2573                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_807                                                                                                                             |     51|
|3143  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1432                                                                                                                    |     51|
|3144  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__16  |      8|
|3145  |    mac_muladd_8s_8s_14ns_14_1_1_U2574                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_808                                                                                                                             |     49|
|3146  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1431                                                                                                                    |     49|
|3147  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__47  |      8|
|3148  |    mac_muladd_8s_8s_14ns_14_1_1_U2575                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_809                                                                                                                             |     35|
|3149  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1430                                                                                                                    |     35|
|3150  |    mac_muladd_8s_8s_14ns_14_1_1_U2576                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_810                                                                                                                             |      8|
|3151  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1429                                                                                                                    |      8|
|3152  |    mac_muladd_8s_8s_14ns_14_1_1_U2577                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_811                                                                                                                             |      2|
|3153  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1428                                                                                                                    |      2|
|3154  |    mac_muladd_8s_8s_14ns_14_1_1_U2578                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_812                                                                                                                             |     20|
|3155  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1427                                                                                                                    |     20|
|3156  |    mac_muladd_8s_8s_14ns_14_1_1_U2579                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_813                                                                                                                             |      9|
|3157  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1426                                                                                                                    |      9|
|3158  |    mac_muladd_8s_8s_14ns_14_1_1_U2580                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_814                                                                                                                             |     14|
|3159  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1425                                                                                                                    |     14|
|3160  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__42  |      8|
|3161  |    mac_muladd_8s_8s_14ns_14_1_1_U2581                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_815                                                                                                                             |     53|
|3162  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1424                                                                                                                    |     53|
|3163  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__15  |      8|
|3164  |    mac_muladd_8s_8s_14ns_14_1_1_U2582                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_816                                                                                                                             |     35|
|3165  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1423                                                                                                                    |     35|
|3166  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__61  |      8|
|3167  |    mac_muladd_8s_8s_14ns_14_1_1_U2583                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_817                                                                                                                             |     22|
|3168  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1422                                                                                                                    |     22|
|3169  |    mac_muladd_8s_8s_14ns_14_1_1_U2584                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_818                                                                                                                             |     11|
|3170  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1421                                                                                                                    |     11|
|3171  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__36  |      8|
|3172  |    mac_muladd_8s_8s_14ns_14_1_1_U2585                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_819                                                                                                                             |     13|
|3173  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1420                                                                                                                    |     13|
|3174  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__29  |      8|
|3175  |    mac_muladd_8s_8s_14ns_14_1_1_U2586                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_820                                                                                                                             |     13|
|3176  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1                                                                                                                         |     13|
|3177  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_U0/mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__38  |      8|
|3178  |    mul_8s_8s_14_1_1_U1363                                            |hls_dummy_mul_8s_8s_14_1_1                                                                                                                                             |     22|
|3179  |    mul_8s_8s_14_1_1_U1364                                            |hls_dummy_mul_8s_8s_14_1_1_821                                                                                                                                         |     22|
|3180  |    mul_8s_8s_14_1_1_U1365                                            |hls_dummy_mul_8s_8s_14_1_1_822                                                                                                                                         |     22|
|3181  |    mul_8s_8s_14_1_1_U1366                                            |hls_dummy_mul_8s_8s_14_1_1_823                                                                                                                                         |     22|
|3182  |    mul_8s_8s_14_1_1_U1367                                            |hls_dummy_mul_8s_8s_14_1_1_824                                                                                                                                         |     22|
|3183  |    mul_8s_8s_14_1_1_U1368                                            |hls_dummy_mul_8s_8s_14_1_1_825                                                                                                                                         |     22|
|3184  |    mul_8s_8s_14_1_1_U1369                                            |hls_dummy_mul_8s_8s_14_1_1_826                                                                                                                                         |     22|
|3185  |    mul_8s_8s_14_1_1_U1370                                            |hls_dummy_mul_8s_8s_14_1_1_827                                                                                                                                         |     22|
|3186  |    mul_8s_8s_14_1_1_U1371                                            |hls_dummy_mul_8s_8s_14_1_1_828                                                                                                                                         |     22|
|3187  |    mul_8s_8s_14_1_1_U1372                                            |hls_dummy_mul_8s_8s_14_1_1_829                                                                                                                                         |     22|
|3188  |    mul_8s_8s_14_1_1_U1373                                            |hls_dummy_mul_8s_8s_14_1_1_830                                                                                                                                         |     22|
|3189  |    mul_8s_8s_14_1_1_U1374                                            |hls_dummy_mul_8s_8s_14_1_1_831                                                                                                                                         |     22|
|3190  |    mul_8s_8s_14_1_1_U1375                                            |hls_dummy_mul_8s_8s_14_1_1_832                                                                                                                                         |     22|
|3191  |    mul_8s_8s_14_1_1_U1376                                            |hls_dummy_mul_8s_8s_14_1_1_833                                                                                                                                         |     22|
|3192  |    mul_8s_8s_14_1_1_U1377                                            |hls_dummy_mul_8s_8s_14_1_1_834                                                                                                                                         |     17|
|3193  |    mul_8s_8s_14_1_1_U1378                                            |hls_dummy_mul_8s_8s_14_1_1_835                                                                                                                                         |     22|
|3194  |    mul_8s_8s_14_1_1_U1379                                            |hls_dummy_mul_8s_8s_14_1_1_836                                                                                                                                         |     22|
|3195  |    mul_8s_8s_14_1_1_U1380                                            |hls_dummy_mul_8s_8s_14_1_1_837                                                                                                                                         |     22|
|3196  |    mul_8s_8s_14_1_1_U1381                                            |hls_dummy_mul_8s_8s_14_1_1_838                                                                                                                                         |     22|
|3197  |    mul_8s_8s_14_1_1_U1382                                            |hls_dummy_mul_8s_8s_14_1_1_839                                                                                                                                         |     22|
|3198  |    mul_8s_8s_14_1_1_U1383                                            |hls_dummy_mul_8s_8s_14_1_1_840                                                                                                                                         |     22|
|3199  |    mul_8s_8s_14_1_1_U1384                                            |hls_dummy_mul_8s_8s_14_1_1_841                                                                                                                                         |     17|
|3200  |    mul_8s_8s_14_1_1_U1385                                            |hls_dummy_mul_8s_8s_14_1_1_842                                                                                                                                         |     22|
|3201  |    mul_8s_8s_14_1_1_U1386                                            |hls_dummy_mul_8s_8s_14_1_1_843                                                                                                                                         |     17|
|3202  |    mul_8s_8s_14_1_1_U1387                                            |hls_dummy_mul_8s_8s_14_1_1_844                                                                                                                                         |     17|
|3203  |    mul_8s_8s_14_1_1_U1388                                            |hls_dummy_mul_8s_8s_14_1_1_845                                                                                                                                         |     22|
|3204  |    mul_8s_8s_14_1_1_U1389                                            |hls_dummy_mul_8s_8s_14_1_1_846                                                                                                                                         |     22|
|3205  |    mul_8s_8s_14_1_1_U1390                                            |hls_dummy_mul_8s_8s_14_1_1_847                                                                                                                                         |     22|
|3206  |    mul_8s_8s_14_1_1_U1391                                            |hls_dummy_mul_8s_8s_14_1_1_848                                                                                                                                         |     22|
|3207  |    mul_8s_8s_14_1_1_U1392                                            |hls_dummy_mul_8s_8s_14_1_1_849                                                                                                                                         |     17|
|3208  |    mul_8s_8s_14_1_1_U1393                                            |hls_dummy_mul_8s_8s_14_1_1_850                                                                                                                                         |     17|
|3209  |    mul_8s_8s_14_1_1_U1394                                            |hls_dummy_mul_8s_8s_14_1_1_851                                                                                                                                         |     22|
|3210  |    mul_8s_8s_14_1_1_U1395                                            |hls_dummy_mul_8s_8s_14_1_1_852                                                                                                                                         |     22|
|3211  |    mul_8s_8s_14_1_1_U1396                                            |hls_dummy_mul_8s_8s_14_1_1_853                                                                                                                                         |     22|
|3212  |    mul_8s_8s_14_1_1_U1397                                            |hls_dummy_mul_8s_8s_14_1_1_854                                                                                                                                         |     17|
|3213  |    mul_8s_8s_14_1_1_U1398                                            |hls_dummy_mul_8s_8s_14_1_1_855                                                                                                                                         |     17|
|3214  |    mul_8s_8s_14_1_1_U1399                                            |hls_dummy_mul_8s_8s_14_1_1_856                                                                                                                                         |     22|
|3215  |    mul_8s_8s_14_1_1_U1400                                            |hls_dummy_mul_8s_8s_14_1_1_857                                                                                                                                         |     22|
|3216  |    mul_8s_8s_14_1_1_U1401                                            |hls_dummy_mul_8s_8s_14_1_1_858                                                                                                                                         |     22|
|3217  |    mul_8s_8s_14_1_1_U1402                                            |hls_dummy_mul_8s_8s_14_1_1_859                                                                                                                                         |     17|
|3218  |    mul_8s_8s_14_1_1_U1403                                            |hls_dummy_mul_8s_8s_14_1_1_860                                                                                                                                         |     22|
|3219  |    mul_8s_8s_14_1_1_U1404                                            |hls_dummy_mul_8s_8s_14_1_1_861                                                                                                                                         |     22|
|3220  |    mul_8s_8s_14_1_1_U1405                                            |hls_dummy_mul_8s_8s_14_1_1_862                                                                                                                                         |     22|
|3221  |    mul_8s_8s_14_1_1_U1406                                            |hls_dummy_mul_8s_8s_14_1_1_863                                                                                                                                         |     17|
|3222  |    mul_8s_8s_14_1_1_U1407                                            |hls_dummy_mul_8s_8s_14_1_1_864                                                                                                                                         |     20|
|3223  |    mul_8s_8s_14_1_1_U1408                                            |hls_dummy_mul_8s_8s_14_1_1_865                                                                                                                                         |     22|
|3224  |    mul_8s_8s_14_1_1_U1409                                            |hls_dummy_mul_8s_8s_14_1_1_866                                                                                                                                         |     22|
|3225  |    mul_8s_8s_14_1_1_U1410                                            |hls_dummy_mul_8s_8s_14_1_1_867                                                                                                                                         |     22|
|3226  |    mul_8s_8s_14_1_1_U1411                                            |hls_dummy_mul_8s_8s_14_1_1_868                                                                                                                                         |     17|
|3227  |    mul_8s_8s_14_1_1_U1412                                            |hls_dummy_mul_8s_8s_14_1_1_869                                                                                                                                         |     17|
|3228  |    mul_8s_8s_14_1_1_U1413                                            |hls_dummy_mul_8s_8s_14_1_1_870                                                                                                                                         |     17|
|3229  |    mul_8s_8s_14_1_1_U1414                                            |hls_dummy_mul_8s_8s_14_1_1_871                                                                                                                                         |     22|
|3230  |    mul_8s_8s_14_1_1_U1415                                            |hls_dummy_mul_8s_8s_14_1_1_872                                                                                                                                         |     22|
|3231  |    mul_8s_8s_14_1_1_U1416                                            |hls_dummy_mul_8s_8s_14_1_1_873                                                                                                                                         |     22|
|3232  |    mul_8s_8s_14_1_1_U1417                                            |hls_dummy_mul_8s_8s_14_1_1_874                                                                                                                                         |     22|
|3233  |    mul_8s_8s_14_1_1_U1418                                            |hls_dummy_mul_8s_8s_14_1_1_875                                                                                                                                         |     22|
|3234  |    mul_8s_8s_14_1_1_U1419                                            |hls_dummy_mul_8s_8s_14_1_1_876                                                                                                                                         |     22|
|3235  |    mul_8s_8s_14_1_1_U1420                                            |hls_dummy_mul_8s_8s_14_1_1_877                                                                                                                                         |     22|
|3236  |    mul_8s_8s_14_1_1_U1421                                            |hls_dummy_mul_8s_8s_14_1_1_878                                                                                                                                         |     22|
|3237  |    mul_8s_8s_14_1_1_U1422                                            |hls_dummy_mul_8s_8s_14_1_1_879                                                                                                                                         |     22|
|3238  |    mul_8s_8s_14_1_1_U1423                                            |hls_dummy_mul_8s_8s_14_1_1_880                                                                                                                                         |     22|
|3239  |    mul_8s_8s_14_1_1_U1424                                            |hls_dummy_mul_8s_8s_14_1_1_881                                                                                                                                         |     22|
|3240  |    mul_8s_8s_14_1_1_U1425                                            |hls_dummy_mul_8s_8s_14_1_1_882                                                                                                                                         |     22|
|3241  |    mul_8s_8s_14_1_1_U1426                                            |hls_dummy_mul_8s_8s_14_1_1_883                                                                                                                                         |     22|
|3242  |    mul_8s_8s_14_1_1_U1427                                            |hls_dummy_mul_8s_8s_14_1_1_884                                                                                                                                         |     22|
|3243  |    mul_8s_8s_14_1_1_U1428                                            |hls_dummy_mul_8s_8s_14_1_1_885                                                                                                                                         |     17|
|3244  |    mul_8s_8s_14_1_1_U1429                                            |hls_dummy_mul_8s_8s_14_1_1_886                                                                                                                                         |     22|
|3245  |    mul_8s_8s_14_1_1_U1430                                            |hls_dummy_mul_8s_8s_14_1_1_887                                                                                                                                         |     22|
|3246  |    mul_8s_8s_14_1_1_U1431                                            |hls_dummy_mul_8s_8s_14_1_1_888                                                                                                                                         |     20|
|3247  |    mul_8s_8s_14_1_1_U1432                                            |hls_dummy_mul_8s_8s_14_1_1_889                                                                                                                                         |     17|
|3248  |    mul_8s_8s_14_1_1_U1433                                            |hls_dummy_mul_8s_8s_14_1_1_890                                                                                                                                         |     22|
|3249  |    mul_8s_8s_14_1_1_U1434                                            |hls_dummy_mul_8s_8s_14_1_1_891                                                                                                                                         |     22|
|3250  |    mul_8s_8s_14_1_1_U1435                                            |hls_dummy_mul_8s_8s_14_1_1_892                                                                                                                                         |     17|
|3251  |    mul_8s_8s_14_1_1_U1436                                            |hls_dummy_mul_8s_8s_14_1_1_893                                                                                                                                         |     17|
|3252  |    mul_8s_8s_14_1_1_U1437                                            |hls_dummy_mul_8s_8s_14_1_1_894                                                                                                                                         |     17|
|3253  |    mul_8s_8s_14_1_1_U1438                                            |hls_dummy_mul_8s_8s_14_1_1_895                                                                                                                                         |     22|
|3254  |    mul_8s_8s_14_1_1_U1439                                            |hls_dummy_mul_8s_8s_14_1_1_896                                                                                                                                         |     22|
|3255  |    mul_8s_8s_14_1_1_U1440                                            |hls_dummy_mul_8s_8s_14_1_1_897                                                                                                                                         |     20|
|3256  |    mul_8s_8s_14_1_1_U1441                                            |hls_dummy_mul_8s_8s_14_1_1_898                                                                                                                                         |     22|
|3257  |    mul_8s_8s_14_1_1_U1442                                            |hls_dummy_mul_8s_8s_14_1_1_899                                                                                                                                         |     22|
|3258  |    mul_8s_8s_14_1_1_U1443                                            |hls_dummy_mul_8s_8s_14_1_1_900                                                                                                                                         |     22|
|3259  |    mul_8s_8s_14_1_1_U1444                                            |hls_dummy_mul_8s_8s_14_1_1_901                                                                                                                                         |     22|
|3260  |    mul_8s_8s_14_1_1_U1445                                            |hls_dummy_mul_8s_8s_14_1_1_902                                                                                                                                         |     22|
|3261  |    mul_8s_8s_14_1_1_U1446                                            |hls_dummy_mul_8s_8s_14_1_1_903                                                                                                                                         |     22|
|3262  |    mul_8s_8s_14_1_1_U1447                                            |hls_dummy_mul_8s_8s_14_1_1_904                                                                                                                                         |     22|
|3263  |    mul_8s_8s_14_1_1_U1448                                            |hls_dummy_mul_8s_8s_14_1_1_905                                                                                                                                         |     22|
|3264  |    mul_8s_8s_14_1_1_U1449                                            |hls_dummy_mul_8s_8s_14_1_1_906                                                                                                                                         |     22|
|3265  |    mul_8s_8s_14_1_1_U1450                                            |hls_dummy_mul_8s_8s_14_1_1_907                                                                                                                                         |     22|
|3266  |    mul_8s_8s_14_1_1_U1451                                            |hls_dummy_mul_8s_8s_14_1_1_908                                                                                                                                         |     22|
|3267  |    mul_8s_8s_14_1_1_U1452                                            |hls_dummy_mul_8s_8s_14_1_1_909                                                                                                                                         |     22|
|3268  |    mul_8s_8s_14_1_1_U1453                                            |hls_dummy_mul_8s_8s_14_1_1_910                                                                                                                                         |     22|
|3269  |    mul_8s_8s_14_1_1_U1454                                            |hls_dummy_mul_8s_8s_14_1_1_911                                                                                                                                         |     22|
|3270  |    mul_8s_8s_14_1_1_U1455                                            |hls_dummy_mul_8s_8s_14_1_1_912                                                                                                                                         |     22|
|3271  |    mul_8s_8s_14_1_1_U1456                                            |hls_dummy_mul_8s_8s_14_1_1_913                                                                                                                                         |     22|
|3272  |    mul_8s_8s_14_1_1_U1457                                            |hls_dummy_mul_8s_8s_14_1_1_914                                                                                                                                         |     22|
|3273  |    mul_8s_8s_14_1_1_U1458                                            |hls_dummy_mul_8s_8s_14_1_1_915                                                                                                                                         |     22|
|3274  |    mul_8s_8s_14_1_1_U1459                                            |hls_dummy_mul_8s_8s_14_1_1_916                                                                                                                                         |     17|
|3275  |    mul_8s_8s_14_1_1_U1460                                            |hls_dummy_mul_8s_8s_14_1_1_917                                                                                                                                         |     17|
|3276  |    mul_8s_8s_14_1_1_U1461                                            |hls_dummy_mul_8s_8s_14_1_1_918                                                                                                                                         |     17|
|3277  |    mul_8s_8s_14_1_1_U1462                                            |hls_dummy_mul_8s_8s_14_1_1_919                                                                                                                                         |     17|
|3278  |    mul_8s_8s_14_1_1_U1463                                            |hls_dummy_mul_8s_8s_14_1_1_920                                                                                                                                         |     22|
|3279  |    mul_8s_8s_14_1_1_U1464                                            |hls_dummy_mul_8s_8s_14_1_1_921                                                                                                                                         |     22|
|3280  |    mul_8s_8s_14_1_1_U1465                                            |hls_dummy_mul_8s_8s_14_1_1_922                                                                                                                                         |     22|
|3281  |    mul_8s_8s_14_1_1_U1466                                            |hls_dummy_mul_8s_8s_14_1_1_923                                                                                                                                         |     22|
|3282  |    mul_8s_8s_14_1_1_U1467                                            |hls_dummy_mul_8s_8s_14_1_1_924                                                                                                                                         |     22|
|3283  |    mul_8s_8s_14_1_1_U1468                                            |hls_dummy_mul_8s_8s_14_1_1_925                                                                                                                                         |     22|
|3284  |    mul_8s_8s_14_1_1_U1469                                            |hls_dummy_mul_8s_8s_14_1_1_926                                                                                                                                         |     22|
|3285  |    mul_8s_8s_14_1_1_U1470                                            |hls_dummy_mul_8s_8s_14_1_1_927                                                                                                                                         |     22|
|3286  |    mul_8s_8s_14_1_1_U1471                                            |hls_dummy_mul_8s_8s_14_1_1_928                                                                                                                                         |     22|
|3287  |    mul_8s_8s_14_1_1_U1472                                            |hls_dummy_mul_8s_8s_14_1_1_929                                                                                                                                         |     17|
|3288  |    mul_8s_8s_14_1_1_U1473                                            |hls_dummy_mul_8s_8s_14_1_1_930                                                                                                                                         |     22|
|3289  |    mul_8s_8s_14_1_1_U1474                                            |hls_dummy_mul_8s_8s_14_1_1_931                                                                                                                                         |     22|
|3290  |    mul_8s_8s_14_1_1_U1475                                            |hls_dummy_mul_8s_8s_14_1_1_932                                                                                                                                         |     22|
|3291  |    mul_8s_8s_14_1_1_U1476                                            |hls_dummy_mul_8s_8s_14_1_1_933                                                                                                                                         |     22|
|3292  |    mul_8s_8s_14_1_1_U1477                                            |hls_dummy_mul_8s_8s_14_1_1_934                                                                                                                                         |     22|
|3293  |    mul_8s_8s_14_1_1_U1478                                            |hls_dummy_mul_8s_8s_14_1_1_935                                                                                                                                         |     22|
|3294  |    mul_8s_8s_14_1_1_U1479                                            |hls_dummy_mul_8s_8s_14_1_1_936                                                                                                                                         |     22|
|3295  |    mul_8s_8s_14_1_1_U1480                                            |hls_dummy_mul_8s_8s_14_1_1_937                                                                                                                                         |     22|
|3296  |    mul_8s_8s_14_1_1_U1481                                            |hls_dummy_mul_8s_8s_14_1_1_938                                                                                                                                         |     22|
|3297  |    mul_8s_8s_14_1_1_U1482                                            |hls_dummy_mul_8s_8s_14_1_1_939                                                                                                                                         |     22|
|3298  |    mul_8s_8s_14_1_1_U1483                                            |hls_dummy_mul_8s_8s_14_1_1_940                                                                                                                                         |     17|
|3299  |    mul_8s_8s_14_1_1_U1484                                            |hls_dummy_mul_8s_8s_14_1_1_941                                                                                                                                         |     17|
|3300  |    mul_8s_8s_14_1_1_U1485                                            |hls_dummy_mul_8s_8s_14_1_1_942                                                                                                                                         |     17|
|3301  |    mul_8s_8s_14_1_1_U1486                                            |hls_dummy_mul_8s_8s_14_1_1_943                                                                                                                                         |     17|
|3302  |    mul_8s_8s_14_1_1_U1487                                            |hls_dummy_mul_8s_8s_14_1_1_944                                                                                                                                         |     17|
|3303  |    mul_8s_8s_14_1_1_U1488                                            |hls_dummy_mul_8s_8s_14_1_1_945                                                                                                                                         |     22|
|3304  |    mul_8s_8s_14_1_1_U1489                                            |hls_dummy_mul_8s_8s_14_1_1_946                                                                                                                                         |     22|
|3305  |    mul_8s_8s_14_1_1_U1490                                            |hls_dummy_mul_8s_8s_14_1_1_947                                                                                                                                         |     17|
|3306  |    mul_8s_8s_14_1_1_U1491                                            |hls_dummy_mul_8s_8s_14_1_1_948                                                                                                                                         |     22|
|3307  |    mul_8s_8s_14_1_1_U1492                                            |hls_dummy_mul_8s_8s_14_1_1_949                                                                                                                                         |     22|
|3308  |    mul_8s_8s_14_1_1_U1493                                            |hls_dummy_mul_8s_8s_14_1_1_950                                                                                                                                         |     22|
|3309  |    mul_8s_8s_14_1_1_U1494                                            |hls_dummy_mul_8s_8s_14_1_1_951                                                                                                                                         |     22|
|3310  |    mul_8s_8s_14_1_1_U1495                                            |hls_dummy_mul_8s_8s_14_1_1_952                                                                                                                                         |     22|
|3311  |    mul_8s_8s_14_1_1_U1496                                            |hls_dummy_mul_8s_8s_14_1_1_953                                                                                                                                         |     22|
|3312  |    mul_8s_8s_14_1_1_U1497                                            |hls_dummy_mul_8s_8s_14_1_1_954                                                                                                                                         |     17|
|3313  |    mul_8s_8s_14_1_1_U1498                                            |hls_dummy_mul_8s_8s_14_1_1_955                                                                                                                                         |     22|
|3314  |    mul_8s_8s_14_1_1_U1499                                            |hls_dummy_mul_8s_8s_14_1_1_956                                                                                                                                         |     22|
|3315  |    mul_8s_8s_14_1_1_U1500                                            |hls_dummy_mul_8s_8s_14_1_1_957                                                                                                                                         |     22|
|3316  |    mul_8s_8s_14_1_1_U1501                                            |hls_dummy_mul_8s_8s_14_1_1_958                                                                                                                                         |     22|
|3317  |    mul_8s_8s_14_1_1_U1502                                            |hls_dummy_mul_8s_8s_14_1_1_959                                                                                                                                         |     22|
|3318  |    mul_8s_8s_14_1_1_U1503                                            |hls_dummy_mul_8s_8s_14_1_1_960                                                                                                                                         |     22|
|3319  |    mul_8s_8s_14_1_1_U1504                                            |hls_dummy_mul_8s_8s_14_1_1_961                                                                                                                                         |     22|
|3320  |    mul_8s_8s_14_1_1_U1505                                            |hls_dummy_mul_8s_8s_14_1_1_962                                                                                                                                         |     17|
|3321  |    mul_8s_8s_14_1_1_U1506                                            |hls_dummy_mul_8s_8s_14_1_1_963                                                                                                                                         |     22|
|3322  |    mul_8s_8s_14_1_1_U1507                                            |hls_dummy_mul_8s_8s_14_1_1_964                                                                                                                                         |     17|
|3323  |    mul_8s_8s_14_1_1_U1508                                            |hls_dummy_mul_8s_8s_14_1_1_965                                                                                                                                         |     17|
|3324  |    mul_8s_8s_14_1_1_U1509                                            |hls_dummy_mul_8s_8s_14_1_1_966                                                                                                                                         |     17|
|3325  |    mul_8s_8s_14_1_1_U1510                                            |hls_dummy_mul_8s_8s_14_1_1_967                                                                                                                                         |     17|
|3326  |    mul_8s_8s_14_1_1_U1511                                            |hls_dummy_mul_8s_8s_14_1_1_968                                                                                                                                         |     17|
|3327  |    mul_8s_8s_14_1_1_U1512                                            |hls_dummy_mul_8s_8s_14_1_1_969                                                                                                                                         |     17|
|3328  |    mul_8s_8s_14_1_1_U1513                                            |hls_dummy_mul_8s_8s_14_1_1_970                                                                                                                                         |     22|
|3329  |    mul_8s_8s_14_1_1_U1514                                            |hls_dummy_mul_8s_8s_14_1_1_971                                                                                                                                         |     22|
|3330  |    mul_8s_8s_14_1_1_U1515                                            |hls_dummy_mul_8s_8s_14_1_1_972                                                                                                                                         |     17|
|3331  |    mul_8s_8s_14_1_1_U1516                                            |hls_dummy_mul_8s_8s_14_1_1_973                                                                                                                                         |     17|
|3332  |    mul_8s_8s_14_1_1_U1517                                            |hls_dummy_mul_8s_8s_14_1_1_974                                                                                                                                         |     22|
|3333  |    mul_8s_8s_14_1_1_U1518                                            |hls_dummy_mul_8s_8s_14_1_1_975                                                                                                                                         |     22|
|3334  |    mul_8s_8s_14_1_1_U1519                                            |hls_dummy_mul_8s_8s_14_1_1_976                                                                                                                                         |     22|
|3335  |    mul_8s_8s_14_1_1_U1520                                            |hls_dummy_mul_8s_8s_14_1_1_977                                                                                                                                         |     22|
|3336  |    mul_8s_8s_14_1_1_U1521                                            |hls_dummy_mul_8s_8s_14_1_1_978                                                                                                                                         |     22|
|3337  |    mul_8s_8s_14_1_1_U1522                                            |hls_dummy_mul_8s_8s_14_1_1_979                                                                                                                                         |     22|
|3338  |    mul_8s_8s_14_1_1_U1523                                            |hls_dummy_mul_8s_8s_14_1_1_980                                                                                                                                         |     17|
|3339  |    mul_8s_8s_14_1_1_U1524                                            |hls_dummy_mul_8s_8s_14_1_1_981                                                                                                                                         |     22|
|3340  |    mul_8s_8s_14_1_1_U1525                                            |hls_dummy_mul_8s_8s_14_1_1_982                                                                                                                                         |     22|
|3341  |    mul_8s_8s_14_1_1_U1526                                            |hls_dummy_mul_8s_8s_14_1_1_983                                                                                                                                         |     17|
|3342  |    mul_8s_8s_14_1_1_U1527                                            |hls_dummy_mul_8s_8s_14_1_1_984                                                                                                                                         |     20|
|3343  |    mul_8s_8s_14_1_1_U1528                                            |hls_dummy_mul_8s_8s_14_1_1_985                                                                                                                                         |     17|
|3344  |    mul_8s_8s_14_1_1_U1529                                            |hls_dummy_mul_8s_8s_14_1_1_986                                                                                                                                         |     22|
|3345  |    mul_8s_8s_14_1_1_U1530                                            |hls_dummy_mul_8s_8s_14_1_1_987                                                                                                                                         |     22|
|3346  |    mul_8s_8s_14_1_1_U1531                                            |hls_dummy_mul_8s_8s_14_1_1_988                                                                                                                                         |     17|
|3347  |    mul_8s_8s_14_1_1_U1532                                            |hls_dummy_mul_8s_8s_14_1_1_989                                                                                                                                         |     17|
|3348  |    mul_8s_8s_14_1_1_U1533                                            |hls_dummy_mul_8s_8s_14_1_1_990                                                                                                                                         |     17|
|3349  |    mul_8s_8s_14_1_1_U1534                                            |hls_dummy_mul_8s_8s_14_1_1_991                                                                                                                                         |     17|
|3350  |    mul_8s_8s_14_1_1_U1535                                            |hls_dummy_mul_8s_8s_14_1_1_992                                                                                                                                         |     17|
|3351  |    mul_8s_8s_14_1_1_U1536                                            |hls_dummy_mul_8s_8s_14_1_1_993                                                                                                                                         |     17|
|3352  |    mul_8s_8s_14_1_1_U1537                                            |hls_dummy_mul_8s_8s_14_1_1_994                                                                                                                                         |     17|
|3353  |    mul_8s_8s_14_1_1_U1538                                            |hls_dummy_mul_8s_8s_14_1_1_995                                                                                                                                         |     22|
|3354  |    mul_8s_8s_14_1_1_U1539                                            |hls_dummy_mul_8s_8s_14_1_1_996                                                                                                                                         |     22|
|3355  |    mul_8s_8s_14_1_1_U1540                                            |hls_dummy_mul_8s_8s_14_1_1_997                                                                                                                                         |     22|
|3356  |    mul_8s_8s_14_1_1_U1541                                            |hls_dummy_mul_8s_8s_14_1_1_998                                                                                                                                         |     22|
|3357  |    mul_8s_8s_14_1_1_U1542                                            |hls_dummy_mul_8s_8s_14_1_1_999                                                                                                                                         |     22|
|3358  |    mul_8s_8s_14_1_1_U1543                                            |hls_dummy_mul_8s_8s_14_1_1_1000                                                                                                                                        |     22|
|3359  |    mul_8s_8s_14_1_1_U1544                                            |hls_dummy_mul_8s_8s_14_1_1_1001                                                                                                                                        |     22|
|3360  |    mul_8s_8s_14_1_1_U1545                                            |hls_dummy_mul_8s_8s_14_1_1_1002                                                                                                                                        |     17|
|3361  |    mul_8s_8s_14_1_1_U1546                                            |hls_dummy_mul_8s_8s_14_1_1_1003                                                                                                                                        |     22|
|3362  |    mul_8s_8s_14_1_1_U1547                                            |hls_dummy_mul_8s_8s_14_1_1_1004                                                                                                                                        |     22|
|3363  |    mul_8s_8s_14_1_1_U1548                                            |hls_dummy_mul_8s_8s_14_1_1_1005                                                                                                                                        |     22|
|3364  |    mul_8s_8s_14_1_1_U1549                                            |hls_dummy_mul_8s_8s_14_1_1_1006                                                                                                                                        |     22|
|3365  |    mul_8s_8s_14_1_1_U1550                                            |hls_dummy_mul_8s_8s_14_1_1_1007                                                                                                                                        |     22|
|3366  |    mul_8s_8s_14_1_1_U1551                                            |hls_dummy_mul_8s_8s_14_1_1_1008                                                                                                                                        |     22|
|3367  |    mul_8s_8s_14_1_1_U1552                                            |hls_dummy_mul_8s_8s_14_1_1_1009                                                                                                                                        |     22|
|3368  |    mul_8s_8s_14_1_1_U1553                                            |hls_dummy_mul_8s_8s_14_1_1_1010                                                                                                                                        |     22|
|3369  |    mul_8s_8s_14_1_1_U1554                                            |hls_dummy_mul_8s_8s_14_1_1_1011                                                                                                                                        |     17|
|3370  |    mul_8s_8s_14_1_1_U1555                                            |hls_dummy_mul_8s_8s_14_1_1_1012                                                                                                                                        |     17|
|3371  |    mul_8s_8s_14_1_1_U1556                                            |hls_dummy_mul_8s_8s_14_1_1_1013                                                                                                                                        |     17|
|3372  |    mul_8s_8s_14_1_1_U1557                                            |hls_dummy_mul_8s_8s_14_1_1_1014                                                                                                                                        |     17|
|3373  |    mul_8s_8s_14_1_1_U1558                                            |hls_dummy_mul_8s_8s_14_1_1_1015                                                                                                                                        |     17|
|3374  |    mul_8s_8s_14_1_1_U1559                                            |hls_dummy_mul_8s_8s_14_1_1_1016                                                                                                                                        |     17|
|3375  |    mul_8s_8s_14_1_1_U1560                                            |hls_dummy_mul_8s_8s_14_1_1_1017                                                                                                                                        |     17|
|3376  |    mul_8s_8s_14_1_1_U1561                                            |hls_dummy_mul_8s_8s_14_1_1_1018                                                                                                                                        |     17|
|3377  |    mul_8s_8s_14_1_1_U1562                                            |hls_dummy_mul_8s_8s_14_1_1_1019                                                                                                                                        |     17|
|3378  |    mul_8s_8s_14_1_1_U1563                                            |hls_dummy_mul_8s_8s_14_1_1_1020                                                                                                                                        |     22|
|3379  |    mul_8s_8s_14_1_1_U1564                                            |hls_dummy_mul_8s_8s_14_1_1_1021                                                                                                                                        |     22|
|3380  |    mul_8s_8s_14_1_1_U1565                                            |hls_dummy_mul_8s_8s_14_1_1_1022                                                                                                                                        |     22|
|3381  |    mul_8s_8s_14_1_1_U1566                                            |hls_dummy_mul_8s_8s_14_1_1_1023                                                                                                                                        |     22|
|3382  |    mul_8s_8s_14_1_1_U1567                                            |hls_dummy_mul_8s_8s_14_1_1_1024                                                                                                                                        |     22|
|3383  |    mul_8s_8s_14_1_1_U1568                                            |hls_dummy_mul_8s_8s_14_1_1_1025                                                                                                                                        |     22|
|3384  |    mul_8s_8s_14_1_1_U1569                                            |hls_dummy_mul_8s_8s_14_1_1_1026                                                                                                                                        |     22|
|3385  |    mul_8s_8s_14_1_1_U1570                                            |hls_dummy_mul_8s_8s_14_1_1_1027                                                                                                                                        |     22|
|3386  |    mul_8s_8s_14_1_1_U1571                                            |hls_dummy_mul_8s_8s_14_1_1_1028                                                                                                                                        |     22|
|3387  |    mul_8s_8s_14_1_1_U1572                                            |hls_dummy_mul_8s_8s_14_1_1_1029                                                                                                                                        |     22|
|3388  |    mul_8s_8s_14_1_1_U1573                                            |hls_dummy_mul_8s_8s_14_1_1_1030                                                                                                                                        |     22|
|3389  |    mul_8s_8s_14_1_1_U1574                                            |hls_dummy_mul_8s_8s_14_1_1_1031                                                                                                                                        |     22|
|3390  |    mul_8s_8s_14_1_1_U1575                                            |hls_dummy_mul_8s_8s_14_1_1_1032                                                                                                                                        |     22|
|3391  |    mul_8s_8s_14_1_1_U1576                                            |hls_dummy_mul_8s_8s_14_1_1_1033                                                                                                                                        |     22|
|3392  |    mul_8s_8s_14_1_1_U1577                                            |hls_dummy_mul_8s_8s_14_1_1_1034                                                                                                                                        |     17|
|3393  |    mul_8s_8s_14_1_1_U1578                                            |hls_dummy_mul_8s_8s_14_1_1_1035                                                                                                                                        |     17|
|3394  |    mul_8s_8s_14_1_1_U1579                                            |hls_dummy_mul_8s_8s_14_1_1_1036                                                                                                                                        |     17|
|3395  |    mul_8s_8s_14_1_1_U1580                                            |hls_dummy_mul_8s_8s_14_1_1_1037                                                                                                                                        |     17|
|3396  |    mul_8s_8s_14_1_1_U1581                                            |hls_dummy_mul_8s_8s_14_1_1_1038                                                                                                                                        |     17|
|3397  |    mul_8s_8s_14_1_1_U1582                                            |hls_dummy_mul_8s_8s_14_1_1_1039                                                                                                                                        |     17|
|3398  |    mul_8s_8s_14_1_1_U1583                                            |hls_dummy_mul_8s_8s_14_1_1_1040                                                                                                                                        |     17|
|3399  |    mul_8s_8s_14_1_1_U1584                                            |hls_dummy_mul_8s_8s_14_1_1_1041                                                                                                                                        |     17|
|3400  |    mul_8s_8s_14_1_1_U1585                                            |hls_dummy_mul_8s_8s_14_1_1_1042                                                                                                                                        |     17|
|3401  |    mul_8s_8s_14_1_1_U1586                                            |hls_dummy_mul_8s_8s_14_1_1_1043                                                                                                                                        |     17|
|3402  |    mul_8s_8s_14_1_1_U1587                                            |hls_dummy_mul_8s_8s_14_1_1_1044                                                                                                                                        |     17|
|3403  |    mul_8s_8s_14_1_1_U1588                                            |hls_dummy_mul_8s_8s_14_1_1_1045                                                                                                                                        |     22|
|3404  |    mul_8s_8s_14_1_1_U1589                                            |hls_dummy_mul_8s_8s_14_1_1_1046                                                                                                                                        |     22|
|3405  |    mul_8s_8s_14_1_1_U1590                                            |hls_dummy_mul_8s_8s_14_1_1_1047                                                                                                                                        |     22|
|3406  |    mul_8s_8s_14_1_1_U1591                                            |hls_dummy_mul_8s_8s_14_1_1_1048                                                                                                                                        |     22|
|3407  |    mul_8s_8s_14_1_1_U1592                                            |hls_dummy_mul_8s_8s_14_1_1_1049                                                                                                                                        |     22|
|3408  |    mul_8s_8s_14_1_1_U1593                                            |hls_dummy_mul_8s_8s_14_1_1_1050                                                                                                                                        |     17|
|3409  |    mul_8s_8s_14_1_1_U1594                                            |hls_dummy_mul_8s_8s_14_1_1_1051                                                                                                                                        |     22|
|3410  |    mul_8s_8s_14_1_1_U1595                                            |hls_dummy_mul_8s_8s_14_1_1_1052                                                                                                                                        |     22|
|3411  |    mul_8s_8s_14_1_1_U1596                                            |hls_dummy_mul_8s_8s_14_1_1_1053                                                                                                                                        |     22|
|3412  |    mul_8s_8s_14_1_1_U1597                                            |hls_dummy_mul_8s_8s_14_1_1_1054                                                                                                                                        |     22|
|3413  |    mul_8s_8s_14_1_1_U1598                                            |hls_dummy_mul_8s_8s_14_1_1_1055                                                                                                                                        |     22|
|3414  |    mul_8s_8s_14_1_1_U1599                                            |hls_dummy_mul_8s_8s_14_1_1_1056                                                                                                                                        |     22|
|3415  |    mul_8s_8s_14_1_1_U1600                                            |hls_dummy_mul_8s_8s_14_1_1_1057                                                                                                                                        |     22|
|3416  |    mul_8s_8s_14_1_1_U1601                                            |hls_dummy_mul_8s_8s_14_1_1_1058                                                                                                                                        |     22|
|3417  |    mul_8s_8s_14_1_1_U1602                                            |hls_dummy_mul_8s_8s_14_1_1_1059                                                                                                                                        |     22|
|3418  |    mul_8s_8s_14_1_1_U1603                                            |hls_dummy_mul_8s_8s_14_1_1_1060                                                                                                                                        |     17|
|3419  |    mul_8s_8s_14_1_1_U1604                                            |hls_dummy_mul_8s_8s_14_1_1_1061                                                                                                                                        |     17|
|3420  |    mul_8s_8s_14_1_1_U1605                                            |hls_dummy_mul_8s_8s_14_1_1_1062                                                                                                                                        |     17|
|3421  |    mul_8s_8s_14_1_1_U1606                                            |hls_dummy_mul_8s_8s_14_1_1_1063                                                                                                                                        |     17|
|3422  |    mul_8s_8s_14_1_1_U1607                                            |hls_dummy_mul_8s_8s_14_1_1_1064                                                                                                                                        |     17|
|3423  |    mul_8s_8s_14_1_1_U1608                                            |hls_dummy_mul_8s_8s_14_1_1_1065                                                                                                                                        |     17|
|3424  |    mul_8s_8s_14_1_1_U1609                                            |hls_dummy_mul_8s_8s_14_1_1_1066                                                                                                                                        |     17|
|3425  |    mul_8s_8s_14_1_1_U1610                                            |hls_dummy_mul_8s_8s_14_1_1_1067                                                                                                                                        |     17|
|3426  |    mul_8s_8s_14_1_1_U1611                                            |hls_dummy_mul_8s_8s_14_1_1_1068                                                                                                                                        |     17|
|3427  |    mul_8s_8s_14_1_1_U1612                                            |hls_dummy_mul_8s_8s_14_1_1_1069                                                                                                                                        |     17|
|3428  |    mul_8s_8s_14_1_1_U1613                                            |hls_dummy_mul_8s_8s_14_1_1_1070                                                                                                                                        |     22|
|3429  |    mul_8s_8s_14_1_1_U1614                                            |hls_dummy_mul_8s_8s_14_1_1_1071                                                                                                                                        |     22|
|3430  |    mul_8s_8s_14_1_1_U1615                                            |hls_dummy_mul_8s_8s_14_1_1_1072                                                                                                                                        |     22|
|3431  |    mul_8s_8s_14_1_1_U1616                                            |hls_dummy_mul_8s_8s_14_1_1_1073                                                                                                                                        |     22|
|3432  |    mul_8s_8s_14_1_1_U1617                                            |hls_dummy_mul_8s_8s_14_1_1_1074                                                                                                                                        |     22|
|3433  |    mul_8s_8s_14_1_1_U1618                                            |hls_dummy_mul_8s_8s_14_1_1_1075                                                                                                                                        |     22|
|3434  |    mul_8s_8s_14_1_1_U1619                                            |hls_dummy_mul_8s_8s_14_1_1_1076                                                                                                                                        |     20|
|3435  |    mul_8s_8s_14_1_1_U1620                                            |hls_dummy_mul_8s_8s_14_1_1_1077                                                                                                                                        |     22|
|3436  |    mul_8s_8s_14_1_1_U1621                                            |hls_dummy_mul_8s_8s_14_1_1_1078                                                                                                                                        |     17|
|3437  |    mul_8s_8s_14_1_1_U1622                                            |hls_dummy_mul_8s_8s_14_1_1_1079                                                                                                                                        |     22|
|3438  |    mul_8s_8s_14_1_1_U1623                                            |hls_dummy_mul_8s_8s_14_1_1_1080                                                                                                                                        |     22|
|3439  |    mul_8s_8s_14_1_1_U1624                                            |hls_dummy_mul_8s_8s_14_1_1_1081                                                                                                                                        |     22|
|3440  |    mul_8s_8s_14_1_1_U1625                                            |hls_dummy_mul_8s_8s_14_1_1_1082                                                                                                                                        |     22|
|3441  |    mul_8s_8s_14_1_1_U1626                                            |hls_dummy_mul_8s_8s_14_1_1_1083                                                                                                                                        |     22|
|3442  |    mul_8s_8s_14_1_1_U1627                                            |hls_dummy_mul_8s_8s_14_1_1_1084                                                                                                                                        |     17|
|3443  |    mul_8s_8s_14_1_1_U1628                                            |hls_dummy_mul_8s_8s_14_1_1_1085                                                                                                                                        |     17|
|3444  |    mul_8s_8s_14_1_1_U1629                                            |hls_dummy_mul_8s_8s_14_1_1_1086                                                                                                                                        |     17|
|3445  |    mul_8s_8s_14_1_1_U1630                                            |hls_dummy_mul_8s_8s_14_1_1_1087                                                                                                                                        |     17|
|3446  |    mul_8s_8s_14_1_1_U1631                                            |hls_dummy_mul_8s_8s_14_1_1_1088                                                                                                                                        |     17|
|3447  |    mul_8s_8s_14_1_1_U1632                                            |hls_dummy_mul_8s_8s_14_1_1_1089                                                                                                                                        |     17|
|3448  |    mul_8s_8s_14_1_1_U1633                                            |hls_dummy_mul_8s_8s_14_1_1_1090                                                                                                                                        |     17|
|3449  |    mul_8s_8s_14_1_1_U1634                                            |hls_dummy_mul_8s_8s_14_1_1_1091                                                                                                                                        |     17|
|3450  |    mul_8s_8s_14_1_1_U1635                                            |hls_dummy_mul_8s_8s_14_1_1_1092                                                                                                                                        |     17|
|3451  |    mul_8s_8s_14_1_1_U1636                                            |hls_dummy_mul_8s_8s_14_1_1_1093                                                                                                                                        |     17|
|3452  |    mul_8s_8s_14_1_1_U1637                                            |hls_dummy_mul_8s_8s_14_1_1_1094                                                                                                                                        |     17|
|3453  |    mul_8s_8s_14_1_1_U1638                                            |hls_dummy_mul_8s_8s_14_1_1_1095                                                                                                                                        |     22|
|3454  |    mul_8s_8s_14_1_1_U1639                                            |hls_dummy_mul_8s_8s_14_1_1_1096                                                                                                                                        |     22|
|3455  |    mul_8s_8s_14_1_1_U1640                                            |hls_dummy_mul_8s_8s_14_1_1_1097                                                                                                                                        |     17|
|3456  |    mul_8s_8s_14_1_1_U1641                                            |hls_dummy_mul_8s_8s_14_1_1_1098                                                                                                                                        |     22|
|3457  |    mul_8s_8s_14_1_1_U1642                                            |hls_dummy_mul_8s_8s_14_1_1_1099                                                                                                                                        |     22|
|3458  |    mul_8s_8s_14_1_1_U1643                                            |hls_dummy_mul_8s_8s_14_1_1_1100                                                                                                                                        |     22|
|3459  |    mul_8s_8s_14_1_1_U1644                                            |hls_dummy_mul_8s_8s_14_1_1_1101                                                                                                                                        |     17|
|3460  |    mul_8s_8s_14_1_1_U1645                                            |hls_dummy_mul_8s_8s_14_1_1_1102                                                                                                                                        |     22|
|3461  |    mul_8s_8s_14_1_1_U1646                                            |hls_dummy_mul_8s_8s_14_1_1_1103                                                                                                                                        |     22|
|3462  |    mul_8s_8s_14_1_1_U1647                                            |hls_dummy_mul_8s_8s_14_1_1_1104                                                                                                                                        |     22|
|3463  |    mul_8s_8s_14_1_1_U1648                                            |hls_dummy_mul_8s_8s_14_1_1_1105                                                                                                                                        |     22|
|3464  |    mul_8s_8s_14_1_1_U1649                                            |hls_dummy_mul_8s_8s_14_1_1_1106                                                                                                                                        |     22|
|3465  |    mul_8s_8s_14_1_1_U1650                                            |hls_dummy_mul_8s_8s_14_1_1_1107                                                                                                                                        |     22|
|3466  |    mul_8s_8s_14_1_1_U1651                                            |hls_dummy_mul_8s_8s_14_1_1_1108                                                                                                                                        |     17|
|3467  |    mul_8s_8s_14_1_1_U1652                                            |hls_dummy_mul_8s_8s_14_1_1_1109                                                                                                                                        |     17|
|3468  |    mul_8s_8s_14_1_1_U1653                                            |hls_dummy_mul_8s_8s_14_1_1_1110                                                                                                                                        |     17|
|3469  |    mul_8s_8s_14_1_1_U1654                                            |hls_dummy_mul_8s_8s_14_1_1_1111                                                                                                                                        |     17|
|3470  |    mul_8s_8s_14_1_1_U1655                                            |hls_dummy_mul_8s_8s_14_1_1_1112                                                                                                                                        |     17|
|3471  |    mul_8s_8s_14_1_1_U1656                                            |hls_dummy_mul_8s_8s_14_1_1_1113                                                                                                                                        |     17|
|3472  |    mul_8s_8s_14_1_1_U1657                                            |hls_dummy_mul_8s_8s_14_1_1_1114                                                                                                                                        |     17|
|3473  |    mul_8s_8s_14_1_1_U1658                                            |hls_dummy_mul_8s_8s_14_1_1_1115                                                                                                                                        |     17|
|3474  |    mul_8s_8s_14_1_1_U1659                                            |hls_dummy_mul_8s_8s_14_1_1_1116                                                                                                                                        |     17|
|3475  |    mul_8s_8s_14_1_1_U1660                                            |hls_dummy_mul_8s_8s_14_1_1_1117                                                                                                                                        |     17|
|3476  |    mul_8s_8s_14_1_1_U1661                                            |hls_dummy_mul_8s_8s_14_1_1_1118                                                                                                                                        |     17|
|3477  |    mul_8s_8s_14_1_1_U1662                                            |hls_dummy_mul_8s_8s_14_1_1_1119                                                                                                                                        |     17|
|3478  |    mul_8s_8s_14_1_1_U1663                                            |hls_dummy_mul_8s_8s_14_1_1_1120                                                                                                                                        |     22|
|3479  |    mul_8s_8s_14_1_1_U1664                                            |hls_dummy_mul_8s_8s_14_1_1_1121                                                                                                                                        |     22|
|3480  |    mul_8s_8s_14_1_1_U1665                                            |hls_dummy_mul_8s_8s_14_1_1_1122                                                                                                                                        |     22|
|3481  |    mul_8s_8s_14_1_1_U1666                                            |hls_dummy_mul_8s_8s_14_1_1_1123                                                                                                                                        |     22|
|3482  |    mul_8s_8s_14_1_1_U1667                                            |hls_dummy_mul_8s_8s_14_1_1_1124                                                                                                                                        |     22|
|3483  |    mul_8s_8s_14_1_1_U1668                                            |hls_dummy_mul_8s_8s_14_1_1_1125                                                                                                                                        |     22|
|3484  |    mul_8s_8s_14_1_1_U1669                                            |hls_dummy_mul_8s_8s_14_1_1_1126                                                                                                                                        |     22|
|3485  |    mul_8s_8s_14_1_1_U1670                                            |hls_dummy_mul_8s_8s_14_1_1_1127                                                                                                                                        |     22|
|3486  |    mul_8s_8s_14_1_1_U1671                                            |hls_dummy_mul_8s_8s_14_1_1_1128                                                                                                                                        |     22|
|3487  |    mul_8s_8s_14_1_1_U1672                                            |hls_dummy_mul_8s_8s_14_1_1_1129                                                                                                                                        |     22|
|3488  |    mul_8s_8s_14_1_1_U1673                                            |hls_dummy_mul_8s_8s_14_1_1_1130                                                                                                                                        |     17|
|3489  |    mul_8s_8s_14_1_1_U1674                                            |hls_dummy_mul_8s_8s_14_1_1_1131                                                                                                                                        |     22|
|3490  |    mul_8s_8s_14_1_1_U1675                                            |hls_dummy_mul_8s_8s_14_1_1_1132                                                                                                                                        |     17|
|3491  |    mul_8s_8s_14_1_1_U1676                                            |hls_dummy_mul_8s_8s_14_1_1_1133                                                                                                                                        |     17|
|3492  |    mul_8s_8s_14_1_1_U1677                                            |hls_dummy_mul_8s_8s_14_1_1_1134                                                                                                                                        |     17|
|3493  |    mul_8s_8s_14_1_1_U1678                                            |hls_dummy_mul_8s_8s_14_1_1_1135                                                                                                                                        |     17|
|3494  |    mul_8s_8s_14_1_1_U1679                                            |hls_dummy_mul_8s_8s_14_1_1_1136                                                                                                                                        |     17|
|3495  |    mul_8s_8s_14_1_1_U1680                                            |hls_dummy_mul_8s_8s_14_1_1_1137                                                                                                                                        |     17|
|3496  |    mul_8s_8s_14_1_1_U1681                                            |hls_dummy_mul_8s_8s_14_1_1_1138                                                                                                                                        |     17|
|3497  |    mul_8s_8s_14_1_1_U1682                                            |hls_dummy_mul_8s_8s_14_1_1_1139                                                                                                                                        |     17|
|3498  |    mul_8s_8s_14_1_1_U1683                                            |hls_dummy_mul_8s_8s_14_1_1_1140                                                                                                                                        |     17|
|3499  |    mul_8s_8s_14_1_1_U1684                                            |hls_dummy_mul_8s_8s_14_1_1_1141                                                                                                                                        |     17|
|3500  |    mul_8s_8s_14_1_1_U1685                                            |hls_dummy_mul_8s_8s_14_1_1_1142                                                                                                                                        |     17|
|3501  |    mul_8s_8s_14_1_1_U1686                                            |hls_dummy_mul_8s_8s_14_1_1_1143                                                                                                                                        |     17|
|3502  |    mul_8s_8s_14_1_1_U1687                                            |hls_dummy_mul_8s_8s_14_1_1_1144                                                                                                                                        |     17|
|3503  |    mul_8s_8s_14_1_1_U1688                                            |hls_dummy_mul_8s_8s_14_1_1_1145                                                                                                                                        |     22|
|3504  |    mul_8s_8s_14_1_1_U1689                                            |hls_dummy_mul_8s_8s_14_1_1_1146                                                                                                                                        |     22|
|3505  |    mul_8s_8s_14_1_1_U1690                                            |hls_dummy_mul_8s_8s_14_1_1_1147                                                                                                                                        |     22|
|3506  |    mul_8s_8s_14_1_1_U1691                                            |hls_dummy_mul_8s_8s_14_1_1_1148                                                                                                                                        |     22|
|3507  |    mul_8s_8s_14_1_1_U1692                                            |hls_dummy_mul_8s_8s_14_1_1_1149                                                                                                                                        |     22|
|3508  |    mul_8s_8s_14_1_1_U1693                                            |hls_dummy_mul_8s_8s_14_1_1_1150                                                                                                                                        |     22|
|3509  |    mul_8s_8s_14_1_1_U1694                                            |hls_dummy_mul_8s_8s_14_1_1_1151                                                                                                                                        |     22|
|3510  |    mul_8s_8s_14_1_1_U1695                                            |hls_dummy_mul_8s_8s_14_1_1_1152                                                                                                                                        |     22|
|3511  |    mul_8s_8s_14_1_1_U1696                                            |hls_dummy_mul_8s_8s_14_1_1_1153                                                                                                                                        |     22|
|3512  |    mul_8s_8s_14_1_1_U1697                                            |hls_dummy_mul_8s_8s_14_1_1_1154                                                                                                                                        |     22|
|3513  |    mul_8s_8s_14_1_1_U1698                                            |hls_dummy_mul_8s_8s_14_1_1_1155                                                                                                                                        |     22|
|3514  |    mul_8s_8s_14_1_1_U1699                                            |hls_dummy_mul_8s_8s_14_1_1_1156                                                                                                                                        |     17|
|3515  |    mul_8s_8s_14_1_1_U1700                                            |hls_dummy_mul_8s_8s_14_1_1_1157                                                                                                                                        |     17|
|3516  |    mul_8s_8s_14_1_1_U1701                                            |hls_dummy_mul_8s_8s_14_1_1_1158                                                                                                                                        |     17|
|3517  |    mul_8s_8s_14_1_1_U1702                                            |hls_dummy_mul_8s_8s_14_1_1_1159                                                                                                                                        |     17|
|3518  |    mul_8s_8s_14_1_1_U1703                                            |hls_dummy_mul_8s_8s_14_1_1_1160                                                                                                                                        |     17|
|3519  |    mul_8s_8s_14_1_1_U1704                                            |hls_dummy_mul_8s_8s_14_1_1_1161                                                                                                                                        |     17|
|3520  |    mul_8s_8s_14_1_1_U1705                                            |hls_dummy_mul_8s_8s_14_1_1_1162                                                                                                                                        |     17|
|3521  |    mul_8s_8s_14_1_1_U1706                                            |hls_dummy_mul_8s_8s_14_1_1_1163                                                                                                                                        |     17|
|3522  |    mul_8s_8s_14_1_1_U1707                                            |hls_dummy_mul_8s_8s_14_1_1_1164                                                                                                                                        |     17|
|3523  |    mul_8s_8s_14_1_1_U1708                                            |hls_dummy_mul_8s_8s_14_1_1_1165                                                                                                                                        |     17|
|3524  |    mul_8s_8s_14_1_1_U1709                                            |hls_dummy_mul_8s_8s_14_1_1_1166                                                                                                                                        |     17|
|3525  |    mul_8s_8s_14_1_1_U1710                                            |hls_dummy_mul_8s_8s_14_1_1_1167                                                                                                                                        |     17|
|3526  |    mul_8s_8s_14_1_1_U1711                                            |hls_dummy_mul_8s_8s_14_1_1_1168                                                                                                                                        |     17|
|3527  |    mul_8s_8s_14_1_1_U1712                                            |hls_dummy_mul_8s_8s_14_1_1_1169                                                                                                                                        |     17|
|3528  |    mul_8s_8s_14_1_1_U1713                                            |hls_dummy_mul_8s_8s_14_1_1_1170                                                                                                                                        |     22|
|3529  |    mul_8s_8s_14_1_1_U1714                                            |hls_dummy_mul_8s_8s_14_1_1_1171                                                                                                                                        |     22|
|3530  |    mul_8s_8s_14_1_1_U1715                                            |hls_dummy_mul_8s_8s_14_1_1_1172                                                                                                                                        |     22|
|3531  |    mul_8s_8s_14_1_1_U1716                                            |hls_dummy_mul_8s_8s_14_1_1_1173                                                                                                                                        |     22|
|3532  |    mul_8s_8s_14_1_1_U1717                                            |hls_dummy_mul_8s_8s_14_1_1_1174                                                                                                                                        |     22|
|3533  |    mul_8s_8s_14_1_1_U1718                                            |hls_dummy_mul_8s_8s_14_1_1_1175                                                                                                                                        |     22|
|3534  |    mul_8s_8s_14_1_1_U1719                                            |hls_dummy_mul_8s_8s_14_1_1_1176                                                                                                                                        |     22|
|3535  |    mul_8s_8s_14_1_1_U1720                                            |hls_dummy_mul_8s_8s_14_1_1_1177                                                                                                                                        |     22|
|3536  |    mul_8s_8s_14_1_1_U1721                                            |hls_dummy_mul_8s_8s_14_1_1_1178                                                                                                                                        |     22|
|3537  |    mul_8s_8s_14_1_1_U1722                                            |hls_dummy_mul_8s_8s_14_1_1_1179                                                                                                                                        |     22|
|3538  |    mul_8s_8s_14_1_1_U1723                                            |hls_dummy_mul_8s_8s_14_1_1_1180                                                                                                                                        |     17|
|3539  |    mul_8s_8s_14_1_1_U1724                                            |hls_dummy_mul_8s_8s_14_1_1_1181                                                                                                                                        |     17|
|3540  |    mul_8s_8s_14_1_1_U1725                                            |hls_dummy_mul_8s_8s_14_1_1_1182                                                                                                                                        |     17|
|3541  |    mul_8s_8s_14_1_1_U1726                                            |hls_dummy_mul_8s_8s_14_1_1_1183                                                                                                                                        |     17|
|3542  |    mul_8s_8s_14_1_1_U1727                                            |hls_dummy_mul_8s_8s_14_1_1_1184                                                                                                                                        |     17|
|3543  |    mul_8s_8s_14_1_1_U1728                                            |hls_dummy_mul_8s_8s_14_1_1_1185                                                                                                                                        |     17|
|3544  |    mul_8s_8s_14_1_1_U1729                                            |hls_dummy_mul_8s_8s_14_1_1_1186                                                                                                                                        |     17|
|3545  |    mul_8s_8s_14_1_1_U1730                                            |hls_dummy_mul_8s_8s_14_1_1_1187                                                                                                                                        |     17|
|3546  |    mul_8s_8s_14_1_1_U1731                                            |hls_dummy_mul_8s_8s_14_1_1_1188                                                                                                                                        |     17|
|3547  |    mul_8s_8s_14_1_1_U1732                                            |hls_dummy_mul_8s_8s_14_1_1_1189                                                                                                                                        |     17|
|3548  |    mul_8s_8s_14_1_1_U1733                                            |hls_dummy_mul_8s_8s_14_1_1_1190                                                                                                                                        |     17|
|3549  |    mul_8s_8s_14_1_1_U1734                                            |hls_dummy_mul_8s_8s_14_1_1_1191                                                                                                                                        |     17|
|3550  |    mul_8s_8s_14_1_1_U1735                                            |hls_dummy_mul_8s_8s_14_1_1_1192                                                                                                                                        |     17|
|3551  |    mul_8s_8s_14_1_1_U1736                                            |hls_dummy_mul_8s_8s_14_1_1_1193                                                                                                                                        |     17|
|3552  |    mul_8s_8s_14_1_1_U1737                                            |hls_dummy_mul_8s_8s_14_1_1_1194                                                                                                                                        |     22|
|3553  |    mul_8s_8s_14_1_1_U1738                                            |hls_dummy_mul_8s_8s_14_1_1_1195                                                                                                                                        |     22|
|3554  |    mul_8s_8s_14_1_1_U1739                                            |hls_dummy_mul_8s_8s_14_1_1_1196                                                                                                                                        |     22|
|3555  |    mul_8s_8s_14_1_1_U1740                                            |hls_dummy_mul_8s_8s_14_1_1_1197                                                                                                                                        |     22|
|3556  |    mul_8s_8s_14_1_1_U1741                                            |hls_dummy_mul_8s_8s_14_1_1_1198                                                                                                                                        |     22|
|3557  |    mul_8s_8s_14_1_1_U1742                                            |hls_dummy_mul_8s_8s_14_1_1_1199                                                                                                                                        |     22|
|3558  |    mul_8s_8s_14_1_1_U1743                                            |hls_dummy_mul_8s_8s_14_1_1_1200                                                                                                                                        |     22|
|3559  |    mul_8s_8s_14_1_1_U1744                                            |hls_dummy_mul_8s_8s_14_1_1_1201                                                                                                                                        |     22|
|3560  |    mul_8s_8s_14_1_1_U1745                                            |hls_dummy_mul_8s_8s_14_1_1_1202                                                                                                                                        |     22|
|3561  |    mul_8s_8s_14_1_1_U1746                                            |hls_dummy_mul_8s_8s_14_1_1_1203                                                                                                                                        |     22|
|3562  |    mul_8s_8s_14_1_1_U1747                                            |hls_dummy_mul_8s_8s_14_1_1_1204                                                                                                                                        |     17|
|3563  |    mul_8s_8s_14_1_1_U1748                                            |hls_dummy_mul_8s_8s_14_1_1_1205                                                                                                                                        |     17|
|3564  |    mul_8s_8s_14_1_1_U1749                                            |hls_dummy_mul_8s_8s_14_1_1_1206                                                                                                                                        |     17|
|3565  |    mul_8s_8s_14_1_1_U1750                                            |hls_dummy_mul_8s_8s_14_1_1_1207                                                                                                                                        |     17|
|3566  |    mul_8s_8s_14_1_1_U1751                                            |hls_dummy_mul_8s_8s_14_1_1_1208                                                                                                                                        |     17|
|3567  |    mul_8s_8s_14_1_1_U1752                                            |hls_dummy_mul_8s_8s_14_1_1_1209                                                                                                                                        |     17|
|3568  |    mul_8s_8s_14_1_1_U1753                                            |hls_dummy_mul_8s_8s_14_1_1_1210                                                                                                                                        |     17|
|3569  |    mul_8s_8s_14_1_1_U1754                                            |hls_dummy_mul_8s_8s_14_1_1_1211                                                                                                                                        |     17|
|3570  |    mul_8s_8s_14_1_1_U1755                                            |hls_dummy_mul_8s_8s_14_1_1_1212                                                                                                                                        |     17|
|3571  |    mul_8s_8s_14_1_1_U1756                                            |hls_dummy_mul_8s_8s_14_1_1_1213                                                                                                                                        |     17|
|3572  |    mul_8s_8s_14_1_1_U1757                                            |hls_dummy_mul_8s_8s_14_1_1_1214                                                                                                                                        |     17|
|3573  |    mul_8s_8s_14_1_1_U1758                                            |hls_dummy_mul_8s_8s_14_1_1_1215                                                                                                                                        |     17|
|3574  |    mul_8s_8s_14_1_1_U1759                                            |hls_dummy_mul_8s_8s_14_1_1_1216                                                                                                                                        |     17|
|3575  |    mul_8s_8s_14_1_1_U1760                                            |hls_dummy_mul_8s_8s_14_1_1_1217                                                                                                                                        |     17|
|3576  |    mul_8s_8s_14_1_1_U1761                                            |hls_dummy_mul_8s_8s_14_1_1_1218                                                                                                                                        |     17|
|3577  |    mul_8s_8s_14_1_1_U1762                                            |hls_dummy_mul_8s_8s_14_1_1_1219                                                                                                                                        |     17|
|3578  |    mul_8s_8s_14_1_1_U1763                                            |hls_dummy_mul_8s_8s_14_1_1_1220                                                                                                                                        |     22|
|3579  |    mul_8s_8s_14_1_1_U1764                                            |hls_dummy_mul_8s_8s_14_1_1_1221                                                                                                                                        |     22|
|3580  |    mul_8s_8s_14_1_1_U1765                                            |hls_dummy_mul_8s_8s_14_1_1_1222                                                                                                                                        |     22|
|3581  |    mul_8s_8s_14_1_1_U1766                                            |hls_dummy_mul_8s_8s_14_1_1_1223                                                                                                                                        |     22|
|3582  |    mul_8s_8s_14_1_1_U1767                                            |hls_dummy_mul_8s_8s_14_1_1_1224                                                                                                                                        |     22|
|3583  |    mul_8s_8s_14_1_1_U1768                                            |hls_dummy_mul_8s_8s_14_1_1_1225                                                                                                                                        |     22|
|3584  |    mul_8s_8s_14_1_1_U1769                                            |hls_dummy_mul_8s_8s_14_1_1_1226                                                                                                                                        |     17|
|3585  |    mul_8s_8s_14_1_1_U1770                                            |hls_dummy_mul_8s_8s_14_1_1_1227                                                                                                                                        |     22|
|3586  |    mul_8s_8s_14_1_1_U1771                                            |hls_dummy_mul_8s_8s_14_1_1_1228                                                                                                                                        |     17|
|3587  |    mul_8s_8s_14_1_1_U1772                                            |hls_dummy_mul_8s_8s_14_1_1_1229                                                                                                                                        |     17|
|3588  |    mul_8s_8s_14_1_1_U1773                                            |hls_dummy_mul_8s_8s_14_1_1_1230                                                                                                                                        |     17|
|3589  |    mul_8s_8s_14_1_1_U1774                                            |hls_dummy_mul_8s_8s_14_1_1_1231                                                                                                                                        |     17|
|3590  |    mul_8s_8s_14_1_1_U1775                                            |hls_dummy_mul_8s_8s_14_1_1_1232                                                                                                                                        |     17|
|3591  |    mul_8s_8s_14_1_1_U1776                                            |hls_dummy_mul_8s_8s_14_1_1_1233                                                                                                                                        |     17|
|3592  |    mul_8s_8s_14_1_1_U1777                                            |hls_dummy_mul_8s_8s_14_1_1_1234                                                                                                                                        |     17|
|3593  |    mul_8s_8s_14_1_1_U1778                                            |hls_dummy_mul_8s_8s_14_1_1_1235                                                                                                                                        |     17|
|3594  |    mul_8s_8s_14_1_1_U1779                                            |hls_dummy_mul_8s_8s_14_1_1_1236                                                                                                                                        |     17|
|3595  |    mul_8s_8s_14_1_1_U1780                                            |hls_dummy_mul_8s_8s_14_1_1_1237                                                                                                                                        |     17|
|3596  |    mul_8s_8s_14_1_1_U1781                                            |hls_dummy_mul_8s_8s_14_1_1_1238                                                                                                                                        |     17|
|3597  |    mul_8s_8s_14_1_1_U1782                                            |hls_dummy_mul_8s_8s_14_1_1_1239                                                                                                                                        |     17|
|3598  |    mul_8s_8s_14_1_1_U1783                                            |hls_dummy_mul_8s_8s_14_1_1_1240                                                                                                                                        |     17|
|3599  |    mul_8s_8s_14_1_1_U1784                                            |hls_dummy_mul_8s_8s_14_1_1_1241                                                                                                                                        |     17|
|3600  |    mul_8s_8s_14_1_1_U1785                                            |hls_dummy_mul_8s_8s_14_1_1_1242                                                                                                                                        |     17|
|3601  |    mul_8s_8s_14_1_1_U1786                                            |hls_dummy_mul_8s_8s_14_1_1_1243                                                                                                                                        |     17|
|3602  |    mul_8s_8s_14_1_1_U1787                                            |hls_dummy_mul_8s_8s_14_1_1_1244                                                                                                                                        |     17|
|3603  |    mul_8s_8s_14_1_1_U1788                                            |hls_dummy_mul_8s_8s_14_1_1_1245                                                                                                                                        |     22|
|3604  |    mul_8s_8s_14_1_1_U1789                                            |hls_dummy_mul_8s_8s_14_1_1_1246                                                                                                                                        |     22|
|3605  |    mul_8s_8s_14_1_1_U1790                                            |hls_dummy_mul_8s_8s_14_1_1_1247                                                                                                                                        |     22|
|3606  |    mul_8s_8s_14_1_1_U1791                                            |hls_dummy_mul_8s_8s_14_1_1_1248                                                                                                                                        |     22|
|3607  |    mul_8s_8s_14_1_1_U1792                                            |hls_dummy_mul_8s_8s_14_1_1_1249                                                                                                                                        |     22|
|3608  |    mul_8s_8s_14_1_1_U1793                                            |hls_dummy_mul_8s_8s_14_1_1_1250                                                                                                                                        |     22|
|3609  |    mul_8s_8s_14_1_1_U1794                                            |hls_dummy_mul_8s_8s_14_1_1_1251                                                                                                                                        |     22|
|3610  |    mul_8s_8s_14_1_1_U1795                                            |hls_dummy_mul_8s_8s_14_1_1_1252                                                                                                                                        |     17|
|3611  |    mul_8s_8s_14_1_1_U1796                                            |hls_dummy_mul_8s_8s_14_1_1_1253                                                                                                                                        |     17|
|3612  |    mul_8s_8s_14_1_1_U1797                                            |hls_dummy_mul_8s_8s_14_1_1_1254                                                                                                                                        |     17|
|3613  |    mul_8s_8s_14_1_1_U1798                                            |hls_dummy_mul_8s_8s_14_1_1_1255                                                                                                                                        |     17|
|3614  |    mul_8s_8s_14_1_1_U1799                                            |hls_dummy_mul_8s_8s_14_1_1_1256                                                                                                                                        |     17|
|3615  |    mul_8s_8s_14_1_1_U1800                                            |hls_dummy_mul_8s_8s_14_1_1_1257                                                                                                                                        |     17|
|3616  |    mul_8s_8s_14_1_1_U1801                                            |hls_dummy_mul_8s_8s_14_1_1_1258                                                                                                                                        |     17|
|3617  |    mul_8s_8s_14_1_1_U1802                                            |hls_dummy_mul_8s_8s_14_1_1_1259                                                                                                                                        |     17|
|3618  |    mul_8s_8s_14_1_1_U1803                                            |hls_dummy_mul_8s_8s_14_1_1_1260                                                                                                                                        |     17|
|3619  |    mul_8s_8s_14_1_1_U1804                                            |hls_dummy_mul_8s_8s_14_1_1_1261                                                                                                                                        |     17|
|3620  |    mul_8s_8s_14_1_1_U1805                                            |hls_dummy_mul_8s_8s_14_1_1_1262                                                                                                                                        |     17|
|3621  |    mul_8s_8s_14_1_1_U1806                                            |hls_dummy_mul_8s_8s_14_1_1_1263                                                                                                                                        |     17|
|3622  |    mul_8s_8s_14_1_1_U1807                                            |hls_dummy_mul_8s_8s_14_1_1_1264                                                                                                                                        |     17|
|3623  |    mul_8s_8s_14_1_1_U1808                                            |hls_dummy_mul_8s_8s_14_1_1_1265                                                                                                                                        |     17|
|3624  |    mul_8s_8s_14_1_1_U1809                                            |hls_dummy_mul_8s_8s_14_1_1_1266                                                                                                                                        |     17|
|3625  |    mul_8s_8s_14_1_1_U1810                                            |hls_dummy_mul_8s_8s_14_1_1_1267                                                                                                                                        |     17|
|3626  |    mul_8s_8s_14_1_1_U1811                                            |hls_dummy_mul_8s_8s_14_1_1_1268                                                                                                                                        |     17|
|3627  |    mul_8s_8s_14_1_1_U1812                                            |hls_dummy_mul_8s_8s_14_1_1_1269                                                                                                                                        |     17|
|3628  |    mul_8s_8s_14_1_1_U1813                                            |hls_dummy_mul_8s_8s_14_1_1_1270                                                                                                                                        |     22|
|3629  |    mul_8s_8s_14_1_1_U1814                                            |hls_dummy_mul_8s_8s_14_1_1_1271                                                                                                                                        |     22|
|3630  |    mul_8s_8s_14_1_1_U1815                                            |hls_dummy_mul_8s_8s_14_1_1_1272                                                                                                                                        |     22|
|3631  |    mul_8s_8s_14_1_1_U1816                                            |hls_dummy_mul_8s_8s_14_1_1_1273                                                                                                                                        |     22|
|3632  |    mul_8s_8s_14_1_1_U1817                                            |hls_dummy_mul_8s_8s_14_1_1_1274                                                                                                                                        |     22|
|3633  |    mul_8s_8s_14_1_1_U1818                                            |hls_dummy_mul_8s_8s_14_1_1_1275                                                                                                                                        |     22|
|3634  |    mul_8s_8s_14_1_1_U1819                                            |hls_dummy_mul_8s_8s_14_1_1_1276                                                                                                                                        |     17|
|3635  |    mul_8s_8s_14_1_1_U1820                                            |hls_dummy_mul_8s_8s_14_1_1_1277                                                                                                                                        |     17|
|3636  |    mul_8s_8s_14_1_1_U1821                                            |hls_dummy_mul_8s_8s_14_1_1_1278                                                                                                                                        |     17|
|3637  |    mul_8s_8s_14_1_1_U1822                                            |hls_dummy_mul_8s_8s_14_1_1_1279                                                                                                                                        |     17|
|3638  |    mul_8s_8s_14_1_1_U1823                                            |hls_dummy_mul_8s_8s_14_1_1_1280                                                                                                                                        |     17|
|3639  |    mul_8s_8s_14_1_1_U1824                                            |hls_dummy_mul_8s_8s_14_1_1_1281                                                                                                                                        |     17|
|3640  |    mul_8s_8s_14_1_1_U1825                                            |hls_dummy_mul_8s_8s_14_1_1_1282                                                                                                                                        |     17|
|3641  |    mul_8s_8s_14_1_1_U1826                                            |hls_dummy_mul_8s_8s_14_1_1_1283                                                                                                                                        |     17|
|3642  |    mul_8s_8s_14_1_1_U1827                                            |hls_dummy_mul_8s_8s_14_1_1_1284                                                                                                                                        |     17|
|3643  |    mul_8s_8s_14_1_1_U1828                                            |hls_dummy_mul_8s_8s_14_1_1_1285                                                                                                                                        |     17|
|3644  |    mul_8s_8s_14_1_1_U1829                                            |hls_dummy_mul_8s_8s_14_1_1_1286                                                                                                                                        |     17|
|3645  |    mul_8s_8s_14_1_1_U1830                                            |hls_dummy_mul_8s_8s_14_1_1_1287                                                                                                                                        |     17|
|3646  |    mul_8s_8s_14_1_1_U1831                                            |hls_dummy_mul_8s_8s_14_1_1_1288                                                                                                                                        |     17|
|3647  |    mul_8s_8s_14_1_1_U1832                                            |hls_dummy_mul_8s_8s_14_1_1_1289                                                                                                                                        |     17|
|3648  |    mul_8s_8s_14_1_1_U1833                                            |hls_dummy_mul_8s_8s_14_1_1_1290                                                                                                                                        |     17|
|3649  |    mul_8s_8s_14_1_1_U1834                                            |hls_dummy_mul_8s_8s_14_1_1_1291                                                                                                                                        |     17|
|3650  |    mul_8s_8s_14_1_1_U1835                                            |hls_dummy_mul_8s_8s_14_1_1_1292                                                                                                                                        |     17|
|3651  |    mul_8s_8s_14_1_1_U1836                                            |hls_dummy_mul_8s_8s_14_1_1_1293                                                                                                                                        |     17|
|3652  |    mul_8s_8s_14_1_1_U1837                                            |hls_dummy_mul_8s_8s_14_1_1_1294                                                                                                                                        |     17|
|3653  |    mul_8s_8s_14_1_1_U1838                                            |hls_dummy_mul_8s_8s_14_1_1_1295                                                                                                                                        |     22|
|3654  |    mul_8s_8s_14_1_1_U1839                                            |hls_dummy_mul_8s_8s_14_1_1_1296                                                                                                                                        |     22|
|3655  |    mul_8s_8s_14_1_1_U1840                                            |hls_dummy_mul_8s_8s_14_1_1_1297                                                                                                                                        |     22|
|3656  |    mul_8s_8s_14_1_1_U1841                                            |hls_dummy_mul_8s_8s_14_1_1_1298                                                                                                                                        |     22|
|3657  |    mul_8s_8s_14_1_1_U1842                                            |hls_dummy_mul_8s_8s_14_1_1_1299                                                                                                                                        |     22|
|3658  |    mul_8s_8s_14_1_1_U1843                                            |hls_dummy_mul_8s_8s_14_1_1_1300                                                                                                                                        |     17|
|3659  |    mul_8s_8s_14_1_1_U1844                                            |hls_dummy_mul_8s_8s_14_1_1_1301                                                                                                                                        |     17|
|3660  |    mul_8s_8s_14_1_1_U1845                                            |hls_dummy_mul_8s_8s_14_1_1_1302                                                                                                                                        |     17|
|3661  |    mul_8s_8s_14_1_1_U1846                                            |hls_dummy_mul_8s_8s_14_1_1_1303                                                                                                                                        |     17|
|3662  |    mul_8s_8s_14_1_1_U1847                                            |hls_dummy_mul_8s_8s_14_1_1_1304                                                                                                                                        |     17|
|3663  |    mul_8s_8s_14_1_1_U1848                                            |hls_dummy_mul_8s_8s_14_1_1_1305                                                                                                                                        |     17|
|3664  |    mul_8s_8s_14_1_1_U1849                                            |hls_dummy_mul_8s_8s_14_1_1_1306                                                                                                                                        |     17|
|3665  |    mul_8s_8s_14_1_1_U1850                                            |hls_dummy_mul_8s_8s_14_1_1_1307                                                                                                                                        |     17|
|3666  |    mul_8s_8s_14_1_1_U1851                                            |hls_dummy_mul_8s_8s_14_1_1_1308                                                                                                                                        |     17|
|3667  |    mul_8s_8s_14_1_1_U1852                                            |hls_dummy_mul_8s_8s_14_1_1_1309                                                                                                                                        |     17|
|3668  |    mul_8s_8s_14_1_1_U1853                                            |hls_dummy_mul_8s_8s_14_1_1_1310                                                                                                                                        |     17|
|3669  |    mul_8s_8s_14_1_1_U1854                                            |hls_dummy_mul_8s_8s_14_1_1_1311                                                                                                                                        |     17|
|3670  |    mul_8s_8s_14_1_1_U1855                                            |hls_dummy_mul_8s_8s_14_1_1_1312                                                                                                                                        |     17|
|3671  |    mul_8s_8s_14_1_1_U1856                                            |hls_dummy_mul_8s_8s_14_1_1_1313                                                                                                                                        |     17|
|3672  |    mul_8s_8s_14_1_1_U1857                                            |hls_dummy_mul_8s_8s_14_1_1_1314                                                                                                                                        |     17|
|3673  |    mul_8s_8s_14_1_1_U1858                                            |hls_dummy_mul_8s_8s_14_1_1_1315                                                                                                                                        |     17|
|3674  |    mul_8s_8s_14_1_1_U1859                                            |hls_dummy_mul_8s_8s_14_1_1_1316                                                                                                                                        |     17|
|3675  |    mul_8s_8s_14_1_1_U1860                                            |hls_dummy_mul_8s_8s_14_1_1_1317                                                                                                                                        |     17|
|3676  |    mul_8s_8s_14_1_1_U1861                                            |hls_dummy_mul_8s_8s_14_1_1_1318                                                                                                                                        |     17|
|3677  |    mul_8s_8s_14_1_1_U1862                                            |hls_dummy_mul_8s_8s_14_1_1_1319                                                                                                                                        |     17|
|3678  |    mul_8s_8s_14_1_1_U1863                                            |hls_dummy_mul_8s_8s_14_1_1_1320                                                                                                                                        |     22|
|3679  |    mul_8s_8s_14_1_1_U1864                                            |hls_dummy_mul_8s_8s_14_1_1_1321                                                                                                                                        |     22|
|3680  |    mul_8s_8s_14_1_1_U1865                                            |hls_dummy_mul_8s_8s_14_1_1_1322                                                                                                                                        |     22|
|3681  |    mul_8s_8s_14_1_1_U1866                                            |hls_dummy_mul_8s_8s_14_1_1_1323                                                                                                                                        |     22|
|3682  |    mul_8s_8s_14_1_1_U1867                                            |hls_dummy_mul_8s_8s_14_1_1_1324                                                                                                                                        |     17|
|3683  |    mul_8s_8s_14_1_1_U1868                                            |hls_dummy_mul_8s_8s_14_1_1_1325                                                                                                                                        |     17|
|3684  |    mul_8s_8s_14_1_1_U1869                                            |hls_dummy_mul_8s_8s_14_1_1_1326                                                                                                                                        |     17|
|3685  |    mul_8s_8s_14_1_1_U1870                                            |hls_dummy_mul_8s_8s_14_1_1_1327                                                                                                                                        |     17|
|3686  |    mul_8s_8s_14_1_1_U1871                                            |hls_dummy_mul_8s_8s_14_1_1_1328                                                                                                                                        |     17|
|3687  |    mul_8s_8s_14_1_1_U1872                                            |hls_dummy_mul_8s_8s_14_1_1_1329                                                                                                                                        |     17|
|3688  |    mul_8s_8s_14_1_1_U1873                                            |hls_dummy_mul_8s_8s_14_1_1_1330                                                                                                                                        |     17|
|3689  |    mul_8s_8s_14_1_1_U1874                                            |hls_dummy_mul_8s_8s_14_1_1_1331                                                                                                                                        |     17|
|3690  |    mul_8s_8s_14_1_1_U1875                                            |hls_dummy_mul_8s_8s_14_1_1_1332                                                                                                                                        |     17|
|3691  |    mul_8s_8s_14_1_1_U1876                                            |hls_dummy_mul_8s_8s_14_1_1_1333                                                                                                                                        |     17|
|3692  |    mul_8s_8s_14_1_1_U1877                                            |hls_dummy_mul_8s_8s_14_1_1_1334                                                                                                                                        |     17|
|3693  |    mul_8s_8s_14_1_1_U1878                                            |hls_dummy_mul_8s_8s_14_1_1_1335                                                                                                                                        |     17|
|3694  |    mul_8s_8s_14_1_1_U1879                                            |hls_dummy_mul_8s_8s_14_1_1_1336                                                                                                                                        |     17|
|3695  |    mul_8s_8s_14_1_1_U1880                                            |hls_dummy_mul_8s_8s_14_1_1_1337                                                                                                                                        |     17|
|3696  |    mul_8s_8s_14_1_1_U1881                                            |hls_dummy_mul_8s_8s_14_1_1_1338                                                                                                                                        |     17|
|3697  |    mul_8s_8s_14_1_1_U1882                                            |hls_dummy_mul_8s_8s_14_1_1_1339                                                                                                                                        |     17|
|3698  |    mul_8s_8s_14_1_1_U1883                                            |hls_dummy_mul_8s_8s_14_1_1_1340                                                                                                                                        |     17|
|3699  |    mul_8s_8s_14_1_1_U1884                                            |hls_dummy_mul_8s_8s_14_1_1_1341                                                                                                                                        |     17|
|3700  |    mul_8s_8s_14_1_1_U1885                                            |hls_dummy_mul_8s_8s_14_1_1_1342                                                                                                                                        |     17|
|3701  |    mul_8s_8s_14_1_1_U1886                                            |hls_dummy_mul_8s_8s_14_1_1_1343                                                                                                                                        |     17|
|3702  |    mul_8s_8s_14_1_1_U1887                                            |hls_dummy_mul_8s_8s_14_1_1_1344                                                                                                                                        |     17|
|3703  |    mul_8s_8s_14_1_1_U1888                                            |hls_dummy_mul_8s_8s_14_1_1_1345                                                                                                                                        |     22|
|3704  |    mul_8s_8s_14_1_1_U1889                                            |hls_dummy_mul_8s_8s_14_1_1_1346                                                                                                                                        |     22|
|3705  |    mul_8s_8s_14_1_1_U1890                                            |hls_dummy_mul_8s_8s_14_1_1_1347                                                                                                                                        |     22|
|3706  |    mul_8s_8s_14_1_1_U1891                                            |hls_dummy_mul_8s_8s_14_1_1_1348                                                                                                                                        |     17|
|3707  |    mul_8s_8s_14_1_1_U1892                                            |hls_dummy_mul_8s_8s_14_1_1_1349                                                                                                                                        |     17|
|3708  |    mul_8s_8s_14_1_1_U1893                                            |hls_dummy_mul_8s_8s_14_1_1_1350                                                                                                                                        |     17|
|3709  |    mul_8s_8s_14_1_1_U1894                                            |hls_dummy_mul_8s_8s_14_1_1_1351                                                                                                                                        |     17|
|3710  |    mul_8s_8s_14_1_1_U1895                                            |hls_dummy_mul_8s_8s_14_1_1_1352                                                                                                                                        |     17|
|3711  |    mul_8s_8s_14_1_1_U1896                                            |hls_dummy_mul_8s_8s_14_1_1_1353                                                                                                                                        |     17|
|3712  |    mul_8s_8s_14_1_1_U1897                                            |hls_dummy_mul_8s_8s_14_1_1_1354                                                                                                                                        |     17|
|3713  |    mul_8s_8s_14_1_1_U1898                                            |hls_dummy_mul_8s_8s_14_1_1_1355                                                                                                                                        |     17|
|3714  |    mul_8s_8s_14_1_1_U1899                                            |hls_dummy_mul_8s_8s_14_1_1_1356                                                                                                                                        |     17|
|3715  |    mul_8s_8s_14_1_1_U1900                                            |hls_dummy_mul_8s_8s_14_1_1_1357                                                                                                                                        |     17|
|3716  |    mul_8s_8s_14_1_1_U1901                                            |hls_dummy_mul_8s_8s_14_1_1_1358                                                                                                                                        |     17|
|3717  |    mul_8s_8s_14_1_1_U1902                                            |hls_dummy_mul_8s_8s_14_1_1_1359                                                                                                                                        |     17|
|3718  |    mul_8s_8s_14_1_1_U1903                                            |hls_dummy_mul_8s_8s_14_1_1_1360                                                                                                                                        |     17|
|3719  |    mul_8s_8s_14_1_1_U1904                                            |hls_dummy_mul_8s_8s_14_1_1_1361                                                                                                                                        |     17|
|3720  |    mul_8s_8s_14_1_1_U1905                                            |hls_dummy_mul_8s_8s_14_1_1_1362                                                                                                                                        |     22|
|3721  |    mul_8s_8s_14_1_1_U1906                                            |hls_dummy_mul_8s_8s_14_1_1_1363                                                                                                                                        |     17|
|3722  |    mul_8s_8s_14_1_1_U1907                                            |hls_dummy_mul_8s_8s_14_1_1_1364                                                                                                                                        |     17|
|3723  |    mul_8s_8s_14_1_1_U1908                                            |hls_dummy_mul_8s_8s_14_1_1_1365                                                                                                                                        |     17|
|3724  |    mul_8s_8s_14_1_1_U1909                                            |hls_dummy_mul_8s_8s_14_1_1_1366                                                                                                                                        |     17|
|3725  |    mul_8s_8s_14_1_1_U1910                                            |hls_dummy_mul_8s_8s_14_1_1_1367                                                                                                                                        |     17|
|3726  |    mul_8s_8s_14_1_1_U1911                                            |hls_dummy_mul_8s_8s_14_1_1_1368                                                                                                                                        |     17|
|3727  |    mul_8s_8s_14_1_1_U1912                                            |hls_dummy_mul_8s_8s_14_1_1_1369                                                                                                                                        |     17|
|3728  |    mul_8s_8s_14_1_1_U1913                                            |hls_dummy_mul_8s_8s_14_1_1_1370                                                                                                                                        |     22|
|3729  |    mul_8s_8s_14_1_1_U1914                                            |hls_dummy_mul_8s_8s_14_1_1_1371                                                                                                                                        |     22|
|3730  |    mul_8s_8s_14_1_1_U1915                                            |hls_dummy_mul_8s_8s_14_1_1_1372                                                                                                                                        |     17|
|3731  |    mul_8s_8s_14_1_1_U1916                                            |hls_dummy_mul_8s_8s_14_1_1_1373                                                                                                                                        |     17|
|3732  |    mul_8s_8s_14_1_1_U1917                                            |hls_dummy_mul_8s_8s_14_1_1_1374                                                                                                                                        |     17|
|3733  |    mul_8s_8s_14_1_1_U1918                                            |hls_dummy_mul_8s_8s_14_1_1_1375                                                                                                                                        |     17|
|3734  |    mul_8s_8s_14_1_1_U1919                                            |hls_dummy_mul_8s_8s_14_1_1_1376                                                                                                                                        |     17|
|3735  |    mul_8s_8s_14_1_1_U1920                                            |hls_dummy_mul_8s_8s_14_1_1_1377                                                                                                                                        |     17|
|3736  |    mul_8s_8s_14_1_1_U1921                                            |hls_dummy_mul_8s_8s_14_1_1_1378                                                                                                                                        |     17|
|3737  |    mul_8s_8s_14_1_1_U1922                                            |hls_dummy_mul_8s_8s_14_1_1_1379                                                                                                                                        |     17|
|3738  |    mul_8s_8s_14_1_1_U1923                                            |hls_dummy_mul_8s_8s_14_1_1_1380                                                                                                                                        |     17|
|3739  |    mul_8s_8s_14_1_1_U1924                                            |hls_dummy_mul_8s_8s_14_1_1_1381                                                                                                                                        |     17|
|3740  |    mul_8s_8s_14_1_1_U1925                                            |hls_dummy_mul_8s_8s_14_1_1_1382                                                                                                                                        |     17|
|3741  |    mul_8s_8s_14_1_1_U1926                                            |hls_dummy_mul_8s_8s_14_1_1_1383                                                                                                                                        |     17|
|3742  |    mul_8s_8s_14_1_1_U1927                                            |hls_dummy_mul_8s_8s_14_1_1_1384                                                                                                                                        |     17|
|3743  |    mul_8s_8s_14_1_1_U1928                                            |hls_dummy_mul_8s_8s_14_1_1_1385                                                                                                                                        |     17|
|3744  |    mul_8s_8s_14_1_1_U1929                                            |hls_dummy_mul_8s_8s_14_1_1_1386                                                                                                                                        |     17|
|3745  |    mul_8s_8s_14_1_1_U1930                                            |hls_dummy_mul_8s_8s_14_1_1_1387                                                                                                                                        |     17|
|3746  |    mul_8s_8s_14_1_1_U1931                                            |hls_dummy_mul_8s_8s_14_1_1_1388                                                                                                                                        |     17|
|3747  |    mul_8s_8s_14_1_1_U1932                                            |hls_dummy_mul_8s_8s_14_1_1_1389                                                                                                                                        |     17|
|3748  |    mul_8s_8s_14_1_1_U1933                                            |hls_dummy_mul_8s_8s_14_1_1_1390                                                                                                                                        |     17|
|3749  |    mul_8s_8s_14_1_1_U1934                                            |hls_dummy_mul_8s_8s_14_1_1_1391                                                                                                                                        |     17|
|3750  |    mul_8s_8s_14_1_1_U1935                                            |hls_dummy_mul_8s_8s_14_1_1_1392                                                                                                                                        |     17|
|3751  |    mul_8s_8s_14_1_1_U1936                                            |hls_dummy_mul_8s_8s_14_1_1_1393                                                                                                                                        |     17|
|3752  |    mul_8s_8s_14_1_1_U1937                                            |hls_dummy_mul_8s_8s_14_1_1_1394                                                                                                                                        |     17|
|3753  |    mul_8s_8s_14_1_1_U1938                                            |hls_dummy_mul_8s_8s_14_1_1_1395                                                                                                                                        |     22|
|3754  |    mul_8s_8s_14_1_1_U1939                                            |hls_dummy_mul_8s_8s_14_1_1_1396                                                                                                                                        |     17|
|3755  |    mul_8s_8s_14_1_1_U1940                                            |hls_dummy_mul_8s_8s_14_1_1_1397                                                                                                                                        |     17|
|3756  |    mul_8s_8s_14_1_1_U1941                                            |hls_dummy_mul_8s_8s_14_1_1_1398                                                                                                                                        |     17|
|3757  |    mul_8s_8s_14_1_1_U1942                                            |hls_dummy_mul_8s_8s_14_1_1_1399                                                                                                                                        |     17|
|3758  |    mul_8s_8s_14_1_1_U1943                                            |hls_dummy_mul_8s_8s_14_1_1_1400                                                                                                                                        |     17|
|3759  |    mul_8s_8s_14_1_1_U1944                                            |hls_dummy_mul_8s_8s_14_1_1_1401                                                                                                                                        |     17|
|3760  |    mul_8s_8s_14_1_1_U1945                                            |hls_dummy_mul_8s_8s_14_1_1_1402                                                                                                                                        |     17|
|3761  |    mul_8s_8s_14_1_1_U1946                                            |hls_dummy_mul_8s_8s_14_1_1_1403                                                                                                                                        |     17|
|3762  |    mul_8s_8s_14_1_1_U1947                                            |hls_dummy_mul_8s_8s_14_1_1_1404                                                                                                                                        |     17|
|3763  |    mul_8s_8s_14_1_1_U1948                                            |hls_dummy_mul_8s_8s_14_1_1_1405                                                                                                                                        |     17|
|3764  |    mul_8s_8s_14_1_1_U1949                                            |hls_dummy_mul_8s_8s_14_1_1_1406                                                                                                                                        |     17|
|3765  |    mul_8s_8s_14_1_1_U1950                                            |hls_dummy_mul_8s_8s_14_1_1_1407                                                                                                                                        |     17|
|3766  |    mul_8s_8s_14_1_1_U1951                                            |hls_dummy_mul_8s_8s_14_1_1_1408                                                                                                                                        |     17|
|3767  |    mul_8s_8s_14_1_1_U1952                                            |hls_dummy_mul_8s_8s_14_1_1_1409                                                                                                                                        |     17|
|3768  |    mul_8s_8s_14_1_1_U1953                                            |hls_dummy_mul_8s_8s_14_1_1_1410                                                                                                                                        |     17|
|3769  |    mul_8s_8s_14_1_1_U1954                                            |hls_dummy_mul_8s_8s_14_1_1_1411                                                                                                                                        |     17|
|3770  |    mul_8s_8s_14_1_1_U1955                                            |hls_dummy_mul_8s_8s_14_1_1_1412                                                                                                                                        |     17|
|3771  |    mul_8s_8s_14_1_1_U1956                                            |hls_dummy_mul_8s_8s_14_1_1_1413                                                                                                                                        |     17|
|3772  |    mul_8s_8s_14_1_1_U1957                                            |hls_dummy_mul_8s_8s_14_1_1_1414                                                                                                                                        |     17|
|3773  |    mul_8s_8s_14_1_1_U1958                                            |hls_dummy_mul_8s_8s_14_1_1_1415                                                                                                                                        |     17|
|3774  |    mul_8s_8s_14_1_1_U1959                                            |hls_dummy_mul_8s_8s_14_1_1_1416                                                                                                                                        |     17|
|3775  |    mul_8s_8s_14_1_1_U1960                                            |hls_dummy_mul_8s_8s_14_1_1_1417                                                                                                                                        |     17|
|3776  |    mul_8s_8s_14_1_1_U1961                                            |hls_dummy_mul_8s_8s_14_1_1_1418                                                                                                                                        |     17|
|3777  |    mul_8s_8s_14_1_1_U1962                                            |hls_dummy_mul_8s_8s_14_1_1_1419                                                                                                                                        |     17|
|3778  |    w4_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_5_s_w4_ROM_AUTcud                                                                             |  31413|
|3779  |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_25_4                                                                                               |   4126|
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:54 ; elapsed = 00:06:04 . Memory (MB): peak = 4874.160 ; gain = 2441.277 ; free physical = 546867 ; free virtual = 776781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 846 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:57 ; elapsed = 00:06:07 . Memory (MB): peak = 4878.070 ; gain = 2445.188 ; free physical = 558853 ; free virtual = 788808
Synthesis Optimization Complete : Time (s): cpu = 00:05:57 ; elapsed = 00:06:07 . Memory (MB): peak = 4878.070 ; gain = 2445.188 ; free physical = 558953 ; free virtual = 788800
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4998.160 ; gain = 0.000 ; free physical = 562531 ; free virtual = 792398
INFO: [Netlist 29-17] Analyzing 14782 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5485.059 ; gain = 0.000 ; free physical = 562429 ; free virtual = 792277
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1430 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 625 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 1ce0fe72
INFO: [Common 17-83] Releasing license: Synthesis
345 Infos, 301 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:28 ; elapsed = 00:07:35 . Memory (MB): peak = 5485.059 ; gain = 3076.164 ; free physical = 562343 ; free virtual = 792191
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 19644.690; main = 4772.888; forked = 15675.764
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 24749.461; main = 5485.062; forked = 19875.297
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5549.090 ; gain = 64.031 ; free physical = 562266 ; free virtual = 792133

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 3b053fc9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:15 . Memory (MB): peak = 5997.012 ; gain = 447.922 ; free physical = 572603 ; free virtual = 791668

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5ca89122

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 6020.824 ; gain = 0.000 ; free physical = 565158 ; free virtual = 784250
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 3d7ccc9d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 6020.824 ; gain = 0.000 ; free physical = 572212 ; free virtual = 791304
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 85574be5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 6020.824 ; gain = 0.000 ; free physical = 572025 ; free virtual = 791118
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 0c40daee

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 6020.824 ; gain = 0.000 ; free physical = 572083 ; free virtual = 791176
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 0c40daee

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 6020.824 ; gain = 0.000 ; free physical = 570400 ; free virtual = 789493
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 0c40daee

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 6020.824 ; gain = 0.000 ; free physical = 570049 ; free virtual = 789142

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 0c40daee

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.41 . Memory (MB): peak = 6020.824 ; gain = 0.000 ; free physical = 565083 ; free virtual = 784216

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 0c40daee

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6020.824 ; gain = 0.000 ; free physical = 565060 ; free virtual = 784202

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6020.824 ; gain = 0.000 ; free physical = 564987 ; free virtual = 784088
Ending Netlist Obfuscation Task | Checksum: 0c40daee

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6020.824 ; gain = 0.000 ; free physical = 564916 ; free virtual = 784017
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:52 . Memory (MB): peak = 6020.824 ; gain = 535.766 ; free physical = 564911 ; free virtual = 784012
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 6020.824 ; gain = 0.000 ; free physical = 572164 ; free virtual = 791265
INFO: [Common 17-206] Exiting Vivado at Tue Jul 22 18:28:01 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h8m48s *****
INFO: [HLS 200-112] Total CPU user time: 1306.66 seconds. Total CPU system time: 54.2 seconds. Total elapsed time: 1303.16 seconds; peak allocated memory: 3.470 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Jul 22 18:28:04 2025...
