lbl_800DCD74:
/* 800DCD74 00000000  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800DCD78 00000004  7C 08 02 A6 */	mflr r0
/* 800DCD7C 00000008  90 01 00 34 */	stw r0, 0x34(r1)
/* 800DCD80 0000000C  39 61 00 30 */	addi r11, r1, 0x30
/* 800DCD84 00000010  48 28 54 55 */	bl _savegpr_28
/* 800DCD88 00000014  7C 7C 1B 78 */	mr r28, r3
/* 800DCD8C 00000018  7C 9D 23 78 */	mr r29, r4
/* 800DCD90 0000001C  7C BE 2B 78 */	mr r30, r5
/* 800DCD94 00000020  7C DF 33 78 */	mr r31, r6
/* 800DCD98 00000024  80 63 06 78 */	lwz r3, 0x678(r3)
/* 800DCD9C 00000028  38 63 00 24 */	addi r3, r3, 0x24
/* 800DCDA0 0000002C  7C E4 3B 78 */	mr r4, r7
/* 800DCDA4 00000030  38 A1 00 08 */	addi r5, r1, 8
/* 800DCDA8 00000034  48 26 A0 A5 */	bl PSMTXMultVecSR
/* 800DCDAC 00000038  38 61 00 08 */	addi r3, r1, 8
/* 800DCDB0 0000003C  48 18 A3 A1 */	bl atan2sY_XZ__4cXyzCFv
/* 800DCDB4 00000040  B0 7E 00 00 */	sth r3, 0(r30)
/* 800DCDB8 00000044  38 61 00 08 */	addi r3, r1, 8
/* 800DCDBC 00000048  48 18 A3 6D */	bl atan2sX_Z__4cXyzCFv
/* 800DCDC0 0000004C  B0 7E 00 02 */	sth r3, 2(r30)
/* 800DCDC4 00000050  80 7C 06 78 */	lwz r3, 0x678(r28)
/* 800DCDC8 00000054  38 63 00 24 */	addi r3, r3, 0x24
/* 800DCDCC 00000058  7F E4 FB 78 */	mr r4, r31
/* 800DCDD0 0000005C  7F A5 EB 78 */	mr r5, r29
/* 800DCDD4 00000060  48 26 9F 99 */	bl PSMTXMultVec
/* 800DCDD8 00000064  39 61 00 30 */	addi r11, r1, 0x30
/* 800DCDDC 00000068  48 28 54 49 */	bl _restgpr_28
/* 800DCDE0 0000006C  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800DCDE4 00000070  7C 08 03 A6 */	mtlr r0
/* 800DCDE8 00000074  38 21 00 30 */	addi r1, r1, 0x30
/* 800DCDEC 00000078  4E 80 00 20 */	blr 
