Information: Updating design information... (UID-85)
Warning: Design 'rv32_cpu_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : rv32_cpu_top
Version: X-2025.06
Date   : Mon Oct 13 19:11:56 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              79.00
  Critical Path Length:          2.75
  Critical Path Slack:           0.00
  Critical Path Clk Period:      3.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.01
  No. of Hold Violations:        8.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              17375
  Buf/Inv Cell Count:           10957
  Buf Cell Count:               10124
  Inv Cell Count:                 833
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     15608
  Sequential Cell Count:         1767
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4175.645021
  Noncombinational Area:  2104.015024
  Buf/Inv Area:           2034.421956
  Total Buffer Area:          1915.97
  Total Inverter Area:         118.45
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              6279.660045
  Design Area:            6279.660045


  Design Rules
  -----------------------------------
  Total Number of Nets:         17591
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: compute-hal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  1.28
  Mapping Optimization:              501.29
  -----------------------------------------
  Overall Compile Time:              504.08
  Overall Compile Wall Clock Time:   504.32

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.01  Number of Violating Paths: 8

  --------------------------------------------------------------------


1
