OpenROAD 0.9.0 e582f2522b
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/clb_tile/runs/16-11_06-11/tmp/merged.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 437 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/clb_tile/runs/16-11_06-11/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/clb_tile/runs/16-11_06-11/tmp/floorplan/verilog2def_openroad.def
Notice 0: Design: clb_tile
Notice 0:     Created 638 pins.
Notice 0:     Created 4085 components and 21680 component-terminals.
Notice 0:     Created 4574 nets and 13450 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/clb_tile/runs/16-11_06-11/tmp/floorplan/verilog2def_openroad.def
#Macro blocks found: 0
Warning: using the default boundaries offset (5 microns)
Warning: using the default min distance between IO pins (2 tracks)
WARNING: force pin spread option has no effect when using random pin placement
 > Running IO placement
 * Num of slots          1578
 * Num of I/O            638
 * Num of I/O w/sink     476
 * Num of I/O w/o sink   162
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

WARNING: running random pin placement
RandomMode Even
 > IO placement done.
