head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.32
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.30
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.28
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.26
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.24
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.22
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.20
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.18
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.16
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.14
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.12
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.2
	binutils-csl-sourcerygxx-4_1-32:1.2
	binutils-csl-innovasic-fido-3_4_4-33:1.2
	binutils-csl-sourcerygxx-3_4_4-32:1.2
	binutils-csl-coldfire-4_1-30:1.2
	binutils-csl-sourcerygxx-4_1-30:1.2
	binutils-csl-coldfire-4_1-28:1.2
	binutils-csl-sourcerygxx-4_1-29:1.2
	binutils-csl-sourcerygxx-4_1-28:1.2
	binutils-csl-arm-2006q3-27:1.2
	binutils-csl-sourcerygxx-4_1-27:1.2
	binutils-csl-arm-2006q3-26:1.2
	binutils-csl-sourcerygxx-4_1-26:1.2
	binutils-csl-sourcerygxx-4_1-25:1.2
	binutils-csl-sourcerygxx-4_1-24:1.2
	binutils-csl-sourcerygxx-4_1-23:1.2
	binutils-csl-sourcerygxx-4_1-21:1.2
	binutils-csl-arm-2006q3-21:1.2
	binutils-csl-sourcerygxx-4_1-22:1.2
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.2
	binutils-csl-sourcerygxx-4_1-20:1.2
	binutils-csl-arm-2006q3-19:1.2
	binutils-csl-sourcerygxx-4_1-19:1.2
	binutils-csl-sourcerygxx-4_1-18:1.2
	binutils-csl-renesas-4_1-9:1.2
	binutils-csl-sourcerygxx-3_4_4-25:1.2
	binutils-csl-renesas-4_1-8:1.2
	binutils-csl-renesas-4_1-7:1.2
	binutils-csl-renesas-4_1-6:1.2
	binutils-csl-sourcerygxx-4_1-17:1.2
	binutils-csl-sourcerygxx-4_1-14:1.2
	binutils-csl-sourcerygxx-4_1-15:1.2
	binutils-csl-sourcerygxx-4_1-13:1.2
	binutils-2_17:1.2
	binutils-csl-sourcerygxx-4_1-12:1.2
	binutils-csl-sourcerygxx-3_4_4-21:1.2
	binutils-csl-wrs-linux-3_4_4-24:1.2
	binutils-csl-wrs-linux-3_4_4-23:1.2
	binutils-csl-sourcerygxx-4_1-9:1.2
	binutils-csl-sourcerygxx-4_1-8:1.2
	binutils-csl-sourcerygxx-4_1-7:1.2
	binutils-csl-arm-2006q1-6:1.2
	binutils-csl-sourcerygxx-4_1-6:1.2
	binutils-csl-wrs-linux-3_4_4-22:1.2
	binutils-csl-coldfire-4_1-11:1.2
	binutils-csl-sourcerygxx-3_4_4-19:1.2
	binutils-csl-coldfire-4_1-10:1.2
	binutils-csl-sourcerygxx-4_1-5:1.2
	binutils-csl-sourcerygxx-4_1-4:1.2
	binutils-csl-wrs-linux-3_4_4-21:1.2
	binutils-csl-morpho-4_1-4:1.2
	binutils-csl-sourcerygxx-3_4_4-17:1.2
	binutils-csl-wrs-linux-3_4_4-20:1.2
	binutils-2_17-branch:1.2.0.10
	binutils-2_17-branchpoint:1.2
	binutils-csl-2_17-branch:1.2.0.8
	binutils-csl-2_17-branchpoint:1.2
	binutils-csl-gxxpro-3_4-branch:1.2.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.2
	binutils-2_16_1:1.2
	binutils-csl-arm-2005q1b:1.2
	binutils-2_16:1.2
	binutils-csl-arm-2005q1a:1.2
	binutils-csl-arm-2005q1-branch:1.2.0.4
	binutils-csl-arm-2005q1-branchpoint:1.2
	binutils-2_16-branch:1.2.0.2
	binutils-2_16-branchpoint:1.2
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2004.10.07.14.18.15;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	2004.09.03.14.31.41;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Add support for CRX co-processor opcodes
@
text
@#as:
#objdump: -dr
#name: misc_insn

.*: +file format .*

Disassembly of section .text:

00000000 <macsb>:
   0:	08 30 01 40 	macsb	r0, r1

00000004 <macub>:
   4:	08 30 23 41 	macub	r2, r3

00000008 <macqb>:
   8:	08 30 45 42 	macqb	r4, r5

0000000c <macsw>:
   c:	08 30 67 50 	macsw	r6, r7

00000010 <macuw>:
  10:	08 30 89 51 	macuw	r8, r9

00000014 <macqw>:
  14:	08 30 ab 52 	macqw	r10, r11

00000018 <macsd>:
  18:	08 30 cd 60 	macsd	r12, r13

0000001c <macud>:
  1c:	08 30 ef 61 	macud	r14, r15

00000020 <macqd>:
  20:	08 30 ef 62 	macqd	r14, r15

00000024 <mullsd>:
  24:	08 30 02 65 	mullsd	r0, r2

00000028 <mullud>:
  28:	08 30 13 66 	mullud	r1, r3

0000002c <mulsbw>:
  2c:	08 30 46 3b 	mulsbw	r4, r6

00000030 <mulubw>:
  30:	08 30 57 3c 	mulubw	r5, r7

00000034 <mulswd>:
  34:	08 30 8a 3d 	mulswd	r8, r10

00000038 <muluwd>:
  38:	08 30 9b 3e 	muluwd	r9, r11

0000003c <sextbw>:
  3c:	08 30 ce 30 	sextbw	r12, r14

00000040 <sextbd>:
  40:	08 30 df 31 	sextbd	r13, r15

00000044 <sextwd>:
  44:	08 30 ef 32 	sextwd	r14, r15

00000048 <zextbw>:
  48:	08 30 50 34 	zextbw	r5, r0

0000004c <zextbd>:
  4c:	08 30 a6 35 	zextbd	r10, r6

00000050 <zextwd>:
  50:	08 30 7f 36 	zextwd	r7, r15

00000054 <getrfid>:
  54:	9e ff       	getrfid	r14

00000056 <setrfid>:
  56:	af ff       	setrfid	r15

00000058 <bswap>:
  58:	08 30 e2 3f 	bswap	r14, r2

0000005c <maxsb>:
  5c:	08 30 83 80 	maxsb	r8, r3

00000060 <minsb>:
  60:	08 30 fe 81 	minsb	r15, r14

00000064 <maxub>:
  64:	08 30 dc 82 	maxub	r13, r12

00000068 <minub>:
  68:	08 30 ba 83 	minub	r11, r10

0000006c <absb>:
  6c:	08 30 98 84 	absb	r9, r8

00000070 <negb>:
  70:	08 30 76 85 	negb	r7, r6

00000074 <cntl0b>:
  74:	08 30 54 86 	cntl0b	r5, r4

00000078 <cntl1b>:
  78:	08 30 32 87 	cntl1b	r3, r2

0000007c <popcntb>:
  7c:	08 30 10 88 	popcntb	r1, r0

00000080 <rotlb>:
  80:	08 30 b4 89 	rotlb	r11, r4

00000084 <rotrb>:
  84:	08 30 72 8a 	rotrb	r7, r2

00000088 <mulqb>:
  88:	08 30 ee 8b 	mulqb	r14, r14

0000008c <addqb>:
  8c:	08 30 ff 8c 	addqb	r15, r15

00000090 <subqb>:
  90:	08 30 0a 8d 	subqb	r0, r10

00000094 <cntlsb>:
  94:	08 30 2c 8e 	cntlsb	r2, r12

00000098 <maxsw>:
  98:	08 30 83 90 	maxsw	r8, r3

0000009c <minsw>:
  9c:	08 30 fe 91 	minsw	r15, r14

000000a0 <maxuw>:
  a0:	08 30 dc 92 	maxuw	r13, r12

000000a4 <minuw>:
  a4:	08 30 ba 93 	minuw	r11, r10

000000a8 <absw>:
  a8:	08 30 98 94 	absw	r9, r8

000000ac <negw>:
  ac:	08 30 76 95 	negw	r7, r6

000000b0 <cntl0w>:
  b0:	08 30 54 96 	cntl0w	r5, r4

000000b4 <cntl1w>:
  b4:	08 30 32 97 	cntl1w	r3, r2

000000b8 <popcntw>:
  b8:	08 30 10 98 	popcntw	r1, r0

000000bc <rotlw>:
  bc:	08 30 b4 99 	rotlw	r11, r4

000000c0 <rotrw>:
  c0:	08 30 72 9a 	rotrw	r7, r2

000000c4 <mulqw>:
  c4:	08 30 ee 9b 	mulqw	r14, r14

000000c8 <addqw>:
  c8:	08 30 ff 9c 	addqw	r15, r15

000000cc <subqw>:
  cc:	08 30 0a 9d 	subqw	r0, r10

000000d0 <cntlsw>:
  d0:	08 30 2c 9e 	cntlsw	r2, r12

000000d4 <maxsd>:
  d4:	08 30 83 a0 	maxsd	r8, r3

000000d8 <minsd>:
  d8:	08 30 fe a1 	minsd	r15, r14

000000dc <maxud>:
  dc:	08 30 dc a2 	maxud	r13, r12

000000e0 <minud>:
  e0:	08 30 ba a3 	minud	r11, r10

000000e4 <absd>:
  e4:	08 30 98 a4 	absd	r9, r8

000000e8 <negd>:
  e8:	08 30 76 a5 	negd	r7, r6

000000ec <cntl0d>:
  ec:	08 30 54 a6 	cntl0d	r5, r4

000000f0 <cntl1d>:
  f0:	08 30 32 a7 	cntl1d	r3, r2

000000f4 <popcntd>:
  f4:	08 30 10 a8 	popcntd	r1, r0

000000f8 <rotld>:
  f8:	08 30 b4 a9 	rotld	r11, r4

000000fc <rotrd>:
  fc:	08 30 72 aa 	rotrd	r7, r2

00000100 <mulqd>:
 100:	08 30 ee ab 	mulqd	r14, r14

00000104 <addqd>:
 104:	08 30 ff ac 	addqd	r15, r15

00000108 <subqd>:
 108:	08 30 0a ad 	subqd	r0, r10

0000010c <cntlsd>:
 10c:	08 30 2c ae 	cntlsd	r2, r12

00000110 <excp>:
 110:	f8 ff       	excp	bpt
 112:	f5 ff       	excp	svc

00000114 <ram>:
 114:	61 3e ec 21 	ram	\$0x18, \$0x9, \$0x1, r14, r12

00000118 <rim>:
 118:	fd 3e 21 ee 	rim	\$0x1f, \$0xf, \$0xe, r2, r1

0000011c <rotb>:
 11c:	f1 fd       	rotb	\$0x7, r1

0000011e <rotw>:
 11e:	d3 b9       	rotw	\$0xd, r3

00000120 <rotd>:
 120:	08 30 b2 f1 	rotd	\$0x1b, r2
@


1.1
log
@Add LD and GAS testsuites for CRX port.
Fix several crx bugs.
@
text
@d3 1
a3 1
#name: load_stor_insn
d216 3
a218 2
00000110 <mtpr>:
 110:	09 30 10 00 	mtpr	r0, hi
d220 2
a221 3
00000114 <mfpr>:
 114:	0a 30 05 11 	mfpr	lo, r5
 118:	0a 30 0a 90 	mfpr	uhi, r10
d223 2
a224 2
0000011c <mtcr>:
 11c:	1f 30 1e 30 	mtcr	\$0xf, r1, c14
d226 2
a227 2
00000120 <mfcr>:
 120:	13 30 72 31 	mfcr	\$0x3, c7, r2
d229 2
a230 2
00000124 <mtcsr>:
 124:	12 30 51 32 	mtcsr	\$0x2, r5, cs1
d232 2
a233 29
00000128 <mfcsr>:
 128:	11 30 ce 33 	mfcsr	\$0x1, cs12, r14

0000012c <bcop>:
 12c:	13 30 48 77 	bcop	\$0x7, \$0x3, \*\+0x90
 130:	1c 31 fa 76 	bcop	\$0x6, \$0xc, \*\-0xbcdfe
 134:	01 19 

00000136 <excp>:
 136:	f8 ff       	excp	bpt
 138:	f5 ff       	excp	svc

0000013a <cinv>:
 13a:	10 30 07 00 	cinv	\[d,i,u\]

0000013e <ram>:
 13e:	61 3e ec 21 	ram	\$0x18, \$0x9, \$0x1, r14, r12

00000142 <rim>:
 142:	fd 3e 21 ee 	rim	\$0x1f, \$0xf, \$0xe, r2, r1

00000146 <rotb>:
 146:	f1 fd       	rotb	\$0x7, r1

00000148 <rotw>:
 148:	d3 b9       	rotw	\$0xd, r3

0000014a <rotd>:
 14a:	08 30 b2 f1 	rotd	\$0x1b, r2
@

