[Rocket](Readme.md)/[tile](https://github.com/freechipsproject/rocket-chip/tree/master/src/main/scala/tile)
========================
This RTL package contains components that can be combined with cores to construct tiles, such as FPUs and accelerators.

**********************

+ **[BaseTile](tile/BaseTile.md)** the set of base classes for tiles.
+ **[Core](tile/Core.md)** base class for a generic core.
+ **[Interrupts](tile/Interrupts.md)** interrupt ports for a Rocket tile.
+ **[RocketTile](tile/RocketTile.md)** definitions for Rocket tiles.

<br><br><br><p align="right">
<sub>
Last updated: 27/07/2017<br>
[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/), &copy; (2017) [Wei Song](mailto:wsong83@gmail.com)<br>
[Apache 2.0](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.SiFive), &copy; (2016-2017) SiFive, Inc<br>
[BSD](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.Berkeley), &copy; (2012-2014, 2016) The Regents of the University of California (Regents)
</sub>
</p>
