

================================================================
== Vivado HLS Report for 'datapath'
================================================================
* Date:           Fri Jan 17 04:48:58 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        core_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.80|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|   38|    3|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |                       |            |  Latency  |  Interval | Pipeline|
        |        Instance       |   Module   | min | max | min | max |   Type  |
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |grp_alu_fu_501         |alu         |    0|    0|    0|    0|   none  |
        |grp_approx_mul_fu_509  |approx_mul  |    1|    1|    1|    1|   none  |
        |grp_approx_add_fu_517  |approx_add  |    1|    1|    1|    1|   none  |
        +-----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|     160|   1544|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     877|   1840|
|Memory           |       68|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    952|
|Register         |        -|      -|     844|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       68|      6|    1881|   4336|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       24|      2|       1|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |grp_alu_fu_501            |alu                   |        0|      0|    0|  566|
    |grp_approx_add_fu_517     |approx_add            |        0|      0|   42|  246|
    |grp_approx_mul_fu_509     |approx_mul            |        0|      0|   47|  552|
    |riscv_core_sdiv_3bkb_U13  |riscv_core_sdiv_3bkb  |        0|      0|  394|  238|
    |riscv_core_udiv_3cud_U14  |riscv_core_udiv_3cud  |        0|      0|  394|  238|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0|  877| 1840|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+-------------------+---------+---+----+-------+-----+------+-------------+
    |   Memory   |       Module      | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +------------+-------------------+---------+---+----+-------+-----+------+-------------+
    |inst_mem_U  |datapath_inst_mem  |        2|  0|   0|    599|   32|     1|        19168|
    |mem_U       |datapath_mem       |       64|  0|   0|  92160|    8|     1|       737280|
    |rf_U        |datapath_rf        |        2|  0|   0|     32|   32|     1|         1024|
    +------------+-------------------+---------+---+----+-------+-----+------+-------------+
    |Total       |                   |       68|  0|   0|  92791|   72|     3|       757472|
    +------------+-------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |ret_fu_1399_p2                  |     *    |      3|   0|  20|          32|          32|
    |tmp_i_fu_1387_p2                |     *    |      3|   0|  20|          32|          32|
    |addr_assign_1_fu_1045_p2        |     +    |      0|   0|  39|          32|          32|
    |addr_assign_fu_802_p2           |     +    |      0|   0|  39|          32|          32|
    |addr_s_1_fu_1049_p2             |     +    |      0|   0|  39|          32|          17|
    |addr_s_fu_808_p2                |     +    |      0|   0|  39|          32|          17|
    |grp_fu_578_p2                   |     +    |      0|   0|  39|          17|          32|
    |pc_amount_2_fu_874_p2           |     +    |      0|   0|  32|          32|          32|
    |tmp_10_i2_fu_1097_p2            |     +    |      0|   0|  39|          32|          17|
    |tmp_16_i_fu_994_p2              |     +    |      0|   0|  39|          17|          32|
    |tmp_18_fu_758_p2                |     +    |      0|   0|  39|           3|          32|
    |tmp_1_i8_fu_1060_p2             |     +    |      0|   0|  39|          32|          17|
    |tmp_20_i_fu_1014_p2             |     +    |      0|   0|  39|          17|          32|
    |tmp_23_fu_879_p2                |     +    |      0|   0|  39|          32|           3|
    |tmp_5_fu_860_p2                 |     +    |      0|   0|  39|          32|          32|
    |tmp_6_i1_fu_1087_p2             |     +    |      0|   0|  39|          32|          17|
    |grp_fu_556_p2                   |     -    |      0|   0|  39|           1|          32|
    |p_op8_i_fu_1483_p2              |     -    |      0|   0|  15|           6|           8|
    |phitmp1_op_fu_1319_p2           |     -    |      0|   0|  15|           6|           8|
    |phitmp_op_fu_1287_p2            |     -    |      0|   0|  15|           6|           8|
    |res_5_fu_1369_p2                |     -    |      0|   0|  39|           1|          32|
    |res_fu_834_p2                   |     -    |      0|   0|  39|           1|          32|
    |tmp_22_fu_870_p2                |     -    |      0|   0|  32|          32|          32|
    |sel_tmp13_i_fu_1151_p2          |    and   |      0|   0|   2|           1|           1|
    |sel_tmp1_i_fu_1443_p2           |    and   |      0|   0|   2|           1|           1|
    |sel_tmp3_i_fu_1465_p2           |    and   |      0|   0|   2|           1|           1|
    |sel_tmp6_i_fu_1477_p2           |    and   |      0|   0|   2|           1|           1|
    |tmp_6_i_i_fu_1333_p2            |    and   |      0|   0|  32|          32|          32|
    |tmp_i2_i_fu_1430_p3             |   ctlz   |      0|  40|  36|          32|           0|
    |tmp_i6_i_i_fu_1307_p3           |   ctlz   |      0|  40|  36|          32|           0|
    |tmp_i_i3_fu_1423_p3             |   ctlz   |      0|  40|  36|          32|           0|
    |tmp_i_i_i_fu_1275_p3            |   ctlz   |      0|  40|  36|          32|           0|
    |grp_fu_535_p2                   |   icmp   |      0|   0|  18|          32|          32|
    |grp_fu_541_p2                   |   icmp   |      0|   0|  18|          32|          32|
    |grp_fu_562_p2                   |   icmp   |      0|   0|  18|          32|           1|
    |not_2_i_fu_780_p2               |   icmp   |      0|   0|  18|          32|          32|
    |sel_tmp2_i_fu_1122_p2           |   icmp   |      0|   0|   9|           3|           4|
    |sel_tmp4_i_fu_1127_p2           |   icmp   |      0|   0|   9|           3|           2|
    |sel_tmp8_i_fu_1132_p2           |   icmp   |      0|   0|   9|           3|           1|
    |sel_tmp_i1_fu_1117_p2           |   icmp   |      0|   0|   9|           3|           3|
    |tmp_2_fu_686_p2                 |   icmp   |      0|   0|   9|           3|           1|
    |tmp_i1_i_fu_1418_p2             |   icmp   |      0|   0|  18|          32|           1|
    |tmp_i4_i_i_fu_1269_p2           |   icmp   |      0|   0|  18|          32|           1|
    |tmp_i5_fu_786_p2                |   icmp   |      0|   0|  18|          32|          32|
    |tmp_i5_i_i_fu_1301_p2           |   icmp   |      0|   0|  18|          32|           1|
    |or_cond1_fu_1173_p2             |    or    |      0|   0|   2|           1|           1|
    |or_cond2_fu_1217_p2             |    or    |      0|   0|   2|           1|           1|
    |or_cond_fu_1207_p2              |    or    |      0|   0|   2|           1|           1|
    |or_cond_i_i_fu_1363_p2          |    or    |      0|   0|   2|           1|           1|
    |tmp_39_fu_1489_p2               |    or    |      0|   0|   2|           1|           1|
    |tmp_8_i_i_fu_1345_p2            |    or    |      0|   0|  32|          32|          32|
    |approx_add_size_fu_1495_p3      |  select  |      0|   0|   8|           1|           1|
    |approx_mul_size_op1_fu_1293_p3  |  select  |      0|   0|   8|           1|           1|
    |approx_mul_size_op2_fu_1325_p3  |  select  |      0|   0|   8|           1|           1|
    |imm7_fu_827_p3                  |  select  |      0|   0|   7|           1|           1|
    |jal_imm_3_fu_750_p3             |  select  |      0|   0|  32|           1|          32|
    |newSel1_fu_1200_p3              |  select  |      0|   0|  32|           1|          32|
    |newSel2_fu_1165_p3              |  select  |      0|   0|  16|           1|          16|
    |newSel3_fu_1211_p3              |  select  |      0|   0|  32|           1|          32|
    |newSel4_fu_1179_p3              |  select  |      0|   0|  16|           1|          16|
    |newSel_fu_1157_p3               |  select  |      0|   0|  32|           1|          32|
    |res_7_fu_1249_p3                |  select  |      0|   0|  32|           1|          32|
    |res_8_fu_1262_p3                |  select  |      0|   0|  32|           1|          32|
    |res_9_fu_1375_p3                |  select  |      0|   0|  32|           1|          32|
    |ret_5_fu_1225_p3                |  select  |      0|   0|  32|           1|          32|
    |ret_6_fu_1403_p3                |  select  |      0|   0|   2|           1|           2|
    |tmp_35_fu_951_p3                |  select  |      0|   0|  15|           1|          15|
    |tmp_51_fu_1457_p3               |  select  |      0|   0|   8|           1|           8|
    |rev1_fu_1145_p2                 |    xor   |      0|   0|   2|           1|           2|
    |rev2_fu_774_p2                  |    xor   |      0|   0|   2|           1|           2|
    |rev3_fu_768_p2                  |    xor   |      0|   0|   2|           1|           2|
    |rev_fu_1357_p2                  |    xor   |      0|   0|   2|           1|           2|
    |sel_tmp5_i_fu_1471_p2           |    xor   |      0|   0|   2|           1|           2|
    |sel_tmp_i_fu_1437_p2            |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      6| 160|1544|         986|        1105|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  441|        100|    1|        100|
    |ap_phi_mux_pc_amount_1_phi_fu_449_p24  |    9|          2|   32|         64|
    |ap_return                              |    9|          2|   32|         64|
    |grp_alu_fu_501_func7                   |   15|          3|    7|         21|
    |grp_alu_fu_501_op_2                    |   15|          3|   32|         96|
    |grp_approx_add_fu_517_add_sub          |   15|          3|    1|          3|
    |grp_approx_add_fu_517_approx_add_size  |   15|          3|    8|         24|
    |grp_approx_add_fu_517_b                |   15|          3|   32|         96|
    |grp_fu_535_p0                          |   15|          3|   32|         96|
    |grp_fu_535_p1                          |   15|          3|   32|         96|
    |grp_fu_562_p0                          |   15|          3|   32|         96|
    |mem_address0                           |   38|          7|   17|        119|
    |mem_address1                           |   33|          6|   17|        102|
    |mem_d0                                 |   27|          5|    8|         40|
    |mem_d1                                 |   15|          3|    8|         24|
    |pc_amount_1_reg_445                    |   21|          4|   32|        128|
    |ret1_i_reg_407                         |    9|          2|   32|         64|
    |ret4_i_reg_419                         |   38|          7|   32|        224|
    |ret_1_i_reg_484                        |    9|          2|   32|         64|
    |ret_6_i_reg_390                        |   33|          6|    1|          6|
    |rf_address0                            |   41|          8|    5|         40|
    |rf_address1                            |   38|          7|    5|         35|
    |rf_d0                                  |   38|          7|   32|        224|
    |rf_d1                                  |   33|          6|   32|        192|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  952|        198|  494|       2018|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |Opcode_reg_1533                     |   7|   0|    7|          0|
    |Rd_reg_1537                         |   5|   0|    5|          0|
    |addr_assign_1_reg_1718              |  32|   0|   32|          0|
    |addr_assign_reg_1674                |  32|   0|   32|          0|
    |addr_s_reg_1681                     |  32|   0|   32|          0|
    |ap_CS_fsm                           |  99|   0|   99|          0|
    |ap_return_preg                      |  32|   0|   32|          0|
    |approx_add_size_reg_1831            |   8|   0|    8|          0|
    |approx_mul_size_op1_reg_1786        |   8|   0|    8|          0|
    |approx_mul_size_op2_reg_1791        |   8|   0|    8|          0|
    |grp_approx_add_fu_517_ap_start_reg  |   1|   0|    1|          0|
    |grp_approx_mul_fu_509_ap_start_reg  |   1|   0|    1|          0|
    |i_imm_reg_1584                      |  32|   0|   32|          0|
    |imm3_reg_1552                       |   3|   0|    3|          0|
    |imm7_reg_1688                       |   7|   0|    7|          0|
    |instruction_reg_1520                |  32|   0|   32|          0|
    |mem_load_1_reg_1740                 |   8|   0|    8|          0|
    |mem_load_reg_1734                   |   8|   0|    8|          0|
    |newSel4_reg_1771                    |  16|   0|   16|          0|
    |newSel_reg_1766                     |  32|   0|   32|          0|
    |op_1_reg_1591                       |  32|   0|   32|          0|
    |op_2_reg_1610                       |  32|   0|   32|          0|
    |pc_amount_1_reg_445                 |  32|   0|   32|          0|
    |reg_583                             |  32|   0|   32|          0|
    |reg_588                             |  32|   0|   32|          0|
    |res_7_reg_1776                      |  32|   0|   32|          0|
    |res_8_reg_1781                      |  32|   0|   32|          0|
    |res_9_reg_1796                      |  32|   0|   32|          0|
    |res_reg_1693                        |  32|   0|   32|          0|
    |ret1_i_reg_407                      |  32|   0|   32|          0|
    |ret4_i_reg_419                      |  32|   0|   32|          0|
    |ret_1_i_reg_484                     |  32|   0|   32|          0|
    |ret_6_i_reg_390                     |   1|   0|    1|          0|
    |ret_reg_1816                        |  32|   0|   32|          0|
    |sel_tmp4_i_reg_1755                 |   1|   0|    1|          0|
    |sel_tmp8_i_reg_1760                 |   1|   0|    1|          0|
    |tmp_1_reg_1567                      |   7|   0|    7|          0|
    |tmp_25_reg_1704                     |   1|   0|    1|          0|
    |tmp_2_reg_1633                      |   1|   0|    1|          0|
    |tmp_36_cast_reg_1562                |  12|   0|   12|          0|
    |tmp_36_reg_1811                     |   1|   0|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 844|   0|  844|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   datapath   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   datapath   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   datapath   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   datapath   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   datapath   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   datapath   | return value |
|ap_return  | out |   32| ap_ctrl_hs |   datapath   | return value |
|PC         |  in |   32|   ap_none  |      PC      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

