INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "D:/Xilinx/Vivado/2018.3/msys64/mingw64/bin/g++"
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Compiling conv2D.cpp_pre.cpp.tb.cpp
   Compiling apatb_conv2d.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
18 27 36 45 54 63 72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 
27 36 45 54 63 72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 
36 45 54 63 72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 
45 54 63 72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 
54 63 72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 
63 72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 
72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 
81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 
90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 
99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 
108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 
117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 
126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 
135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 
144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 
153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 
162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 
171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 
180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 
189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 
198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 
207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 
216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 
225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 
234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 495 
243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 495 504 
252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 495 504 513 
261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 495 504 513 522 
270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 495 504 513 522 531 
279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 495 504 513 522 531 540 

D:\Hoc_tap\Nam3_2024_2025\Ki1\PhanCungChoDL\Conv2D\update\conv2d_pj\solution3\sim\vhdl>set PATH= 

D:\Hoc_tap\Nam3_2024_2025\Ki1\PhanCungChoDL\Conv2D\update\conv2d_pj\solution3\sim\vhdl>call D:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_conv2d_top glbl -prj conv2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s conv2d  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_conv2d_top glbl -prj conv2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s conv2d 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/AESL_automem_input_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_input_r'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/AESL_automem_kernel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_kernel'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/AESL_automem_result.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_result'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/conv2d.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_conv2d_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/conv2d.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/conv2d_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d_buffer_ram'
INFO: [VRFC 10-3107] analyzing entity 'conv2d_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/conv2d_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d_output_ram'
INFO: [VRFC 10-3107] analyzing entity 'conv2d_output'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/convolution_kernel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convolution_kernel'
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.conv2d_buffer_ram [\conv2d_buffer_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.conv2d_buffer [conv2d_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.conv2d_output_ram [\conv2d_output_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.conv2d_output [conv2d_output_default]
Compiling architecture behav of entity xil_defaultlib.convolution_kernel [convolution_kernel_default]
Compiling architecture behav of entity xil_defaultlib.conv2d [conv2d_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_input_r [aesl_automem_input_r_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_kernel [aesl_automem_kernel_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_result [aesl_automem_result_default]
Compiling architecture behav of entity xil_defaultlib.apatb_conv2d_top
Built simulation snapshot conv2d

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/xsim.dir/conv2d/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 02:11:12 2024...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/conv2d/xsim_script.tcl
# xsim {conv2d} -autoloadwcfg -tclbatch {conv2d.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source conv2d.tcl
## run all
Note: simulation done!
Time: 64535 ns  Iteration: 1  Process: /apatb_conv2d_top/generate_sim_done_proc  File: D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/conv2d.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 64535 ns  Iteration: 1  Process: /apatb_conv2d_top/generate_sim_done_proc  File: D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution3/sim/vhdl/conv2d.autotb.vhd
$finish called at time : 64535 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 18 02:11:16 2024...
18 27 36 45 54 63 72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 
27 36 45 54 63 72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 
36 45 54 63 72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 
45 54 63 72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 
54 63 72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 
63 72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 
72 81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 
81 90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 
90 99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 
99 108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 
108 117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 
117 126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 
126 135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 
135 144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 
144 153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 
153 162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 
162 171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 
171 180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 
180 189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 
189 198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 
198 207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 
207 216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 
216 225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 
225 234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 
234 243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 495 
243 252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 495 504 
252 261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 495 504 513 
261 270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 495 504 513 522 
270 279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 495 504 513 522 531 
279 288 297 306 315 324 333 342 351 360 369 378 387 396 405 414 423 432 441 450 459 468 477 486 495 504 513 522 531 540 
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
