{
  "CodeGenStatus": {
    "clockReportDatt": {
      "modelBaseRate": 6.25E-9,
      "dutBaseRate": 6.25E-9,
      "overSampleRequest": 1,
      "clockData": {
        "name": "ce_out",
        "sampleTime": 5E-8,
        "ratio": 1,
        "domain": -1
      },
      "inData": [
        {
          "signalName": "dataIn_re",
          "clockingName": "ce_out",
          "sampleTime": 5E-8,
          "domain": -1
        },
        {
          "signalName": "dataIn_im",
          "clockingName": "ce_out",
          "sampleTime": 5E-8,
          "domain": -1
        },
        {
          "signalName": "validIn",
          "clockingName": "ce_out",
          "sampleTime": 5E-8,
          "domain": -1
        },
        {
          "signalName": "startIn",
          "clockingName": "ce_out",
          "sampleTime": 5E-8,
          "domain": -1
        }
      ],
      "outData": [
        {
          "signalName": "dataOut_re",
          "clockingName": "ce_out",
          "sampleTime": 5E-8,
          "domain": -1
        },
        {
          "signalName": "dataOut_im",
          "clockingName": "ce_out",
          "sampleTime": 5E-8,
          "domain": -1
        },
        {
          "signalName": "validOut",
          "clockingName": "ce_out",
          "sampleTime": 5E-8,
          "domain": -1
        },
        {
          "signalName": "syncPulse",
          "clockingName": "ce_out",
          "sampleTime": 5E-8,
          "domain": -1
        },
        {
          "signalName": "freqOff",
          "clockingName": "ce_out",
          "sampleTime": 5E-8,
          "domain": -1
        },
        {
          "signalName": "freqOffValid",
          "clockingName": "ce_out",
          "sampleTime": 5E-8,
          "domain": -1
        },
        {
          "signalName": "numPacketsDetected",
          "clockingName": "ce_out",
          "sampleTime": 5E-8,
          "domain": -1
        }
      ],
      "clockEnableData": []
    }
  },
  "GenFileList": [
    "WLANTimeAndFrequencySynchronization_tc.v",
    "DTConverter.v",
    "SinLookUpTableGen.v",
    "CosLookUpTableGen.v",
    "WaveformGen.v",
    "NCO.v",
    "Coarse_CFO_Correction.v",
    "Averager.v",
    "SimpleDualPortRAM_generic.v",
    "Correlator.v",
    "Sample_FreqOff.v",
    "CordicKernelMag.v",
    "CordicKernelMag_block.v",
    "CordicKernelMag_block1.v",
    "CordicKernelMag_block2.v",
    "Quadrant_Correction.v",
    "CordicKernelMag_block3.v",
    "CordicKernelMag_block4.v",
    "CordicKernelMag_block5.v",
    "CordicKernelMag_block6.v",
    "CordicKernelMag_block7.v",
    "CordicKernelMag_block8.v",
    "CordicKernelMag_block9.v",
    "CordicKernelMag_block10.v",
    "CordicKernelMag_block11.v",
    "CordicKernelMag_block12.v",
    "CordicKernelMag_block13.v",
    "CordicKernelMag_block14.v",
    "CordicKernelMag_block15.v",
    "CordicKernelMag_block16.v",
    "CordicKernelMag_block17.v",
    "CordicKernelMag_block18.v",
    "CordicKernelMag_block19.v",
    "CordicKernelMag_block20.v",
    "CordicKernelMag_block21.v",
    "CordicKernelMag_block22.v",
    "CordicKernelMag_block23.v",
    "CordicKernelMag_block24.v",
    "CordicKernelMag_block25.v",
    "CordicKernelMag_block26.v",
    "CordicKernelMag_block27.v",
    "CordicKernelMag_block28.v",
    "Quadrant_Mapper.v",
    "Coarse_CFO_Estimation.v",
    "Coarse_CFO_Estimation_and_Correction.v",
    "MagnitudeSquared.v",
    "Synchronous_Enabled_128_Sample_Delay.v",
    "MovingSum.v",
    "DTadjust.v",
    "delayedCorrelation.v",
    "Correlator_block.v",
    "DTadjust_block.v",
    "MagnitudeSquared_block.v",
    "MagnitudeSquared1.v",
    "Synchronous_Enabled_16_Sample_Delay.v",
    "MovingSum_block.v",
    "magnitudeSquared_block1.v",
    "StreamSyncronizer.v",
    "streamSynchronizer.v",
    "Energy_Calculator.v",
    "considerFirstPeak.v",
    "MATLAB_Function1.v",
    "searchStartOfFrame.v",
    "Peak_Detector.v",
    "StreamSyncronizer_block.v",
    "Stream_Synchronizer.v",
    "Coarse_Time_Sync.v",
    "SinLookUpTableGen_block.v",
    "CosLookUpTableGen_block.v",
    "WaveformGen_block.v",
    "NCO_block.v",
    "Fine_CFO_Correction.v",
    "Averager_block.v",
    "Correlator_block1.v",
    "Quadrant_Mapper_block.v",
    "CordicKernelMag_block29.v",
    "CordicKernelMag_block30.v",
    "CordicKernelMag_block31.v",
    "CordicKernelMag_block32.v",
    "CordicKernelMag_block33.v",
    "CordicKernelMag_block34.v",
    "CordicKernelMag_block35.v",
    "CordicKernelMag_block36.v",
    "CordicKernelMag_block37.v",
    "CordicKernelMag_block38.v",
    "CordicKernelMag_block39.v",
    "CordicKernelMag_block40.v",
    "CordicKernelMag_block41.v",
    "CordicKernelMag_block42.v",
    "CordicKernelMag_block43.v",
    "CordicKernelMag_block44.v",
    "CordicKernelMag_block45.v",
    "CordicKernelMag_block46.v",
    "CordicKernelMag_block47.v",
    "CordicKernelMag_block48.v",
    "CordicKernelMag_block49.v",
    "CordicKernelMag_block50.v",
    "CordicKernelMag_block51.v",
    "CordicKernelMag_block52.v",
    "CordicKernelMag_block53.v",
    "CordicKernelMag_block54.v",
    "CordicKernelMag_block55.v",
    "CordicKernelMag_block56.v",
    "Quadrant_Correction_block.v",
    "CordicKernelMag_block57.v",
    "CordicKernelMag_block58.v",
    "Fine_CFO_Estimation.v",
    "Fine_CFO_Estimation_and_Correction.v",
    "MagnitudeSquared_block2.v",
    "FirRdyLogic.v",
    "SimpleDualPortRAM_generic_block.v",
    "Addressable_Delay_Line.v",
    "FilterTapSystolic.v",
    "Addressable_Delay_Line_block.v",
    "FilterTapSystolic_block.v",
    "Addressable_Delay_Line_block1.v",
    "FilterTapSystolic_block1.v",
    "C1.v",
    "corrFilter.v",
    "Correlator_block2.v",
    "extractLTFs.v",
    "maxPeakSearcher.v",
    "maxPeakSearcher_block.v",
    "peakDetector.v",
    "Peak_Searcher.v",
    "Fine_Time_Sync.v",
    "FilterCoef.v",
    "FilterTapSystolicPreAddWvlIn.v",
    "subFilter.v",
    "Filter.v",
    "Discrete_FIR_Filter.v",
    "DTConverter_block.v",
    "Rx_Filter.v",
    "WLANTimeAndFrequencySynchronization.v"
  ],
  "Latency": 0,
  "ModelGenStatus": {
    "Version": {
      "Name": "HDL Coder",
      "Version": "25.1",
      "Release": "(R2025a)",
      "Date": "21-Nov-2024"
    },
    "ModelStructuralChecksum": {
      "Value": [
        2497148832,
        4057798538,
        3246741139,
        2760585320
      ],
      "MarkedUnique": false
    },
    "CLI": "%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\nAll HDL code generation parameters\n%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\n\nAXIInterface512BitDataPortFeatureControl                : 'off'\nAXIStreamingTransformFeatureControl                     : 'off'\nAcquireDesignDelaysForEMLOptimizations                  : 'off'\nAdaptivePipelining                                      : 'on'\nAddInputRegister                                        : 'on'\nAddOutputRegister                                       : 'on'\nAddPipelineRegisters                                    : 'off'\nAddRatePort                                             : 'off'\nAdderSharingMinimumBitwidth                             : 0\nAllowDelayDistribution                                  : 'on'\nAlteraBackwardIncompatibleSinCosPipeline                : 'off'\nAlteraWorkflow                                          : 'off'\nAsyncResetPort                                          : 'off'\nAutoPlace                                               : 'on'\nAutoRoute                                               : 'on'\nBackannotation                                          : 'off'\nBalanceClockRateOutputPorts                             : 'off'\nBalanceDelays                                           : 'on'\nBalanceDelaysControlsFeedbackLoops                      : 'on'\nBalanceDelaysForTestpoints                              : 'on'\nBalanceDelaysForTunableParam                            : 'on'\nBlockGenerateLabel                                      : '_gen'\nBlocksWithNoCharacterizationFile                        : 'highlightCriticalPathEstimationOffendingBlocks'\nBooleanVectorDownTo                                     : 'on'\nBuildToProtectModel                                     : 'off'\nCPAnnotationFile                                        : ''\nCPGuidanceFile                                          : ''\nCRPDelayBalancingIterLimit                              : 20\nCRPWithoutFlattening                                    : 'on'\nCastBeforeSum                                           : 'on'\nCheckHDL                                                : 'off'\nClearHighlightingFile                                   : 'clearhighlighting'\nClockEdge                                               : 'Rising'\nClockEnableInputPort                                    : 'clk_enable'\nClockEnableOutputPort                                   : 'ce_out'\nClockHighTime                                           : 5\nClockInputPort                                          : 'clk'\nClockInputs                                             : 'Single'\nClockLowTime                                            : 5\nClockProcessPostfix                                     : '_process'\nClockRatePipelineOutputPorts                            : 'off'\nClockRatePipelining                                     : 'on'\nCoSimLibPostfix                                         : '_cosim'\nCoSimModelSetup                                         : 'CosimBlockAndDut'\nCodeGenerationOutput                                    : 'GenerateHDLCode'\nCoeffMultipliers                                        : 'Multiplier'\nCoeffPrefix                                             : 'coeff'\nCoefficientMemory                                       : 'Registers'\nCoefficientSource                                       : 'Internal'\nCompactSwitch                                           : 'off'\nCompileStrategy                                         : 'CompileAll'\nComplexImagPostfix                                      : '_im'\nComplexMulElaboration                                   : 'MultiplyAddBlock'\nComplexRealPostfix                                      : '_re'\nConcatenateDelays                                       : 'on'\nConcatenateHDLModules                                   : 'off'\nConditionalizePipeline                                  : 'off'\nCriticalPathEstimation                                  : 'off'\nCriticalPathEstimationFile                              : 'criticalPathEstimated'\nCustomDotPath                                           : ''\nCustomFileFooterComment                                 : ''\nCustomFileHeaderComment                                 : ''\nDALUTPartition                                          : -1\nDARadix                                                 : 2\nDateComment                                             : 'on'\nDelayAbsorption                                         : 'on'\nDelayElaborationLimit                                   : 20\nDelaySizeThreshold                                      : 10000\nDeleteUnusedBlocks                                      : 'on'\nDeleteUnusedPorts                                       : 'on'\nDetectBlackBoxNameCollision                             : 'Warning'\nDistributedPipelining                                   : 'on'\nDistributedPipeliningBarriers                           : 'on'\nDistributedPipeliningBarriersFile                       : 'highlightDistributedPipeliningBarriers'\nDistributedPipeliningPrecision                          : -1\nDistributedPipeliningPriority                           : 'Numerical Integrity'\nDownToArrayIndexing                                     : 'off'\nDvMaxProcessTime                                        : 300\nEDAScriptGeneration                                     : 'on'\nEnableComments                                          : 'on'\nEnableFPGAWorkflow                                      : 'off'\nEnablePrefix                                            : 'enb'\nEnableTestpoints                                        : 'off'\nEntityConflictPostfix                                   : '_block'\nEnumEncodingScheme                                      : 'default'\nErrorCheckReport                                        : 'on'\nErrorMargin                                             : 4\nExtraEffortMargin                                       : 1\nFIRAdderStyle                                           : 'linear'\nFPGAWorkflowParameters                                  : []\nFPToleranceStrategy                                     : 'DEFAULT'\nFPToleranceValue                                        : 1e-07\nFamilyDevicePackageSpeed                                : {}\nFloatingPointTargetConfiguration                        : []\nFoldDelaysToConstant                                    : 'on'\nFoldingFactor                                           : 1\nForceClock                                              : 'on'\nForceClockEnable                                        : 'on'\nForceReset                                              : 'on'\nFracDelayPort                                           : 'filter_fd'\nFrameToSampleConversion                                 : 'off'\nFunctionallyEquivalentRetiming                          : 'on'\nGainMultipliers                                         : 'Multiplier'\nGatewayoutWithDTC                                       : 'off'\nGenDUTPortForTunableParam                               : 'on'\nGenerateAIEngineCode                                    : 'off'\nGenerateCoSimBlock                                      : 'off'\nGenerateCoSimModel                                      : 'None'\nGenerateCodeInfo                                        : 'off'\nGenerateFILBlock                                        : 'off'\nGenerateHDLCode                                         : 'on'\nGenerateHDLTestBench                                    : 'on'\nGenerateModel                                           : 'on'\nGenerateRTLLintReport                                   : 'off'\nGenerateRecordType                                      : 'off'\nGenerateSVDPITestBench                                  : 'None'\nGenerateTB                                              : 'off'\nGenerateTargetComps                                     : 'on'\nGenerateValidSignalInterface                            : 'off'\nGenerateValidationModel                                 : 'off'\nGeneratedModelName                                      : ''\nGeneratedModelNamePrefix                                : 'gm_'\nGuidedRetiming                                          : 'off'\nHDLCodeCoverage                                         : 'off'\nHDLCodingStandard                                       : 'None'\nHDLCodingStandardCustomizations                         : []\nHDLCompileFilePostfix                                   : '_compile.do'\nHDLCompileInit                                          : 'vlib %s\\n'\nHDLCompileTerm                                          : ''\nHDLCompileVHDLCmd                                       : 'vcom %s %s\\n'\nHDLCompileVerilogCmd                                    : 'vlog %s %s\\n'\nHDLDTO                                                  : 'off'\nHDLGenerateWebview                                      : 'off'\nHDLLintCmd                                              : ''\nHDLLintInit                                             : ''\nHDLLintTerm                                             : ''\nHDLLintTool                                             : 'None'\nHDLMapFilePostfix                                       : '_map.txt'\nHDLMapSeparator                                         : ''\nHDLOptLoopBudgetCheckRuntimeFeatureControl              : 'on'\nHDLSimCmd                                               : 'vsim -voptargs=+acc %s.%s\\n'\nHDLSimFilePostfix                                       : '_sim.do'\nHDLSimInit                                              : 'onbreak resume\\nonerror resume\\n'\nHDLSimProjectCmd                                        : 'project addfile %s\\n'\nHDLSimProjectFilePostfix                                : '_init.do'\nHDLSimProjectInit                                       : 'project new . %s work\\n'\nHDLSimProjectTerm                                       : 'project compileall\\n'\nHDLSimTerm                                              : 'run -all\\n'\nHDLSimViewWaveCmd                                       : 'add wave sim:%s\\n'\nHDLSubsystem                                            : 'wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization'\nHDLSynthCmd                                             : 'add_file $src_dir/%s\\n'\nHDLSynthFilePostfix                                     : '_vivado.tcl'\nHDLSynthInit                                            : 'set src_dir [pwd]\\nset prj_dir \"vivado_prj\"\\nfile mkdir ../$prj_dir\\ncd ../$prj_dir\\ncreate_project %s.xpr\\nset_property PART xc7z020-clg400-1 [current_project]\\n'\nHDLSynthLibCmd                                          : ''\nHDLSynthLibSpec                                         : 'set_property LIBRARY %s\\n'\nHDLSynthTerm                                            : 'launch_runs synth_1 -force\\nwait_on_run synth_1\\n'\nHDLSynthTool                                            : 'Vivado'\nHDLWFSmartbuild                                         : 'on'\nHardwarePipeliningCharacterizationFile                  : ''\nHardwarePipeliningParamWarning                          : 0\nHierarchicalDistPipelining                              : 'off'\nHighlightAncestors                                      : 'on'\nHighlightClockRatePipeliningDiagnostic                  : 'on'\nHighlightClockRatePipeliningFile                        : 'highlightClockRatePipelining'\nHighlightColor                                          : 'cyan'\nHighlightDelayAbsorptionDiagnostic                      : 'on'\nHighlightDelayAbsorptionDiagnosticFile                  : 'highlightDelayAbsorption'\nHighlightFeedbackLoops                                  : 'on'\nHighlightFeedbackLoopsFile                              : 'highlightFeedbackLoop'\nHighlightLUTPipeliningDiagnostic                        : 'on'\nHighlightLUTPipeliningDiagnosticFile                    : 'highlightLUTPipeliningDiagnostic'\nHighlightRemovedDeadBlocks                              : 'on'\nHoldInputDataBetweenSamples                             : 'on'\nHoldTime                                                : 2\nIOThreshold                                             : 5000\nIPCoreReport                                            : 'off'\nIPCores                                                 : \nIgnoreDataChecking                                      : 0\nIncrementalCodeGenForTopModel                           : 'off'\nInferControlPorts                                       : 'off'\nInitializeBlockRAM                                      : 'on'\nInitializeRealPort                                      : 'off'\nInitializeTestBenchInputs                               : 'off'\nInlineConfigurations                                    : 'on'\nInlineHDLCode                                           : 'off'\nInlineMATLABBlockCode                                   : 'off'\nInlineSubsystems                                        : 'on'\nInlineTBConstantIOData                                  : 'on'\nInputComplex                                            : 'off'\nInputDataInterval                                       : 0\nInputDataType                                           : []\nInputFIFOSize                                           : 10\nInputPort                                               : 'filter_in'\nInputProcessingOrder                                    : 'RowMajor'\nInputType                                               : 'std_logic_vector'\nInstanceGenerateLabel                                   : '_gen'\nInstancePostfix                                         : ''\nInstancePrefix                                          : 'u_'\nInterBlkHorzScale                                       : 1.7\nInterBlkVertScale                                       : 1.2\nLUTMapToRAM                                             : 'on'\nLatencyConstraint                                       : 0\nLayoutStyle                                             : 'AutoArrange'\nLintTool                                                : 'No lint tool specified'\nLoopUnrolling                                           : 'off'\nML2PIR                                                  : 'off'\nMapPipelineDelaysToRAM                                  : 'off'\nMapVectorPortToStream                                   : 'off'\nMaskParameterAsGeneric                                  : 'off'\nMaxComputationLatency                                   : 1\nMaxOversampling                                         : Inf\nMergeDelaysOnFanouts                                    : 'on'\nMinDelaysRequiredAtLocalMultirateOutput                 : 1\nMinimizeClockEnables                                    : 'off'\nMinimizeGlobalResets                                    : 'off'\nMinimizeIntermediateSignals                             : 'off'\nModelName                                               : ''\nModulePrefix                                            : ''\nMulticyclePathConstraints                               : 'off'\nMulticyclePathInfo                                      : 'off'\nMultifileTestBench                                      : 'off'\nMultiplierInputPipeline                                 : 0\nMultiplierOutputPipeline                                : 0\nMultiplierPartitioningThreshold                         : Inf\nMultiplierPromotionThreshold                            : 0\nMultiplierSharingMinimumBitwidth                        : 0\nMultiplyAddSharingMinimumBitwidth                       : 0\nName                                                    : 'filter'\nNativeFloatingPoint                                     : 'off'\nNoResetInitScript                                       : 'noresetinitscript.tcl'\nNoResetInitializationMode                               : 'InsideModule'\nNumCriticalPathsEstimated                               : 1\nNumMultipliers                                          : -1\nObfuscateGeneratedHDLCode                               : 'off'\nOptimBetweenMATLABAndSimulink                           : 'off'\nOptimizationData                                        : ''\nOptimizationReport                                      : 'on'\nOptimizeBusDelayBalancing                               : 'on'\nOptimizeConstants                                       : 'on'\nOptimizeFixedPointConstants                             : 'off'\nOptimizeForHDL                                          : 'off'\nOptimizeHDLIP                                           : 'off'\nOptimizeMdlGen                                          : 'on'\nOptimizeTimingController                                : 'on'\nOutputFIFOSize                                          : 10\nOutputGenerateLabel                                     : 'outputgen'\nOutputPort                                              : 'filter_out'\nOutputType                                              : 'Same as input type'\nOversampling                                            : 1\nPackagePostfix                                          : '_pkg'\nPipelineDistributionPriority                            : 'Numerical Integrity'\nPipelinePostfix                                         : '_pipe'\nPreserveDesignDelays                                    : 'off'\nProductOfElementsStyle                                  : 'linear'\nProjectFolder                                           : 'hdl_prj'\nRAMArchitecture                                         : 'WithClockEnable'\nRAMMappingThreshold                                     : 256\nRAMStyleAttributeName                                   : ''\nRecommendations                                         : 'off'\nReduceMatchingDelays                                    : 'on'\nReferenceDesign                                         : ''\nReferenceDesignParameter                                : {}\nReferenceDesignPath                                     : ''\nRemoveRedundantCounters                                 : 'on'\nRemoveResetFrom                                         : 'None'\nReplaceUnitDelayWithIntegerDelay                        : 'on'\nRequirementComments                                     : 'on'\nReservedWordPostfix                                     : '_rsvd'\nResetAssertedLevel                                      : 'Active-high'\nResetInputPort                                          : 'reset'\nResetLength                                             : 2\nResetType                                               : 'Asynchronous'\nResourceReport                                          : 'on'\nRetimingCP                                              : 'off'\nRetimingCPFile                                          : 'highlightRetimingCP'\nRetimingDetails                                         : 'on'\nReuseAccum                                              : 'off'\nReuseCommonOperations                                   : 'off'\nRoutingFudgeFactor                                      : 0.5\nRuntimeReport                                           : 'off'\nSLPABackEdgeFile                                        : 'staticLatLoopBackEdge'\nSLPAFile                                                : 'staticLatPathAnalysis'\nSLPAGMMapMATFile                                        : 'staticLatGMMap'\nSLPALoopsFile                                           : 'staticLatLoops'\nSafeZeroConcat                                          : 'on'\nSamplesPerCycle                                         : 1\nScalarizePorts                                          : 'off'\nScalarizedPortIndexing                                  : 'Zero-based'\nScaleWarnBits                                           : 3\nScheduleZeroProtection                                  : 'on'\nSerialPartition                                         : -1\nSerializerRatioThreshold                                : 8192\nSetLUTPipeliningOffScriptFile                           : 'setLUTPipelineOffScript'\nShareAdders                                             : 'off'\nShareAtomicSubsystems                                   : 'on'\nShareCounterSerDes                                      : 'off'\nShareFloatingPointIPs                                   : 'on'\nShareMATLABBlocks                                       : 'on'\nShareMultipliers                                        : 'on'\nShareMultiplyAdds                                       : 'on'\nShowCodeGenPIR                                          : 'off'\nSignalNamesMangling                                     : 'off'\nSimIndexCheck                                           : 'off'\nSimulationLibPath                                       : ''\nSimulationTool                                          : 'Xilinx Vivado Simulator'\nSimulatorFlags                                          : ''\nSplitArchFilePostfix                                    : '_arch'\nSplitEntityArch                                         : 'off'\nSplitEntityFilePostfix                                  : '_entity'\nSplitMooreChartStateUpdate                              : 'on'\nStabilizeInputsForAperiodicRate                         : 'on'\nStaticLatencyPathAnalysis                               : 'off'\nStringTypeSupport                                       : 'off'\nSubsystemReuse                                          : 'Atomic only'\nSumOfElementsStyle                                      : 'linear'\nSynthesisAttributes                                     : {}\nSynthesisOffDirective                                   : ''\nSynthesisOnDirective                                    : ''\nSynthesisProjectAdditionalFiles                         : ''\nSynthesisTool                                           : 'Xilinx Vivado'\nSynthesisToolChipFamily                                 : 'Zynq'\nSynthesisToolDeviceName                                 : 'xa7z020'\nSynthesisToolPackageName                                : 'clg400'\nSynthesisToolSpeedValue                                 : '-1I'\nSystemVerilogFileExtension                              : '.sv'\nTCCounterLimitCompOp                                    : '>='\nTapDelayNoElab                                          : 'on'\nTargetDirectory                                         : 'hdl_prj/hdlsrc'\nTargetFrequency                                         : 100\nTargetLanguage                                          : 'Verilog'\nTargetPlatform                                          : ''\nTargetSubdirectory                                      : 'Model'\nTestBenchClockEnableDelay                               : 1\nTestBenchCoeffStimulus                                  : []\nTestBenchDataPostfix                                    : '_data'\nTestBenchFracDelayStimulus                              : []\nTestBenchInitializeInputs                               : 'off'\nTestBenchPostfix                                        : '_tb'\nTestBenchRateStimulus                                   : []\nTestBenchReferencePostFix                               : '_ref'\nTestBenchStimulus                                       : []\nTestBenchStimulusSource                                 : 'TestbenchAroundDUT'\nTestBenchUserStimulus                                   : []\nTimescale                                               : '`timescale 1 ns / 1 ns'\nTimingControllerArch                                    : 'default'\nTimingControllerPostfix                                 : '_tc'\nTimingDatabaseDirectory                                 : ''\nToolName                                                : ''\nTraceability                                            : 'off'\nTraceabilityProcessing                                  : 'off'\nTraceabilityStyle                                       : 'Line Level'\nTransformDelaysWithControlLogic                         : 'on'\nTransformNonZeroInitValDelay                            : 'on'\nTreatBalanceDelaysOffAs                                 : 'Warning'\nTreatDelayBalancingFailureAs                            : 'Error'\nTreatIOThresholdAs                                      : 'Error'\nTreatRatesAsHardwareRates                               : 'off'\nTreatRealsInGeneratedCodeAs                             : 'Error'\nTriggerAsClock                                          : 'off'\nTriggerAsClockWithoutSyncRegisters                      : 'on'\nTurnkeyWorkflow                                         : 'off'\nUniqueGlobalSchedulingCounters                          : 'on'\nUseAggregatesForConst                                   : 'off'\nUseArrangeSystem                                        : 'off'\nUseDotLayout                                            : 'off'\nUseFileIOInTestBench                                    : 'on'\nUseFloatingPoint                                        : 'off'\nUseMatrixTypesInEML                                     : 'on'\nUsePipelinedToolboxFunctions                            : 'on'\nUseRisingEdge                                           : 'off'\nUseSingleLibrary                                        : 'off'\nUseSynthesisEstimatesForDistributedPipelining           : 'on'\nUseVerilogTimescale                                     : 'on'\nUserComment                                             : ''\nVHDLArchitectureName                                    : 'rtl'\nVHDLFileExtension                                       : '.vhd'\nVHDLLibraryName                                         : 'work'\nValidationModelNameSuffix                               : '_vnl'\nVectorPrefix                                            : 'vector_of_'\nVerbosity                                               : 1\nVerilogFileExtension                                    : '.v'\nWorkflow                                                : 'Generic ASIC/FPGA'\nXilinxSimulatorLibPath                                  : ''\nnfpDenormals                                            : 'DEFAULT'\nnfpLatency                                              : 'DEFAULT'\nsavepirtoscript                                         : 'off'\nsharedmulsign                                           : 'Signed'\nshareequalwl                                            : 'on'\nsschdlMatrixProductSumCustomLatency                     : -1\n\n%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\nNon default settings\n%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\n\nAdaptivePipelining                                      : 'on'\nDistributedPipelining                                   : 'on'\nHDLSubsystem                                            : 'wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization'\nHDLSynthCmd                                             : 'add_file $src_dir/%s\\n'\nHDLSynthFilePostfix                                     : '_vivado.tcl'\nHDLSynthInit                                            : 'set src_dir [pwd]\\nset prj_dir \"vivado_prj\"\\nfile mkdir ../$prj_dir\\ncd ../$prj_dir\\ncreate_project %s.xpr\\nset_property PART xc7z020-clg400-1 [current_project]\\n'\nHDLSynthTerm                                            : 'launch_runs synth_1 -force\\nwait_on_run synth_1\\n'\nHDLSynthTool                                            : 'Vivado'\nProjectFolder                                           : 'hdl_prj'\nSimulationTool                                          : 'Xilinx Vivado Simulator'\nSynthesisTool                                           : 'Xilinx Vivado'\nSynthesisToolChipFamily                                 : 'Zynq'\nSynthesisToolDeviceName                                 : 'xa7z020'\nSynthesisToolPackageName                                : 'clg400'\nSynthesisToolSpeedValue                                 : '-1I'\nTargetDirectory                                         : 'hdl_prj/hdlsrc'\nTargetFrequency                                         : 100\nTargetLanguage                                          : 'Verilog'\nUseSynthesisEstimatesForDistributedPipelining           : 'on'\n",
    "ModelTopLevelHDLParams": [
      "built-in/SubSystem"
    ],
    "TopModelNonStructuralData": {
      "SimulationMode": "normal",
      "StartTime": "0.0",
      "StopTime": "stopTime",
      "SolverType": "Fixed-step",
      "Solver": "FixedStepDiscrete"
    },
    "DelayData": {
      "m_sampleTime": 0,
      "m_delays": 0,
      "m_valid": true
    },
    "TopNetworkPortInfo": {
      "inputPorts": [
        {
          "Name": "dataIn",
          "Rate": 5E-8,
          "Kind": "data",
          "PortIndex": 0,
          "IsComplex": true,
          "Testpoint": false,
          "TunableName": "",
          "Latency": -1
        },
        {
          "Name": "validIn",
          "Rate": 5E-8,
          "Kind": "data",
          "PortIndex": 1,
          "IsComplex": false,
          "Testpoint": false,
          "TunableName": "",
          "Latency": -1
        },
        {
          "Name": "startIn",
          "Rate": 5E-8,
          "Kind": "data",
          "PortIndex": 2,
          "IsComplex": false,
          "Testpoint": false,
          "TunableName": "",
          "Latency": -1
        }
      ],
      "outputPorts": [
        {
          "Name": "dataOut",
          "Rate": 5E-8,
          "Kind": "data",
          "PortIndex": 0,
          "IsComplex": true,
          "Testpoint": false,
          "TunableName": "",
          "Latency": -1
        },
        {
          "Name": "validOut",
          "Rate": 5E-8,
          "Kind": "data",
          "PortIndex": 1,
          "IsComplex": false,
          "Testpoint": false,
          "TunableName": "",
          "Latency": -1
        },
        {
          "Name": "syncPulse",
          "Rate": 5E-8,
          "Kind": "data",
          "PortIndex": 2,
          "IsComplex": false,
          "Testpoint": false,
          "TunableName": "",
          "Latency": -1
        },
        {
          "Name": "freqOff",
          "Rate": 5E-8,
          "Kind": "data",
          "PortIndex": 3,
          "IsComplex": false,
          "Testpoint": false,
          "TunableName": "",
          "Latency": -1
        },
        {
          "Name": "freqOffValid",
          "Rate": 5E-8,
          "Kind": "data",
          "PortIndex": 4,
          "IsComplex": false,
          "Testpoint": false,
          "TunableName": "",
          "Latency": -1
        },
        {
          "Name": "numPacketsDetected",
          "Rate": 5E-8,
          "Kind": "data",
          "PortIndex": 5,
          "IsComplex": false,
          "Testpoint": false,
          "TunableName": "",
          "Latency": -1
        }
      ]
    }
  },
  "PhaseCycles": [
    0,
    0,
    0,
    0,
    0,
    0
  ],
  "ResourceSummary": {
    "multipliers": 104,
    "addersSubtractors": 576,
    "registers": 7226,
    "oneBitRegisters": 123249,
    "rams": 30,
    "multiplexers": 1356,
    "IOBits": 124,
    "staticShiftOperators": 12,
    "dynamicShiftOperators": 114
  }
}