This is the first homework assignment for ECE571, Introduction to System Verilog.
So much learning
Erik Fox Winter Term 2021
