

================================================================
== Vivado HLS Report for 'fpgaconvnet_ip'
================================================================
* Date:           Sat Feb 15 07:41:47 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.562 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%fpgaconvnet_out_0_V_1 = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fpgaconvnet_out_0_V)" [partition_0/src/single_layer_top.cpp:140]   --->   Operation 4 'read' 'fpgaconvnet_out_0_V_1' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%fpgaconvnet_in_0_V_s = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fpgaconvnet_in_0_V)" [partition_0/src/single_layer_top.cpp:140]   --->   Operation 5 'read' 'fpgaconvnet_in_0_V_s' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%fpgaconvnet_wr_0_V_s = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fpgaconvnet_wr_0_V)" [partition_0/src/single_layer_top.cpp:140]   --->   Operation 6 'read' 'fpgaconvnet_wr_0_V_s' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%weights_reloading_in_7 = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights_reloading_index)" [partition_0/src/single_layer_top.cpp:140]   --->   Operation 7 'read' 'weights_reloading_in_7' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)" [partition_0/src/single_layer_top.cpp:140]   --->   Operation 8 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 9 [2/2] (4.37ns)   --->   "call fastcc void @Block__proc(i32 %mode_read, i32 %weights_reloading_in_7, i64* %fpgaconvnet_port_in, i32 %fpgaconvnet_in_0_V_s, i64* %fpgaconvnet_port_out, i32 %fpgaconvnet_out_0_V_1, i64* %fpgaconvnet_port_wr, i32 %fpgaconvnet_wr_0_V_s)" [partition_0/src/single_layer_top.cpp:140]   --->   Operation 9 'call' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fpgaconvnet_port_out), !map !294"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fpgaconvnet_port_in), !map !301"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fpgaconvnet_port_wr), !map !307"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str4) nounwind" [partition_0/src/single_layer_top.cpp:174]   --->   Operation 13 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !313"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %weights_reloading_index), !map !319"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @fpgaconvnet_ip_str)"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [partition_0/src/single_layer_top.cpp:149]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %mode, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [partition_0/src/single_layer_top.cpp:150]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights_reloading_index, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [partition_0/src/single_layer_top.cpp:151]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fpgaconvnet_port_wr, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 400, [20 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str10, [1 x i8]* @p_str4)" [partition_0/src/single_layer_top.cpp:166]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fpgaconvnet_wr_0_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 400, [1 x i8]* @bundle, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str10, [1 x i8]* @p_str4)" [partition_0/src/single_layer_top.cpp:166]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fpgaconvnet_port_in, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)" [partition_0/src/single_layer_top.cpp:169]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fpgaconvnet_in_0_V, [10 x i8]* @mode15, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [1 x i8]* @bundle16, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)" [partition_0/src/single_layer_top.cpp:169]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fpgaconvnet_port_out, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 2304, [21 x i8]* @p_str13, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [16 x i8]* @p_str14, [1 x i8]* @p_str4)" [partition_0/src/single_layer_top.cpp:171]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fpgaconvnet_out_0_V, [10 x i8]* @mode17, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 2304, [1 x i8]* @bundle18, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [16 x i8]* @p_str14, [1 x i8]* @p_str4)" [partition_0/src/single_layer_top.cpp:171]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @Block__proc(i32 %mode_read, i32 %weights_reloading_in_7, i64* %fpgaconvnet_port_in, i32 %fpgaconvnet_in_0_V_s, i64* %fpgaconvnet_port_out, i32 %fpgaconvnet_out_0_V_1, i64* %fpgaconvnet_port_wr, i32 %fpgaconvnet_wr_0_V_s)" [partition_0/src/single_layer_top.cpp:140]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [partition_0/src/single_layer_top.cpp:183]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'fpgaconvnet_out_0_V' (partition_0/src/single_layer_top.cpp:140) [257]  (1 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	'call' operation ('call_ln140', partition_0/src/single_layer_top.cpp:140) to 'Block__proc' [262]  (4.38 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
