# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/Data_Mem.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/ExpandS.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/F_Permutation.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/Keccak.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/Padder.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/Sampler.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/mux_generate.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/padder1.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/rconst.v" \
"../../../../MLDSA.srcs/sources_1/imports/MLDSA/round.v" \
"../../../../MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
