$date
  Tue Jun 16 21:04:46 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module pc $end
$var reg 1 ! clk $end
$var reg 10 " in_reg_pc[9:0] $end
$var reg 1 # in_enable $end
$var reg 10 $ out_reg_pc[9:0] $end
$upscope $end
$enddefinitions $end
#0
U!
bUUUUUUUUUU "
U#
b0000000000 $
