xrun(64): 23.09-s003: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.09-s003: Started on Feb 04, 2024 at 01:41:45 -03
xrun
	tb.sv
Recompiling... reason: file './tb.sv' is newer than expected.
	expected: Sun Feb  4 01:41:02 2024
	actual:   Sun Feb  4 01:41:44 2024
file: tb.sv
	module worklib.tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.tb:sv <0x028ee794>
			streams:   9, words:  3742
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Registers:           9       9
		Scalar wires:        7       -
		Vectored wires:      1       -
		Always blocks:       4       4
		Initial blocks:      2       2
		Pseudo assignments:  5       -
		Process Clocks:      1       1
	Writing initial simulation snapshot: worklib.tb:sv
Loading snapshot worklib.tb:sv .................... Done
xcelium> source /Tools/cadence/XCELIUM2309/tools/xcelium/files/xmsimrc
xcelium> run
0	 1
0	 2
0	 3
1	 4
0	 5
0	 6
1	 7
1	 8
0	 9
0	10
0	11
1	12
0	13
0	14
0	15
1	 0
1	 1
1	 2
1	 3
1	 4
1	 5
1	 6
1	 7
1	 8
1	 9
1	10
1	11
1	12
1	13
1	14
1	15
Simulation complete via $finish(1) at time 101 NS + 0
./tb.sv:20 	       #100$finish;
xcelium> exit
TOOL:	xrun(64)	23.09-s003: Exiting on Feb 04, 2024 at 01:41:46 -03  (total: 00:00:01)
