INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.srcs/sources_1/new/bin22s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin22s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.srcs/sources_1/new/incrementor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.srcs/sim_1/new/bin22s_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin22s_tb
