# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/ip/fp_divide/sim/fp_divide.vhd" \
"../../../../project_2.srcs/sources_1/ip/fp_accumulator/sim/fp_accumulator.vhd" \
"../../../../project_2.srcs/sources_1/ip/fp_multiply/sim/fp_multiply.vhd" \
"../../../../project_2.srcs/sources_1/calc/bd/mpram/mpram/ip/mpram_axi_bram_ctrl_0_0/sim/mpram_axi_bram_ctrl_0_0.vhd" \

# Do not sort compile order
nosort
