// Seed: 2945474576
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4
);
  logic id_5 = id_5;
  assign id_1 = id_2 ? id_2 : id_5;
  logic id_6 = 1;
  assign id_5 = 1'h0 << id_0 - id_2 ? 1 : 1;
  assign id_6 = {id_3{id_0}};
endmodule
