Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Aug 11 14:40:09 2025
| Host         : jakub-B365-HD3 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ip_counter_v1_0_timing_summary_routed.rpt -pb ip_counter_v1_0_timing_summary_routed.pb -rpx ip_counter_v1_0_timing_summary_routed.rpx -warn_on_violation
| Design       : ip_counter_v1_0
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  104         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (274)
5. checking no_input_delay (8)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 104 register/latch pins with no clock driven by root clock pin: s00_axi_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (274)
--------------------------------------------------
 There are 274 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  311          inf        0.000                      0                  311           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           311 Endpoints
Min Delay           311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.072ns  (logic 3.169ns (52.190%)  route 2.903ns (47.810%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/axi_rvalid_reg/C
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_counter_v1_0_S00_AXI_inst/axi_rvalid_reg/Q
                         net (fo=4, routed)           2.903     3.359    s00_axi_rvalid_OBUF
    T11                  OBUF (Prop_obuf_I_O)         2.713     6.072 r  s00_axi_rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     6.072    s00_axi_rvalid
    T11                                                               r  s00_axi_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 1.060ns (18.081%)  route 4.801ns (81.919%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.645     2.581    ip_counter_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.705 r  ip_counter_v1_0_S00_AXI_inst/axi_wready_i_1/O
                         net (fo=72, routed)          3.156     5.861    ip_counter_v1_0_S00_AXI_inst/clear
    SLICE_X40Y19         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.217ns (55.207%)  route 2.610ns (44.793%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/axi_arready_reg/C
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_counter_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=5, routed)           2.610     3.128    s00_axi_arready_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.699     5.827 r  s00_axi_arready_OBUF_inst/O
                         net (fo=0)                   0.000     5.827    s00_axi_arready
    U12                                                               r  s00_axi_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.746ns  (logic 3.236ns (56.325%)  route 2.509ns (43.675%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/axi_wready_reg/C
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_counter_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=3, routed)           2.509     2.928    s00_axi_wready_OBUF
    R19                  OBUF (Prop_obuf_I_O)         2.817     5.746 r  s00_axi_wready_OBUF_inst/O
                         net (fo=0)                   0.000     5.746    s00_axi_wready
    R19                                                               r  s00_axi_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.720ns  (logic 1.060ns (18.527%)  route 4.660ns (81.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.645     2.581    ip_counter_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.705 r  ip_counter_v1_0_S00_AXI_inst/axi_wready_i_1/O
                         net (fo=72, routed)          3.015     5.720    ip_counter_v1_0_S00_AXI_inst/clear
    SLICE_X40Y21         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.558ns  (logic 1.060ns (19.068%)  route 4.498ns (80.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.645     2.581    ip_counter_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.705 r  ip_counter_v1_0_S00_AXI_inst/axi_wready_i_1/O
                         net (fo=72, routed)          2.853     5.558    ip_counter_v1_0_S00_AXI_inst/clear
    SLICE_X40Y23         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.558ns  (logic 1.060ns (19.068%)  route 4.498ns (80.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.645     2.581    ip_counter_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.705 r  ip_counter_v1_0_S00_AXI_inst/axi_wready_i_1/O
                         net (fo=72, routed)          2.853     5.558    ip_counter_v1_0_S00_AXI_inst/clear
    SLICE_X40Y23         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.558ns  (logic 1.060ns (19.068%)  route 4.498ns (80.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.645     2.581    ip_counter_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.705 r  ip_counter_v1_0_S00_AXI_inst/axi_wready_i_1/O
                         net (fo=72, routed)          2.853     5.558    ip_counter_v1_0_S00_AXI_inst/clear
    SLICE_X40Y23         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.543ns  (logic 1.060ns (19.119%)  route 4.483ns (80.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.645     2.581    ip_counter_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.705 r  ip_counter_v1_0_S00_AXI_inst/axi_wready_i_1/O
                         net (fo=72, routed)          2.838     5.543    ip_counter_v1_0_S00_AXI_inst/clear
    SLICE_X39Y22         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.543ns  (logic 1.060ns (19.119%)  route 4.483ns (80.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.645     2.581    ip_counter_v1_0_S00_AXI_inst/s00_axi_aresetn_IBUF
    SLICE_X42Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.705 r  ip_counter_v1_0_S00_AXI_inst/axi_wready_i_1/O
                         net (fo=72, routed)          2.838     5.543    ip_counter_v1_0_S00_AXI_inst/clear
    SLICE_X39Y22         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/slow_down_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[15]/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.121     0.262    ip_counter_v1_0_S00_AXI_inst/counter_reg[15]
    SLICE_X42Y23         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[3]/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.121     0.262    ip_counter_v1_0_S00_AXI_inst/counter_reg[3]
    SLICE_X42Y20         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[20]/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[20]/Q
                         net (fo=2, routed)           0.124     0.265    ip_counter_v1_0_S00_AXI_inst/counter_reg[20]
    SLICE_X42Y26         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[22]/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     0.266    ip_counter_v1_0_S00_AXI_inst/counter_reg[22]
    SLICE_X42Y27         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[0]/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.127     0.268    ip_counter_v1_0_S00_AXI_inst/counter_reg[0]
    SLICE_X43Y18         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[1]/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.128     0.269    ip_counter_v1_0_S00_AXI_inst/counter_reg[1]
    SLICE_X43Y18         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.725%)  route 0.154ns (52.275%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[27]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.154     0.295    ip_counter_v1_0_S00_AXI_inst/counter_reg[27]
    SLICE_X42Y27         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.628%)  route 0.175ns (55.372%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[10]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.175     0.316    ip_counter_v1_0_S00_AXI_inst/counter_reg[10]
    SLICE_X42Y20         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[16]/C
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[16]/Q
                         net (fo=2, routed)           0.179     0.320    ip_counter_v1_0_S00_AXI_inst/counter_reg[16]
    SLICE_X42Y24         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ip_counter_v1_0_S00_AXI_inst/counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[24]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ip_counter_v1_0_S00_AXI_inst/counter_reg[24]/Q
                         net (fo=2, routed)           0.179     0.320    ip_counter_v1_0_S00_AXI_inst/counter_reg[24]
    SLICE_X42Y26         FDRE                                         r  ip_counter_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------





