

================================================================
== Vitis HLS Report for 'PE_1301'
================================================================
* Date:           Tue Sep  5 22:42:34 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69| 0.230 us | 0.230 us |   69|   69|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |       67|       67|         5|          1|          1|    64|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_in_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_out_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_in_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_out_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_out_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_in_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_out_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_in_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "%br_ln8 = br void" [systolic_array.cpp:8]   --->   Operation 16 'br' 'br_ln8' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.59>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%C_out_V_dc_01 = phi i24, void %entry, i24 %trunc_ln, void %branch04.i"   --->   Operation 17 'phi' 'C_out_V_dc_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%k = phi i7, void %entry, i7 %k_317, void %branch04.i"   --->   Operation 18 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [systolic_array.cpp:8]   --->   Operation 19 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [systolic_array.cpp:8]   --->   Operation 20 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln8 = icmp_eq  i7 %k, i7" [systolic_array.cpp:8]   --->   Operation 21 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.40ns)   --->   "%k_317 = add i7 %k, i7" [systolic_array.cpp:8]   --->   Operation 23 'add' 'k_317' <Predicate = true> <Delay = 0.40> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %branch04.i, void %.exit" [systolic_array.cpp:8]   --->   Operation 24 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 25 [1/1] (1.21ns)   --->   "%A_in_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_in_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 25 'read' 'A_in_V_V_read' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 26 [1/1] (1.21ns)   --->   "%B_in_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_in_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 26 'read' 'B_in_V_V_read' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 27 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_out_V_V, i24 %A_in_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 27 'write' 'write_ln108' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 28 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_out_V_V, i24 %B_in_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 28 'write' 'write_ln108' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.27>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i24 %A_in_V_V_read"   --->   Operation 29 'sext' 'sext_ln1146' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1146_312 = sext i24 %B_in_V_V_read"   --->   Operation 30 'sext' 'sext_ln1146_312' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 31 [2/2] (2.27ns)   --->   "%mul_ln1146 = mul i40 %sext_ln1146, i40 %sext_ln1146_312"   --->   Operation 31 'mul' 'mul_ln1146' <Predicate = (!icmp_ln8)> <Delay = 2.27> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.27>
ST_5 : Operation 32 [1/2] (2.27ns)   --->   "%mul_ln1146 = mul i40 %sext_ln1146, i40 %sext_ln1146_312"   --->   Operation 32 'mul' 'mul_ln1146' <Predicate = (!icmp_ln8)> <Delay = 2.27> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.66>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %C_out_V_dc_01, i16"   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.66ns)   --->   "%add_ln1146 = add i40 %shl_ln, i40 %mul_ln1146"   --->   Operation 34 'add' 'add_ln1146' <Predicate = (!icmp_ln8)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln1146, i32, i32"   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [systolic_array.cpp:8]   --->   Operation 36 'br' 'br_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.21>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_out_V_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (1.21ns)   --->   "%write_ln662 = write void @_ssdm_op_Write.ap_fifo.i24P, i24 %C_out_V_out, i24 %C_out_V_dc_01"   --->   Operation 38 'write' 'write_ln662' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_out_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
br_ln8            (br               ) [ 01111110]
C_out_V_dc_01     (phi              ) [ 00111111]
k                 (phi              ) [ 00100000]
specloopname_ln8  (specloopname     ) [ 00000000]
specpipeline_ln8  (specpipeline     ) [ 00000000]
icmp_ln8          (icmp             ) [ 00111110]
empty             (speclooptripcount) [ 00000000]
k_317             (add              ) [ 01111110]
br_ln8            (br               ) [ 00000000]
A_in_V_V_read     (read             ) [ 00101000]
B_in_V_V_read     (read             ) [ 00101000]
write_ln108       (write            ) [ 00000000]
write_ln108       (write            ) [ 00000000]
sext_ln1146       (sext             ) [ 00100100]
sext_ln1146_312   (sext             ) [ 00100100]
mul_ln1146        (mul              ) [ 00100010]
shl_ln            (bitconcatenate   ) [ 00000000]
add_ln1146        (add              ) [ 00000000]
trunc_ln          (partselect       ) [ 01111110]
br_ln8            (br               ) [ 01111110]
specinterface_ln0 (specinterface    ) [ 00000000]
write_ln662       (write            ) [ 00000000]
ret_ln0           (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_out_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_out_V_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_out_V_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i24.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i24P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="A_in_V_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="24" slack="0"/>
<pin id="62" dir="0" index="1" bw="24" slack="0"/>
<pin id="63" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_in_V_V_read/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="B_in_V_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="24" slack="0"/>
<pin id="68" dir="0" index="1" bw="24" slack="0"/>
<pin id="69" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_in_V_V_read/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln108_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="24" slack="0"/>
<pin id="75" dir="0" index="2" bw="24" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln108_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="24" slack="0"/>
<pin id="83" dir="0" index="2" bw="24" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln662_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="24" slack="0"/>
<pin id="91" dir="0" index="2" bw="24" slack="1"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln662/7 "/>
</bind>
</comp>

<comp id="95" class="1005" name="C_out_V_dc_01_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="24" slack="1"/>
<pin id="97" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_out_V_dc_01 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="C_out_V_dc_01_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="24" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="C_out_V_dc_01/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="k_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="1"/>
<pin id="110" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="k_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln8_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="7" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="k_317_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_317/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sext_ln1146_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="24" slack="1"/>
<pin id="133" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln1146_312_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="24" slack="1"/>
<pin id="136" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146_312/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="24" slack="0"/>
<pin id="139" dir="0" index="1" bw="24" slack="0"/>
<pin id="140" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1146/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="shl_ln_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="40" slack="0"/>
<pin id="145" dir="0" index="1" bw="24" slack="4"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln1146_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="40" slack="0"/>
<pin id="153" dir="0" index="1" bw="40" slack="1"/>
<pin id="154" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="0" index="1" bw="40" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="7" slack="0"/>
<pin id="161" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="166" class="1005" name="icmp_ln8_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="170" class="1005" name="k_317_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_317 "/>
</bind>
</comp>

<comp id="175" class="1005" name="A_in_V_V_read_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="24" slack="1"/>
<pin id="177" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="A_in_V_V_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="B_in_V_V_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="1"/>
<pin id="182" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="B_in_V_V_read "/>
</bind>
</comp>

<comp id="185" class="1005" name="sext_ln1146_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="40" slack="1"/>
<pin id="187" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1146 "/>
</bind>
</comp>

<comp id="190" class="1005" name="sext_ln1146_312_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="40" slack="1"/>
<pin id="192" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1146_312 "/>
</bind>
</comp>

<comp id="195" class="1005" name="mul_ln1146_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="40" slack="1"/>
<pin id="197" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1146 "/>
</bind>
</comp>

<comp id="200" class="1005" name="trunc_ln_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="1"/>
<pin id="202" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="44" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="44" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="60" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="66" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="106"><net_src comp="95" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="112" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="112" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="95" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="151" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="119" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="125" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="178"><net_src comp="60" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="183"><net_src comp="66" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="188"><net_src comp="131" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="193"><net_src comp="134" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="198"><net_src comp="137" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="203"><net_src comp="156" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_out_V_V | {3 }
	Port: B_out_V_V | {3 }
	Port: C_out_V_out | {7 }
 - Input state : 
	Port: PE.1301 : A_in_V_V | {3 }
	Port: PE.1301 : B_in_V_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		k_317 : 1
		br_ln8 : 2
	State 3
	State 4
		mul_ln1146 : 1
	State 5
	State 6
		add_ln1146 : 1
		trunc_ln : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_137        |    2    |   116   |    1    |
|----------|--------------------------|---------|---------|---------|
|    add   |       k_317_fu_125       |    0    |    0    |    7    |
|          |     add_ln1146_fu_151    |    0    |    0    |    40   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |      icmp_ln8_fu_119     |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|   read   | A_in_V_V_read_read_fu_60 |    0    |    0    |    0    |
|          | B_in_V_V_read_read_fu_66 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  write_ln108_write_fu_72 |    0    |    0    |    0    |
|   write  |  write_ln108_write_fu_80 |    0    |    0    |    0    |
|          |  write_ln662_write_fu_88 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |    sext_ln1146_fu_131    |    0    |    0    |    0    |
|          |  sext_ln1146_312_fu_134  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_143      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_156     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |   116   |    59   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| A_in_V_V_read_reg_175 |   24   |
| B_in_V_V_read_reg_180 |   24   |
|  C_out_V_dc_01_reg_95 |   24   |
|    icmp_ln8_reg_166   |    1   |
|     k_317_reg_170     |    7   |
|       k_reg_108       |    7   |
|   mul_ln1146_reg_195  |   40   |
|sext_ln1146_312_reg_190|   40   |
|  sext_ln1146_reg_185  |   40   |
|    trunc_ln_reg_200   |   24   |
+-----------------------+--------+
|         Total         |   231  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| C_out_V_dc_01_reg_95 |  p0  |   2  |  24  |   48   ||    9    |
|      grp_fu_137      |  p0  |   2  |  24  |   48   ||    9    |
|      grp_fu_137      |  p1  |   2  |  24  |   48   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   144  ||  1.809  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   116  |   59   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   231  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   347  |   86   |
+-----------+--------+--------+--------+--------+
