Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr  7 01:00:22 2022
| Host         : CHARLES-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cgra_test_design_wrapper_timing_summary_routed.rpt -pb cgra_test_design_wrapper_timing_summary_routed.pb -rpx cgra_test_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cgra_test_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.598        0.000                      0                 1854        0.071        0.000                      0                 1854        3.000        0.000                       0                   950  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
clk_fpga_0                                   {0.000 5.000}        10.000          100.000         
sys_clock                                    {0.000 5.000}        10.000          100.000         
  clkfbout_cgra_test_design_clk_wiz_0_0      {0.000 5.000}        10.000          100.000         
  internal_clk_cgra_test_design_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  io_clk_cgra_test_design_clk_wiz_0_0        {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_cgra_test_design_clk_wiz_0_0                                                                                                                                                        7.845        0.000                       0                     3  
  internal_clk_cgra_test_design_clk_wiz_0_0        3.598        0.000                      0                 1771        0.071        0.000                      0                 1771        4.020        0.000                       0                   904  
  io_clk_cgra_test_design_clk_wiz_0_0             95.755        0.000                      0                   83        0.264        0.000                      0                   83       49.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                 
----------                                 ----------                                 --------                                 
(none)                                                                                internal_clk_cgra_test_design_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                 
----------                                 ----------                                 --------                                 
(none)                                                                                                                           
(none)                                     clkfbout_cgra_test_design_clk_wiz_0_0                                                 
(none)                                     internal_clk_cgra_test_design_clk_wiz_0_0                                             
(none)                                     io_clk_cgra_test_design_clk_wiz_0_0                                                   
(none)                                                                                io_clk_cgra_test_design_clk_wiz_0_0        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cgra_test_design_clk_wiz_0_0
  To Clock:  clkfbout_cgra_test_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cgra_test_design_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    cgra_test_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internal_clk_cgra_test_design_clk_wiz_0_0
  To Clock:  internal_clk_cgra_test_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@10.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 2.512ns (39.582%)  route 3.834ns (60.418%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.653    -0.959    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y89         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.464    -0.076    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.328     0.252 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.931     1.183    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.327     1.510 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     2.137    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I2_O)        0.124     2.261 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.953     3.214    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.124     3.338 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.338    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.871 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.871    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.988 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.988    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.207 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.860     5.067    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.321     5.388 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.388    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X33Y97         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.483     8.409    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y97         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.576     8.985    
                         clock uncertainty           -0.074     8.911    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.075     8.986    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@10.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 2.594ns (41.599%)  route 3.642ns (58.401%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.653    -0.959    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y89         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.464    -0.076    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.328     0.252 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.931     1.183    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.327     1.510 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     2.137    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I2_O)        0.124     2.261 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.953     3.214    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.124     3.338 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.338    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.871 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.871    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.988 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.988    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.303 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.667     4.970    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.307     5.277 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     5.277    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X33Y97         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.483     8.409    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y97         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.576     8.985    
                         clock uncertainty           -0.074     8.911    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.031     8.942    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@10.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 2.596ns (41.859%)  route 3.606ns (58.141%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.653    -0.959    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y89         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.464    -0.076    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.328     0.252 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.931     1.183    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.327     1.510 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     2.137    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I2_O)        0.124     2.261 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.953     3.214    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.124     3.338 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.338    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.871 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.871    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.988 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.988    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.311 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.631     4.942    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.301     5.243 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.243    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X33Y97         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.483     8.409    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y97         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.576     8.985    
                         clock uncertainty           -0.074     8.911    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.075     8.986    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@10.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 2.512ns (41.982%)  route 3.472ns (58.018%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.653    -0.959    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y89         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.464    -0.076    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.328     0.252 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.931     1.183    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.327     1.510 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     2.137    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I2_O)        0.124     2.261 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.953     3.214    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.124     3.338 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.338    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.871 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.871    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.988 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.988    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.227 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.497     4.724    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X33Y97         LUT3 (Prop_lut3_I0_O)        0.301     5.025 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.025    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X33Y97         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.483     8.409    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y97         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.576     8.985    
                         clock uncertainty           -0.074     8.911    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.029     8.940    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@10.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 2.484ns (41.195%)  route 3.546ns (58.805%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.653    -0.959    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y89         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.464    -0.076    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.328     0.252 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.931     1.183    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.327     1.510 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     2.137    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I2_O)        0.124     2.261 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.953     3.214    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.124     3.338 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.338    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.871 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.871    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.194 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.571     4.765    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X29Y96         LUT3 (Prop_lut3_I0_O)        0.306     5.071 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     5.071    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X29Y96         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.528     8.454    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y96         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.032     8.988    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@10.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.424ns (40.069%)  route 3.625ns (59.931%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.653    -0.959    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y89         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.464    -0.076    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.328     0.252 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.931     1.183    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.327     1.510 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     2.137    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I2_O)        0.124     2.261 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.953     3.214    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.124     3.338 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.338    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.871 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.871    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.110 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.651     4.761    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X29Y96         LUT3 (Prop_lut3_I0_O)        0.330     5.091 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     5.091    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X29Y96         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.528     8.454    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y96         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.075     9.031    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.031    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@10.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 2.470ns (40.943%)  route 3.563ns (59.057%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.653    -0.959    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y89         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.464    -0.076    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.328     0.252 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.931     1.183    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.327     1.510 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     2.137    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I2_O)        0.124     2.261 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.953     3.214    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.124     3.338 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.338    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.871 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.871    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.186 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.588     4.774    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y96         LUT3 (Prop_lut3_I0_O)        0.300     5.074 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.074    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y96         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.528     8.454    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y96         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.075     9.031    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.031    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@10.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 2.298ns (39.250%)  route 3.557ns (60.750%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.653    -0.959    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y89         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.464    -0.076    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.328     0.252 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.931     1.183    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.327     1.510 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     2.137    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I2_O)        0.124     2.261 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.953     3.214    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.124     3.338 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.338    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.981 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.582     4.563    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X29Y96         LUT3 (Prop_lut3_I0_O)        0.333     4.896 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     4.896    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X29Y96         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.528     8.454    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y96         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.075     9.031    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.031    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@10.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 2.369ns (41.249%)  route 3.374ns (58.751%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.653    -0.959    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y89         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.464    -0.076    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.328     0.252 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.931     1.183    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.327     1.510 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     2.137    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I2_O)        0.124     2.261 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.953     3.214    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.124     3.338 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.338    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.871 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.871    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.090 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.400     4.490    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X29Y96         LUT3 (Prop_lut3_I0_O)        0.295     4.785 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     4.785    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X29Y96         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.528     8.454    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y96         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.031     8.987    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@10.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 2.201ns (38.478%)  route 3.519ns (61.522%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.653    -0.959    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y89         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.464    -0.076    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X35Y89         LUT2 (Prop_lut2_I0_O)        0.328     0.252 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.931     1.183    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.327     1.510 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.627     2.137    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I2_O)        0.124     2.261 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.953     3.214    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.124     3.338 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     3.338    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.916 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.544     4.461    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X29Y96         LUT3 (Prop_lut3_I0_O)        0.301     4.762 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     4.762    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X29Y96         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.528     8.454    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y96         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.031     8.987    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                  4.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.346%)  route 0.115ns (33.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.661    -0.517    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.389 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.115    -0.274    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X27Y99         LUT4 (Prop_lut4_I3_O)        0.099    -0.175 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X27Y99         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.846    -0.839    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y99         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.091    -0.246    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.701%)  route 0.174ns (48.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.657    -0.521    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y103        FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.174    -0.206    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X27Y99         LUT4 (Prop_lut4_I3_O)        0.045    -0.161 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X27Y99         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.846    -0.839    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y99         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092    -0.245    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.080%)  route 0.209ns (52.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.661    -0.517    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.209    -0.167    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X26Y98         LUT4 (Prop_lut4_I3_O)        0.045    -0.122 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X26Y98         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.846    -0.839    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y98         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.121    -0.216    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.661    -0.517    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.157    -0.219    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y101        SRL16E                                       r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.933    -0.752    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.251    -0.501    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.318    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.559    -0.620    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y91         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/Q
                         net (fo=5, routed)           0.066    -0.412    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/Q[0]
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.367 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.367    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X34Y91         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.826    -0.859    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X34Y91         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism              0.252    -0.607    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.121    -0.486    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.579    -0.600    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y98         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.059    -0.412    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X30Y98         SRLC32E                                      r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.847    -0.838    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism              0.251    -0.587    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055    -0.532    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.300%)  route 0.207ns (52.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.661    -0.517    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.207    -0.169    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X27Y99         LUT4 (Prop_lut4_I3_O)        0.045    -0.124 r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X27Y99         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.846    -0.839    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y99         FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092    -0.245    cgra_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.661    -0.517    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.271    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y101        SRL16E                                       r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.933    -0.752    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism              0.251    -0.501    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.392    cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.569    -0.610    cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.413    cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X31Y79         FDRE                                         r  cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.835    -0.850    cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y79         FDRE                                         r  cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.610    
    SLICE_X31Y79         FDRE (Hold_fdre_C_D)         0.075    -0.535    cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             internal_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - internal_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.565    -0.614    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y77         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.417    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_3
    SLICE_X27Y77         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.832    -0.853    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y77         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.614    
    SLICE_X27Y77         FDRE (Hold_fdre_C_D)         0.075    -0.539    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internal_clk_cgra_test_design_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y81     cgra_test_design_i/AXI_GPIO_CGRA/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y81     cgra_test_design_i/AXI_GPIO_CGRA/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y81     cgra_test_design_i/AXI_GPIO_CGRA/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y82     cgra_test_design_i/AXI_GPIO_CGRA/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y82     cgra_test_design_i/AXI_GPIO_CGRA/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y82     cgra_test_design_i/AXI_GPIO_CGRA/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y85     cgra_test_design_i/AXI_GPIO_CGRA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y84     cgra_test_design_i/AXI_GPIO_CGRA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92     cgra_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  io_clk_cgra_test_design_clk_wiz_0_0
  To Clock:  io_clk_cgra_test_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       95.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.755ns  (required time - arrival time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@100.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.890ns (24.653%)  route 2.720ns (75.347%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/Q
                         net (fo=2, routed)           0.677     0.419    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3/O
                         net (fo=1, routed)           0.863     1.405    cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.529 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_2/O
                         net (fo=2, routed)           0.433     1.963    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     2.087 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.747     2.834    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    98.583    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/C
                         clock pessimism              0.641    99.223    
                         clock uncertainty           -0.111    99.113    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.524    98.589    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                 95.755    

Slack (MET) :             95.755ns  (required time - arrival time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@100.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.890ns (24.653%)  route 2.720ns (75.347%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/Q
                         net (fo=2, routed)           0.677     0.419    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3/O
                         net (fo=1, routed)           0.863     1.405    cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.529 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_2/O
                         net (fo=2, routed)           0.433     1.963    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     2.087 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.747     2.834    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    98.583    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
                         clock pessimism              0.641    99.223    
                         clock uncertainty           -0.111    99.113    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.524    98.589    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                 95.755    

Slack (MET) :             95.755ns  (required time - arrival time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@100.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.890ns (24.653%)  route 2.720ns (75.347%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/Q
                         net (fo=2, routed)           0.677     0.419    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3/O
                         net (fo=1, routed)           0.863     1.405    cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.529 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_2/O
                         net (fo=2, routed)           0.433     1.963    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     2.087 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.747     2.834    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    98.583    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[8]/C
                         clock pessimism              0.641    99.223    
                         clock uncertainty           -0.111    99.113    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.524    98.589    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[8]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                 95.755    

Slack (MET) :             95.755ns  (required time - arrival time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@100.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.890ns (24.653%)  route 2.720ns (75.347%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/Q
                         net (fo=2, routed)           0.677     0.419    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3/O
                         net (fo=1, routed)           0.863     1.405    cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.529 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_2/O
                         net (fo=2, routed)           0.433     1.963    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     2.087 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.747     2.834    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    98.583    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[9]/C
                         clock pessimism              0.641    99.223    
                         clock uncertainty           -0.111    99.113    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.524    98.589    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[9]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                 95.755    

Slack (MET) :             95.888ns  (required time - arrival time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@100.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.890ns (25.778%)  route 2.563ns (74.222%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/Q
                         net (fo=2, routed)           0.677     0.419    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3/O
                         net (fo=1, routed)           0.863     1.405    cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.529 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_2/O
                         net (fo=2, routed)           0.433     1.963    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     2.087 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.589     2.676    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    98.583    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/C
                         clock pessimism              0.616    99.198    
                         clock uncertainty           -0.111    99.088    
    SLICE_X2Y44          FDRE (Setup_fdre_C_R)       -0.524    98.564    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]
  -------------------------------------------------------------------
                         required time                         98.564    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 95.888    

Slack (MET) :             95.888ns  (required time - arrival time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@100.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.890ns (25.778%)  route 2.563ns (74.222%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/Q
                         net (fo=2, routed)           0.677     0.419    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3/O
                         net (fo=1, routed)           0.863     1.405    cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.529 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_2/O
                         net (fo=2, routed)           0.433     1.963    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     2.087 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.589     2.676    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    98.583    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/C
                         clock pessimism              0.616    99.198    
                         clock uncertainty           -0.111    99.088    
    SLICE_X2Y44          FDRE (Setup_fdre_C_R)       -0.524    98.564    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                         98.564    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 95.888    

Slack (MET) :             95.888ns  (required time - arrival time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@100.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.890ns (25.778%)  route 2.563ns (74.222%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/Q
                         net (fo=2, routed)           0.677     0.419    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3/O
                         net (fo=1, routed)           0.863     1.405    cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.529 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_2/O
                         net (fo=2, routed)           0.433     1.963    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     2.087 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.589     2.676    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    98.583    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/C
                         clock pessimism              0.616    99.198    
                         clock uncertainty           -0.111    99.088    
    SLICE_X2Y44          FDRE (Setup_fdre_C_R)       -0.524    98.564    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]
  -------------------------------------------------------------------
                         required time                         98.564    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 95.888    

Slack (MET) :             95.888ns  (required time - arrival time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@100.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.890ns (25.778%)  route 2.563ns (74.222%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/Q
                         net (fo=2, routed)           0.677     0.419    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3/O
                         net (fo=1, routed)           0.863     1.405    cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.529 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_2/O
                         net (fo=2, routed)           0.433     1.963    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     2.087 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.589     2.676    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    98.583    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[3]/C
                         clock pessimism              0.616    99.198    
                         clock uncertainty           -0.111    99.088    
    SLICE_X2Y44          FDRE (Setup_fdre_C_R)       -0.524    98.564    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[3]
  -------------------------------------------------------------------
                         required time                         98.564    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 95.888    

Slack (MET) :             96.090ns  (required time - arrival time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@100.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.890ns (27.381%)  route 2.360ns (72.619%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/Q
                         net (fo=2, routed)           0.677     0.419    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3/O
                         net (fo=1, routed)           0.863     1.405    cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.529 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_2/O
                         net (fo=2, routed)           0.433     1.963    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     2.087 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.387     2.474    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    98.583    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[4]/C
                         clock pessimism              0.616    99.198    
                         clock uncertainty           -0.111    99.088    
    SLICE_X2Y45          FDRE (Setup_fdre_C_R)       -0.524    98.564    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[4]
  -------------------------------------------------------------------
                         required time                         98.564    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                 96.090    

Slack (MET) :             96.090ns  (required time - arrival time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@100.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.890ns (27.381%)  route 2.360ns (72.619%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/Q
                         net (fo=2, routed)           0.677     0.419    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.124     0.543 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3/O
                         net (fo=1, routed)           0.863     1.405    cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.529 f  cgra_test_design_i/cgra_loader_0/inst/counter/q[1]_i_2/O
                         net (fo=2, routed)           0.433     1.963    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     2.087 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.387     2.474    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.926 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    98.583    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]/C
                         clock pessimism              0.616    99.198    
                         clock uncertainty           -0.111    99.088    
    SLICE_X2Y45          FDRE (Setup_fdre_C_R)       -0.524    98.564    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]
  -------------------------------------------------------------------
                         required time                         98.564    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                 96.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.294    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[15]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.186 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.186    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]_i_1_n_4
    SLICE_X7Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.892    -0.793    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[15]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.105    -0.451    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.622    -0.557    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y42          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.295    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[3]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.187 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.187    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[0]_i_2_n_4
    SLICE_X7Y42          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.891    -0.794    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y42          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[3]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.105    -0.452    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]/Q
                         net (fo=3, routed)           0.120    -0.294    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.186 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.186    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]_i_1_n_4
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.892    -0.793    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.105    -0.451    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.266    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.156 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.156    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[8]_i_1__0_n_5
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.893    -0.792    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/C
                         clock pessimism              0.236    -0.556    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.134    -0.422    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.266    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[6]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.156 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.156    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[4]_i_1__0_n_5
    SLICE_X2Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.893    -0.792    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[6]/C
                         clock pessimism              0.236    -0.556    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.134    -0.422    cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]/Q
                         net (fo=3, routed)           0.117    -0.297    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.182 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.182    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]_i_1_n_7
    SLICE_X7Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.892    -0.793    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.105    -0.451    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]/Q
                         net (fo=3, routed)           0.117    -0.297    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.182 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.182    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]_i_1_n_7
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.892    -0.793    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.105    -0.451    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.297    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[8]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.182 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.182    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[8]_i_1_n_7
    SLICE_X7Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.892    -0.793    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[8]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.105    -0.451    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[14]/Q
                         net (fo=3, routed)           0.122    -0.293    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[14]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.182 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.182    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[12]_i_1_n_5
    SLICE_X7Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.892    -0.793    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[14]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.105    -0.451    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             io_clk_cgra_test_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns - io_clk_cgra_test_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[18]/Q
                         net (fo=3, routed)           0.122    -0.293    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[18]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.182 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.182    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]_i_1_n_5
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.892    -0.793    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[18]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.105    -0.451    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io_clk_cgra_test_design_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y46      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y46      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y45      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y45      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y46      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y46      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y46      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y46      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y46      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y46      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y46      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y46      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y44      cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internal_clk_cgra_test_design_clk_wiz_0_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_in_1_tri_io[0]
                            (input port)
  Destination:            cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.684ns  (logic 1.518ns (32.403%)  route 3.167ns (67.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  gpio_in_1_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_in_1_tri_iobuf_0/IO
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  gpio_in_1_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           3.167     4.684    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X29Y77         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.514    -1.560    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X29Y77         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_in_16_tri_io[3]
                            (input port)
  Destination:            cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.504ns  (logic 1.583ns (35.155%)  route 2.920ns (64.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  gpio_in_16_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_in_16_tri_iobuf_3/IO
    V8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  gpio_in_16_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           2.920     4.504    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X27Y77         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.510    -1.564    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y77         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_in_16_tri_io[1]
                            (input port)
  Destination:            cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.601ns (35.777%)  route 2.875ns (64.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  gpio_in_16_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_in_16_tri_iobuf_1/IO
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  gpio_in_16_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           2.875     4.476    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X26Y73         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.509    -1.565    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y73         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_in_16_tri_io[0]
                            (input port)
  Destination:            cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.265ns  (logic 1.676ns (39.297%)  route 2.589ns (60.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  gpio_in_16_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_in_16_tri_iobuf_0/IO
    V12                  IBUF (Prop_ibuf_I_O)         1.676     1.676 r  gpio_in_16_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           2.589     4.265    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y76         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.509    -1.565    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y76         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_in_16_tri_io[2]
                            (input port)
  Destination:            cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.949ns  (logic 1.486ns (37.636%)  route 2.463ns (62.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  gpio_in_16_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_in_16_tri_iobuf_2/IO
    V9                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  gpio_in_16_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           2.463     3.949    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X26Y78         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.512    -1.562    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y78         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 cgra_test_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.507ns  (logic 0.124ns (8.229%)  route 1.383ns (91.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  cgra_test_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.383     1.383    cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.507 r  cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.507    cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y79         FDRE                                         r  cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.517    -1.557    cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cgra_test_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.045ns (8.291%)  route 0.498ns (91.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  cgra_test_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.498     0.498    cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.543 r  cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.543    cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y79         FDRE                                         r  cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.835    -0.850    cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y79         FDRE                                         r  cgra_test_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_in_16_tri_io[2]
                            (input port)
  Destination:            cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.254ns (19.520%)  route 1.048ns (80.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  gpio_in_16_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_in_16_tri_iobuf_2/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  gpio_in_16_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           1.048     1.302    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X26Y78         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.833    -0.852    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y78         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_in_16_tri_io[0]
                            (input port)
  Destination:            cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.442ns (27.551%)  route 1.162ns (72.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  gpio_in_16_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_in_16_tri_iobuf_0/IO
    V12                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  gpio_in_16_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.162     1.604    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y76         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.830    -0.855    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y76         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_in_16_tri_io[1]
                            (input port)
  Destination:            cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.368ns (22.487%)  route 1.269ns (77.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  gpio_in_16_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_in_16_tri_iobuf_1/IO
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  gpio_in_16_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           1.269     1.637    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X26Y73         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.830    -0.855    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y73         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_in_16_tri_io[3]
                            (input port)
  Destination:            cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.350ns (21.250%)  route 1.297ns (78.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  gpio_in_16_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_in_16_tri_iobuf_3/IO
    V8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  gpio_in_16_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           1.297     1.648    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X27Y77         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.832    -0.853    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y77         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_in_1_tri_io[0]
                            (input port)
  Destination:            cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.285ns (16.679%)  route 1.426ns (83.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  gpio_in_1_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpio_in_1_tri_iobuf_0/IO
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  gpio_in_1_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.426     1.711    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X29Y77         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.833    -0.852    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X29Y77         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            io_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.014ns  (logic 4.530ns (37.705%)  route 7.484ns (62.295%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           7.484     8.442    io_rst_OBUF
    AB9                  OBUF (Prop_obuf_I_O)         3.572    12.014 r  io_rst_OBUF_inst/O
                         net (fo=0)                   0.000    12.014    io_rst
    AB9                                                               r  io_rst (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            io_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.464ns  (logic 1.459ns (32.687%)  route 3.005ns (67.313%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           3.005     3.192    io_rst_OBUF
    AB9                  OBUF (Prop_obuf_I_O)         1.272     4.464 r  io_rst_OBUF_inst/O
                         net (fo=0)                   0.000     4.464    io_rst
    AB9                                                               r  io_rst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_cgra_test_design_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_cgra_test_design_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_cgra_test_design_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    cgra_test_design_i/clk_wiz_0/inst/clkfbout_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  cgra_test_design_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    cgra_test_design_i/clk_wiz_0/inst/clkfbout_buf_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_cgra_test_design_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/clkfbout_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    cgra_test_design_i/clk_wiz_0/inst/clkfbout_buf_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internal_clk_cgra_test_design_clk_wiz_0_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.523ns  (logic 4.020ns (38.201%)  route 6.503ns (61.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.651    -0.961    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y87         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           6.503     6.061    lopt_7
    U14                  OBUF (Prop_obuf_I_O)         3.502     9.563 r  leds_8bits_tri_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.563    leds_8bits_tri_o[7]
    U14                                                               r  leds_8bits_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.430ns  (logic 4.123ns (43.721%)  route 5.307ns (56.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.652    -0.960    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y88         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           5.307     4.767    lopt_2
    U22                  OBUF (Prop_obuf_I_O)         3.704     8.471 r  leds_8bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.471    leds_8bits_tri_o[2]
    U22                                                               r  leds_8bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.157ns  (logic 3.987ns (43.543%)  route 5.169ns (56.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.652    -0.960    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y88         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           5.169     4.666    lopt_5
    W22                  OBUF (Prop_obuf_I_O)         3.531     8.197 r  leds_8bits_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.197    leds_8bits_tri_o[5]
    W22                                                               r  leds_8bits_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.134ns  (logic 4.166ns (45.605%)  route 4.969ns (54.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.651    -0.961    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y87         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.483 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           4.969     4.486    lopt_1
    T21                  OBUF (Prop_obuf_I_O)         3.688     8.174 r  leds_8bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.174    leds_8bits_tri_o[1]
    T21                                                               r  leds_8bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.007ns  (logic 4.040ns (44.858%)  route 4.967ns (55.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.648    -0.964    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y84         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.446 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.967     4.521    lopt
    T22                  OBUF (Prop_obuf_I_O)         3.522     8.043 r  leds_8bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.043    leds_8bits_tri_o[0]
    T22                                                               r  leds_8bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.958ns  (logic 3.993ns (44.572%)  route 4.965ns (55.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.652    -0.960    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y88         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.965     4.462    lopt_4
    V22                  OBUF (Prop_obuf_I_O)         3.537     7.999 r  leds_8bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.999    leds_8bits_tri_o[4]
    V22                                                               r  leds_8bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.840ns  (logic 4.030ns (45.594%)  route 4.809ns (54.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.651    -0.961    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y87         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.809     4.367    lopt_6
    U19                  OBUF (Prop_obuf_I_O)         3.512     7.879 r  leds_8bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.879    leds_8bits_tri_o[6]
    U19                                                               r  leds_8bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.678ns  (logic 4.185ns (48.222%)  route 4.493ns (51.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.651    -0.961    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y87         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.478    -0.483 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.493     4.011    lopt_3
    U21                  OBUF (Prop_obuf_I_O)         3.707     7.718 r  leds_8bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.718    leds_8bits_tri_o[3]
    U21                                                               r  leds_8bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_in_1_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 4.044ns (47.478%)  route 4.474ns (52.522%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.690    -0.922    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDSE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.456    -0.466 f  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/Q
                         net (fo=4, routed)           4.474     4.008    gpio_in_1_tri_iobuf_0/T
    AA8                  OBUFT (TriStatE_obuft_T_O)
                                                      3.588     7.596 r  gpio_in_1_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     7.596    gpio_in_1_tri_io[0]
    AA8                                                               r  gpio_in_1_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_in_16_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.175ns  (logic 4.109ns (50.268%)  route 4.066ns (49.732%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         1.686    -0.926    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y80         FDSE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDSE (Prop_fdse_C_Q)         0.456    -0.470 f  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           4.066     3.596    gpio_in_16_tri_iobuf_3/T
    V8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.653     7.249 r  gpio_in_16_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     7.249    gpio_in_16_tri_io[3]
    V8                                                                r  gpio_in_16_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_in_16_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 0.965ns (36.843%)  route 1.654ns (63.157%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.567    -0.612    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y80         FDSE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.471 r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.654     1.184    gpio_in_16_tri_iobuf_1/T
    W10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.008 r  gpio_in_16_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     2.008    gpio_in_16_tri_io[1]
    W10                                                               r  gpio_in_16_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_in_16_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 0.965ns (36.546%)  route 1.675ns (63.454%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.567    -0.612    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y80         FDSE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.471 r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           1.675     1.205    gpio_in_16_tri_iobuf_2/T
    V9                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.029 r  gpio_in_16_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     2.029    gpio_in_16_tri_io[2]
    V9                                                                r  gpio_in_16_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_in_16_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 0.965ns (36.283%)  route 1.695ns (63.717%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.567    -0.612    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y80         FDSE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.471 r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           1.695     1.224    gpio_in_16_tri_iobuf_0/T
    V12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.048 r  gpio_in_16_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     2.048    gpio_in_16_tri_io[0]
    V12                                                               r  gpio_in_16_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_in_16_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 0.965ns (36.093%)  route 1.709ns (63.907%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.567    -0.612    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y80         FDSE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.471 r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           1.709     1.238    gpio_in_16_tri_iobuf_3/T
    V8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.062 r  gpio_in_16_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     2.062    gpio_in_16_tri_io[3]
    V8                                                                r  gpio_in_16_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_in_1_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.414ns (51.291%)  route 1.343ns (48.709%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.570    -0.609    cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y80         FDRE                                         r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  cgra_test_design_i/AXI_GPIO_CGRA/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.343     0.875    gpio_in_1_tri_iobuf_0/I
    AA8                  OBUFT (Prop_obuft_I_O)       1.273     2.149 r  gpio_in_1_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     2.149    gpio_in_1_tri_io[0]
    AA8                                                               r  gpio_in_1_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.058ns  (logic 1.433ns (46.849%)  route 1.625ns (53.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.557    -0.622    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y87         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.625     1.152    lopt_3
    U21                  OBUF (Prop_obuf_I_O)         1.285     2.437 r  leds_8bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.437    leds_8bits_tri_o[3]
    U21                                                               r  leds_8bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.227ns  (logic 1.377ns (42.688%)  route 1.849ns (57.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.557    -0.622    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y87         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.849     1.392    lopt_6
    U19                  OBUF (Prop_obuf_I_O)         1.213     2.605 r  leds_8bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.605    leds_8bits_tri_o[6]
    U19                                                               r  leds_8bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.277ns  (logic 1.379ns (42.071%)  route 1.898ns (57.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.558    -0.621    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y88         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.898     1.419    lopt_4
    V22                  OBUF (Prop_obuf_I_O)         1.238     2.656 r  leds_8bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.656    leds_8bits_tri_o[4]
    V22                                                               r  leds_8bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.319ns  (logic 1.387ns (41.799%)  route 1.932ns (58.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.556    -0.623    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y84         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.932     1.473    lopt
    T22                  OBUF (Prop_obuf_I_O)         1.223     2.696 r  leds_8bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.696    leds_8bits_tri_o[0]
    T22                                                               r  leds_8bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by internal_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_8bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.416ns (42.206%)  route 1.939ns (57.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internal_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/internal_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=903, routed)         0.557    -0.622    cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y87         FDRE                                         r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  cgra_test_design_i/AXI_GPIO_LED/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.939     1.465    lopt_1
    T21                  OBUF (Prop_obuf_I_O)         1.268     2.733 r  leds_8bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.733    leds_8bits_tri_o[1]
    T21                                                               r  leds_8bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  io_clk_cgra_test_design_clk_wiz_0_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'io_clk_cgra_test_design_clk_wiz_0_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.676ns  (logic 3.696ns (42.594%)  route 4.981ns (57.406%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    Y9                                                0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    52.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    45.432 f  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    47.287    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    47.388 f  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          3.126    50.514    io_clk_OBUF
    Y10                  OBUF (Prop_obuf_I_O)         3.595    54.109 f  io_clk_OBUF_inst/O
                         net (fo=0)                   0.000    54.109    io_clk
    Y10                                                               f  io_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gpio_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.641ns  (logic 4.528ns (59.266%)  route 3.112ns (40.734%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/state_reg/clk
    SLICE_X3Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.419    -0.358 f  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/Q
                         net (fo=8, routed)           0.850     0.492    cgra_test_design_i/cgra_loader_0/inst/state_reg/state[1]
    SLICE_X3Y44          LUT2 (Prop_lut2_I1_O)        0.324     0.816 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/gpio_out_1_INST_0/O
                         net (fo=1, routed)           2.262     3.079    gpio_out_1_OBUF
    AA9                  OBUF (Prop_obuf_I_O)         3.785     6.864 r  gpio_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     6.864    gpio_out_1
    AA9                                                               r  gpio_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gpio_out_16[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.508ns (62.798%)  route 2.670ns (37.202%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[3]/Q
                         net (fo=3, routed)           1.005     0.746    cgra_test_design_i/cgra_loader_0/inst/state_reg/count[3]
    SLICE_X3Y45          LUT3 (Prop_lut3_I2_O)        0.150     0.896 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/gpio_out_16[3]_INST_0/O
                         net (fo=1, routed)           1.665     2.562    gpio_out_16_OBUF[3]
    W8                   OBUF (Prop_obuf_I_O)         3.840     6.401 r  gpio_out_16_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.401    gpio_out_16[3]
    W8                                                                r  gpio_out_16[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gpio_out_16[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.118ns  (logic 4.605ns (64.691%)  route 2.513ns (35.309%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/state_reg/clk
    SLICE_X3Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/Q
                         net (fo=8, routed)           0.848     0.490    cgra_test_design_i/cgra_loader_0/inst/state_reg/state[1]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.324     0.814 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/gpio_out_16[1]_INST_0/O
                         net (fo=1, routed)           1.665     2.480    gpio_out_16_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         3.862     6.342 r  gpio_out_16_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.342    gpio_out_16[1]
    W11                                                               r  gpio_out_16[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gpio_out_16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.008ns  (logic 4.441ns (63.373%)  route 2.567ns (36.627%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/state_reg/clk
    SLICE_X3Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/Q
                         net (fo=8, routed)           0.848     0.490    cgra_test_design_i/cgra_loader_0/inst/state_reg/state[1]
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.296     0.786 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/gpio_out_16[0]_INST_0/O
                         net (fo=1, routed)           1.719     2.505    gpio_out_16_OBUF[0]
    W12                  OBUF (Prop_obuf_I_O)         3.726     6.232 r  gpio_out_16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.232    gpio_out_16[0]
    W12                                                               r  gpio_out_16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gpio_out_16[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.810ns  (logic 4.269ns (62.685%)  route 2.541ns (37.315%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.835    -0.777    cgra_test_design_i/cgra_loader_0/inst/state_reg/clk
    SLICE_X3Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.419    -0.358 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/Q
                         net (fo=8, routed)           0.699     0.341    cgra_test_design_i/cgra_loader_0/inst/state_reg/state[1]
    SLICE_X3Y45          LUT3 (Prop_lut3_I1_O)        0.296     0.637 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/gpio_out_16[2]_INST_0/O
                         net (fo=1, routed)           1.842     2.479    gpio_out_16_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         3.554     6.033 r  gpio_out_16_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.033    gpio_out_16[2]
    V10                                                               r  gpio_out_16[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'io_clk_cgra_test_design_clk_wiz_0_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.321ns (50.664%)  route 1.286ns (49.336%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.768    -0.410    io_clk_OBUF
    Y10                  OBUF (Prop_obuf_I_O)         1.295     0.885 r  io_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.885    io_clk
    Y10                                                               r  io_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gpio_out_16[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.463ns (72.555%)  route 0.553ns (27.445%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/Q
                         net (fo=3, routed)           0.159    -0.232    cgra_test_design_i/cgra_loader_0/inst/state_reg/count[2]
    SLICE_X3Y45          LUT3 (Prop_lut3_I2_O)        0.045    -0.187 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/gpio_out_16[2]_INST_0/O
                         net (fo=1, routed)           0.394     0.207    gpio_out_16_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         1.254     1.461 r  gpio_out_16_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.461    gpio_out_16[2]
    V10                                                               r  gpio_out_16[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gpio_out_16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.634ns (78.403%)  route 0.450ns (21.597%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/Q
                         net (fo=3, routed)           0.104    -0.287    cgra_test_design_i/cgra_loader_0/inst/state_reg/count[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/gpio_out_16[0]_INST_0/O
                         net (fo=1, routed)           0.346     0.104    gpio_out_16_OBUF[0]
    W12                  OBUF (Prop_obuf_I_O)         1.425     1.529 r  gpio_out_16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.529    gpio_out_16[0]
    W12                                                               r  gpio_out_16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gpio_out_16[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.631ns (76.994%)  route 0.487ns (23.006%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/Q
                         net (fo=3, routed)           0.157    -0.235    cgra_test_design_i/cgra_loader_0/inst/state_reg/count[1]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.046    -0.189 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/gpio_out_16[1]_INST_0/O
                         net (fo=1, routed)           0.330     0.142    gpio_out_16_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         1.421     1.563 r  gpio_out_16_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.563    gpio_out_16[1]
    W11                                                               r  gpio_out_16[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gpio_out_16[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.584ns (73.449%)  route 0.573ns (26.551%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/state_reg/clk
    SLICE_X3Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.415 f  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[0]/Q
                         net (fo=8, routed)           0.242    -0.172    cgra_test_design_i/cgra_loader_0/inst/state_reg/state[0]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.044    -0.128 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/gpio_out_16[3]_INST_0/O
                         net (fo=1, routed)           0.330     0.202    gpio_out_16_OBUF[3]
    W8                   OBUF (Prop_obuf_I_O)         1.399     1.601 r  gpio_out_16_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.601    gpio_out_16[3]
    W8                                                                r  gpio_out_16[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gpio_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.529ns (63.447%)  route 0.881ns (36.553%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.623    -0.556    cgra_test_design_i/cgra_loader_0/inst/state_reg/clk
    SLICE_X3Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[0]/Q
                         net (fo=8, routed)           0.304    -0.110    cgra_test_design_i/cgra_loader_0/inst/state_reg/state[0]
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.043    -0.067 r  cgra_test_design_i/cgra_loader_0/inst/state_reg/gpio_out_1_INST_0/O
                         net (fo=1, routed)           0.576     0.509    gpio_out_1_OBUF
    AA9                  OBUF (Prop_obuf_I_O)         1.345     1.854 r  gpio_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.854    gpio_out_1
    AA9                                                               r  gpio_out_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  io_clk_cgra_test_design_clk_wiz_0_0

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.620ns  (logic 1.082ns (14.196%)  route 6.539ns (85.804%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           5.792     6.749    cgra_test_design_i/cgra_loader_0/inst/counter/btn_r
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.873 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.747     7.620    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    -1.417    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[10]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.620ns  (logic 1.082ns (14.196%)  route 6.539ns (85.804%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           5.792     6.749    cgra_test_design_i/cgra_loader_0/inst/counter/btn_r
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.873 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.747     7.620    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    -1.417    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[11]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.620ns  (logic 1.082ns (14.196%)  route 6.539ns (85.804%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           5.792     6.749    cgra_test_design_i/cgra_loader_0/inst/counter/btn_r
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.873 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.747     7.620    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    -1.417    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[8]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.620ns  (logic 1.082ns (14.196%)  route 6.539ns (85.804%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           5.792     6.749    cgra_test_design_i/cgra_loader_0/inst/counter/btn_r
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.873 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.747     7.620    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    -1.417    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[9]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.463ns  (logic 1.082ns (14.496%)  route 6.381ns (85.504%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           5.792     6.749    cgra_test_design_i/cgra_loader_0/inst/counter/btn_r
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.873 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.589     7.463    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    -1.417    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[0]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.463ns  (logic 1.082ns (14.496%)  route 6.381ns (85.504%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           5.792     6.749    cgra_test_design_i/cgra_loader_0/inst/counter/btn_r
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.873 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.589     7.463    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    -1.417    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[1]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.463ns  (logic 1.082ns (14.496%)  route 6.381ns (85.504%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           5.792     6.749    cgra_test_design_i/cgra_loader_0/inst/counter/btn_r
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.873 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.589     7.463    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    -1.417    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[2]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.463ns  (logic 1.082ns (14.496%)  route 6.381ns (85.504%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           5.792     6.749    cgra_test_design_i/cgra_loader_0/inst/counter/btn_r
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.873 r  cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1/O
                         net (fo=12, routed)          0.589     7.463    cgra_test_design_i/cgra_loader_0/inst/counter/q[0]_i_1__1_n_0
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.656    -1.417    cgra_test_design_i/cgra_loader_0/inst/counter/clk
    SLICE_X2Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/counter/q_reg[3]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.274ns  (logic 1.082ns (14.873%)  route 6.192ns (85.127%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           5.131     6.088    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/btn_r
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.124     6.212 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/q[0]_i_1__0/O
                         net (fo=20, routed)          1.061     7.274    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]_0
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.655    -1.418    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[16]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.274ns  (logic 1.082ns (14.873%)  route 6.192ns (85.127%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           5.131     6.088    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/btn_r
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.124     6.212 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/q[0]_i_1__0/O
                         net (fo=20, routed)          1.061     7.274    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]_0
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.655    -1.418    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y46          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_s
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/sync/ff1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.162ns (7.436%)  route 2.019ns (92.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn_s (IN)
                         net (fo=0)                   0.000     0.000    btn_s
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_s_IBUF_inst/O
                         net (fo=1, routed)           2.019     2.181    cgra_test_design_i/cgra_loader_0/inst/start_btn/sync/ff1/btn_s
    SLICE_X8Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/sync/ff1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.822    cgra_test_design_i/cgra_loader_0/inst/start_btn/sync/ff1/clk
    SLICE_X8Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/sync/ff1/q_reg[0]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.328ns  (logic 0.187ns (8.020%)  route 2.142ns (91.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           2.142     2.328    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/btn_r
    SLICE_X9Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.863    -0.822    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/clk
    SLICE_X9Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/q_reg[1]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.522ns  (logic 0.187ns (7.404%)  route 2.335ns (92.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           2.335     2.522    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/btn_r
    SLICE_X6Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.892    -0.793    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/clk
    SLICE_X6Y44          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/q_reg[0]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/one_pulse/last_value_storage/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.788ns  (logic 0.187ns (6.698%)  route 2.601ns (93.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           2.601     2.788    cgra_test_design_i/cgra_loader_0/inst/start_btn/one_pulse/last_value_storage/btn_r
    SLICE_X3Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/one_pulse/last_value_storage/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.893    -0.792    cgra_test_design_i/cgra_loader_0/inst/start_btn/one_pulse/last_value_storage/clk
    SLICE_X3Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/one_pulse/last_value_storage/q_reg[0]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.788ns  (logic 0.187ns (6.698%)  route 2.601ns (93.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           2.601     2.788    cgra_test_design_i/cgra_loader_0/inst/state_reg/btn_r
    SLICE_X3Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.893    -0.792    cgra_test_design_i/cgra_loader_0/inst/state_reg/clk
    SLICE_X3Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[0]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.788ns  (logic 0.187ns (6.698%)  route 2.601ns (93.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           2.601     2.788    cgra_test_design_i/cgra_loader_0/inst/state_reg/btn_r
    SLICE_X3Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.893    -0.792    cgra_test_design_i/cgra_loader_0/inst/state_reg/clk
    SLICE_X3Y45          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/state_reg/q_reg[1]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.823ns  (logic 0.232ns (8.209%)  route 2.591ns (91.791%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           2.365     2.551    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/btn_r
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.045     2.596 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/q[0]_i_1__0/O
                         net (fo=20, routed)          0.226     2.823    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]_0
    SLICE_X7Y43          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.892    -0.793    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y43          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[4]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.823ns  (logic 0.232ns (8.209%)  route 2.591ns (91.791%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           2.365     2.551    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/btn_r
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.045     2.596 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/q[0]_i_1__0/O
                         net (fo=20, routed)          0.226     2.823    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]_0
    SLICE_X7Y43          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.892    -0.793    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y43          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[5]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.823ns  (logic 0.232ns (8.209%)  route 2.591ns (91.791%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           2.365     2.551    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/btn_r
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.045     2.596 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/q[0]_i_1__0/O
                         net (fo=20, routed)          0.226     2.823    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]_0
    SLICE_X7Y43          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.892    -0.793    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y43          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[6]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_cgra_test_design_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.823ns  (logic 0.232ns (8.209%)  route 2.591ns (91.791%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btn_r_IBUF_inst/O
                         net (fo=8, routed)           2.365     2.551    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/btn_r
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.045     2.596 r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/state/q[0]_i_1__0/O
                         net (fo=20, routed)          0.226     2.823    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[19]_0
    SLICE_X7Y43          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_clk_cgra_test_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    cgra_test_design_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cgra_test_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cgra_test_design_i/clk_wiz_0/inst/clk_in1_cgra_test_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cgra_test_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cgra_test_design_i/clk_wiz_0/inst/io_clk_cgra_test_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cgra_test_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.892    -0.793    cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/clk
    SLICE_X7Y43          FDRE                                         r  cgra_test_design_i/cgra_loader_0/inst/start_btn/debounce/counter/q_reg[7]/C





