5 12 101 15 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd case1.vcd -o case1.cdd -v case1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" case1.v 1 31 1
2 1 6 110015 b 1 100c 0 0 1 1 clock
2 2 6 90015 11 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 8 40007 1 0 21004 0 0 1 16 0 0
2 4 7 80008 7 1 100e 0 0 1 1 a
2 5 8 0 5 2d 114e 3 4 1 18 0 1 1 1 0 0
2 6 9 40007 1 0 21008 0 0 1 16 1 0
2 7 9 0 2 2d 120a 6 4 1 18 0 1 0 1 0 0
2 8 9 110014 1 0 21004 0 0 1 16 0 0
2 9 9 c000c 0 1 1410 0 0 1 1 b
2 10 9 c0014 2 38 16 8 9
2 11 8 110014 1 0 21008 0 0 1 16 1 0
2 12 8 c000c 0 1 1410 0 0 1 1 b
2 13 8 c0014 3 38 a 11 12
2 14 21 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 1 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 a 2 4 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 3 4 70007 1 0 0 0 1 17 0 1 0 1 1 0
4 10 6 2 2
4 7 4 10 2
4 13 6 2 2
4 5 0 13 7
4 2 1 5 0
4 14 1 0 0
3 1 main.$u0 "main.$u0" case1.v 0 19 1
3 1 main.$u1 "main.$u1" case1.v 0 29 1
2 15 22 50008 1 0 21004 0 0 1 16 0 0
2 16 22 10001 0 1 1410 0 0 1 1 a
2 17 22 10008 1 37 16 15 16
2 18 23 20003 1 0 1008 0 0 32 48 16 0
2 19 23 10003 2 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 24 50008 1 0 21008 0 0 1 16 1 0
2 21 24 10001 0 1 1410 0 0 1 1 a
2 22 24 10008 1 37 1a 20 21
2 23 25 20003 1 0 1008 0 0 32 48 16 0
2 24 25 10003 2 2c 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 26 50008 1 0 21004 0 0 1 16 0 0
2 26 26 10001 0 1 1410 0 0 1 1 a
2 27 26 10008 1 37 16 25 26
2 28 27 20002 1 0 1008 0 0 32 48 7 0
2 29 27 10002 2 2c 900a 28 0 32 18 0 ffffffff 0 0 0 0
2 30 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 30 0 0 0
4 29 0 30 0
4 27 0 29 29
4 24 0 27 0
4 22 0 24 24
4 19 0 22 0
4 17 11 19 19
