# ðŸ§ª Pre-Synthesis Simulation â€“ VSDBabySoC

## ðŸ“– Overview

- This stage verifies the RTL design functionality before synthesis.
We use Icarus Verilog (iverilog) for simulation and GTKWave for waveform.

- The design under test is VSDBabySoC, which integrates:
1. RISC-V core (rvmyth.v)
2. DAC (avsddac.v)
3. PLL (avsdpll.v)
4. Top-level SoC (vsdbabysoc.v)



## ðŸ› ï¸ Tools Required

- Icarus Verilog (iverilog) â†’ compile RTL
- vvp â†’ run simulation
- GTKWave â†’ view waveforms

Install them:

```
code:

/VSD_Soc_TapeOut_Program/week2/VSDBabySoC$ sudo apt install iverilog gtkwave -y
```


## ðŸ“‚ Directory Structure

```
VSDBabySoC/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ include/                # Header files (.vh)
â”‚   â”‚   â”œâ”€â”€ sandpiper.vh
â”‚   â”‚   â”œâ”€â”€ sandpiper_gen.vh
â”‚   â”‚   â”œâ”€â”€ sp_default.vh
â”‚   â”‚   â””â”€â”€ sp_verilog.vh
â”‚   â”œâ”€â”€ module/                 # RTL design files (.v)
â”‚   â”‚   â”œâ”€â”€ rvmyth.v
â”‚   â”‚   â”œâ”€â”€ avsddac.v
â”‚   â”‚   â”œâ”€â”€ avsdpll.v
â”‚   â”‚   â”œâ”€â”€ vsdbabysoc.v
â”‚   â”‚   â””â”€â”€ testbench.v
â”œâ”€â”€ output/
â”‚   â””â”€â”€ pre_synth_sim/          # Simulation outputs
â””â”€â”€ README.md                   # Documentation

```



## â–¶ï¸ Steps to Run Pre-Synthesis Simulation

1. Compile the RTL with Icarus Verilog
```
code:

/VSD_Soc_TapeOut_Program/week2/VSDBabySoC$ iverilog -o output/pre_synth_sim/pre_synth_sim.out -DPRE_SYNTH_SIM -I src/>
```


2. Run the Simulation
```
code:

/VSD_Soc_TapeOut_Program/week2/VSDBabySoC$ ./pre_synth_sim.out 
```



3. View the Waveforms in GTKWave
```
code:

/VSD_Soc_TapeOut_Program/week2/VSDBabySoC$ gtkwave pre_synth_sim.vcd
```

![GTKWave Waveform](Screenshots/pre_synth_wf.png)



## ðŸ“Š Expected Outcome

-  âœ… Functional verification of vsdbabysoc design.
-  âœ… dump.vcd generated successfully.
-  âœ… Waveforms showing RISC-V core signals, DAC, and PLL connections.

