<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4948' type='4933'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='12613'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='27088'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='144'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='266556' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='266556' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='266595' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='266595' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1797'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5789' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='7763' c='_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi'/>
