Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 19 12:59:56 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_re_timing_summary_routed.rpt -pb stopwatch_re_timing_summary_routed.pb -rpx stopwatch_re_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_re
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CNTL/U_CLK_Div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_b_clear/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_b_runtstop/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.125        0.000                      0                  145        0.139        0.000                      0                  145        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.303        0.000                      0                  110        0.139        0.000                      0                  110        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.125        0.000                      0                   35        0.718        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 U_b_runtstop/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_b_runtstop/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.949ns (52.112%)  route 1.791ns (47.888%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.566     5.087    U_b_runtstop/CLK
    SLICE_X56Y14         FDCE                                         r  U_b_runtstop/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  U_b_runtstop/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.957     6.563    U_b_runtstop/r_counter_reg_n_0_[1]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.219 r  U_b_runtstop/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.219    U_b_runtstop/r_counter0_carry_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  U_b_runtstop/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.333    U_b_runtstop/r_counter0_carry__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  U_b_runtstop/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.447    U_b_runtstop/r_counter0_carry__1_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.669 r  U_b_runtstop/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.834     8.502    U_b_runtstop/r_counter0_carry__2_n_7
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.325     8.827 r  U_b_runtstop/r_counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.827    U_b_runtstop/r_counter[13]
    SLICE_X54Y15         FDCE                                         r  U_b_runtstop/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    U_b_runtstop/CLK
    SLICE_X54Y15         FDCE                                         r  U_b_runtstop/r_counter_reg[13]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y15         FDCE (Setup_fdce_C_D)        0.118    15.130    U_b_runtstop/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 U_b_runtstop/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_b_runtstop/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 1.925ns (52.192%)  route 1.763ns (47.808%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.566     5.087    U_b_runtstop/CLK
    SLICE_X56Y14         FDCE                                         r  U_b_runtstop/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  U_b_runtstop/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.957     6.563    U_b_runtstop/r_counter_reg_n_0_[1]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.219 r  U_b_runtstop/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.219    U_b_runtstop/r_counter0_carry_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  U_b_runtstop/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.333    U_b_runtstop/r_counter0_carry__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.667 r  U_b_runtstop/r_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.806     8.473    U_b_runtstop/r_counter0_carry__1_n_6
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.303     8.776 r  U_b_runtstop/r_counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     8.776    U_b_runtstop/r_counter[10]
    SLICE_X54Y15         FDCE                                         r  U_b_runtstop/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    U_b_runtstop/CLK
    SLICE_X54Y15         FDCE                                         r  U_b_runtstop/r_counter_reg[10]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y15         FDCE (Setup_fdce_C_D)        0.077    15.089    U_b_runtstop/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.090ns (29.927%)  route 2.552ns (70.073%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X65Y18         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.442    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[12]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.741 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.263     7.004    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.128 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.650     7.779    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.903 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.764     8.666    U_FND_CNTL/U_CLK_Div/r_clk
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.790 r  U_FND_CNTL/U_CLK_Div/r_counter[13]_i_1__1/O
                         net (fo=1, routed)           0.000     8.790    U_FND_CNTL/U_CLK_Div/r_counter[13]
    SLICE_X65Y19         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X65Y19         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.029    15.117    U_FND_CNTL/U_CLK_Div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.090ns (29.943%)  route 2.550ns (70.057%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X65Y18         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.442    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[12]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.741 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.263     7.004    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.128 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.650     7.779    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.903 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.762     8.664    U_FND_CNTL/U_CLK_Div/r_clk
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.788 r  U_FND_CNTL/U_CLK_Div/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.788    U_FND_CNTL/U_CLK_Div/r_counter[14]
    SLICE_X65Y19         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X65Y19         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.031    15.119    U_FND_CNTL/U_CLK_Div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.966ns (27.310%)  route 2.571ns (72.690%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X65Y18         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 f  U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.442    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[12]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.741 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.263     7.004    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.128 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.650     7.779    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.783     8.685    U_FND_CNTL/U_CLK_Div/r_clk
    SLICE_X64Y19         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X64Y19         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_clk_reg/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDCE (Setup_fdce_C_D)       -0.058    15.030    U_FND_CNTL/U_CLK_Div/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.116ns (30.424%)  route 2.552ns (69.576%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X65Y18         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.442    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[12]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.741 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.263     7.004    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.128 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.650     7.779    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.903 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.764     8.666    U_FND_CNTL/U_CLK_Div/r_clk
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.150     8.816 r  U_FND_CNTL/U_CLK_Div/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.816    U_FND_CNTL/U_CLK_Div/r_counter[15]
    SLICE_X65Y19         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X65Y19         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.075    15.163    U_FND_CNTL/U_CLK_Div/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.116ns (30.440%)  route 2.550ns (69.560%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X65Y18         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.442    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[12]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.299     6.741 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.263     7.004    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.128 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.650     7.779    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_4_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.903 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.762     8.664    U_FND_CNTL/U_CLK_Div/r_clk
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.150     8.814 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.814    U_FND_CNTL/U_CLK_Div/r_counter[16]
    SLICE_X65Y19         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X65Y19         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.075    15.163    U_FND_CNTL/U_CLK_Div/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 U_b_clear/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_b_clear/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 1.837ns (50.844%)  route 1.776ns (49.156%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.630     5.151    U_b_clear/CLK
    SLICE_X60Y15         FDCE                                         r  U_b_clear/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_b_clear/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.480    U_b_clear/r_counter[1]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.136 r  U_b_clear/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.136    U_b_clear/r_counter0_carry_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  U_b_clear/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.250    U_b_clear/r_counter0_carry__0_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.472 r  U_b_clear/r_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.966     8.437    U_b_clear/data0[9]
    SLICE_X62Y15         LUT2 (Prop_lut2_I1_O)        0.327     8.764 r  U_b_clear/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.764    U_b_clear/r_counter_1[9]
    SLICE_X62Y15         FDCE                                         r  U_b_clear/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.513    14.854    U_b_clear/CLK
    SLICE_X62Y15         FDCE                                         r  U_b_clear/r_counter_reg[9]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.075    15.154    U_b_clear/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 U_b_clear/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_b_clear/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.949ns (54.243%)  route 1.644ns (45.757%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.630     5.151    U_b_clear/CLK
    SLICE_X60Y15         FDCE                                         r  U_b_clear/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_b_clear/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.480    U_b_clear/r_counter[1]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.136 r  U_b_clear/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.136    U_b_clear/r_counter0_carry_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  U_b_clear/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.250    U_b_clear/r_counter0_carry__0_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  U_b_clear/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.364    U_b_clear/r_counter0_carry__1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.586 r  U_b_clear/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.834     8.419    U_b_clear/data0[13]
    SLICE_X60Y16         LUT2 (Prop_lut2_I1_O)        0.325     8.744 r  U_b_clear/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.744    U_b_clear/r_counter_1[13]
    SLICE_X60Y16         FDCE                                         r  U_b_clear/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511    14.852    U_b_clear/CLK
    SLICE_X60Y16         FDCE                                         r  U_b_clear/r_counter_reg[13]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y16         FDCE (Setup_fdce_C_D)        0.118    15.209    U_b_clear/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 U_b_clear/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_b_clear/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.925ns (54.344%)  route 1.617ns (45.656%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.630     5.151    U_b_clear/CLK
    SLICE_X60Y15         FDCE                                         r  U_b_clear/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_b_clear/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.810     6.480    U_b_clear/r_counter[1]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.136 r  U_b_clear/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.136    U_b_clear/r_counter0_carry_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  U_b_clear/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.250    U_b_clear/r_counter0_carry__0_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.584 r  U_b_clear/r_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.807     8.391    U_b_clear/data0[10]
    SLICE_X60Y16         LUT2 (Prop_lut2_I1_O)        0.303     8.694 r  U_b_clear/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.694    U_b_clear/r_counter_1[10]
    SLICE_X60Y16         FDCE                                         r  U_b_clear/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511    14.852    U_b_clear/CLK
    SLICE_X60Y16         FDCE                                         r  U_b_clear/r_counter_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y16         FDCE (Setup_fdce_C_D)        0.077    15.168    U_b_clear/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  6.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.367ns (18.776%)  route 1.588ns (81.224%))
  Logic Levels:           0  
  Clock Path Skew:        1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     2.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100     2.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653     3.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.367     3.582 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.588     5.169    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/C
                         clock pessimism             -0.070     5.076    
    SLICE_X62Y20         FDCE (Hold_fdce_C_CE)       -0.045     5.031    U_Stopwatch_DP/U_MSEC/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.031    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.367ns (18.776%)  route 1.588ns (81.224%))
  Logic Levels:           0  
  Clock Path Skew:        1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     2.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100     2.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653     3.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.367     3.582 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.588     5.169    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/C
                         clock pessimism             -0.070     5.076    
    SLICE_X62Y20         FDCE (Hold_fdce_C_CE)       -0.045     5.031    U_Stopwatch_DP/U_MSEC/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.031    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.367ns (18.776%)  route 1.588ns (81.224%))
  Logic Levels:           0  
  Clock Path Skew:        1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     2.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100     2.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653     3.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.367     3.582 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.588     5.169    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/C
                         clock pessimism             -0.070     5.076    
    SLICE_X62Y20         FDCE (Hold_fdce_C_CE)       -0.045     5.031    U_Stopwatch_DP/U_MSEC/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.031    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.367ns (18.776%)  route 1.588ns (81.224%))
  Logic Levels:           0  
  Clock Path Skew:        1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     2.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100     2.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653     3.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.367     3.582 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.588     5.169    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/C
                         clock pessimism             -0.070     5.076    
    SLICE_X62Y20         FDCE (Hold_fdce_C_CE)       -0.045     5.031    U_Stopwatch_DP/U_MSEC/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.031    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.367ns (18.776%)  route 1.588ns (81.224%))
  Logic Levels:           0  
  Clock Path Skew:        1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     2.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100     2.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653     3.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.367     3.582 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           1.588     5.169    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]_0[0]
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/C
                         clock pessimism             -0.070     5.076    
    SLICE_X62Y20         FDCE (Hold_fdce_C_CE)       -0.045     5.031    U_Stopwatch_DP/U_MSEC/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.031    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.518     0.744    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.789 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.301     1.090    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X58Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141     1.231 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.065     1.296    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg_n_0_[6]
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.341 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_i_1/O
                         net (fo=1, routed)           0.000     1.341    U_Stopwatch_DP/U_Tick_100hz/o_tick_100
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.604     1.018    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.056     1.074 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.350     1.424    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                         clock pessimism             -0.321     1.103    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.091     1.194    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.652%)  route 0.102ns (35.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.518     0.744    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.789 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.301     1.090    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.231 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/Q
                         net (fo=6, routed)           0.102     1.333    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg_n_0_[3]
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.378 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.378    U_Stopwatch_DP/U_Tick_100hz/r_counter[5]
    SLICE_X58Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.604     1.018    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.056     1.074 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.350     1.424    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X58Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/C
                         clock pessimism             -0.321     1.103    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.092     1.195    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.428%)  route 0.103ns (35.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.518     0.744    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.789 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.301     1.090    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.231 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/Q
                         net (fo=6, routed)           0.103     1.334    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg_n_0_[3]
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.379 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.379    U_Stopwatch_DP/U_Tick_100hz/r_counter[2]
    SLICE_X58Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.604     1.018    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.056     1.074 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.350     1.424    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X58Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/C
                         clock pessimism             -0.321     1.103    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.091     1.194    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.091     1.690    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.099     1.789 r  U_Stopwatch_CU/FSM_onehot_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    U_Stopwatch_CU/FSM_onehot_c_state[0]_i_1_n_0
    SLICE_X58Y17         FDPE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.856     1.983    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDPE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X58Y17         FDPE (Hold_fdpe_C_D)         0.092     1.563    U_Stopwatch_CU/FSM_onehot_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_MIN/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MIN/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.584     1.467    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X60Y21         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.148     1.615 r  U_Stopwatch_DP/U_MIN/count_reg_reg[1]/Q
                         net (fo=10, routed)          0.101     1.716    U_Stopwatch_DP/U_MIN/w_min[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.098     1.814 r  U_Stopwatch_DP/U_MIN/count_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.814    U_Stopwatch_DP/U_MIN/count_next[5]
    SLICE_X60Y21         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.852     1.979    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X60Y21         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[5]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDCE (Hold_fdce_C_D)         0.121     1.588    U_Stopwatch_DP/U_MIN/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   U_FND_CNTL/U_CLK_Div/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   U_FND_CNTL/U_CLK_Div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   U_FND_CNTL/U_CLK_Div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y19   U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y19   U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y19   U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y19   U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y16   U_FND_CNTL/U_CLK_Div/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y18   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_Stopwatch_DP/U_MSEC/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   U_FND_CNTL/U_CLK_Div/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   U_FND_CNTL/U_CLK_Div/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   U_FND_CNTL/U_CLK_Div/r_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   U_FND_CNTL/U_CLK_Div/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   U_FND_CNTL/U_CLK_Div/r_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   U_FND_CNTL/U_CLK_Div/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   U_FND_CNTL/U_CLK_Div/r_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   U_FND_CNTL/U_CLK_Div/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   U_FND_CNTL/U_CLK_Div/r_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   U_FND_CNTL/U_CLK_Div/r_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.718ns (45.725%)  route 0.852ns (54.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 13.215 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.628     5.149    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.419     5.568 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.471     6.039    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.299     6.338 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.381     6.720    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X58Y18         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074    12.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100    12.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653    13.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X58Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/C
                         clock pessimism              0.070    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X58Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.845    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.718ns (45.725%)  route 0.852ns (54.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 13.215 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.628     5.149    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.419     5.568 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.471     6.039    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.299     6.338 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.381     6.720    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X58Y18         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074    12.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100    12.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653    13.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X58Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/C
                         clock pessimism              0.070    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X58Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.845    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.718ns (45.725%)  route 0.852ns (54.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 13.215 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.628     5.149    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.419     5.568 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.471     6.039    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.299     6.338 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.381     6.720    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X58Y18         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074    12.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100    12.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653    13.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X58Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/C
                         clock pessimism              0.070    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X58Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.845    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.718ns (45.725%)  route 0.852ns (54.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 13.215 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.628     5.149    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.419     5.568 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.471     6.039    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.299     6.338 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.381     6.720    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X58Y18         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074    12.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100    12.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653    13.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X58Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
                         clock pessimism              0.070    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X58Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.845    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.718ns (45.852%)  route 0.848ns (54.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 13.215 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.628     5.149    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.419     5.568 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.471     6.039    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.299     6.338 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.377     6.715    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X59Y18         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074    12.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100    12.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653    13.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                         clock pessimism              0.070    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X59Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.845    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.718ns (45.852%)  route 0.848ns (54.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 13.215 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.628     5.149    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.419     5.568 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.471     6.039    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.299     6.338 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.377     6.715    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X59Y18         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074    12.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100    12.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653    13.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism              0.070    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X59Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.845    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.718ns (45.852%)  route 0.848ns (54.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 13.215 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.628     5.149    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.419     5.568 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.471     6.039    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.299     6.338 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.377     6.715    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X59Y18         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074    12.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100    12.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653    13.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/C
                         clock pessimism              0.070    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X59Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.845    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.718ns (45.852%)  route 0.848ns (54.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 13.215 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.628     5.149    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.419     5.568 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.471     6.039    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.299     6.338 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.377     6.715    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X59Y18         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074    12.462    U_Stopwatch_CU/clk_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.100    12.562 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.653    13.215    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/C
                         clock pessimism              0.070    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X59Y18         FDCE (Recov_fdce_C_CLR)     -0.405    12.845    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.718ns (28.287%)  route 1.820ns (71.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.628     5.149    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.419     5.568 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.471     6.039    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.299     6.338 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          1.349     7.688    U_Stopwatch_DP/U_SEC/AR[0]
    SLICE_X61Y22         FDCE                                         f  U_Stopwatch_DP/U_SEC/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X61Y22         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.679    U_Stopwatch_DP/U_SEC/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.718ns (28.287%)  route 1.820ns (71.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.628     5.149    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.419     5.568 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.471     6.039    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.299     6.338 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          1.349     7.688    U_Stopwatch_DP/U_SEC/AR[0]
    SLICE_X61Y22         FDCE                                         f  U_Stopwatch_DP/U_SEC/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X61Y22         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.679    U_Stopwatch_DP/U_SEC/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  6.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.227ns (34.301%)  route 0.435ns (65.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.177     1.776    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.099     1.875 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.258     2.133    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X60Y20         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X60Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[0]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.415    U_Stopwatch_DP/U_MSEC/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.227ns (34.301%)  route 0.435ns (65.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.177     1.776    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.099     1.875 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.258     2.133    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X60Y20         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X60Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.415    U_Stopwatch_DP/U_MSEC/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.227ns (33.157%)  route 0.458ns (66.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.177     1.776    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.099     1.875 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.281     2.156    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X62Y19         FDCE                                         f  U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.856     1.983    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y19         FDCE                                         r  U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/C
                         clock pessimism             -0.478     1.505    
    SLICE_X62Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    U_Stopwatch_DP/U_MSEC/o_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.227ns (34.301%)  route 0.435ns (65.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.177     1.776    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.099     1.875 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.258     2.133    U_Stopwatch_DP/U_SEC/AR[0]
    SLICE_X61Y20         FDCE                                         f  U_Stopwatch_DP/U_SEC/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X61Y20         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[3]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    U_Stopwatch_DP/U_SEC/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.227ns (34.301%)  route 0.435ns (65.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.177     1.776    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.099     1.875 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.258     2.133    U_Stopwatch_DP/U_SEC/AR[0]
    SLICE_X61Y20         FDCE                                         f  U_Stopwatch_DP/U_SEC/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X61Y20         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[4]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    U_Stopwatch_DP/U_SEC/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MIN/o_tick_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.227ns (32.892%)  route 0.463ns (67.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.177     1.776    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.099     1.875 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.286     2.161    U_Stopwatch_DP/U_MIN/AR[0]
    SLICE_X59Y21         FDCE                                         f  U_Stopwatch_DP/U_MIN/o_tick_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.852     1.979    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X59Y21         FDCE                                         r  U_Stopwatch_DP/U_MIN/o_tick_reg_reg/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    U_Stopwatch_DP/U_MIN/o_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.227ns (30.758%)  route 0.511ns (69.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.177     1.776    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.099     1.875 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.334     2.209    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X62Y20         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    U_Stopwatch_DP/U_MSEC/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.227ns (30.758%)  route 0.511ns (69.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.177     1.776    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.099     1.875 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.334     2.209    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X62Y20         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    U_Stopwatch_DP/U_MSEC/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.227ns (30.758%)  route 0.511ns (69.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.177     1.776    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.099     1.875 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.334     2.209    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X62Y20         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    U_Stopwatch_DP/U_MSEC/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.227ns (30.758%)  route 0.511ns (69.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    U_Stopwatch_CU/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.177     1.776    U_Stopwatch_CU/w_clear
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.099     1.875 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.334     2.209    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X62Y20         FDCE                                         f  U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.982    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X62Y20         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    U_Stopwatch_DP/U_MSEC/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.797    





