
all : clean comp run 

clean:
	\rm -rf simv* csrc *.key
comp:
	vcs wait_order_example.v -sverilog
run:
	simv


