{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603054055102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603054055102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 17:47:35 2020 " "Processing started: Sun Oct 18 17:47:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603054055102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054055102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_clock -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_clock -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054055102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603054055446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603054055446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_generico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_generico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop_generico-comportamento " "Found design unit 1: flip_flop_generico-comportamento" {  } { { "flip_flop_generico.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/flip_flop_generico.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061964 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_generico " "Found entity 1: flip_flop_generico" {  } { { "flip_flop_generico.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/flip_flop_generico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_generico_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_generico_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_generico_interface-interface " "Found design unit 1: divisor_generico_interface-interface" {  } { { "divisor_generico_interface.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/divisor_generico_interface.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061965 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_generico_interface " "Found entity 1: divisor_generico_interface" {  } { { "divisor_generico_interface.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/divisor_generico_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_generico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_generico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_generico-div_inteiro " "Found design unit 1: divisor_generico-div_inteiro" {  } { { "divisor_generico.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/divisor_generico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061966 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_generico " "Found entity 1: divisor_generico" {  } { { "divisor_generico.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/divisor_generico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_hex-comportamento " "Found design unit 1: interface_hex-comportamento" {  } { { "interface_hex.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_hex.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061968 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_hex " "Found entity 1: interface_hex" {  } { { "interface_hex.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_hex_7_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_hex_7_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversor_hex_7_segmentos.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/conversor_hex_7_segmentos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061969 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversor_hex_7_segmentos.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/conversor_hex_7_segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_buttons-comportamento " "Found design unit 1: interface_buttons-comportamento" {  } { { "interface_buttons.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_buttons.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061971 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_buttons " "Found entity 1: interface_buttons" {  } { { "interface_buttons.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_switches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_switches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_switches-comportamento " "Found design unit 1: interface_switches-comportamento" {  } { { "interface_switches.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_switches.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061972 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_switches " "Found entity 1: interface_switches" {  } { { "interface_switches.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_switches.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ram-rtl " "Found design unit 1: memoria_ram-rtl" {  } { { "memoria_ram.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/memoria_ram.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061974 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ram " "Found entity 1: memoria_ram" {  } { { "memoria_ram.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/memoria_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_enderecos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador_enderecos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador_enderecos-comportamento " "Found design unit 1: decodificador_enderecos-comportamento" {  } { { "decodificador_enderecos.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/decodificador_enderecos.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061975 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador_enderecos " "Found entity 1: decodificador_enderecos" {  } { { "decodificador_enderecos.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/decodificador_enderecos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ula.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/ula.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061976 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-comportamento " "Found design unit 1: banco_registradores-comportamento" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/banco_registradores.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061978 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/banco_registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_generico_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_generico_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_generico_2x1-comportamento " "Found design unit 1: mux_generico_2x1-comportamento" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061979 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_generico_2x1 " "Found entity 1: mux_generico_2x1" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_constante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma_constante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_constante-comportamento " "Found design unit 1: soma_constante-comportamento" {  } { { "soma_constante.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/soma_constante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061980 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_constante " "Found entity 1: soma_constante" {  } { { "soma_constante.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/soma_constante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_generico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_generico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_generico-comportamento " "Found design unit 1: registrador_generico-comportamento" {  } { { "registrador_generico.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/registrador_generico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061981 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_generico " "Found entity 1: registrador_generico" {  } { { "registrador_generico.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/registrador_generico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_rom-assincrona " "Found design unit 1: memoria_rom-assincrona" {  } { { "memoria_rom.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/memoria_rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061982 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_rom " "Found entity 1: memoria_rom" {  } { { "memoria_rom.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/memoria_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados-main " "Found design unit 1: fluxo_dados-main" {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061983 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-main " "Found design unit 1: main-main" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061985 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-main " "Found design unit 1: unidade_controle-main" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/unidade_controle.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061986 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/unidade_controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-main " "Found design unit 1: processador-main" {  } { { "processador.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/processador.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061987 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/edgeDetector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061989 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061989 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603054061989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054061989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603054062027 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR main.vhd(18) " "VHDL Signal Declaration warning at main.vhd(18): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603054062027 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "main.vhd" "processador" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062041 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saidaAcumulador processador.vhd(20) " "VHDL Signal Declaration warning at processador.vhd(20): used implicit default value for signal \"saidaAcumulador\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/processador.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603054062041 "|main|processador:processador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "programCounter processador.vhd(21) " "VHDL Signal Declaration warning at processador.vhd(21): used implicit default value for signal \"programCounter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/processador.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603054062041 "|main|processador:processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle processador:processador\|unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"processador:processador\|unidade_controle:UC\"" {  } { { "processador.vhd" "UC" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/processador.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados processador:processador\|fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"processador:processador\|fluxo_dados:FD\"" {  } { { "processador.vhd" "FD" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/processador.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062064 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saidaAcumulador fluxo_dados.vhd(24) " "VHDL Signal Declaration warning at fluxo_dados.vhd(24): used implicit default value for signal \"saidaAcumulador\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603054062065 "|main|processador:processador|fluxo_dados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_generico processador:processador\|fluxo_dados:FD\|registrador_generico:PC " "Elaborating entity \"registrador_generico\" for hierarchy \"processador:processador\|fluxo_dados:FD\|registrador_generico:PC\"" {  } { { "fluxo_dados.vhd" "PC" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_generico_2x1 processador:processador\|fluxo_dados:FD\|mux_generico_2x1:MuxProxPC " "Elaborating entity \"mux_generico_2x1\" for hierarchy \"processador:processador\|fluxo_dados:FD\|mux_generico_2x1:MuxProxPC\"" {  } { { "fluxo_dados.vhd" "MuxProxPC" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_constante processador:processador\|fluxo_dados:FD\|soma_constante:somaUm " "Elaborating entity \"soma_constante\" for hierarchy \"processador:processador\|fluxo_dados:FD\|soma_constante:somaUm\"" {  } { { "fluxo_dados.vhd" "somaUm" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_rom processador:processador\|fluxo_dados:FD\|memoria_rom:ROM " "Elaborating entity \"memoria_rom\" for hierarchy \"processador:processador\|fluxo_dados:FD\|memoria_rom:ROM\"" {  } { { "fluxo_dados.vhd" "ROM" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_generico_2x1 processador:processador\|fluxo_dados:FD\|mux_generico_2x1:mux_RAM_imediato " "Elaborating entity \"mux_generico_2x1\" for hierarchy \"processador:processador\|fluxo_dados:FD\|mux_generico_2x1:mux_RAM_imediato\"" {  } { { "fluxo_dados.vhd" "mux_RAM_imediato" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores processador:processador\|fluxo_dados:FD\|banco_registradores:banco_registradores " "Elaborating entity \"banco_registradores\" for hierarchy \"processador:processador\|fluxo_dados:FD\|banco_registradores:banco_registradores\"" {  } { { "fluxo_dados.vhd" "banco_registradores" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processador:processador\|fluxo_dados:FD\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"processador:processador\|fluxo_dados:FD\|ULA:ula\"" {  } { { "fluxo_dados.vhd" "ula" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_generico processador:processador\|fluxo_dados:FD\|flip_flop_generico:flip_flop_flag_zero " "Elaborating entity \"flip_flop_generico\" for hierarchy \"processador:processador\|fluxo_dados:FD\|flip_flop_generico:flip_flop_flag_zero\"" {  } { { "fluxo_dados.vhd" "flip_flop_flag_zero" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_enderecos processador:processador\|fluxo_dados:FD\|decodificador_enderecos:decodificador_enderecos " "Elaborating entity \"decodificador_enderecos\" for hierarchy \"processador:processador\|fluxo_dados:FD\|decodificador_enderecos:decodificador_enderecos\"" {  } { { "fluxo_dados.vhd" "decodificador_enderecos" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ram processador:processador\|fluxo_dados:FD\|memoria_ram:RAM " "Elaborating entity \"memoria_ram\" for hierarchy \"processador:processador\|fluxo_dados:FD\|memoria_ram:RAM\"" {  } { { "fluxo_dados.vhd" "RAM" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_switches processador:processador\|fluxo_dados:FD\|interface_switches:interface_switches " "Elaborating entity \"interface_switches\" for hierarchy \"processador:processador\|fluxo_dados:FD\|interface_switches:interface_switches\"" {  } { { "fluxo_dados.vhd" "interface_switches" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_buttons processador:processador\|fluxo_dados:FD\|interface_buttons:interface_buttons " "Elaborating entity \"interface_buttons\" for hierarchy \"processador:processador\|fluxo_dados:FD\|interface_buttons:interface_buttons\"" {  } { { "fluxo_dados.vhd" "interface_buttons" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hex processador:processador\|fluxo_dados:FD\|interface_hex:interface_hex " "Elaborating entity \"interface_hex\" for hierarchy \"processador:processador\|fluxo_dados:FD\|interface_hex:interface_hex\"" {  } { { "fluxo_dados.vhd" "interface_hex" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg processador:processador\|fluxo_dados:FD\|interface_hex:interface_hex\|conversorHex7Seg:conversorHex0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"processador:processador\|fluxo_dados:FD\|interface_hex:interface_hex\|conversorHex7Seg:conversorHex0\"" {  } { { "interface_hex.vhd" "conversorHex0" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_hex.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_generico processador:processador\|fluxo_dados:FD\|interface_hex:interface_hex\|registrador_generico:registrador_hex0 " "Elaborating entity \"registrador_generico\" for hierarchy \"processador:processador\|fluxo_dados:FD\|interface_hex:interface_hex\|registrador_generico:registrador_hex0\"" {  } { { "interface_hex.vhd" "registrador_hex0" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_hex.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_generico_interface processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador " "Elaborating entity \"divisor_generico_interface\" for hierarchy \"processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\"" {  } { { "fluxo_dados.vhd" "temporizador" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_generico processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo " "Elaborating entity \"divisor_generico\" for hierarchy \"processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\"" {  } { { "divisor_generico_interface.vhd" "baseTempo" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/divisor_generico_interface.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054062120 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processador:processador\|fluxo_dados:FD\|memoria_ram:RAM\|ram " "RAM logic \"processador:processador\|fluxo_dados:FD\|memoria_ram:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoria_ram.vhd" "ram" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/memoria_ram.vhd" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603054062400 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processador:processador\|fluxo_dados:FD\|banco_registradores:banco_registradores\|registrador " "RAM logic \"processador:processador\|fluxo_dados:FD\|banco_registradores:banco_registradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "banco_registradores.vhd" "registrador" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/banco_registradores.vhd" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603054062400 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603054062400 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[7\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[7\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603054062407 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[6\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[6\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603054062407 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[5\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[5\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603054062407 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[4\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[4\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603054062407 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[3\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[3\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603054062407 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[2\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[2\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603054062407 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[1\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[1\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603054062407 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[0\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[0\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603054062407 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603054062407 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603054063571 "|main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603054063571 "|main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603054063571 "|main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603054063571 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603054063571 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603054063571 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603054063571 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603054063571 "|main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603054063571 "|main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603054063571 "|main|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603054063571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603054063654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603054064443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603054064443 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603054064550 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603054064550 "|main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603054064550 "|main|FPGA_RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603054064550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1194 " "Implemented 1194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603054064554 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603054064554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1126 " "Implemented 1126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603054064554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603054064554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603054064588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 17:47:44 2020 " "Processing ended: Sun Oct 18 17:47:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603054064588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603054064588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603054064588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603054064588 ""}
