5 18 1fd80 0 3 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -o (err7.cdd) 2 -v (err7.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 err7.v 11 23 1 
2 1 15 15 15 8000c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 13 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 err7.v 15 21 1 
2 2 16 16 16 50008 0 0 21000 0 0 1 16 0 0
2 3 16 16 16 10001 0 1 1400 0 0 1 1 a
2 4 16 16 16 10008 0 37 2 2 3
2 5 17 17 17 20002 0 0 1000 0 0 32 48 5 0
2 6 17 17 17 10002 0 2c 1002 5 0 32 18 0 ffffffff 0 0 0 0
2 7 18 18 18 50008 0 0 21000 0 0 1 16 1 0
2 8 18 18 18 10001 0 1 1400 0 0 1 1 a
2 9 18 18 18 10008 0 37 2 7 8
2 10 19 19 19 20002 0 0 1000 0 0 32 48 5 0
2 11 19 19 19 10002 0 2c 1002 10 0 32 18 0 ffffffff 0 0 0 0
2 12 0 0 0 0 0 5a 1002 0 0 1 18 0 1 0 0 0 0
4 12 0 0 0 4
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 11 11 4
4 11 0 12 0 4
