#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct  1 05:41:29 2020
# Process ID: 9097
# Current directory: /home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.runs/synth_1
# Command line: vivado -log PIPELINE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PIPELINE.tcl
# Log file: /home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.runs/synth_1/PIPELINE.vds
# Journal file: /home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source PIPELINE.tcl -notrace
Command: synth_design -top PIPELINE -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9129 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.242 ; gain = 152.684 ; free physical = 9557 ; free virtual = 27426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PIPELINE' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v:20]
INFO: [Synth 8-6157] synthesizing module 'I_FETCH' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/I_FETCH.v:16]
INFO: [Synth 8-6157] synthesizing module 'MUX' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/MUX.v:16]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (1#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/MUX.v:16]
INFO: [Synth 8-6157] synthesizing module 'PC' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/PC.v:16]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/PC.v:16]
INFO: [Synth 8-6157] synthesizing module 'INSTR_MEM' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/INSTR_MEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'INSTR_MEM' (3#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/INSTR_MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'INCR' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/INCR.v:16]
INFO: [Synth 8-6155] done synthesizing module 'INCR' (4#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/INCR.v:16]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/IF_ID.v:16]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/new/IF_ID.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I_FETCH' (6#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/I_FETCH.v:16]
INFO: [Synth 8-6157] synthesizing module 'I_DECODE' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/I_DECODE.v:17]
INFO: [Synth 8-6157] synthesizing module 'CONTROL' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v:17]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL' (7#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v:17]
INFO: [Synth 8-6157] synthesizing module 'REG' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/REG.v:17]
INFO: [Synth 8-6155] done synthesizing module 'REG' (8#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/REG.v:17]
INFO: [Synth 8-6157] synthesizing module 'S_EXTEND' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/S_EXTEND.v:17]
	Parameter IN_SIZE bound to: 16 - type: integer 
	Parameter OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'S_EXTEND' (9#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/S_EXTEND.v:17]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ID_EX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (10#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ID_EX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'I_DECODE' (11#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/I_DECODE.v:17]
INFO: [Synth 8-6157] synthesizing module 'I_EXECUTE' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/I_EXECUTE.v:17]
INFO: [Synth 8-6157] synthesizing module 'ADDER' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ADDER.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ADDER' (12#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ADDER.v:17]
INFO: [Synth 8-6157] synthesizing module 'ALU_MUX' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_MUX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ALU_MUX' (13#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_MUX.v:17]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU.v:17]
INFO: [Synth 8-6157] synthesizing module 'ALU_CONTROL' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_CONTROL.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ALU_CONTROL' (15#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_CONTROL.v:17]
INFO: [Synth 8-6157] synthesizing module 'BOTTOM_MUX' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/BOTTOM_MUX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'BOTTOM_MUX' (16#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/BOTTOM_MUX.v:17]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/EX_MEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/EX_MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'THREE_ONE_MUX' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/THREE_ONE_MUX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'THREE_ONE_MUX' (18#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/THREE_ONE_MUX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'I_EXECUTE' (19#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/I_EXECUTE.v:17]
INFO: [Synth 8-6157] synthesizing module 'MEM' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'D_MEM' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/D_MEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'D_MEM' (20#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/D_MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM_WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM_WB.v:17]
INFO: [Synth 8-6157] synthesizing module 'AND_Gate' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/AND_Gate.v:18]
INFO: [Synth 8-6155] done synthesizing module 'AND_Gate' (22#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/AND_Gate.v:18]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (23#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'WB' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/imports/MIPS/WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'WB' (24#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/sources_1/imports/MIPS/WB.v:17]
INFO: [Synth 8-6157] synthesizing module 'FORWARDING_UNIT' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/FORWARDING_UNIT.v:17]
INFO: [Synth 8-6155] done synthesizing module 'FORWARDING_UNIT' (25#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/FORWARDING_UNIT.v:17]
INFO: [Synth 8-6157] synthesizing module 'HAZARD_DETECTION_UNIT' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/HAZARD_DETECTION_UNIT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HAZARD_DETECTION_UNIT' (26#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/HAZARD_DETECTION_UNIT.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'IfIdRegisterRs' does not match port width (5) of module 'HAZARD_DETECTION_UNIT' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v:191]
WARNING: [Synth 8-689] width (32) of port connection 'IfIdRegisterRt' does not match port width (5) of module 'HAZARD_DETECTION_UNIT' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v:192]
INFO: [Synth 8-6157] synthesizing module 'DEBUG_UNIT' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/DEBUG_UNIT.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DEBUG_UNIT' (27#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/DEBUG_UNIT.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PIPELINE' (28#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v:20]
WARNING: [Synth 8-3331] design FORWARDING_UNIT has unconnected port ExMemRegWrite[0]
WARNING: [Synth 8-3331] design FORWARDING_UNIT has unconnected port MemWbRegWrite[0]
WARNING: [Synth 8-3331] design D_MEM has unconnected port rst
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[31]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[30]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[29]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[28]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[27]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[26]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[25]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[24]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[23]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[22]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[21]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[20]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[19]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[18]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[17]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[16]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[15]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[14]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[13]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[12]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[11]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[10]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[9]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[8]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[7]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port rst
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port enable
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[31]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[30]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[29]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[28]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[27]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[26]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[25]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[24]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[23]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[22]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[21]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[20]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[19]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[18]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[17]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[16]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[15]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[14]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[13]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[12]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[11]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[10]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[9]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[8]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port addr[7]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[31]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[30]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[29]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[28]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[27]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[26]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[25]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[24]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[23]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[22]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[21]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[20]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[19]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[18]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[17]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[16]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[15]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[14]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[13]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[12]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[11]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[10]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[9]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[8]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port saveaddr[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1741.992 ; gain = 206.434 ; free physical = 9580 ; free virtual = 27449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1747.930 ; gain = 212.371 ; free physical = 9575 ; free virtual = 27445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1747.930 ; gain = 212.371 ; free physical = 9575 ; free virtual = 27445
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/constrs_1/imports/src/Basys3.xdc]
Finished Parsing XDC File [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/constrs_1/imports/src/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/constrs_1/imports/src/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PIPELINE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PIPELINE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.617 ; gain = 0.000 ; free physical = 9479 ; free virtual = 27348
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.617 ; gain = 0.000 ; free physical = 9479 ; free virtual = 27348
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9495 ; free virtual = 27364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9495 ; free virtual = 27364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9495 ; free virtual = 27364
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "WB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "select" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/imports/new/INSTR_MEM.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'enable_reg' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/DEBUG_UNIT.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9486 ; free virtual = 27356
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module INSTR_MEM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module INCR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
Module CONTROL 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module ADDER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ALU_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
Module ALU_CONTROL 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      3 Bit        Muxes := 1     
Module BOTTOM_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module THREE_ONE_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module D_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module FORWARDING_UNIT 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[31]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[30]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[29]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[28]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[27]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[26]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[25]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[24]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[23]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[22]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[21]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[20]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[19]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[18]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[17]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[16]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[15]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[14]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[13]
WARNING: [Synth 8-3331] design PIPELINE has unconnected port addr_bus[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/instrout_1511_reg[3]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[14]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/instrout_1511_reg[4]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/instrout_1511_reg[0]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[11]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/instrout_1511_reg[1]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[12]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/instrout_1511_reg[2]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[13]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/ex_ctlout_reg[3]' (FDRE) to 'DECODE/id_ex/ex_ctlout_reg[2]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[16]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[17]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[18]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[19]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[20]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[21]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[22]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[23]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[24]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[25]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[26]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[27]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[28]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[29]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[30]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
INFO: [Synth 8-3886] merging instance 'DECODE/id_ex/s_extendout_reg[31]' (FDRE) to 'DECODE/id_ex/s_extendout_reg[15]'
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[31]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[30]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[29]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[28]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[27]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[26]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[25]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[24]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[23]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[22]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[21]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[20]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[19]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[18]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[17]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[16]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[15]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[14]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[13]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[12]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[11]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[10]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[9]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[8]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[7]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[6]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[5]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[4]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[3]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[2]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[1]) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (FETCH/mem/data_reg[0]) is unused and will be removed from module PIPELINE.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'DU/enable_reg/Q' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/DEBUG_UNIT.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/DEBUG_UNIT.v:64]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.srcs/sources_1/new/DEBUG_UNIT.v:64]
WARNING: [Synth 8-3332] Sequential element (DU/enable_reg__0) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (DECODE/gp_reg/B0) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (DECODE/gp_reg/B0__0) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (DECODE/gp_reg/B0__1) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (DECODE/gp_reg/B0__2) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (DECODE/gp_reg/B0__3) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (DECODE/gp_reg/A0) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (DECODE/gp_reg/A0__0) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (DECODE/gp_reg/A0__1) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (DECODE/gp_reg/A0__2) is unused and will be removed from module PIPELINE.
WARNING: [Synth 8-3332] Sequential element (DECODE/gp_reg/A0__3) is unused and will be removed from module PIPELINE.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9482 ; free virtual = 27354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9224 ; free virtual = 27097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9223 ; free virtual = 27096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9222 ; free virtual = 27095
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9137 ; free virtual = 27009
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9136 ; free virtual = 27009
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9136 ; free virtual = 27009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9136 ; free virtual = 27009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9136 ; free virtual = 27009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9136 ; free virtual = 27008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9136 ; free virtual = 27008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1922.617 ; gain = 212.371 ; free physical = 9185 ; free virtual = 27058
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1922.617 ; gain = 387.059 ; free physical = 9185 ; free virtual = 27058
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.617 ; gain = 0.000 ; free physical = 9044 ; free virtual = 26917
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 147 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1922.617 ; gain = 525.383 ; free physical = 9143 ; free virtual = 27016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.617 ; gain = 0.000 ; free physical = 9143 ; free virtual = 27016
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP4_MIPS_V2/TP4_MIPS.runs/synth_1/PIPELINE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PIPELINE_utilization_synth.rpt -pb PIPELINE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  1 05:41:54 2020...
