/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_DCOWE0_TPC0_CFG_MASKS_H_
#define ASIC_WEG_DCOWE0_TPC0_CFG_MASKS_H_

/*
 *****************************************
 *   DCOWE0_TPC0_CFG
 *   (Pwototype: TPC)
 *****************************************
 */

/* DCOWE0_TPC0_CFG_TPC_COUNT */
#define DCOWE0_TPC0_CFG_TPC_COUNT_V_SHIFT 0
#define DCOWE0_TPC0_CFG_TPC_COUNT_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_TPC_ID */
#define DCOWE0_TPC0_CFG_TPC_ID_V_SHIFT 0
#define DCOWE0_TPC0_CFG_TPC_ID_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_STAWW_ON_EWW */
#define DCOWE0_TPC0_CFG_STAWW_ON_EWW_V_SHIFT 0
#define DCOWE0_TPC0_CFG_STAWW_ON_EWW_V_MASK 0x1

/* DCOWE0_TPC0_CFG_CWK_EN */
#define DCOWE0_TPC0_CFG_CWK_EN_WBW_CFG_DIS_SHIFT 0
#define DCOWE0_TPC0_CFG_CWK_EN_WBW_CFG_DIS_MASK 0x1
#define DCOWE0_TPC0_CFG_CWK_EN_DBG_CFG_DIS_SHIFT 4
#define DCOWE0_TPC0_CFG_CWK_EN_DBG_CFG_DIS_MASK 0x10

/* DCOWE0_TPC0_CFG_IQ_WW_EN */
#define DCOWE0_TPC0_CFG_IQ_WW_EN_V_SHIFT 0
#define DCOWE0_TPC0_CFG_IQ_WW_EN_V_MASK 0x1

/* DCOWE0_TPC0_CFG_IQ_WW_SAT */
#define DCOWE0_TPC0_CFG_IQ_WW_SAT_V_SHIFT 0
#define DCOWE0_TPC0_CFG_IQ_WW_SAT_V_MASK 0xFF

/* DCOWE0_TPC0_CFG_IQ_WW_WST_TOKEN */
#define DCOWE0_TPC0_CFG_IQ_WW_WST_TOKEN_V_SHIFT 0
#define DCOWE0_TPC0_CFG_IQ_WW_WST_TOKEN_V_MASK 0xFF

/* DCOWE0_TPC0_CFG_IQ_WW_TIMEOUT */
#define DCOWE0_TPC0_CFG_IQ_WW_TIMEOUT_V_SHIFT 0
#define DCOWE0_TPC0_CFG_IQ_WW_TIMEOUT_V_MASK 0xFF

/* DCOWE0_TPC0_CFG_TSB_CFG_MTWW_2 */
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_2_PHY_BASE_ADD_WO_SHIFT 0
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_2_PHY_BASE_ADD_WO_MASK 0xFFFFFF

/* DCOWE0_TPC0_CFG_IQ_WBW_CWK_EN */
#define DCOWE0_TPC0_CFG_IQ_WBW_CWK_EN_V_SHIFT 0
#define DCOWE0_TPC0_CFG_IQ_WBW_CWK_EN_V_MASK 0x1

/* DCOWE0_TPC0_CFG_TPC_WOCK_VAWUE */
#define DCOWE0_TPC0_CFG_TPC_WOCK_VAWUE_VAWUE_SHIFT 0
#define DCOWE0_TPC0_CFG_TPC_WOCK_VAWUE_VAWUE_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_TPC_WOCK */
#define DCOWE0_TPC0_CFG_TPC_WOCK_WOCK_SHIFT 0
#define DCOWE0_TPC0_CFG_TPC_WOCK_WOCK_MASK 0x1

/* DCOWE0_TPC0_CFG_CGU_SB */
#define DCOWE0_TPC0_CFG_CGU_SB_TSB_DISABWE_SHIFT 0
#define DCOWE0_TPC0_CFG_CGU_SB_TSB_DISABWE_MASK 0x1

/* DCOWE0_TPC0_CFG_CGU_CNT */
#define DCOWE0_TPC0_CFG_CGU_CNT_DCACHE_DISABWE_SHIFT 0
#define DCOWE0_TPC0_CFG_CGU_CNT_DCACHE_DISABWE_MASK 0x1
#define DCOWE0_TPC0_CFG_CGU_CNT_WQ_DISABWE_SHIFT 1
#define DCOWE0_TPC0_CFG_CGU_CNT_WQ_DISABWE_MASK 0x2
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_0_DISABWE_SHIFT 2
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_0_DISABWE_MASK 0x4
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_1_DISABWE_SHIFT 3
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_1_DISABWE_MASK 0x8
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_2_DISABWE_SHIFT 4
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_2_DISABWE_MASK 0x10
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_3_DISABWE_SHIFT 5
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_3_DISABWE_MASK 0x20
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_4_DISABWE_SHIFT 6
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_ADDSUB_4_DISABWE_MASK 0x40
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_0_DISABWE_SHIFT 7
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_0_DISABWE_MASK 0x80
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_1_DISABWE_SHIFT 8
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_1_DISABWE_MASK 0x100
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_2_DISABWE_SHIFT 9
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_2_DISABWE_MASK 0x200
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_3_DISABWE_SHIFT 10
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_3_DISABWE_MASK 0x400
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_4_DISABWE_SHIFT 11
#define DCOWE0_TPC0_CFG_CGU_CNT_SPU_AGU_CMP_4_DISABWE_MASK 0x800
#define DCOWE0_TPC0_CFG_CGU_CNT_MSAC_DISABWE_SHIFT 12
#define DCOWE0_TPC0_CFG_CGU_CNT_MSAC_DISABWE_MASK 0x1000
#define DCOWE0_TPC0_CFG_CGU_CNT_CONV_DISABWE_SHIFT 13
#define DCOWE0_TPC0_CFG_CGU_CNT_CONV_DISABWE_MASK 0x2000
#define DCOWE0_TPC0_CFG_CGU_CNT_NEAWBYINT_DISABWE_SHIFT 14
#define DCOWE0_TPC0_CFG_CGU_CNT_NEAWBYINT_DISABWE_MASK 0x4000
#define DCOWE0_TPC0_CFG_CGU_CNT_CMP_DISABWE_SHIFT 15
#define DCOWE0_TPC0_CFG_CGU_CNT_CMP_DISABWE_MASK 0x8000
#define DCOWE0_TPC0_CFG_CGU_CNT_FP_MAC_DISABWE_SHIFT 16
#define DCOWE0_TPC0_CFG_CGU_CNT_FP_MAC_DISABWE_MASK 0x10000
#define DCOWE0_TPC0_CFG_CGU_CNT_SOPS_SWC_A_D2_DISABWE_SHIFT 17
#define DCOWE0_TPC0_CFG_CGU_CNT_SOPS_SWC_A_D2_DISABWE_MASK 0x20000
#define DCOWE0_TPC0_CFG_CGU_CNT_SOPS_SWC_B_D2_DISABWE_SHIFT 18
#define DCOWE0_TPC0_CFG_CGU_CNT_SOPS_SWC_B_D2_DISABWE_MASK 0x40000
#define DCOWE0_TPC0_CFG_CGU_CNT_SOPS_SWC_E_D2_DISABWE_SHIFT 19
#define DCOWE0_TPC0_CFG_CGU_CNT_SOPS_SWC_E_D2_DISABWE_MASK 0x80000
#define DCOWE0_TPC0_CFG_CGU_CNT_SOPS_FMA_SWC_C_E1_DISABWE_SHIFT 20
#define DCOWE0_TPC0_CFG_CGU_CNT_SOPS_FMA_SWC_C_E1_DISABWE_MASK 0x100000
#define DCOWE0_TPC0_CFG_CGU_CNT_WD_SOPS_SWC_A_D2_DISABWE_SHIFT 21
#define DCOWE0_TPC0_CFG_CGU_CNT_WD_SOPS_SWC_A_D2_DISABWE_MASK 0x200000
#define DCOWE0_TPC0_CFG_CGU_CNT_ST_SOPS_SWC_A_D2_DISABWE_SHIFT 22
#define DCOWE0_TPC0_CFG_CGU_CNT_ST_SOPS_SWC_A_D2_DISABWE_MASK 0x400000
#define DCOWE0_TPC0_CFG_CGU_CNT_FP_ADDSUB_DISABWE_SHIFT 23
#define DCOWE0_TPC0_CFG_CGU_CNT_FP_ADDSUB_DISABWE_MASK 0x800000

/* DCOWE0_TPC0_CFG_CGU_CPE */
#define DCOWE0_TPC0_CFG_CGU_CPE_NEAWBYINT_DISABWE_SHIFT 0
#define DCOWE0_TPC0_CFG_CGU_CPE_NEAWBYINT_DISABWE_MASK 0x1
#define DCOWE0_TPC0_CFG_CGU_CPE_SOPS_SWC_A_DISABWE_SHIFT 1
#define DCOWE0_TPC0_CFG_CGU_CPE_SOPS_SWC_A_DISABWE_MASK 0x2
#define DCOWE0_TPC0_CFG_CGU_CPE_SOPS_SWC_B_DISABWE_SHIFT 2
#define DCOWE0_TPC0_CFG_CGU_CPE_SOPS_SWC_B_DISABWE_MASK 0x4
#define DCOWE0_TPC0_CFG_CGU_CPE_SOPS_SWC_E_DISABWE_SHIFT 3
#define DCOWE0_TPC0_CFG_CGU_CPE_SOPS_SWC_E_DISABWE_MASK 0x8
#define DCOWE0_TPC0_CFG_CGU_CPE_SOPS_SWC_D_DISABWE_SHIFT 4
#define DCOWE0_TPC0_CFG_CGU_CPE_SOPS_SWC_D_DISABWE_MASK 0x10
#define DCOWE0_TPC0_CFG_CGU_CPE_SOPS_SWC_C_DISABWE_SHIFT 5
#define DCOWE0_TPC0_CFG_CGU_CPE_SOPS_SWC_C_DISABWE_MASK 0x20
#define DCOWE0_TPC0_CFG_CGU_CPE_WD_SOPS_SWC_A_DISABWE_SHIFT 6
#define DCOWE0_TPC0_CFG_CGU_CPE_WD_SOPS_SWC_A_DISABWE_MASK 0x40
#define DCOWE0_TPC0_CFG_CGU_CPE_MSAC_DISABWE_SHIFT 7
#define DCOWE0_TPC0_CFG_CGU_CPE_MSAC_DISABWE_MASK 0x80
#define DCOWE0_TPC0_CFG_CGU_CPE_ADDSUB_DISABWE_SHIFT 8
#define DCOWE0_TPC0_CFG_CGU_CPE_ADDSUB_DISABWE_MASK 0x100
#define DCOWE0_TPC0_CFG_CGU_CPE_SHIFT_DISABWE_SHIFT 9
#define DCOWE0_TPC0_CFG_CGU_CPE_SHIFT_DISABWE_MASK 0x200
#define DCOWE0_TPC0_CFG_CGU_CPE_GWE_DISABWE_SHIFT 10
#define DCOWE0_TPC0_CFG_CGU_CPE_GWE_DISABWE_MASK 0x400
#define DCOWE0_TPC0_CFG_CGU_CPE_CMP_DISABWE_SHIFT 11
#define DCOWE0_TPC0_CFG_CGU_CPE_CMP_DISABWE_MASK 0x800
#define DCOWE0_TPC0_CFG_CGU_CPE_CONV_DISABWE_SHIFT 12
#define DCOWE0_TPC0_CFG_CGU_CPE_CONV_DISABWE_MASK 0x1000
#define DCOWE0_TPC0_CFG_CGU_CPE_SB_DISABWE_SHIFT 13
#define DCOWE0_TPC0_CFG_CGU_CPE_SB_DISABWE_MASK 0x2000
#define DCOWE0_TPC0_CFG_CGU_CPE_TBUF_DISABWE_SHIFT 14
#define DCOWE0_TPC0_CFG_CGU_CPE_TBUF_DISABWE_MASK 0x4000
#define DCOWE0_TPC0_CFG_CGU_CPE_ST_G_DISABWE_SHIFT 15
#define DCOWE0_TPC0_CFG_CGU_CPE_ST_G_DISABWE_MASK 0x8000
#define DCOWE0_TPC0_CFG_CGU_CPE_FP_MAC_0_DISABWE_SHIFT 16
#define DCOWE0_TPC0_CFG_CGU_CPE_FP_MAC_0_DISABWE_MASK 0x10000
#define DCOWE0_TPC0_CFG_CGU_CPE_FP_MAC_1_DISABWE_SHIFT 17
#define DCOWE0_TPC0_CFG_CGU_CPE_FP_MAC_1_DISABWE_MASK 0x20000
#define DCOWE0_TPC0_CFG_CGU_CPE_FP_ADDSUB_DISABWE_SHIFT 18
#define DCOWE0_TPC0_CFG_CGU_CPE_FP_ADDSUB_DISABWE_MASK 0x40000
#define DCOWE0_TPC0_CFG_CGU_CPE_ST_SOPS_SWC_C_DISABWE_SHIFT 19
#define DCOWE0_TPC0_CFG_CGU_CPE_ST_SOPS_SWC_C_DISABWE_MASK 0x80000

/* DCOWE0_TPC0_CFG_FP16_FTZ_IN */
#define DCOWE0_TPC0_CFG_FP16_FTZ_IN_MODE_SHIFT 0
#define DCOWE0_TPC0_CFG_FP16_FTZ_IN_MODE_MASK 0x1

/* DCOWE0_TPC0_CFG_DCACHE_CFG */
#define DCOWE0_TPC0_CFG_DCACHE_CFG_G_PWEF_DIS_SHIFT 0
#define DCOWE0_TPC0_CFG_DCACHE_CFG_G_PWEF_DIS_MASK 0x1
#define DCOWE0_TPC0_CFG_DCACHE_CFG_G_PWEF_VWD_CWW_SHIFT 1
#define DCOWE0_TPC0_CFG_DCACHE_CFG_G_PWEF_VWD_CWW_MASK 0x2
#define DCOWE0_TPC0_CFG_DCACHE_CFG_HAWT_FWUSH_SHIFT 2
#define DCOWE0_TPC0_CFG_DCACHE_CFG_HAWT_FWUSH_MASK 0x4
#define DCOWE0_TPC0_CFG_DCACHE_CFG_DEAWIGN_DIS_SHIFT 3
#define DCOWE0_TPC0_CFG_DCACHE_CFG_DEAWIGN_DIS_MASK 0x8

/* DCOWE0_TPC0_CFG_E2E_CWDT_TOP */
#define DCOWE0_TPC0_CFG_E2E_CWDT_TOP_FOWCE_EN_SHIFT 0
#define DCOWE0_TPC0_CFG_E2E_CWDT_TOP_FOWCE_EN_MASK 0x1
#define DCOWE0_TPC0_CFG_E2E_CWDT_TOP_Y_X_FOWCE_SHIFT 4
#define DCOWE0_TPC0_CFG_E2E_CWDT_TOP_Y_X_FOWCE_MASK 0x1FF0

/* DCOWE0_TPC0_CFG_TPC_DCACHE_W0CD */
#define DCOWE0_TPC0_CFG_TPC_DCACHE_W0CD_VAW_SHIFT 0
#define DCOWE0_TPC0_CFG_TPC_DCACHE_W0CD_VAW_MASK 0x1

/* DCOWE0_TPC0_CFG_TPC_SB_W0CD */
#define DCOWE0_TPC0_CFG_TPC_SB_W0CD_VAW_SHIFT 0
#define DCOWE0_TPC0_CFG_TPC_SB_W0CD_VAW_MASK 0x1

/* DCOWE0_TPC0_CFG_CONV_WOUND_CSW */
#define DCOWE0_TPC0_CFG_CONV_WOUND_CSW_MODE_SHIFT 0
#define DCOWE0_TPC0_CFG_CONV_WOUND_CSW_MODE_MASK 0x7

/* DCOWE0_TPC0_CFG_TSB_OCCUPANCY */
#define DCOWE0_TPC0_CFG_TSB_OCCUPANCY_V_SHIFT 0
#define DCOWE0_TPC0_CFG_TSB_OCCUPANCY_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_AWB_QNT_HBW_WEIGHT */
#define DCOWE0_TPC0_CFG_AWB_QNT_HBW_WEIGHT_AW_SHIFT 0
#define DCOWE0_TPC0_CFG_AWB_QNT_HBW_WEIGHT_AW_MASK 0xFFF
#define DCOWE0_TPC0_CFG_AWB_QNT_HBW_WEIGHT_AW_SHIFT 12
#define DCOWE0_TPC0_CFG_AWB_QNT_HBW_WEIGHT_AW_MASK 0xFF000

/* DCOWE0_TPC0_CFG_AWB_QNT_WBW_WEIGHT */
#define DCOWE0_TPC0_CFG_AWB_QNT_WBW_WEIGHT_AW_SHIFT 0
#define DCOWE0_TPC0_CFG_AWB_QNT_WBW_WEIGHT_AW_MASK 0xFF
#define DCOWE0_TPC0_CFG_AWB_QNT_WBW_WEIGHT_AW_SHIFT 8
#define DCOWE0_TPC0_CFG_AWB_QNT_WBW_WEIGHT_AW_MASK 0xFF00

/* DCOWE0_TPC0_CFG_AWB_CNT_HBW_WEIGHT */
#define DCOWE0_TPC0_CFG_AWB_CNT_HBW_WEIGHT_AW_SHIFT 0
#define DCOWE0_TPC0_CFG_AWB_CNT_HBW_WEIGHT_AW_MASK 0xFFF
#define DCOWE0_TPC0_CFG_AWB_CNT_HBW_WEIGHT_AW_SHIFT 12
#define DCOWE0_TPC0_CFG_AWB_CNT_HBW_WEIGHT_AW_MASK 0xFFF000

/* DCOWE0_TPC0_CFG_AWB_CNT_WBW_WEIGHT */
#define DCOWE0_TPC0_CFG_AWB_CNT_WBW_WEIGHT_AW_SHIFT 0
#define DCOWE0_TPC0_CFG_AWB_CNT_WBW_WEIGHT_AW_MASK 0xFF
#define DCOWE0_TPC0_CFG_AWB_CNT_WBW_WEIGHT_AW_SHIFT 8
#define DCOWE0_TPC0_CFG_AWB_CNT_WBW_WEIGHT_AW_MASK 0xFFF00

/* DCOWE0_TPC0_CFG_WUT_FUNC32_BASE2_ADDW_WO */
#define DCOWE0_TPC0_CFG_WUT_FUNC32_BASE2_ADDW_WO_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC32_BASE2_ADDW_WO_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC32_BASE2_ADDW_HI */
#define DCOWE0_TPC0_CFG_WUT_FUNC32_BASE2_ADDW_HI_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC32_BASE2_ADDW_HI_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC64_BASE2_ADDW_WO */
#define DCOWE0_TPC0_CFG_WUT_FUNC64_BASE2_ADDW_WO_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC64_BASE2_ADDW_WO_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC64_BASE2_ADDW_HI */
#define DCOWE0_TPC0_CFG_WUT_FUNC64_BASE2_ADDW_HI_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC64_BASE2_ADDW_HI_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC128_BASE2_ADDW_WO */
#define DCOWE0_TPC0_CFG_WUT_FUNC128_BASE2_ADDW_WO_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC128_BASE2_ADDW_WO_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC128_BASE2_ADDW_HI */
#define DCOWE0_TPC0_CFG_WUT_FUNC128_BASE2_ADDW_HI_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC128_BASE2_ADDW_HI_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC256_BASE2_ADDW_WO */
#define DCOWE0_TPC0_CFG_WUT_FUNC256_BASE2_ADDW_WO_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC256_BASE2_ADDW_WO_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC256_BASE2_ADDW_HI */
#define DCOWE0_TPC0_CFG_WUT_FUNC256_BASE2_ADDW_HI_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC256_BASE2_ADDW_HI_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_SPE_WFSW_POWYNOM */
#define DCOWE0_TPC0_CFG_SPE_WFSW_POWYNOM_V_SHIFT 0
#define DCOWE0_TPC0_CFG_SPE_WFSW_POWYNOM_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_TSB_CFG_MTWW_GWBW */
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_GWBW_EN_SHIFT 0
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_GWBW_EN_MASK 0x1
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_GWBW_DEFAUWT_MEMOWY_TYPE_SHIFT 4
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_GWBW_DEFAUWT_MEMOWY_TYPE_MASK 0x10

/* DCOWE0_TPC0_CFG_TSB_CFG_MTWW */
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_VAWID_SHIFT 0
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_VAWID_MASK 0x1
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_MEMOWY_TYPE_SHIFT 4
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_MEMOWY_TYPE_MASK 0x10
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_PHY_BASE_ADD_SHIFT 8
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_PHY_BASE_ADD_MASK 0xFFFF00

/* DCOWE0_TPC0_CFG_TSB_CFG_MTWW_MASK_WO */
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_MASK_WO_V_SHIFT 0
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_MASK_WO_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_TSB_CFG_MTWW_MASK_HI */
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_MASK_HI_V_SHIFT 0
#define DCOWE0_TPC0_CFG_TSB_CFG_MTWW_MASK_HI_V_MASK 0xFF

/* DCOWE0_TPC0_CFG_FP8_143_BIAS */
#define DCOWE0_TPC0_CFG_FP8_143_BIAS_BIAS_143_SHIFT 0
#define DCOWE0_TPC0_CFG_FP8_143_BIAS_BIAS_143_MASK 0xF

/* DCOWE0_TPC0_CFG_WOUND_CSW */
#define DCOWE0_TPC0_CFG_WOUND_CSW_MODE_SHIFT 0
#define DCOWE0_TPC0_CFG_WOUND_CSW_MODE_MASK 0x7

/* DCOWE0_TPC0_CFG_HB_PWOT */
#define DCOWE0_TPC0_CFG_HB_PWOT_AWPWOT_SHIFT 0
#define DCOWE0_TPC0_CFG_HB_PWOT_AWPWOT_MASK 0x7
#define DCOWE0_TPC0_CFG_HB_PWOT_AWPWOT_SHIFT 3
#define DCOWE0_TPC0_CFG_HB_PWOT_AWPWOT_MASK 0x38

/* DCOWE0_TPC0_CFG_WB_PWOT */
#define DCOWE0_TPC0_CFG_WB_PWOT_AWPWOT_SHIFT 0
#define DCOWE0_TPC0_CFG_WB_PWOT_AWPWOT_MASK 0x7
#define DCOWE0_TPC0_CFG_WB_PWOT_AWPWOT_SHIFT 3
#define DCOWE0_TPC0_CFG_WB_PWOT_AWPWOT_MASK 0x38

/* DCOWE0_TPC0_CFG_SEMAPHOWE */
#define DCOWE0_TPC0_CFG_SEMAPHOWE_V_SHIFT 0
#define DCOWE0_TPC0_CFG_SEMAPHOWE_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_VFWAGS */
#define DCOWE0_TPC0_CFG_VFWAGS_V_SHIFT 0
#define DCOWE0_TPC0_CFG_VFWAGS_V_MASK 0x7F

/* DCOWE0_TPC0_CFG_SFWAGS */
#define DCOWE0_TPC0_CFG_SFWAGS_V_SHIFT 0
#define DCOWE0_TPC0_CFG_SFWAGS_V_MASK 0x7F

/* DCOWE0_TPC0_CFG_WFSW_POWYNOM */
#define DCOWE0_TPC0_CFG_WFSW_POWYNOM_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WFSW_POWYNOM_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_STATUS */
#define DCOWE0_TPC0_CFG_STATUS_SCAWAW_PIPE_EMPTY_SHIFT 1
#define DCOWE0_TPC0_CFG_STATUS_SCAWAW_PIPE_EMPTY_MASK 0x2
#define DCOWE0_TPC0_CFG_STATUS_VECTOW_PIPE_EMPTY_SHIFT 2
#define DCOWE0_TPC0_CFG_STATUS_VECTOW_PIPE_EMPTY_MASK 0x4
#define DCOWE0_TPC0_CFG_STATUS_IQ_EMPTY_SHIFT 3
#define DCOWE0_TPC0_CFG_STATUS_IQ_EMPTY_MASK 0x8
#define DCOWE0_TPC0_CFG_STATUS_SB_EMPTY_SHIFT 5
#define DCOWE0_TPC0_CFG_STATUS_SB_EMPTY_MASK 0x20
#define DCOWE0_TPC0_CFG_STATUS_QM_IDWE_SHIFT 6
#define DCOWE0_TPC0_CFG_STATUS_QM_IDWE_MASK 0x40
#define DCOWE0_TPC0_CFG_STATUS_QM_WDY_SHIFT 7
#define DCOWE0_TPC0_CFG_STATUS_QM_WDY_MASK 0x80

/* DCOWE0_TPC0_CFG_CFG_BASE_ADDWESS_HIGH */
#define DCOWE0_TPC0_CFG_CFG_BASE_ADDWESS_HIGH_V_SHIFT 0
#define DCOWE0_TPC0_CFG_CFG_BASE_ADDWESS_HIGH_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_CFG_SUBTWACT_VAWUE */
#define DCOWE0_TPC0_CFG_CFG_SUBTWACT_VAWUE_V_SHIFT 0
#define DCOWE0_TPC0_CFG_CFG_SUBTWACT_VAWUE_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_SM_BASE_ADDWESS_HIGH */
#define DCOWE0_TPC0_CFG_SM_BASE_ADDWESS_HIGH_V_SHIFT 0
#define DCOWE0_TPC0_CFG_SM_BASE_ADDWESS_HIGH_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_TPC_CMD */
#define DCOWE0_TPC0_CFG_TPC_CMD_ICACHE_INVAWIDATE_SHIFT 0
#define DCOWE0_TPC0_CFG_TPC_CMD_ICACHE_INVAWIDATE_MASK 0x1
#define DCOWE0_TPC0_CFG_TPC_CMD_DCACHE_INVAWIDATE_SHIFT 1
#define DCOWE0_TPC0_CFG_TPC_CMD_DCACHE_INVAWIDATE_MASK 0x2
#define DCOWE0_TPC0_CFG_TPC_CMD_WCACHE_INVAWIDATE_SHIFT 2
#define DCOWE0_TPC0_CFG_TPC_CMD_WCACHE_INVAWIDATE_MASK 0x4
#define DCOWE0_TPC0_CFG_TPC_CMD_TCACHE_INVAWIDATE_SHIFT 3
#define DCOWE0_TPC0_CFG_TPC_CMD_TCACHE_INVAWIDATE_MASK 0x8
#define DCOWE0_TPC0_CFG_TPC_CMD_ICACHE_PWEFETCH_64KB_SHIFT 4
#define DCOWE0_TPC0_CFG_TPC_CMD_ICACHE_PWEFETCH_64KB_MASK 0x10
#define DCOWE0_TPC0_CFG_TPC_CMD_ICACHE_PWEFETCH_32KB_SHIFT 5
#define DCOWE0_TPC0_CFG_TPC_CMD_ICACHE_PWEFETCH_32KB_MASK 0x20
#define DCOWE0_TPC0_CFG_TPC_CMD_QMAN_STOP_SHIFT 6
#define DCOWE0_TPC0_CFG_TPC_CMD_QMAN_STOP_MASK 0x40

/* DCOWE0_TPC0_CFG_TPC_EXECUTE */
#define DCOWE0_TPC0_CFG_TPC_EXECUTE_V_SHIFT 0
#define DCOWE0_TPC0_CFG_TPC_EXECUTE_V_MASK 0x1

/* DCOWE0_TPC0_CFG_TPC_STAWW */
#define DCOWE0_TPC0_CFG_TPC_STAWW_V_SHIFT 0
#define DCOWE0_TPC0_CFG_TPC_STAWW_V_MASK 0x1

/* DCOWE0_TPC0_CFG_ICACHE_BASE_ADDEWESS_WOW */
#define DCOWE0_TPC0_CFG_ICACHE_BASE_ADDEWESS_WOW_V_SHIFT 0
#define DCOWE0_TPC0_CFG_ICACHE_BASE_ADDEWESS_WOW_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_ICACHE_BASE_ADDEWESS_HIGH */
#define DCOWE0_TPC0_CFG_ICACHE_BASE_ADDEWESS_HIGH_V_SHIFT 0
#define DCOWE0_TPC0_CFG_ICACHE_BASE_ADDEWESS_HIGH_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WD_WATE_WIMIT */
#define DCOWE0_TPC0_CFG_WD_WATE_WIMIT_ENABWE_SHIFT 0
#define DCOWE0_TPC0_CFG_WD_WATE_WIMIT_ENABWE_MASK 0x1
#define DCOWE0_TPC0_CFG_WD_WATE_WIMIT_SATUWATION_SHIFT 1
#define DCOWE0_TPC0_CFG_WD_WATE_WIMIT_SATUWATION_MASK 0x1FE
#define DCOWE0_TPC0_CFG_WD_WATE_WIMIT_TIMEOUT_SHIFT 9
#define DCOWE0_TPC0_CFG_WD_WATE_WIMIT_TIMEOUT_MASK 0x1FE00

/* DCOWE0_TPC0_CFG_WW_WATE_WIMIT */
#define DCOWE0_TPC0_CFG_WW_WATE_WIMIT_ENABWE_SHIFT 0
#define DCOWE0_TPC0_CFG_WW_WATE_WIMIT_ENABWE_MASK 0x1
#define DCOWE0_TPC0_CFG_WW_WATE_WIMIT_SATUWATION_SHIFT 1
#define DCOWE0_TPC0_CFG_WW_WATE_WIMIT_SATUWATION_MASK 0x1FE
#define DCOWE0_TPC0_CFG_WW_WATE_WIMIT_TIMEOUT_SHIFT 9
#define DCOWE0_TPC0_CFG_WW_WATE_WIMIT_TIMEOUT_MASK 0x1FE00

/* DCOWE0_TPC0_CFG_MSS_CONFIG */
#define DCOWE0_TPC0_CFG_MSS_CONFIG_AWCACHE_SHIFT 0
#define DCOWE0_TPC0_CFG_MSS_CONFIG_AWCACHE_MASK 0xF
#define DCOWE0_TPC0_CFG_MSS_CONFIG_AWCACHE_SHIFT 4
#define DCOWE0_TPC0_CFG_MSS_CONFIG_AWCACHE_MASK 0xF0
#define DCOWE0_TPC0_CFG_MSS_CONFIG_ICACHE_FETCH_WINE_NUM_SHIFT 8
#define DCOWE0_TPC0_CFG_MSS_CONFIG_ICACHE_FETCH_WINE_NUM_MASK 0x300
#define DCOWE0_TPC0_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT 10
#define DCOWE0_TPC0_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK 0x400
#define DCOWE0_TPC0_CFG_MSS_CONFIG_DCACHE_PWEFETCH_DIS_SHIFT 11
#define DCOWE0_TPC0_CFG_MSS_CONFIG_DCACHE_PWEFETCH_DIS_MASK 0x800

/* DCOWE0_TPC0_CFG_TPC_INTW_CAUSE */
#define DCOWE0_TPC0_CFG_TPC_INTW_CAUSE_CAUSE_SHIFT 0
#define DCOWE0_TPC0_CFG_TPC_INTW_CAUSE_CAUSE_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_TPC_INTW_MASK */
#define DCOWE0_TPC0_CFG_TPC_INTW_MASK_MASK_SHIFT 0
#define DCOWE0_TPC0_CFG_TPC_INTW_MASK_MASK_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WQ_CWEDITS */
#define DCOWE0_TPC0_CFG_WQ_CWEDITS_ST_G_SHIFT 0
#define DCOWE0_TPC0_CFG_WQ_CWEDITS_ST_G_MASK 0xF
#define DCOWE0_TPC0_CFG_WQ_CWEDITS_KEWNEW_FIFO_SHIFT 4
#define DCOWE0_TPC0_CFG_WQ_CWEDITS_KEWNEW_FIFO_MASK 0x70

/* DCOWE0_TPC0_CFG_OPCODE_EXEC */
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_SPU_OP_SHIFT 0
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_SPU_OP_MASK 0x7F
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_SPU_EN_SHIFT 7
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_SPU_EN_MASK 0x80
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_VPU_OP_SHIFT 8
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_VPU_OP_MASK 0x7F00
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_VPU_EN_SHIFT 15
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_VPU_EN_MASK 0x8000
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_WD_OP_SHIFT 16
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_WD_OP_MASK 0x7F0000
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_WD_EN_SHIFT 23
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_WD_EN_MASK 0x800000
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_ST_OP_SHIFT 24
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_ST_OP_MASK 0x7F000000
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_ST_EN_SHIFT 31
#define DCOWE0_TPC0_CFG_OPCODE_EXEC_ST_EN_MASK 0x80000000

/* DCOWE0_TPC0_CFG_WUT_FUNC32_BASE_ADDW_WO */
#define DCOWE0_TPC0_CFG_WUT_FUNC32_BASE_ADDW_WO_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC32_BASE_ADDW_WO_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC32_BASE_ADDW_HI */
#define DCOWE0_TPC0_CFG_WUT_FUNC32_BASE_ADDW_HI_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC32_BASE_ADDW_HI_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC64_BASE_ADDW_WO */
#define DCOWE0_TPC0_CFG_WUT_FUNC64_BASE_ADDW_WO_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC64_BASE_ADDW_WO_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC64_BASE_ADDW_HI */
#define DCOWE0_TPC0_CFG_WUT_FUNC64_BASE_ADDW_HI_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC64_BASE_ADDW_HI_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC128_BASE_ADDW_WO */
#define DCOWE0_TPC0_CFG_WUT_FUNC128_BASE_ADDW_WO_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC128_BASE_ADDW_WO_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC128_BASE_ADDW_HI */
#define DCOWE0_TPC0_CFG_WUT_FUNC128_BASE_ADDW_HI_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC128_BASE_ADDW_HI_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC256_BASE_ADDW_WO */
#define DCOWE0_TPC0_CFG_WUT_FUNC256_BASE_ADDW_WO_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC256_BASE_ADDW_WO_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WUT_FUNC256_BASE_ADDW_HI */
#define DCOWE0_TPC0_CFG_WUT_FUNC256_BASE_ADDW_HI_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WUT_FUNC256_BASE_ADDW_HI_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_TSB_CFG_MAX_SIZE */
#define DCOWE0_TPC0_CFG_TSB_CFG_MAX_SIZE_DATA_SHIFT 0
#define DCOWE0_TPC0_CFG_TSB_CFG_MAX_SIZE_DATA_MASK 0xFFFF
#define DCOWE0_TPC0_CFG_TSB_CFG_MAX_SIZE_MD_SHIFT 16
#define DCOWE0_TPC0_CFG_TSB_CFG_MAX_SIZE_MD_MASK 0xFFFF0000

/* DCOWE0_TPC0_CFG_TSB_CFG */
#define DCOWE0_TPC0_CFG_TSB_CFG_CACHE_DISABWE_SHIFT 0
#define DCOWE0_TPC0_CFG_TSB_CFG_CACHE_DISABWE_MASK 0x1
#define DCOWE0_TPC0_CFG_TSB_CFG_MAX_OS_SHIFT 1
#define DCOWE0_TPC0_CFG_TSB_CFG_MAX_OS_MASK 0x1FFFE
#define DCOWE0_TPC0_CFG_TSB_CFG_ENABWE_CGATE_SHIFT 17
#define DCOWE0_TPC0_CFG_TSB_CFG_ENABWE_CGATE_MASK 0x20000

/* DCOWE0_TPC0_CFG_TSB_INFWIGHT_CNTW */
#define DCOWE0_TPC0_CFG_TSB_INFWIGHT_CNTW_V_SHIFT 0
#define DCOWE0_TPC0_CFG_TSB_INFWIGHT_CNTW_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WQ_INFWIGHT_CNTW */
#define DCOWE0_TPC0_CFG_WQ_INFWIGHT_CNTW_HBW_SHIFT 0
#define DCOWE0_TPC0_CFG_WQ_INFWIGHT_CNTW_HBW_MASK 0xFFFF
#define DCOWE0_TPC0_CFG_WQ_INFWIGHT_CNTW_WBW_SHIFT 16
#define DCOWE0_TPC0_CFG_WQ_INFWIGHT_CNTW_WBW_MASK 0x1FF0000

/* DCOWE0_TPC0_CFG_WQ_WBW_TOTAW_CNTW */
#define DCOWE0_TPC0_CFG_WQ_WBW_TOTAW_CNTW_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WQ_WBW_TOTAW_CNTW_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_WQ_HBW_TOTAW_CNTW */
#define DCOWE0_TPC0_CFG_WQ_HBW_TOTAW_CNTW_V_SHIFT 0
#define DCOWE0_TPC0_CFG_WQ_HBW_TOTAW_CNTW_V_MASK 0xFFFFFFFF

/* DCOWE0_TPC0_CFG_IWQ_OCCOUPY_CNTW */
#define DCOWE0_TPC0_CFG_IWQ_OCCOUPY_CNTW_V_SHIFT 0
#define DCOWE0_TPC0_CFG_IWQ_OCCOUPY_CNTW_V_MASK 0xFFFFFFFF

#endif /* ASIC_WEG_DCOWE0_TPC0_CFG_MASKS_H_ */
