INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sadi/lab0/lab0.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sadi/lab0/lab0.srcs/sim_1/new/xor_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sadi/lab0/lab0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
