#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x578119472a10 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x57811946fae0 .scope module, "test_wrapper" "test_wrapper" 3 22;
 .timescale -9 -12;
v0x578119499410_0 .var "byte_in", 7 0;
v0x5781194994f0_0 .var "clk", 0 0;
v0x5781194996c0_0 .net "latched_misc_data", 63 0, v0x578119498260_0;  1 drivers
v0x5781194997c0_0 .net "latched_new_order_ref", 63 0, v0x578119498340_0;  1 drivers
v0x578119499890_0 .net "latched_order_ref", 63 0, v0x578119498430_0;  1 drivers
v0x578119499930_0 .net "latched_price", 31 0, v0x578119498510_0;  1 drivers
v0x578119499a00_0 .net "latched_shares", 31 0, v0x5781194985f0_0;  1 drivers
v0x578119499ad0_0 .net "latched_side", 0 0, v0x5781194986d0_0;  1 drivers
v0x578119499ba0_0 .net "latched_timestamp", 47 0, v0x578119498790_0;  1 drivers
v0x578119499c70_0 .net "latched_type", 3 0, v0x578119498870_0;  1 drivers
v0x578119499d40_0 .net "latched_valid", 0 0, v0x578119498950_0;  1 drivers
v0x578119499e10_0 .net "misc_data", 63 0, L_0x5781194aec80;  1 drivers
v0x578119499eb0_0 .net "new_order_ref", 63 0, L_0x5781194ae040;  1 drivers
v0x578119499fa0_0 .net "order_ref", 63 0, L_0x5781194accd0;  1 drivers
v0x57811949a090_0 .net "parsed_type", 3 0, L_0x5781194ac530;  1 drivers
v0x57811949a180_0 .net "parsed_valid", 0 0, L_0x5781194abd40;  1 drivers
v0x57811949a270_0 .net "price", 31 0, L_0x5781194addf0;  1 drivers
v0x57811949a490_0 .var "rst", 0 0;
v0x57811949a640_0 .net "shares", 31 0, L_0x5781194ad740;  1 drivers
v0x57811949a750_0 .net "side", 0 0, L_0x5781194acfd0;  1 drivers
v0x57811949a840_0 .net "timestamp", 47 0, L_0x5781194ae390;  1 drivers
v0x57811949a950_0 .var "valid_in", 0 0;
S_0x57811946e8c0 .scope module, "dut" "parser" 3 53, 4 22 0, S_0x57811946fae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 1 "parsed_valid";
    .port_info 5 /OUTPUT 4 "parsed_type";
    .port_info 6 /OUTPUT 64 "order_ref";
    .port_info 7 /OUTPUT 1 "side";
    .port_info 8 /OUTPUT 32 "shares";
    .port_info 9 /OUTPUT 32 "price";
    .port_info 10 /OUTPUT 64 "new_order_ref";
    .port_info 11 /OUTPUT 48 "timestamp";
    .port_info 12 /OUTPUT 64 "misc_data";
L_0x57811943a540 .functor OR 1, v0x578119438f10_0, v0x57811948c300_0, C4<0>, C4<0>;
L_0x578119438db0 .functor OR 1, L_0x57811943a540, v0x57811948da10_0, C4<0>, C4<0>;
L_0x578119425a00 .functor OR 1, L_0x578119438db0, v0x578119490a60_0, C4<0>, C4<0>;
L_0x5781193f2af0 .functor OR 1, L_0x578119425a00, v0x57811948f020_0, C4<0>, C4<0>;
L_0x578119375120 .functor OR 1, L_0x5781193f2af0, v0x578119492690_0, C4<0>, C4<0>;
L_0x5781194abd40 .functor AND 1, L_0x578119375120, L_0x5781194ab860, C4<1>, C4<1>;
v0x578119493260_0 .net *"_ivl_10", 0 0, L_0x5781193f2af0;  1 drivers
L_0x71ba37a41378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x578119493360_0 .net/2u *"_ivl_16", 3 0, L_0x71ba37a41378;  1 drivers
v0x578119493440_0 .net *"_ivl_18", 3 0, L_0x5781194abe90;  1 drivers
v0x578119493500_0 .net *"_ivl_2", 5 0, L_0x5781194ab900;  1 drivers
v0x5781194935e0_0 .net *"_ivl_20", 3 0, L_0x5781194abf80;  1 drivers
v0x5781194936c0_0 .net *"_ivl_22", 3 0, L_0x5781194ac070;  1 drivers
v0x5781194937a0_0 .net *"_ivl_24", 3 0, L_0x5781194ac1f0;  1 drivers
v0x578119493880_0 .net *"_ivl_26", 3 0, L_0x5781194ac3b0;  1 drivers
L_0x71ba37a413c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578119493960_0 .net/2u *"_ivl_30", 63 0, L_0x71ba37a413c0;  1 drivers
v0x578119493a40_0 .net *"_ivl_32", 63 0, L_0x5781194ac750;  1 drivers
v0x578119493b20_0 .net *"_ivl_34", 63 0, L_0x5781194ac890;  1 drivers
v0x578119493c00_0 .net *"_ivl_36", 63 0, L_0x5781194ac9e0;  1 drivers
v0x578119493ce0_0 .net *"_ivl_38", 63 0, L_0x5781194acb20;  1 drivers
v0x578119493dc0_0 .net *"_ivl_4", 0 0, L_0x57811943a540;  1 drivers
L_0x71ba37a41408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x578119493ea0_0 .net/2u *"_ivl_42", 0 0, L_0x71ba37a41408;  1 drivers
v0x578119493f80_0 .net *"_ivl_44", 0 0, L_0x5781194ace10;  1 drivers
L_0x71ba37a41450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578119494060_0 .net/2u *"_ivl_48", 31 0, L_0x71ba37a41450;  1 drivers
v0x578119494250_0 .net *"_ivl_50", 31 0, L_0x5781194ad110;  1 drivers
v0x578119494330_0 .net *"_ivl_52", 31 0, L_0x5781194ad2e0;  1 drivers
v0x578119494410_0 .net *"_ivl_54", 31 0, L_0x5781194ad420;  1 drivers
v0x5781194944f0_0 .net *"_ivl_56", 31 0, L_0x5781194ad600;  1 drivers
v0x5781194945d0_0 .net *"_ivl_6", 0 0, L_0x578119438db0;  1 drivers
L_0x71ba37a41498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5781194946b0_0 .net/2u *"_ivl_60", 31 0, L_0x71ba37a41498;  1 drivers
v0x578119494790_0 .net *"_ivl_62", 31 0, L_0x5781194ad4c0;  1 drivers
v0x578119494870_0 .net *"_ivl_64", 31 0, L_0x5781194adbf0;  1 drivers
L_0x71ba37a414e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578119494950_0 .net/2u *"_ivl_68", 63 0, L_0x71ba37a414e0;  1 drivers
L_0x71ba37a41528 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578119494a30_0 .net/2u *"_ivl_72", 47 0, L_0x71ba37a41528;  1 drivers
v0x578119494b10_0 .net *"_ivl_74", 47 0, L_0x5781194ae250;  1 drivers
L_0x71ba37a41570 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578119494bf0_0 .net/2u *"_ivl_78", 63 0, L_0x71ba37a41570;  1 drivers
v0x578119494cd0_0 .net *"_ivl_8", 0 0, L_0x578119425a00;  1 drivers
v0x578119494db0_0 .net *"_ivl_80", 63 0, L_0x5781194ae5b0;  1 drivers
v0x578119494e90_0 .net *"_ivl_82", 63 0, L_0x5781194ae800;  1 drivers
v0x578119494f70_0 .net *"_ivl_84", 63 0, L_0x5781194aeb40;  1 drivers
v0x578119495260_0 .net "add_internal_valid", 0 0, v0x578119438f10_0;  1 drivers
v0x578119495300_0 .net "add_order_ref", 63 0, v0x578119426dd0_0;  1 drivers
v0x5781194953a0_0 .net "add_parsed_type", 3 0, v0x57811948a9a0_0;  1 drivers
v0x578119495440_0 .net "add_price", 31 0, v0x57811948aa80_0;  1 drivers
v0x578119495510_0 .net "add_shares", 31 0, v0x57811948ab60_0;  1 drivers
v0x5781194955e0_0 .net "add_side", 0 0, v0x57811948ac40_0;  1 drivers
v0x5781194956b0_0 .net "add_stock_symbol", 63 0, v0x57811948ad00_0;  1 drivers
v0x578119495780_0 .net "byte_in", 7 0, v0x578119499410_0;  1 drivers
v0x578119495820_0 .net "cancel_canceled_shares", 31 0, v0x57811948c220_0;  1 drivers
v0x5781194958f0_0 .net "cancel_internal_valid", 0 0, v0x57811948c300_0;  1 drivers
v0x5781194959c0_0 .net "cancel_order_ref", 63 0, v0x57811948c3c0_0;  1 drivers
v0x578119495a90_0 .net "cancel_parsed_type", 3 0, v0x57811948c560_0;  1 drivers
v0x578119495b60_0 .net "clk", 0 0, v0x5781194994f0_0;  1 drivers
v0x578119495c00_0 .net "delete_internal_valid", 0 0, v0x57811948da10_0;  1 drivers
v0x578119495cd0_0 .net "delete_order_ref", 63 0, v0x57811948dad0_0;  1 drivers
v0x578119495da0_0 .net "delete_parsed_type", 3 0, v0x57811948dc70_0;  1 drivers
v0x578119495e70_0 .net "exec_internal_valid", 0 0, v0x57811948f020_0;  1 drivers
v0x578119495f40_0 .net "exec_match_id", 63 0, v0x57811948f0e0_0;  1 drivers
v0x578119496010_0 .net "exec_order_ref", 63 0, v0x57811948f1c0_0;  1 drivers
v0x5781194960e0_0 .net "exec_parsed_type", 3 0, v0x57811948f360_0;  1 drivers
v0x5781194961b0_0 .net "exec_shares", 31 0, v0x57811948f440_0;  1 drivers
v0x578119496280_0 .net "exec_timestamp", 47 0, v0x57811948f520_0;  1 drivers
v0x578119496350_0 .net "internal_valid_any", 0 0, L_0x578119375120;  1 drivers
v0x5781194963f0_0 .net "misc_data", 63 0, L_0x5781194aec80;  alias, 1 drivers
v0x578119496490_0 .net "new_order_ref", 63 0, L_0x5781194ae040;  alias, 1 drivers
v0x578119496550_0 .net "onehot_detect", 0 0, L_0x5781194ab860;  1 drivers
v0x578119496610_0 .net "order_ref", 63 0, L_0x5781194accd0;  alias, 1 drivers
v0x5781194966f0_0 .net "parsed_type", 3 0, L_0x5781194ac530;  alias, 1 drivers
v0x5781194967d0_0 .net "parsed_valid", 0 0, L_0x5781194abd40;  alias, 1 drivers
v0x578119496890_0 .net "price", 31 0, L_0x5781194addf0;  alias, 1 drivers
v0x578119496970_0 .net "replace_internal_valid", 0 0, v0x578119490a60_0;  1 drivers
v0x578119496a40_0 .net "replace_new_order_ref", 63 0, v0x578119490bb0_0;  1 drivers
v0x578119496f20_0 .net "replace_old_order_ref", 63 0, v0x578119490c90_0;  1 drivers
v0x578119496ff0_0 .net "replace_parsed_type", 3 0, v0x578119490e30_0;  1 drivers
v0x5781194970c0_0 .net "replace_price", 31 0, v0x578119490f10_0;  1 drivers
v0x578119497190_0 .net "replace_shares", 31 0, v0x578119490ff0_0;  1 drivers
v0x578119497260_0 .net "rst", 0 0, v0x57811949a490_0;  1 drivers
v0x578119497300_0 .net "shares", 31 0, L_0x5781194ad740;  alias, 1 drivers
v0x5781194973c0_0 .net "side", 0 0, L_0x5781194acfd0;  alias, 1 drivers
v0x578119497480_0 .net "timestamp", 47 0, L_0x5781194ae390;  alias, 1 drivers
v0x578119497560_0 .net "trade_internal_valid", 0 0, v0x578119492690_0;  1 drivers
v0x578119497630_0 .net "trade_match_id", 63 0, v0x578119492750_0;  1 drivers
v0x578119497700_0 .net "trade_order_ref", 63 0, v0x578119492830_0;  1 drivers
v0x5781194977d0_0 .net "trade_parsed_type", 3 0, v0x5781194929d0_0;  1 drivers
v0x5781194978a0_0 .net "trade_price", 31 0, v0x578119492ab0_0;  1 drivers
v0x578119497970_0 .net "trade_shares", 31 0, v0x578119492b90_0;  1 drivers
v0x578119497a40_0 .net "trade_side", 0 0, v0x578119492d80_0;  1 drivers
v0x578119497b10_0 .net "trade_timestamp", 47 0, v0x578119492f20_0;  1 drivers
v0x578119497be0_0 .net "valid_in", 0 0, v0x57811949a950_0;  1 drivers
L_0x5781194ab860 .sfunc 4 125 "$onehot", "v1v6", L_0x5781194ab900;
LS_0x5781194ab900_0_0 .concat [ 1 1 1 1], v0x578119492690_0, v0x57811948f020_0, v0x578119490a60_0, v0x57811948da10_0;
LS_0x5781194ab900_0_4 .concat [ 1 1 0 0], v0x57811948c300_0, v0x578119438f10_0;
L_0x5781194ab900 .concat [ 4 2 0 0], LS_0x5781194ab900_0_0, LS_0x5781194ab900_0_4;
L_0x5781194abe90 .functor MUXZ 4, L_0x71ba37a41378, v0x5781194929d0_0, v0x578119492690_0, C4<>;
L_0x5781194abf80 .functor MUXZ 4, L_0x5781194abe90, v0x57811948f360_0, v0x57811948f020_0, C4<>;
L_0x5781194ac070 .functor MUXZ 4, L_0x5781194abf80, v0x578119490e30_0, v0x578119490a60_0, C4<>;
L_0x5781194ac1f0 .functor MUXZ 4, L_0x5781194ac070, v0x57811948dc70_0, v0x57811948da10_0, C4<>;
L_0x5781194ac3b0 .functor MUXZ 4, L_0x5781194ac1f0, v0x57811948c560_0, v0x57811948c300_0, C4<>;
L_0x5781194ac530 .functor MUXZ 4, L_0x5781194ac3b0, v0x57811948a9a0_0, v0x578119438f10_0, C4<>;
L_0x5781194ac750 .functor MUXZ 64, L_0x71ba37a413c0, v0x578119492830_0, v0x578119492690_0, C4<>;
L_0x5781194ac890 .functor MUXZ 64, L_0x5781194ac750, v0x57811948f1c0_0, v0x57811948f020_0, C4<>;
L_0x5781194ac9e0 .functor MUXZ 64, L_0x5781194ac890, v0x57811948dad0_0, v0x57811948da10_0, C4<>;
L_0x5781194acb20 .functor MUXZ 64, L_0x5781194ac9e0, v0x57811948c3c0_0, v0x57811948c300_0, C4<>;
L_0x5781194accd0 .functor MUXZ 64, L_0x5781194acb20, v0x578119426dd0_0, v0x578119438f10_0, C4<>;
L_0x5781194ace10 .functor MUXZ 1, L_0x71ba37a41408, v0x578119492d80_0, v0x578119492690_0, C4<>;
L_0x5781194acfd0 .functor MUXZ 1, L_0x5781194ace10, v0x57811948ac40_0, v0x578119438f10_0, C4<>;
L_0x5781194ad110 .functor MUXZ 32, L_0x71ba37a41450, v0x578119492b90_0, v0x578119492690_0, C4<>;
L_0x5781194ad2e0 .functor MUXZ 32, L_0x5781194ad110, v0x57811948f440_0, v0x57811948f020_0, C4<>;
L_0x5781194ad420 .functor MUXZ 32, L_0x5781194ad2e0, v0x578119490ff0_0, v0x578119490a60_0, C4<>;
L_0x5781194ad600 .functor MUXZ 32, L_0x5781194ad420, v0x57811948c220_0, v0x57811948c300_0, C4<>;
L_0x5781194ad740 .functor MUXZ 32, L_0x5781194ad600, v0x57811948ab60_0, v0x578119438f10_0, C4<>;
L_0x5781194ad4c0 .functor MUXZ 32, L_0x71ba37a41498, v0x578119492ab0_0, v0x578119492690_0, C4<>;
L_0x5781194adbf0 .functor MUXZ 32, L_0x5781194ad4c0, v0x578119490f10_0, v0x578119490a60_0, C4<>;
L_0x5781194addf0 .functor MUXZ 32, L_0x5781194adbf0, v0x57811948aa80_0, v0x578119438f10_0, C4<>;
L_0x5781194ae040 .functor MUXZ 64, L_0x71ba37a414e0, v0x578119490bb0_0, v0x578119490a60_0, C4<>;
L_0x5781194ae250 .functor MUXZ 48, L_0x71ba37a41528, v0x578119492f20_0, v0x578119492690_0, C4<>;
L_0x5781194ae390 .functor MUXZ 48, L_0x5781194ae250, v0x57811948f520_0, v0x57811948f020_0, C4<>;
L_0x5781194ae5b0 .functor MUXZ 64, L_0x71ba37a41570, v0x578119490c90_0, v0x578119490a60_0, C4<>;
L_0x5781194ae800 .functor MUXZ 64, L_0x5781194ae5b0, v0x57811948f0e0_0, v0x57811948f020_0, C4<>;
L_0x5781194aeb40 .functor MUXZ 64, L_0x5781194ae800, v0x578119492750_0, v0x578119492690_0, C4<>;
L_0x5781194aec80 .functor MUXZ 64, L_0x5781194aeb40, v0x57811948ad00_0, v0x578119438f10_0, C4<>;
S_0x57811946cdc0 .scope module, "add_dec" "add_order_decoder" 4 64, 5 39 0, S_0x57811946e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 4 "add_parsed_type";
    .port_info 5 /OUTPUT 1 "add_internal_valid";
    .port_info 6 /OUTPUT 1 "add_packet_invalid";
    .port_info 7 /OUTPUT 64 "add_order_ref";
    .port_info 8 /OUTPUT 1 "add_side";
    .port_info 9 /OUTPUT 32 "add_shares";
    .port_info 10 /OUTPUT 32 "add_price";
    .port_info 11 /OUTPUT 64 "add_stock_symbol";
P_0x578119412b30 .param/l "MSG_LENGTH" 0 5 58, +C4<00000000000000000000000000100100>;
P_0x578119412b70 .param/l "MSG_TYPE" 0 5 57, C4<01000001>;
v0x57811943b800_0 .net *"_ivl_0", 31 0, L_0x57811949a9f0;  1 drivers
L_0x71ba37a41018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578119441820_0 .net *"_ivl_3", 25 0, L_0x71ba37a41018;  1 drivers
L_0x71ba37a41060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578119432490_0 .net/2u *"_ivl_4", 31 0, L_0x71ba37a41060;  1 drivers
v0x578119438f10_0 .var "add_internal_valid", 0 0;
v0x578119426dd0_0 .var "add_order_ref", 63 0;
v0x57811948a8e0_0 .var "add_packet_invalid", 0 0;
v0x57811948a9a0_0 .var "add_parsed_type", 3 0;
v0x57811948aa80_0 .var "add_price", 31 0;
v0x57811948ab60_0 .var "add_shares", 31 0;
v0x57811948ac40_0 .var "add_side", 0 0;
v0x57811948ad00_0 .var "add_stock_symbol", 63 0;
v0x57811948ade0_0 .net "byte_in", 7 0, v0x578119499410_0;  alias, 1 drivers
v0x57811948aec0_0 .var "byte_index", 5 0;
v0x57811948afa0_0 .net "clk", 0 0, v0x5781194994f0_0;  alias, 1 drivers
v0x57811948b060_0 .net "decoder_enabled", 0 0, L_0x5781194aab10;  1 drivers
v0x57811948b120_0 .var "is_add_order", 0 0;
v0x57811948b1e0_0 .net "rst", 0 0, v0x57811949a490_0;  alias, 1 drivers
v0x57811948b2a0_0 .var "suppress_count", 5 0;
v0x57811948b380_0 .net "valid_in", 0 0, v0x57811949a950_0;  alias, 1 drivers
E_0x578119376ce0 .event posedge, v0x57811948afa0_0;
L_0x57811949a9f0 .concat [ 6 26 0 0], v0x57811948b2a0_0, L_0x71ba37a41018;
L_0x5781194aab10 .cmp/eq 32, L_0x57811949a9f0, L_0x71ba37a41060;
S_0x57811946c0f0 .scope autofunction.vec4.s6, "itch_length" "itch_length" 6 15, 6 15 0, S_0x57811946cdc0;
 .timescale -9 -12;
; Variable itch_length is vec4 return value of scope S_0x57811946c0f0
v0x578119457ef0_0 .var "msg_type", 7 0;
TD_test_wrapper.dut.add_dec.itch_length ;
    %load/vec4 v0x578119457ef0_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811946c0f0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 36, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811946c0f0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 23, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811946c0f0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 27, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811946c0f0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811946c0f0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 30, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811946c0f0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 40, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811946c0f0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %end;
S_0x57811948b5c0 .scope module, "cancel_dec" "cancel_order_decoder" 4 75, 7 32 0, S_0x57811946e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 4 "cancel_parsed_type";
    .port_info 5 /OUTPUT 1 "cancel_internal_valid";
    .port_info 6 /OUTPUT 1 "cancel_packet_invalid";
    .port_info 7 /OUTPUT 64 "cancel_order_ref";
    .port_info 8 /OUTPUT 32 "cancel_canceled_shares";
P_0x578119473be0 .param/l "MSG_LENGTH" 0 7 48, +C4<00000000000000000000000000010111>;
P_0x578119473c20 .param/l "MSG_TYPE" 0 7 47, C4<01011000>;
v0x57811948bdb0_0 .net *"_ivl_0", 31 0, L_0x5781194aac50;  1 drivers
L_0x71ba37a410a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57811948beb0_0 .net *"_ivl_3", 25 0, L_0x71ba37a410a8;  1 drivers
L_0x71ba37a410f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57811948bf90_0 .net/2u *"_ivl_4", 31 0, L_0x71ba37a410f0;  1 drivers
v0x57811948c050_0 .net "byte_in", 7 0, v0x578119499410_0;  alias, 1 drivers
v0x57811948c110_0 .var "byte_index", 5 0;
v0x57811948c220_0 .var "cancel_canceled_shares", 31 0;
v0x57811948c300_0 .var "cancel_internal_valid", 0 0;
v0x57811948c3c0_0 .var "cancel_order_ref", 63 0;
v0x57811948c4a0_0 .var "cancel_packet_invalid", 0 0;
v0x57811948c560_0 .var "cancel_parsed_type", 3 0;
v0x57811948c640_0 .net "clk", 0 0, v0x5781194994f0_0;  alias, 1 drivers
v0x57811948c6e0_0 .net "decoder_enabled", 0 0, L_0x5781194aad40;  1 drivers
v0x57811948c780_0 .var "is_cancel_order", 0 0;
v0x57811948c840_0 .net "rst", 0 0, v0x57811949a490_0;  alias, 1 drivers
v0x57811948c8e0_0 .var "suppress_count", 5 0;
v0x57811948c9a0_0 .net "valid_in", 0 0, v0x57811949a950_0;  alias, 1 drivers
L_0x5781194aac50 .concat [ 6 26 0 0], v0x57811948c8e0_0, L_0x71ba37a410a8;
L_0x5781194aad40 .cmp/eq 32, L_0x5781194aac50, L_0x71ba37a410f0;
S_0x57811948b9d0 .scope autofunction.vec4.s6, "itch_length" "itch_length" 6 15, 6 15 0, S_0x57811948b5c0;
 .timescale -9 -12;
; Variable itch_length is vec4 return value of scope S_0x57811948b9d0
v0x57811948bcd0_0 .var "msg_type", 7 0;
TD_test_wrapper.dut.cancel_dec.itch_length ;
    %load/vec4 v0x57811948bcd0_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948b9d0;
    %jmp T_1.15;
T_1.8 ;
    %pushi/vec4 36, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948b9d0;
    %jmp T_1.15;
T_1.9 ;
    %pushi/vec4 23, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948b9d0;
    %jmp T_1.15;
T_1.10 ;
    %pushi/vec4 27, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948b9d0;
    %jmp T_1.15;
T_1.11 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948b9d0;
    %jmp T_1.15;
T_1.12 ;
    %pushi/vec4 30, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948b9d0;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 40, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948b9d0;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %end;
S_0x57811948cb70 .scope module, "delete_dec" "delete_order_decoder" 4 83, 8 52 0, S_0x57811946e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 4 "delete_parsed_type";
    .port_info 5 /OUTPUT 1 "delete_internal_valid";
    .port_info 6 /OUTPUT 1 "delete_packet_invalid";
    .port_info 7 /OUTPUT 64 "delete_order_ref";
P_0x57811948cd30 .param/l "MSG_LENGTH" 0 8 67, +C4<00000000000000000000000000001001>;
P_0x57811948cd70 .param/l "MSG_TYPE" 0 8 66, C4<01000100>;
v0x57811948d380_0 .net *"_ivl_0", 31 0, L_0x5781194aae80;  1 drivers
L_0x71ba37a41138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57811948d480_0 .net *"_ivl_3", 25 0, L_0x71ba37a41138;  1 drivers
L_0x71ba37a41180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57811948d560_0 .net/2u *"_ivl_4", 31 0, L_0x71ba37a41180;  1 drivers
v0x57811948d620_0 .net "byte_in", 7 0, v0x578119499410_0;  alias, 1 drivers
v0x57811948d730_0 .var "byte_index", 5 0;
v0x57811948d860_0 .net "clk", 0 0, v0x5781194994f0_0;  alias, 1 drivers
v0x57811948d950_0 .net "decoder_enabled", 0 0, L_0x5781194aafc0;  1 drivers
v0x57811948da10_0 .var "delete_internal_valid", 0 0;
v0x57811948dad0_0 .var "delete_order_ref", 63 0;
v0x57811948dbb0_0 .var "delete_packet_invalid", 0 0;
v0x57811948dc70_0 .var "delete_parsed_type", 3 0;
v0x57811948dd50_0 .var "is_delete_order", 0 0;
v0x57811948de10_0 .net "rst", 0 0, v0x57811949a490_0;  alias, 1 drivers
v0x57811948deb0_0 .var "suppress_count", 5 0;
v0x57811948df90_0 .net "valid_in", 0 0, v0x57811949a950_0;  alias, 1 drivers
L_0x5781194aae80 .concat [ 6 26 0 0], v0x57811948deb0_0, L_0x71ba37a41138;
L_0x5781194aafc0 .cmp/eq 32, L_0x5781194aae80, L_0x71ba37a41180;
S_0x57811948cfa0 .scope autofunction.vec4.s6, "itch_length" "itch_length" 6 15, 6 15 0, S_0x57811948cb70;
 .timescale -9 -12;
; Variable itch_length is vec4 return value of scope S_0x57811948cfa0
v0x57811948d2a0_0 .var "msg_type", 7 0;
TD_test_wrapper.dut.delete_dec.itch_length ;
    %load/vec4 v0x57811948d2a0_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948cfa0;
    %jmp T_2.23;
T_2.16 ;
    %pushi/vec4 36, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948cfa0;
    %jmp T_2.23;
T_2.17 ;
    %pushi/vec4 23, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948cfa0;
    %jmp T_2.23;
T_2.18 ;
    %pushi/vec4 27, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948cfa0;
    %jmp T_2.23;
T_2.19 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948cfa0;
    %jmp T_2.23;
T_2.20 ;
    %pushi/vec4 30, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948cfa0;
    %jmp T_2.23;
T_2.21 ;
    %pushi/vec4 40, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948cfa0;
    %jmp T_2.23;
T_2.23 ;
    %pop/vec4 1;
    %end;
S_0x57811948e1d0 .scope module, "exec_dec" "executed_order_decoder" 4 100, 9 38 0, S_0x57811946e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 4 "exec_parsed_type";
    .port_info 5 /OUTPUT 1 "exec_internal_valid";
    .port_info 6 /OUTPUT 1 "exec_packet_invalid";
    .port_info 7 /OUTPUT 64 "exec_order_ref";
    .port_info 8 /OUTPUT 32 "exec_shares";
    .port_info 9 /OUTPUT 64 "exec_match_id";
    .port_info 10 /OUTPUT 48 "exec_timestamp";
P_0x57811948e360 .param/l "MSG_LENGTH" 0 9 57, +C4<00000000000000000000000000011110>;
P_0x57811948e3a0 .param/l "MSG_TYPE" 0 9 56, C4<01000101>;
v0x57811948ea30_0 .net *"_ivl_0", 31 0, L_0x5781194ab390;  1 drivers
L_0x71ba37a41258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57811948eb30_0 .net *"_ivl_3", 25 0, L_0x71ba37a41258;  1 drivers
L_0x71ba37a412a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57811948ec10_0 .net/2u *"_ivl_4", 31 0, L_0x71ba37a412a0;  1 drivers
v0x57811948ecd0_0 .net "byte_in", 7 0, v0x578119499410_0;  alias, 1 drivers
v0x57811948ed90_0 .var "byte_index", 5 0;
v0x57811948eec0_0 .net "clk", 0 0, v0x5781194994f0_0;  alias, 1 drivers
v0x57811948ef60_0 .net "decoder_enabled", 0 0, L_0x5781194ab4b0;  1 drivers
v0x57811948f020_0 .var "exec_internal_valid", 0 0;
v0x57811948f0e0_0 .var "exec_match_id", 63 0;
v0x57811948f1c0_0 .var "exec_order_ref", 63 0;
v0x57811948f2a0_0 .var "exec_packet_invalid", 0 0;
v0x57811948f360_0 .var "exec_parsed_type", 3 0;
v0x57811948f440_0 .var "exec_shares", 31 0;
v0x57811948f520_0 .var "exec_timestamp", 47 0;
v0x57811948f600_0 .var "is_exec_order", 0 0;
v0x57811948f6c0_0 .net "rst", 0 0, v0x57811949a490_0;  alias, 1 drivers
v0x57811948f760_0 .var "suppress_count", 5 0;
v0x57811948f950_0 .net "valid_in", 0 0, v0x57811949a950_0;  alias, 1 drivers
L_0x5781194ab390 .concat [ 6 26 0 0], v0x57811948f760_0, L_0x71ba37a41258;
L_0x5781194ab4b0 .cmp/eq 32, L_0x5781194ab390, L_0x71ba37a412a0;
S_0x57811948e650 .scope autofunction.vec4.s6, "itch_length" "itch_length" 6 15, 6 15 0, S_0x57811948e1d0;
 .timescale -9 -12;
; Variable itch_length is vec4 return value of scope S_0x57811948e650
v0x57811948e950_0 .var "msg_type", 7 0;
TD_test_wrapper.dut.exec_dec.itch_length ;
    %load/vec4 v0x57811948e950_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948e650;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 36, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948e650;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 23, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948e650;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 27, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948e650;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948e650;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 30, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948e650;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 40, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948e650;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %end;
S_0x57811948fb50 .scope module, "replace_dec" "replace_order_decoder" 4 90, 10 46 0, S_0x57811946e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 4 "replace_parsed_type";
    .port_info 5 /OUTPUT 1 "replace_internal_valid";
    .port_info 6 /OUTPUT 1 "replace_packet_invalid";
    .port_info 7 /OUTPUT 64 "replace_old_order_ref";
    .port_info 8 /OUTPUT 64 "replace_new_order_ref";
    .port_info 9 /OUTPUT 32 "replace_shares";
    .port_info 10 /OUTPUT 32 "replace_price";
P_0x57811948e440 .param/l "MSG_LENGTH" 0 10 64, +C4<00000000000000000000000000011011>;
P_0x57811948e480 .param/l "MSG_TYPE" 0 10 63, C4<01010101>;
v0x578119490370_0 .net *"_ivl_0", 31 0, L_0x5781194ab100;  1 drivers
L_0x71ba37a411c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578119490470_0 .net *"_ivl_3", 25 0, L_0x71ba37a411c8;  1 drivers
L_0x71ba37a41210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578119490550_0 .net/2u *"_ivl_4", 31 0, L_0x71ba37a41210;  1 drivers
v0x578119490610_0 .net "byte_in", 7 0, v0x578119499410_0;  alias, 1 drivers
v0x5781194906d0_0 .var "byte_index", 5 0;
v0x5781194907b0_0 .net "clk", 0 0, v0x5781194994f0_0;  alias, 1 drivers
v0x5781194908e0_0 .net "decoder_enabled", 0 0, L_0x5781194ab220;  1 drivers
v0x5781194909a0_0 .var "is_replace_order", 0 0;
v0x578119490a60_0 .var "replace_internal_valid", 0 0;
v0x578119490bb0_0 .var "replace_new_order_ref", 63 0;
v0x578119490c90_0 .var "replace_old_order_ref", 63 0;
v0x578119490d70_0 .var "replace_packet_invalid", 0 0;
v0x578119490e30_0 .var "replace_parsed_type", 3 0;
v0x578119490f10_0 .var "replace_price", 31 0;
v0x578119490ff0_0 .var "replace_shares", 31 0;
v0x5781194910d0_0 .net "rst", 0 0, v0x57811949a490_0;  alias, 1 drivers
v0x578119491200_0 .var "suppress_count", 5 0;
v0x5781194913f0_0 .net "valid_in", 0 0, v0x57811949a950_0;  alias, 1 drivers
L_0x5781194ab100 .concat [ 6 26 0 0], v0x578119491200_0, L_0x71ba37a411c8;
L_0x5781194ab220 .cmp/eq 32, L_0x5781194ab100, L_0x71ba37a41210;
S_0x57811948ff90 .scope autofunction.vec4.s6, "itch_length" "itch_length" 6 15, 6 15 0, S_0x57811948fb50;
 .timescale -9 -12;
; Variable itch_length is vec4 return value of scope S_0x57811948ff90
v0x578119490290_0 .var "msg_type", 7 0;
TD_test_wrapper.dut.replace_dec.itch_length ;
    %load/vec4 v0x578119490290_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948ff90;
    %jmp T_4.39;
T_4.32 ;
    %pushi/vec4 36, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948ff90;
    %jmp T_4.39;
T_4.33 ;
    %pushi/vec4 23, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948ff90;
    %jmp T_4.39;
T_4.34 ;
    %pushi/vec4 27, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948ff90;
    %jmp T_4.39;
T_4.35 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948ff90;
    %jmp T_4.39;
T_4.36 ;
    %pushi/vec4 30, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948ff90;
    %jmp T_4.39;
T_4.37 ;
    %pushi/vec4 40, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x57811948ff90;
    %jmp T_4.39;
T_4.39 ;
    %pop/vec4 1;
    %end;
S_0x578119491650 .scope module, "trade_dec" "trade_decoder" 4 110, 11 45 0, S_0x57811946e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 4 "trade_parsed_type";
    .port_info 5 /OUTPUT 1 "trade_internal_valid";
    .port_info 6 /OUTPUT 1 "trade_packet_invalid";
    .port_info 7 /OUTPUT 48 "trade_timestamp";
    .port_info 8 /OUTPUT 64 "trade_order_ref";
    .port_info 9 /OUTPUT 1 "trade_side";
    .port_info 10 /OUTPUT 32 "trade_shares";
    .port_info 11 /OUTPUT 64 "trade_stock_symbol";
    .port_info 12 /OUTPUT 32 "trade_price";
    .port_info 13 /OUTPUT 64 "trade_match_id";
P_0x5781194917e0 .param/l "MSG_LENGTH" 0 11 66, +C4<00000000000000000000000000101000>;
P_0x578119491820 .param/l "MSG_TYPE" 0 11 65, C4<01010000>;
v0x578119491eb0_0 .net *"_ivl_0", 31 0, L_0x5781194ab5d0;  1 drivers
L_0x71ba37a412e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578119491fb0_0 .net *"_ivl_3", 25 0, L_0x71ba37a412e8;  1 drivers
L_0x71ba37a41330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x578119492090_0 .net/2u *"_ivl_4", 31 0, L_0x71ba37a41330;  1 drivers
v0x578119492150_0 .net "byte_in", 7 0, v0x578119499410_0;  alias, 1 drivers
v0x578119492210_0 .var "byte_index", 5 0;
v0x5781194922f0_0 .net "clk", 0 0, v0x5781194994f0_0;  alias, 1 drivers
v0x578119492390_0 .net "decoder_enabled", 0 0, L_0x5781194ab6f0;  1 drivers
v0x578119492450_0 .var "is_trade", 0 0;
v0x578119492510_0 .net "rst", 0 0, v0x57811949a490_0;  alias, 1 drivers
v0x5781194925b0_0 .var "suppress_count", 5 0;
v0x578119492690_0 .var "trade_internal_valid", 0 0;
v0x578119492750_0 .var "trade_match_id", 63 0;
v0x578119492830_0 .var "trade_order_ref", 63 0;
v0x578119492910_0 .var "trade_packet_invalid", 0 0;
v0x5781194929d0_0 .var "trade_parsed_type", 3 0;
v0x578119492ab0_0 .var "trade_price", 31 0;
v0x578119492b90_0 .var "trade_shares", 31 0;
v0x578119492d80_0 .var "trade_side", 0 0;
v0x578119492e40_0 .var "trade_stock_symbol", 63 0;
v0x578119492f20_0 .var "trade_timestamp", 47 0;
v0x578119493000_0 .net "valid_in", 0 0, v0x57811949a950_0;  alias, 1 drivers
L_0x5781194ab5d0 .concat [ 6 26 0 0], v0x5781194925b0_0, L_0x71ba37a412e8;
L_0x5781194ab6f0 .cmp/eq 32, L_0x5781194ab5d0, L_0x71ba37a41330;
S_0x578119491b20 .scope autofunction.vec4.s6, "itch_length" "itch_length" 6 15, 6 15 0, S_0x578119491650;
 .timescale -9 -12;
; Variable itch_length is vec4 return value of scope S_0x578119491b20
v0x578119491dd0_0 .var "msg_type", 7 0;
TD_test_wrapper.dut.trade_dec.itch_length ;
    %load/vec4 v0x578119491dd0_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_5.41, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_5.42, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x578119491b20;
    %jmp T_5.47;
T_5.40 ;
    %pushi/vec4 36, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x578119491b20;
    %jmp T_5.47;
T_5.41 ;
    %pushi/vec4 23, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x578119491b20;
    %jmp T_5.47;
T_5.42 ;
    %pushi/vec4 27, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x578119491b20;
    %jmp T_5.47;
T_5.43 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x578119491b20;
    %jmp T_5.47;
T_5.44 ;
    %pushi/vec4 30, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x578119491b20;
    %jmp T_5.47;
T_5.45 ;
    %pushi/vec4 40, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x578119491b20;
    %jmp T_5.47;
T_5.47 ;
    %pop/vec4 1;
    %end;
S_0x578119497de0 .scope module, "latch" "parser_latch_stage" 3 69, 12 19 0, S_0x57811946fae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "parsed_valid";
    .port_info 3 /INPUT 4 "parsed_type";
    .port_info 4 /INPUT 64 "order_ref";
    .port_info 5 /INPUT 1 "side";
    .port_info 6 /INPUT 32 "shares";
    .port_info 7 /INPUT 32 "price";
    .port_info 8 /INPUT 64 "new_order_ref";
    .port_info 9 /INPUT 48 "timestamp";
    .port_info 10 /INPUT 64 "misc_data";
    .port_info 11 /OUTPUT 1 "latched_valid";
    .port_info 12 /OUTPUT 4 "latched_type";
    .port_info 13 /OUTPUT 64 "latched_order_ref";
    .port_info 14 /OUTPUT 1 "latched_side";
    .port_info 15 /OUTPUT 32 "latched_shares";
    .port_info 16 /OUTPUT 32 "latched_price";
    .port_info 17 /OUTPUT 64 "latched_new_order_ref";
    .port_info 18 /OUTPUT 48 "latched_timestamp";
    .port_info 19 /OUTPUT 64 "latched_misc_data";
v0x5781194981a0_0 .net "clk", 0 0, v0x5781194994f0_0;  alias, 1 drivers
v0x578119498260_0 .var "latched_misc_data", 63 0;
v0x578119498340_0 .var "latched_new_order_ref", 63 0;
v0x578119498430_0 .var "latched_order_ref", 63 0;
v0x578119498510_0 .var "latched_price", 31 0;
v0x5781194985f0_0 .var "latched_shares", 31 0;
v0x5781194986d0_0 .var "latched_side", 0 0;
v0x578119498790_0 .var "latched_timestamp", 47 0;
v0x578119498870_0 .var "latched_type", 3 0;
v0x578119498950_0 .var "latched_valid", 0 0;
v0x578119498a10_0 .net "misc_data", 63 0, L_0x5781194aec80;  alias, 1 drivers
v0x578119498ad0_0 .net "new_order_ref", 63 0, L_0x5781194ae040;  alias, 1 drivers
v0x578119498ba0_0 .net "order_ref", 63 0, L_0x5781194accd0;  alias, 1 drivers
v0x578119498c70_0 .net "parsed_type", 3 0, L_0x5781194ac530;  alias, 1 drivers
v0x578119498d40_0 .net "parsed_valid", 0 0, L_0x5781194abd40;  alias, 1 drivers
v0x578119498e10_0 .net "price", 31 0, L_0x5781194addf0;  alias, 1 drivers
v0x578119498ee0_0 .net "rst", 0 0, v0x57811949a490_0;  alias, 1 drivers
v0x578119498f80_0 .net "shares", 31 0, L_0x5781194ad740;  alias, 1 drivers
v0x578119499050_0 .net "side", 0 0, L_0x5781194acfd0;  alias, 1 drivers
v0x578119499120_0 .net "timestamp", 47 0, L_0x5781194ae390;  alias, 1 drivers
E_0x578119373250 .event posedge, v0x57811948b1e0_0, v0x57811948afa0_0;
    .scope S_0x57811946cdc0;
T_6 ;
    %wait E_0x578119376ce0;
    %load/vec4 v0x57811948b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948b2a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x57811948b2a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x57811948b2a0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x57811948b2a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x57811946cdc0;
T_7 ;
    %wait E_0x578119376ce0;
    %load/vec4 v0x57811948b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948aec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948b120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119438f10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57811948a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948a8e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119426dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948ac40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57811948ab60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57811948aa80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x57811948ad00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x57811948b380_0;
    %load/vec4 v0x57811948b060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x57811948aec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x57811948ade0_0;
    %pushi/vec4 65, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x57811948b120_0, 0;
    %load/vec4 v0x57811948ade0_0;
    %cmpi/e 65, 0, 8;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x57811948aec0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %alloc S_0x57811946c0f0;
    %load/vec4 v0x57811948ade0_0;
    %store/vec4 v0x578119457ef0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.dut.add_dec.itch_length, S_0x57811946c0f0;
    %free S_0x57811946c0f0;
    %subi 1, 0, 6;
    %assign/vec4 v0x57811948b2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948b120_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948aec0_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x57811948aec0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x57811948aec0_0, 0;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119438f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948a8e0_0, 0;
    %load/vec4 v0x57811948b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x57811948aec0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %jmp T_7.35;
T_7.10 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119426dd0_0, 4, 5;
    %jmp T_7.35;
T_7.11 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119426dd0_0, 4, 5;
    %jmp T_7.35;
T_7.12 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119426dd0_0, 4, 5;
    %jmp T_7.35;
T_7.13 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119426dd0_0, 4, 5;
    %jmp T_7.35;
T_7.14 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119426dd0_0, 4, 5;
    %jmp T_7.35;
T_7.15 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119426dd0_0, 4, 5;
    %jmp T_7.35;
T_7.16 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119426dd0_0, 4, 5;
    %jmp T_7.35;
T_7.17 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119426dd0_0, 4, 5;
    %jmp T_7.35;
T_7.18 ;
    %load/vec4 v0x57811948ade0_0;
    %pushi/vec4 83, 0, 8; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x57811948ac40_0, 0;
    %jmp T_7.35;
T_7.19 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948ab60_0, 4, 5;
    %jmp T_7.35;
T_7.20 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948ab60_0, 4, 5;
    %jmp T_7.35;
T_7.21 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948ab60_0, 4, 5;
    %jmp T_7.35;
T_7.22 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948ab60_0, 4, 5;
    %jmp T_7.35;
T_7.23 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948ad00_0, 4, 5;
    %jmp T_7.35;
T_7.24 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948ad00_0, 4, 5;
    %jmp T_7.35;
T_7.25 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948ad00_0, 4, 5;
    %jmp T_7.35;
T_7.26 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948ad00_0, 4, 5;
    %jmp T_7.35;
T_7.27 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948ad00_0, 4, 5;
    %jmp T_7.35;
T_7.28 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948ad00_0, 4, 5;
    %jmp T_7.35;
T_7.29 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948ad00_0, 4, 5;
    %jmp T_7.35;
T_7.30 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948ad00_0, 4, 5;
    %jmp T_7.35;
T_7.31 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948aa80_0, 4, 5;
    %jmp T_7.35;
T_7.32 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948aa80_0, 4, 5;
    %jmp T_7.35;
T_7.33 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948aa80_0, 4, 5;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x57811948ade0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948aa80_0, 4, 5;
    %jmp T_7.35;
T_7.35 ;
    %pop/vec4 1;
    %load/vec4 v0x57811948aec0_0;
    %pad/u 32;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_7.36, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578119438f10_0, 0;
T_7.36 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57811948a9a0_0, 0;
T_7.8 ;
    %pushi/vec4 36, 0, 32;
    %load/vec4 v0x57811948aec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x57811948b120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.38, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948a8e0_0, 0;
T_7.38 ;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0x57811948b120_0;
    %load/vec4 v0x57811948b380_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x57811948aec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x57811948aec0_0;
    %pad/u 32;
    %cmpi/u 36, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 36, 0, 32;
    %load/vec4 v0x57811948aec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.40, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948a8e0_0, 0;
T_7.40 ;
    %load/vec4 v0x57811948aec0_0;
    %pad/u 32;
    %cmpi/e 36, 0, 32;
    %jmp/0xz  T_7.42, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119438f10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57811948a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948a8e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119426dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948ac40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57811948ab60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57811948aa80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x57811948ad00_0, 0;
    %load/vec4 v0x57811948b380_0;
    %load/vec4 v0x57811948ade0_0;
    %pushi/vec4 65, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.44, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948b120_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x57811948aec0_0, 0;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v0x57811948b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948b120_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948aec0_0, 0;
    %alloc S_0x57811946c0f0;
    %load/vec4 v0x57811948ade0_0;
    %store/vec4 v0x578119457ef0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.dut.add_dec.itch_length, S_0x57811946c0f0;
    %free S_0x57811946c0f0;
    %subi 1, 0, 6;
    %assign/vec4 v0x57811948b2a0_0, 0;
    %jmp T_7.47;
T_7.46 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948b120_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948aec0_0, 0;
T_7.47 ;
T_7.45 ;
T_7.42 ;
    %load/vec4 v0x57811948b120_0;
    %load/vec4 v0x57811948b380_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x57811948aec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x57811948aec0_0;
    %pad/u 32;
    %cmpi/u 36, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 36, 0, 32;
    %load/vec4 v0x57811948aec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948a8e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948b2a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948aec0_0, 0;
T_7.48 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x57811948b5c0;
T_8 ;
    %wait E_0x578119376ce0;
    %load/vec4 v0x57811948c840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948c8e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x57811948c8e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x57811948c8e0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x57811948c8e0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x57811948b5c0;
T_9 ;
    %wait E_0x578119376ce0;
    %load/vec4 v0x57811948c840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948c110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948c780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948c300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57811948c560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948c4a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x57811948c3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57811948c220_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x57811948c9a0_0;
    %load/vec4 v0x57811948c6e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x57811948c110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x57811948c050_0;
    %pushi/vec4 88, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x57811948c780_0, 0;
    %load/vec4 v0x57811948c050_0;
    %cmpi/e 88, 0, 8;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x57811948c110_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %alloc S_0x57811948b9d0;
    %load/vec4 v0x57811948c050_0;
    %store/vec4 v0x57811948bcd0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.dut.cancel_dec.itch_length, S_0x57811948b9d0;
    %free S_0x57811948b9d0;
    %subi 1, 0, 6;
    %assign/vec4 v0x57811948c8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948c780_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948c110_0, 0;
T_9.7 ;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x57811948c110_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x57811948c110_0, 0;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948c300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948c4a0_0, 0;
    %load/vec4 v0x57811948c780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x57811948c110_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %jmp T_9.22;
T_9.10 ;
    %load/vec4 v0x57811948c050_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948c3c0_0, 4, 5;
    %jmp T_9.22;
T_9.11 ;
    %load/vec4 v0x57811948c050_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948c3c0_0, 4, 5;
    %jmp T_9.22;
T_9.12 ;
    %load/vec4 v0x57811948c050_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948c3c0_0, 4, 5;
    %jmp T_9.22;
T_9.13 ;
    %load/vec4 v0x57811948c050_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948c3c0_0, 4, 5;
    %jmp T_9.22;
T_9.14 ;
    %load/vec4 v0x57811948c050_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948c3c0_0, 4, 5;
    %jmp T_9.22;
T_9.15 ;
    %load/vec4 v0x57811948c050_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948c3c0_0, 4, 5;
    %jmp T_9.22;
T_9.16 ;
    %load/vec4 v0x57811948c050_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948c3c0_0, 4, 5;
    %jmp T_9.22;
T_9.17 ;
    %load/vec4 v0x57811948c050_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948c3c0_0, 4, 5;
    %jmp T_9.22;
T_9.18 ;
    %load/vec4 v0x57811948c050_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948c220_0, 4, 5;
    %jmp T_9.22;
T_9.19 ;
    %load/vec4 v0x57811948c050_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948c220_0, 4, 5;
    %jmp T_9.22;
T_9.20 ;
    %load/vec4 v0x57811948c050_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948c220_0, 4, 5;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v0x57811948c050_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948c220_0, 4, 5;
    %jmp T_9.22;
T_9.22 ;
    %pop/vec4 1;
    %load/vec4 v0x57811948c110_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_9.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948c300_0, 0;
T_9.23 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x57811948c560_0, 0;
T_9.8 ;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x57811948c110_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x57811948c780_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948c4a0_0, 0;
T_9.25 ;
T_9.2 ;
T_9.1 ;
    %load/vec4 v0x57811948c780_0;
    %load/vec4 v0x57811948c9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x57811948c110_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x57811948c110_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x57811948c110_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948c4a0_0, 0;
T_9.27 ;
    %load/vec4 v0x57811948c110_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_9.29, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948c300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57811948c560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948c4a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x57811948c3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57811948c220_0, 0;
    %load/vec4 v0x57811948c9a0_0;
    %load/vec4 v0x57811948c050_0;
    %pushi/vec4 88, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948c780_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x57811948c110_0, 0;
    %jmp T_9.32;
T_9.31 ;
    %load/vec4 v0x57811948c9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948c780_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948c110_0, 0;
    %alloc S_0x57811948b9d0;
    %load/vec4 v0x57811948c050_0;
    %store/vec4 v0x57811948bcd0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.dut.cancel_dec.itch_length, S_0x57811948b9d0;
    %free S_0x57811948b9d0;
    %subi 1, 0, 6;
    %assign/vec4 v0x57811948c8e0_0, 0;
    %jmp T_9.34;
T_9.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948c780_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948c110_0, 0;
T_9.34 ;
T_9.32 ;
T_9.29 ;
    %load/vec4 v0x57811948c780_0;
    %load/vec4 v0x57811948c9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x57811948c110_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x57811948c110_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x57811948c110_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948c4a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948c8e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948c110_0, 0;
T_9.35 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x57811948cb70;
T_10 ;
    %wait E_0x578119376ce0;
    %load/vec4 v0x57811948de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948deb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x57811948deb0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x57811948deb0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x57811948deb0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x57811948cb70;
T_11 ;
    %wait E_0x578119376ce0;
    %load/vec4 v0x57811948de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948dd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948da10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948dbb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57811948dc70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x57811948dad0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x57811948df90_0;
    %load/vec4 v0x57811948d950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x57811948d730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x57811948d620_0;
    %pushi/vec4 68, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x57811948dd50_0, 0;
    %load/vec4 v0x57811948d620_0;
    %cmpi/e 68, 0, 8;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x57811948d730_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %alloc S_0x57811948cfa0;
    %load/vec4 v0x57811948d620_0;
    %store/vec4 v0x57811948d2a0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.dut.delete_dec.itch_length, S_0x57811948cfa0;
    %free S_0x57811948cfa0;
    %subi 1, 0, 6;
    %assign/vec4 v0x57811948deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948dd50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948d730_0, 0;
T_11.7 ;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x57811948d730_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x57811948d730_0, 0;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948da10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948dbb0_0, 0;
    %load/vec4 v0x57811948dd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x57811948d730_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %jmp T_11.18;
T_11.10 ;
    %load/vec4 v0x57811948d620_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948dad0_0, 4, 5;
    %jmp T_11.18;
T_11.11 ;
    %load/vec4 v0x57811948d620_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948dad0_0, 4, 5;
    %jmp T_11.18;
T_11.12 ;
    %load/vec4 v0x57811948d620_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948dad0_0, 4, 5;
    %jmp T_11.18;
T_11.13 ;
    %load/vec4 v0x57811948d620_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948dad0_0, 4, 5;
    %jmp T_11.18;
T_11.14 ;
    %load/vec4 v0x57811948d620_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948dad0_0, 4, 5;
    %jmp T_11.18;
T_11.15 ;
    %load/vec4 v0x57811948d620_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948dad0_0, 4, 5;
    %jmp T_11.18;
T_11.16 ;
    %load/vec4 v0x57811948d620_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948dad0_0, 4, 5;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v0x57811948d620_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948dad0_0, 4, 5;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
    %load/vec4 v0x57811948d730_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_11.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948da10_0, 0;
T_11.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x57811948dc70_0, 0;
T_11.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x57811948d730_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x57811948dd50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948dbb0_0, 0;
T_11.21 ;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x57811948dd50_0;
    %load/vec4 v0x57811948df90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x57811948d730_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x57811948d730_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x57811948d730_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948dbb0_0, 0;
T_11.23 ;
    %load/vec4 v0x57811948d730_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.25, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948da10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948dbb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57811948dc70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x57811948dad0_0, 0;
    %load/vec4 v0x57811948df90_0;
    %load/vec4 v0x57811948d620_0;
    %pushi/vec4 68, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948dd50_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x57811948d730_0, 0;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0x57811948df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948dd50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948d730_0, 0;
    %alloc S_0x57811948cfa0;
    %load/vec4 v0x57811948d620_0;
    %store/vec4 v0x57811948d2a0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.dut.delete_dec.itch_length, S_0x57811948cfa0;
    %free S_0x57811948cfa0;
    %subi 1, 0, 6;
    %assign/vec4 v0x57811948deb0_0, 0;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948dd50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948d730_0, 0;
T_11.30 ;
T_11.28 ;
T_11.25 ;
    %load/vec4 v0x57811948dd50_0;
    %load/vec4 v0x57811948df90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x57811948d730_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x57811948d730_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x57811948d730_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948dbb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948deb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948d730_0, 0;
T_11.31 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x57811948fb50;
T_12 ;
    %wait E_0x578119376ce0;
    %load/vec4 v0x5781194910d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578119491200_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x578119491200_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x578119491200_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x578119491200_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x57811948fb50;
T_13 ;
    %wait E_0x578119376ce0;
    %load/vec4 v0x5781194910d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5781194906d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5781194909a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119490a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119490d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578119490e30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119490c90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119490bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578119490ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578119490f10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5781194913f0_0;
    %load/vec4 v0x5781194908e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5781194906d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x578119490610_0;
    %pushi/vec4 85, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5781194909a0_0, 0;
    %load/vec4 v0x578119490610_0;
    %cmpi/e 85, 0, 8;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5781194906d0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %alloc S_0x57811948ff90;
    %load/vec4 v0x578119490610_0;
    %store/vec4 v0x578119490290_0, 0, 8;
    %callf/vec4 TD_test_wrapper.dut.replace_dec.itch_length, S_0x57811948ff90;
    %free S_0x57811948ff90;
    %subi 1, 0, 6;
    %assign/vec4 v0x578119491200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5781194909a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5781194906d0_0, 0;
T_13.7 ;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5781194906d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5781194906d0_0, 0;
T_13.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119490a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119490d70_0, 0;
    %load/vec4 v0x5781194909a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x5781194906d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_13.28, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %jmp T_13.34;
T_13.10 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490c90_0, 4, 5;
    %jmp T_13.34;
T_13.11 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490c90_0, 4, 5;
    %jmp T_13.34;
T_13.12 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490c90_0, 4, 5;
    %jmp T_13.34;
T_13.13 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490c90_0, 4, 5;
    %jmp T_13.34;
T_13.14 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490c90_0, 4, 5;
    %jmp T_13.34;
T_13.15 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490c90_0, 4, 5;
    %jmp T_13.34;
T_13.16 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490c90_0, 4, 5;
    %jmp T_13.34;
T_13.17 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490c90_0, 4, 5;
    %jmp T_13.34;
T_13.18 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490bb0_0, 4, 5;
    %jmp T_13.34;
T_13.19 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490bb0_0, 4, 5;
    %jmp T_13.34;
T_13.20 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490bb0_0, 4, 5;
    %jmp T_13.34;
T_13.21 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490bb0_0, 4, 5;
    %jmp T_13.34;
T_13.22 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490bb0_0, 4, 5;
    %jmp T_13.34;
T_13.23 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490bb0_0, 4, 5;
    %jmp T_13.34;
T_13.24 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490bb0_0, 4, 5;
    %jmp T_13.34;
T_13.25 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490bb0_0, 4, 5;
    %jmp T_13.34;
T_13.26 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490ff0_0, 4, 5;
    %jmp T_13.34;
T_13.27 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490ff0_0, 4, 5;
    %jmp T_13.34;
T_13.28 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490ff0_0, 4, 5;
    %jmp T_13.34;
T_13.29 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490ff0_0, 4, 5;
    %jmp T_13.34;
T_13.30 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490f10_0, 4, 5;
    %jmp T_13.34;
T_13.31 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490f10_0, 4, 5;
    %jmp T_13.34;
T_13.32 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490f10_0, 4, 5;
    %jmp T_13.34;
T_13.33 ;
    %load/vec4 v0x578119490610_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119490f10_0, 4, 5;
    %jmp T_13.34;
T_13.34 ;
    %pop/vec4 1;
    %load/vec4 v0x5781194906d0_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_13.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578119490a60_0, 0;
T_13.35 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x578119490e30_0, 0;
T_13.8 ;
    %pushi/vec4 27, 0, 32;
    %load/vec4 v0x5781194906d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5781194909a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.37, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578119490d70_0, 0;
T_13.37 ;
T_13.2 ;
T_13.1 ;
    %load/vec4 v0x5781194909a0_0;
    %load/vec4 v0x5781194913f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5781194906d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5781194906d0_0;
    %pad/u 32;
    %cmpi/u 27, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 27, 0, 32;
    %load/vec4 v0x5781194906d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578119490d70_0, 0;
T_13.39 ;
    %load/vec4 v0x5781194906d0_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_13.41, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119490a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119490d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578119490e30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119490c90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119490bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578119490ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578119490f10_0, 0;
    %load/vec4 v0x5781194913f0_0;
    %load/vec4 v0x578119490610_0;
    %pushi/vec4 85, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.43, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5781194909a0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5781194906d0_0, 0;
    %jmp T_13.44;
T_13.43 ;
    %load/vec4 v0x5781194913f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.45, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5781194909a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5781194906d0_0, 0;
    %alloc S_0x57811948ff90;
    %load/vec4 v0x578119490610_0;
    %store/vec4 v0x578119490290_0, 0, 8;
    %callf/vec4 TD_test_wrapper.dut.replace_dec.itch_length, S_0x57811948ff90;
    %free S_0x57811948ff90;
    %subi 1, 0, 6;
    %assign/vec4 v0x578119491200_0, 0;
    %jmp T_13.46;
T_13.45 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5781194909a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5781194906d0_0, 0;
T_13.46 ;
T_13.44 ;
T_13.41 ;
    %load/vec4 v0x5781194909a0_0;
    %load/vec4 v0x5781194913f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5781194906d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5781194906d0_0;
    %pad/u 32;
    %cmpi/u 27, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 27, 0, 32;
    %load/vec4 v0x5781194906d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.47, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578119490d70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578119491200_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5781194906d0_0, 0;
T_13.47 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x57811948e1d0;
T_14 ;
    %wait E_0x578119376ce0;
    %load/vec4 v0x57811948f6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948f760_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x57811948f760_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x57811948f760_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x57811948f760_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x57811948e1d0;
T_15 ;
    %wait E_0x578119376ce0;
    %load/vec4 v0x57811948f6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948f020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948f2a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57811948f360_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x57811948f1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57811948f440_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x57811948f0e0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x57811948f520_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x57811948f950_0;
    %load/vec4 v0x57811948ef60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x57811948ed90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x57811948ecd0_0;
    %pushi/vec4 69, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x57811948f600_0, 0;
    %load/vec4 v0x57811948ecd0_0;
    %cmpi/e 69, 0, 8;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x57811948ed90_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %alloc S_0x57811948e650;
    %load/vec4 v0x57811948ecd0_0;
    %store/vec4 v0x57811948e950_0, 0, 8;
    %callf/vec4 TD_test_wrapper.dut.exec_dec.itch_length, S_0x57811948e650;
    %free S_0x57811948e650;
    %subi 1, 0, 6;
    %assign/vec4 v0x57811948f760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948f600_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948ed90_0, 0;
T_15.7 ;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x57811948ed90_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x57811948ed90_0, 0;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948f020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948f2a0_0, 0;
    %load/vec4 v0x57811948f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x57811948ed90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_15.22, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_15.23, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_15.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_15.25, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_15.26, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_15.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_15.28, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_15.29, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_15.30, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_15.31, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_15.32, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_15.33, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_15.34, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_15.35, 6;
    %jmp T_15.36;
T_15.10 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f520_0, 4, 5;
    %jmp T_15.36;
T_15.11 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f520_0, 4, 5;
    %jmp T_15.36;
T_15.12 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f520_0, 4, 5;
    %jmp T_15.36;
T_15.13 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f520_0, 4, 5;
    %jmp T_15.36;
T_15.14 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f520_0, 4, 5;
    %jmp T_15.36;
T_15.15 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f520_0, 4, 5;
    %jmp T_15.36;
T_15.16 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f1c0_0, 4, 5;
    %jmp T_15.36;
T_15.17 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f1c0_0, 4, 5;
    %jmp T_15.36;
T_15.18 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f1c0_0, 4, 5;
    %jmp T_15.36;
T_15.19 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f1c0_0, 4, 5;
    %jmp T_15.36;
T_15.20 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f1c0_0, 4, 5;
    %jmp T_15.36;
T_15.21 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f1c0_0, 4, 5;
    %jmp T_15.36;
T_15.22 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f1c0_0, 4, 5;
    %jmp T_15.36;
T_15.23 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f1c0_0, 4, 5;
    %jmp T_15.36;
T_15.24 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f440_0, 4, 5;
    %jmp T_15.36;
T_15.25 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f440_0, 4, 5;
    %jmp T_15.36;
T_15.26 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f440_0, 4, 5;
    %jmp T_15.36;
T_15.27 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f440_0, 4, 5;
    %jmp T_15.36;
T_15.28 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f0e0_0, 4, 5;
    %jmp T_15.36;
T_15.29 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f0e0_0, 4, 5;
    %jmp T_15.36;
T_15.30 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f0e0_0, 4, 5;
    %jmp T_15.36;
T_15.31 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f0e0_0, 4, 5;
    %jmp T_15.36;
T_15.32 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f0e0_0, 4, 5;
    %jmp T_15.36;
T_15.33 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f0e0_0, 4, 5;
    %jmp T_15.36;
T_15.34 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f0e0_0, 4, 5;
    %jmp T_15.36;
T_15.35 ;
    %load/vec4 v0x57811948ecd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x57811948f0e0_0, 4, 5;
    %jmp T_15.36;
T_15.36 ;
    %pop/vec4 1;
    %load/vec4 v0x57811948ed90_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %jmp/0xz  T_15.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948f020_0, 0;
T_15.37 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x57811948f360_0, 0;
T_15.8 ;
    %pushi/vec4 30, 0, 32;
    %load/vec4 v0x57811948ed90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x57811948f600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948f2a0_0, 0;
T_15.39 ;
T_15.2 ;
T_15.1 ;
    %load/vec4 v0x57811948f600_0;
    %load/vec4 v0x57811948f950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x57811948ed90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x57811948ed90_0;
    %pad/u 32;
    %cmpi/u 30, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 30, 0, 32;
    %load/vec4 v0x57811948ed90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.41, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948f2a0_0, 0;
T_15.41 ;
    %load/vec4 v0x57811948ed90_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_15.43, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948f020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948f2a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57811948f360_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x57811948f1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57811948f440_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x57811948f0e0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x57811948f520_0, 0;
    %load/vec4 v0x57811948f950_0;
    %load/vec4 v0x57811948ecd0_0;
    %pushi/vec4 69, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.45, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948f600_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x57811948ed90_0, 0;
    %jmp T_15.46;
T_15.45 ;
    %load/vec4 v0x57811948f950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.47, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948f600_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948ed90_0, 0;
    %alloc S_0x57811948e650;
    %load/vec4 v0x57811948ecd0_0;
    %store/vec4 v0x57811948e950_0, 0, 8;
    %callf/vec4 TD_test_wrapper.dut.exec_dec.itch_length, S_0x57811948e650;
    %free S_0x57811948e650;
    %subi 1, 0, 6;
    %assign/vec4 v0x57811948f760_0, 0;
    %jmp T_15.48;
T_15.47 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57811948f600_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948ed90_0, 0;
T_15.48 ;
T_15.46 ;
T_15.43 ;
    %load/vec4 v0x57811948f600_0;
    %load/vec4 v0x57811948f950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x57811948ed90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x57811948ed90_0;
    %pad/u 32;
    %cmpi/u 30, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 30, 0, 32;
    %load/vec4 v0x57811948ed90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.49, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57811948f2a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948f760_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57811948ed90_0, 0;
T_15.49 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x578119491650;
T_16 ;
    %wait E_0x578119376ce0;
    %load/vec4 v0x578119492510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5781194925b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5781194925b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x5781194925b0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x5781194925b0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x578119491650;
T_17 ;
    %wait E_0x578119376ce0;
    %load/vec4 v0x578119492510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578119492210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119492450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119492690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119492910_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5781194929d0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x578119492f20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119492830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119492d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578119492b90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119492e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578119492ab0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119492750_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x578119493000_0;
    %load/vec4 v0x578119492390_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x578119492210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x578119492150_0;
    %pushi/vec4 80, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x578119492450_0, 0;
    %load/vec4 v0x578119492150_0;
    %cmpi/e 80, 0, 8;
    %jmp/0xz  T_17.6, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x578119492210_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %alloc S_0x578119491b20;
    %load/vec4 v0x578119492150_0;
    %store/vec4 v0x578119491dd0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.dut.trade_dec.itch_length, S_0x578119491b20;
    %free S_0x578119491b20;
    %subi 1, 0, 6;
    %assign/vec4 v0x5781194925b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119492450_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578119492210_0, 0;
T_17.7 ;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x578119492210_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x578119492210_0, 0;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119492690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119492910_0, 0;
    %load/vec4 v0x578119492450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x578119492210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_17.25, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_17.26, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_17.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_17.28, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_17.29, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_17.30, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_17.31, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_17.32, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_17.33, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_17.34, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_17.35, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_17.36, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_17.37, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_17.38, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_17.39, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_17.40, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_17.41, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_17.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_17.43, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_17.44, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_17.45, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_17.46, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_17.47, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_17.48, 6;
    %jmp T_17.49;
T_17.10 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492f20_0, 4, 5;
    %jmp T_17.49;
T_17.11 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492f20_0, 4, 5;
    %jmp T_17.49;
T_17.12 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492f20_0, 4, 5;
    %jmp T_17.49;
T_17.13 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492f20_0, 4, 5;
    %jmp T_17.49;
T_17.14 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492f20_0, 4, 5;
    %jmp T_17.49;
T_17.15 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492f20_0, 4, 5;
    %jmp T_17.49;
T_17.16 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492830_0, 4, 5;
    %jmp T_17.49;
T_17.17 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492830_0, 4, 5;
    %jmp T_17.49;
T_17.18 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492830_0, 4, 5;
    %jmp T_17.49;
T_17.19 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492830_0, 4, 5;
    %jmp T_17.49;
T_17.20 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492830_0, 4, 5;
    %jmp T_17.49;
T_17.21 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492830_0, 4, 5;
    %jmp T_17.49;
T_17.22 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492830_0, 4, 5;
    %jmp T_17.49;
T_17.23 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492830_0, 4, 5;
    %jmp T_17.49;
T_17.24 ;
    %load/vec4 v0x578119492150_0;
    %pushi/vec4 83, 0, 8; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x578119492d80_0, 0;
    %jmp T_17.49;
T_17.25 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492b90_0, 4, 5;
    %jmp T_17.49;
T_17.26 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492b90_0, 4, 5;
    %jmp T_17.49;
T_17.27 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492b90_0, 4, 5;
    %jmp T_17.49;
T_17.28 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492b90_0, 4, 5;
    %jmp T_17.49;
T_17.29 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492e40_0, 4, 5;
    %jmp T_17.49;
T_17.30 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492e40_0, 4, 5;
    %jmp T_17.49;
T_17.31 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492e40_0, 4, 5;
    %jmp T_17.49;
T_17.32 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492e40_0, 4, 5;
    %jmp T_17.49;
T_17.33 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492e40_0, 4, 5;
    %jmp T_17.49;
T_17.34 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492e40_0, 4, 5;
    %jmp T_17.49;
T_17.35 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492e40_0, 4, 5;
    %jmp T_17.49;
T_17.36 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492e40_0, 4, 5;
    %jmp T_17.49;
T_17.37 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492ab0_0, 4, 5;
    %jmp T_17.49;
T_17.38 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492ab0_0, 4, 5;
    %jmp T_17.49;
T_17.39 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492ab0_0, 4, 5;
    %jmp T_17.49;
T_17.40 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492ab0_0, 4, 5;
    %jmp T_17.49;
T_17.41 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492750_0, 4, 5;
    %jmp T_17.49;
T_17.42 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492750_0, 4, 5;
    %jmp T_17.49;
T_17.43 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492750_0, 4, 5;
    %jmp T_17.49;
T_17.44 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492750_0, 4, 5;
    %jmp T_17.49;
T_17.45 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492750_0, 4, 5;
    %jmp T_17.49;
T_17.46 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492750_0, 4, 5;
    %jmp T_17.49;
T_17.47 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492750_0, 4, 5;
    %jmp T_17.49;
T_17.48 ;
    %load/vec4 v0x578119492150_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x578119492750_0, 4, 5;
    %jmp T_17.49;
T_17.49 ;
    %pop/vec4 1;
    %load/vec4 v0x578119492210_0;
    %pad/u 32;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_17.50, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578119492690_0, 0;
T_17.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5781194929d0_0, 0;
T_17.8 ;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0x578119492210_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x578119492450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.52, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578119492910_0, 0;
T_17.52 ;
T_17.2 ;
T_17.1 ;
    %load/vec4 v0x578119492450_0;
    %load/vec4 v0x578119493000_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x578119492210_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x578119492210_0;
    %pad/u 32;
    %cmpi/u 40, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0x578119492210_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.54, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578119492910_0, 0;
T_17.54 ;
    %load/vec4 v0x578119492210_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_17.56, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119492690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119492910_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5781194929d0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x578119492f20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119492830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119492d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578119492b90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119492e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578119492ab0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119492750_0, 0;
    %load/vec4 v0x578119493000_0;
    %load/vec4 v0x578119492150_0;
    %pushi/vec4 80, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.58, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578119492450_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x578119492210_0, 0;
    %jmp T_17.59;
T_17.58 ;
    %load/vec4 v0x578119493000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119492450_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578119492210_0, 0;
    %alloc S_0x578119491b20;
    %load/vec4 v0x578119492150_0;
    %store/vec4 v0x578119491dd0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.dut.trade_dec.itch_length, S_0x578119491b20;
    %free S_0x578119491b20;
    %subi 1, 0, 6;
    %assign/vec4 v0x5781194925b0_0, 0;
    %jmp T_17.61;
T_17.60 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119492450_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578119492210_0, 0;
T_17.61 ;
T_17.59 ;
T_17.56 ;
    %load/vec4 v0x578119492450_0;
    %load/vec4 v0x578119493000_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x578119492210_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x578119492210_0;
    %pad/u 32;
    %cmpi/u 40, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0x578119492210_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.62, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578119492910_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5781194925b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x578119492210_0, 0;
T_17.62 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x578119497de0;
T_18 ;
    %wait E_0x578119373250;
    %load/vec4 v0x578119498ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578119498950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x578119498870_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119498430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5781194986d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5781194985f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x578119498510_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119498340_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x578119498790_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x578119498260_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x578119498d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578119498950_0, 0;
    %load/vec4 v0x578119498c70_0;
    %assign/vec4 v0x578119498870_0, 0;
    %load/vec4 v0x578119498ba0_0;
    %assign/vec4 v0x578119498430_0, 0;
    %load/vec4 v0x578119499050_0;
    %assign/vec4 v0x5781194986d0_0, 0;
    %load/vec4 v0x578119498f80_0;
    %assign/vec4 v0x5781194985f0_0, 0;
    %load/vec4 v0x578119498e10_0;
    %assign/vec4 v0x578119498510_0, 0;
    %load/vec4 v0x578119498ad0_0;
    %assign/vec4 v0x578119498340_0, 0;
    %load/vec4 v0x578119499120_0;
    %assign/vec4 v0x578119498790_0, 0;
    %load/vec4 v0x578119498a10_0;
    %assign/vec4 v0x578119498260_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x57811946fae0;
T_19 ;
    %vpi_call/w 3 96 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x57811946fae0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/test_wrapper.v";
    "../rtl/parser.v";
    "../rtl/modules/add_order_decoder.v";
    "../rtl/macros/itch_len.vh";
    "../rtl/modules/cancel_order_decoder.v";
    "../rtl/modules/delete_order_decoder.v";
    "../rtl/modules/executed_order_decoder.v";
    "../rtl/modules/replace_order_decoder.v";
    "../rtl/modules/trade_decoder.v";
    "../rtl/parser_latch_stage.v";
