
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rfkill_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a90 <.init>:
  401a90:	stp	x29, x30, [sp, #-16]!
  401a94:	mov	x29, sp
  401a98:	bl	402020 <ferror@plt+0x60>
  401a9c:	ldp	x29, x30, [sp], #16
  401aa0:	ret

Disassembly of section .plt:

0000000000401ab0 <memcpy@plt-0x20>:
  401ab0:	stp	x16, x30, [sp, #-16]!
  401ab4:	adrp	x16, 417000 <ferror@plt+0x15040>
  401ab8:	ldr	x17, [x16, #4088]
  401abc:	add	x16, x16, #0xff8
  401ac0:	br	x17
  401ac4:	nop
  401ac8:	nop
  401acc:	nop

0000000000401ad0 <memcpy@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ad4:	ldr	x17, [x16]
  401ad8:	add	x16, x16, #0x0
  401adc:	br	x17

0000000000401ae0 <scols_column_set_json_type@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ae4:	ldr	x17, [x16, #8]
  401ae8:	add	x16, x16, #0x8
  401aec:	br	x17

0000000000401af0 <_exit@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401af4:	ldr	x17, [x16, #16]
  401af8:	add	x16, x16, #0x10
  401afc:	br	x17

0000000000401b00 <strtoul@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b04:	ldr	x17, [x16, #24]
  401b08:	add	x16, x16, #0x18
  401b0c:	br	x17

0000000000401b10 <strlen@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b14:	ldr	x17, [x16, #32]
  401b18:	add	x16, x16, #0x20
  401b1c:	br	x17

0000000000401b20 <fputs@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b24:	ldr	x17, [x16, #40]
  401b28:	add	x16, x16, #0x28
  401b2c:	br	x17

0000000000401b30 <syslog@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b34:	ldr	x17, [x16, #48]
  401b38:	add	x16, x16, #0x30
  401b3c:	br	x17

0000000000401b40 <exit@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b44:	ldr	x17, [x16, #56]
  401b48:	add	x16, x16, #0x38
  401b4c:	br	x17

0000000000401b50 <dup@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b54:	ldr	x17, [x16, #64]
  401b58:	add	x16, x16, #0x40
  401b5c:	br	x17

0000000000401b60 <scols_line_refer_data@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b64:	ldr	x17, [x16, #72]
  401b68:	add	x16, x16, #0x48
  401b6c:	br	x17

0000000000401b70 <strtoll@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b74:	ldr	x17, [x16, #80]
  401b78:	add	x16, x16, #0x50
  401b7c:	br	x17

0000000000401b80 <strtod@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b84:	ldr	x17, [x16, #88]
  401b88:	add	x16, x16, #0x58
  401b8c:	br	x17

0000000000401b90 <scols_table_enable_noheadings@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x16040>
  401b94:	ldr	x17, [x16, #96]
  401b98:	add	x16, x16, #0x60
  401b9c:	br	x17

0000000000401ba0 <scols_table_new_column@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ba4:	ldr	x17, [x16, #104]
  401ba8:	add	x16, x16, #0x68
  401bac:	br	x17

0000000000401bb0 <localtime_r@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401bb4:	ldr	x17, [x16, #112]
  401bb8:	add	x16, x16, #0x70
  401bbc:	br	x17

0000000000401bc0 <fgets_unlocked@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401bc4:	ldr	x17, [x16, #120]
  401bc8:	add	x16, x16, #0x78
  401bcc:	br	x17

0000000000401bd0 <strftime@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401bd4:	ldr	x17, [x16, #128]
  401bd8:	add	x16, x16, #0x80
  401bdc:	br	x17

0000000000401be0 <closelog@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401be4:	ldr	x17, [x16, #136]
  401be8:	add	x16, x16, #0x88
  401bec:	br	x17

0000000000401bf0 <__cxa_atexit@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401bf4:	ldr	x17, [x16, #144]
  401bf8:	add	x16, x16, #0x90
  401bfc:	br	x17

0000000000401c00 <fputc@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c04:	ldr	x17, [x16, #152]
  401c08:	add	x16, x16, #0x98
  401c0c:	br	x17

0000000000401c10 <scols_table_enable_raw@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c14:	ldr	x17, [x16, #160]
  401c18:	add	x16, x16, #0xa0
  401c1c:	br	x17

0000000000401c20 <strptime@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c24:	ldr	x17, [x16, #168]
  401c28:	add	x16, x16, #0xa8
  401c2c:	br	x17

0000000000401c30 <snprintf@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c34:	ldr	x17, [x16, #176]
  401c38:	add	x16, x16, #0xb0
  401c3c:	br	x17

0000000000401c40 <localeconv@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c44:	ldr	x17, [x16, #184]
  401c48:	add	x16, x16, #0xb8
  401c4c:	br	x17

0000000000401c50 <fileno@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c54:	ldr	x17, [x16, #192]
  401c58:	add	x16, x16, #0xc0
  401c5c:	br	x17

0000000000401c60 <fclose@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c64:	ldr	x17, [x16, #200]
  401c68:	add	x16, x16, #0xc8
  401c6c:	br	x17

0000000000401c70 <fopen@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c74:	ldr	x17, [x16, #208]
  401c78:	add	x16, x16, #0xd0
  401c7c:	br	x17

0000000000401c80 <time@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c84:	ldr	x17, [x16, #216]
  401c88:	add	x16, x16, #0xd8
  401c8c:	br	x17

0000000000401c90 <malloc@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x16040>
  401c94:	ldr	x17, [x16, #224]
  401c98:	add	x16, x16, #0xe0
  401c9c:	br	x17

0000000000401ca0 <open@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ca4:	ldr	x17, [x16, #232]
  401ca8:	add	x16, x16, #0xe8
  401cac:	br	x17

0000000000401cb0 <poll@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401cb4:	ldr	x17, [x16, #240]
  401cb8:	add	x16, x16, #0xf0
  401cbc:	br	x17

0000000000401cc0 <__strtol_internal@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401cc4:	ldr	x17, [x16, #248]
  401cc8:	add	x16, x16, #0xf8
  401ccc:	br	x17

0000000000401cd0 <strncmp@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401cd4:	ldr	x17, [x16, #256]
  401cd8:	add	x16, x16, #0x100
  401cdc:	br	x17

0000000000401ce0 <bindtextdomain@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ce4:	ldr	x17, [x16, #264]
  401ce8:	add	x16, x16, #0x108
  401cec:	br	x17

0000000000401cf0 <__libc_start_main@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401cf4:	ldr	x17, [x16, #272]
  401cf8:	add	x16, x16, #0x110
  401cfc:	br	x17

0000000000401d00 <fgetc@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d04:	ldr	x17, [x16, #280]
  401d08:	add	x16, x16, #0x118
  401d0c:	br	x17

0000000000401d10 <gettimeofday@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d14:	ldr	x17, [x16, #288]
  401d18:	add	x16, x16, #0x120
  401d1c:	br	x17

0000000000401d20 <gmtime_r@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d24:	ldr	x17, [x16, #296]
  401d28:	add	x16, x16, #0x128
  401d2c:	br	x17

0000000000401d30 <scols_new_table@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d34:	ldr	x17, [x16, #304]
  401d38:	add	x16, x16, #0x130
  401d3c:	br	x17

0000000000401d40 <__strtoul_internal@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d44:	ldr	x17, [x16, #312]
  401d48:	add	x16, x16, #0x138
  401d4c:	br	x17

0000000000401d50 <strdup@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d54:	ldr	x17, [x16, #320]
  401d58:	add	x16, x16, #0x140
  401d5c:	br	x17

0000000000401d60 <scols_table_new_line@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d64:	ldr	x17, [x16, #328]
  401d68:	add	x16, x16, #0x148
  401d6c:	br	x17

0000000000401d70 <scols_unref_table@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d74:	ldr	x17, [x16, #336]
  401d78:	add	x16, x16, #0x150
  401d7c:	br	x17

0000000000401d80 <close@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d84:	ldr	x17, [x16, #344]
  401d88:	add	x16, x16, #0x158
  401d8c:	br	x17

0000000000401d90 <__gmon_start__@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x16040>
  401d94:	ldr	x17, [x16, #352]
  401d98:	add	x16, x16, #0x160
  401d9c:	br	x17

0000000000401da0 <mktime@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401da4:	ldr	x17, [x16, #360]
  401da8:	add	x16, x16, #0x168
  401dac:	br	x17

0000000000401db0 <write@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401db4:	ldr	x17, [x16, #368]
  401db8:	add	x16, x16, #0x170
  401dbc:	br	x17

0000000000401dc0 <abort@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401dc4:	ldr	x17, [x16, #376]
  401dc8:	add	x16, x16, #0x178
  401dcc:	br	x17

0000000000401dd0 <openlog@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401dd4:	ldr	x17, [x16, #384]
  401dd8:	add	x16, x16, #0x180
  401ddc:	br	x17

0000000000401de0 <access@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401de4:	ldr	x17, [x16, #392]
  401de8:	add	x16, x16, #0x188
  401dec:	br	x17

0000000000401df0 <textdomain@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401df4:	ldr	x17, [x16, #400]
  401df8:	add	x16, x16, #0x190
  401dfc:	br	x17

0000000000401e00 <getopt_long@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e04:	ldr	x17, [x16, #408]
  401e08:	add	x16, x16, #0x198
  401e0c:	br	x17

0000000000401e10 <strcmp@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e14:	ldr	x17, [x16, #416]
  401e18:	add	x16, x16, #0x1a0
  401e1c:	br	x17

0000000000401e20 <warn@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e24:	ldr	x17, [x16, #424]
  401e28:	add	x16, x16, #0x1a8
  401e2c:	br	x17

0000000000401e30 <__ctype_b_loc@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e34:	ldr	x17, [x16, #432]
  401e38:	add	x16, x16, #0x1b0
  401e3c:	br	x17

0000000000401e40 <strtol@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e44:	ldr	x17, [x16, #440]
  401e48:	add	x16, x16, #0x1b8
  401e4c:	br	x17

0000000000401e50 <free@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e54:	ldr	x17, [x16, #448]
  401e58:	add	x16, x16, #0x1c0
  401e5c:	br	x17

0000000000401e60 <scols_table_enable_json@plt>:
  401e60:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e64:	ldr	x17, [x16, #456]
  401e68:	add	x16, x16, #0x1c8
  401e6c:	br	x17

0000000000401e70 <strncasecmp@plt>:
  401e70:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e74:	ldr	x17, [x16, #464]
  401e78:	add	x16, x16, #0x1d0
  401e7c:	br	x17

0000000000401e80 <vasprintf@plt>:
  401e80:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e84:	ldr	x17, [x16, #472]
  401e88:	add	x16, x16, #0x1d8
  401e8c:	br	x17

0000000000401e90 <strndup@plt>:
  401e90:	adrp	x16, 418000 <ferror@plt+0x16040>
  401e94:	ldr	x17, [x16, #480]
  401e98:	add	x16, x16, #0x1e0
  401e9c:	br	x17

0000000000401ea0 <strspn@plt>:
  401ea0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ea4:	ldr	x17, [x16, #488]
  401ea8:	add	x16, x16, #0x1e8
  401eac:	br	x17

0000000000401eb0 <strchr@plt>:
  401eb0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401eb4:	ldr	x17, [x16, #496]
  401eb8:	add	x16, x16, #0x1f0
  401ebc:	br	x17

0000000000401ec0 <fcntl@plt>:
  401ec0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ec4:	ldr	x17, [x16, #504]
  401ec8:	add	x16, x16, #0x1f8
  401ecc:	br	x17

0000000000401ed0 <fflush@plt>:
  401ed0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ed4:	ldr	x17, [x16, #512]
  401ed8:	add	x16, x16, #0x200
  401edc:	br	x17

0000000000401ee0 <scols_print_table@plt>:
  401ee0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ee4:	ldr	x17, [x16, #520]
  401ee8:	add	x16, x16, #0x208
  401eec:	br	x17

0000000000401ef0 <warnx@plt>:
  401ef0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401ef4:	ldr	x17, [x16, #528]
  401ef8:	add	x16, x16, #0x210
  401efc:	br	x17

0000000000401f00 <read@plt>:
  401f00:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f04:	ldr	x17, [x16, #536]
  401f08:	add	x16, x16, #0x218
  401f0c:	br	x17

0000000000401f10 <memchr@plt>:
  401f10:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f14:	ldr	x17, [x16, #544]
  401f18:	add	x16, x16, #0x220
  401f1c:	br	x17

0000000000401f20 <dcgettext@plt>:
  401f20:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f24:	ldr	x17, [x16, #552]
  401f28:	add	x16, x16, #0x228
  401f2c:	br	x17

0000000000401f30 <errx@plt>:
  401f30:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f34:	ldr	x17, [x16, #560]
  401f38:	add	x16, x16, #0x230
  401f3c:	br	x17

0000000000401f40 <strcspn@plt>:
  401f40:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f44:	ldr	x17, [x16, #568]
  401f48:	add	x16, x16, #0x238
  401f4c:	br	x17

0000000000401f50 <printf@plt>:
  401f50:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f54:	ldr	x17, [x16, #576]
  401f58:	add	x16, x16, #0x240
  401f5c:	br	x17

0000000000401f60 <__assert_fail@plt>:
  401f60:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f64:	ldr	x17, [x16, #584]
  401f68:	add	x16, x16, #0x248
  401f6c:	br	x17

0000000000401f70 <__errno_location@plt>:
  401f70:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f74:	ldr	x17, [x16, #592]
  401f78:	add	x16, x16, #0x250
  401f7c:	br	x17

0000000000401f80 <fprintf@plt>:
  401f80:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f84:	ldr	x17, [x16, #600]
  401f88:	add	x16, x16, #0x258
  401f8c:	br	x17

0000000000401f90 <scols_init_debug@plt>:
  401f90:	adrp	x16, 418000 <ferror@plt+0x16040>
  401f94:	ldr	x17, [x16, #608]
  401f98:	add	x16, x16, #0x260
  401f9c:	br	x17

0000000000401fa0 <err@plt>:
  401fa0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401fa4:	ldr	x17, [x16, #616]
  401fa8:	add	x16, x16, #0x268
  401fac:	br	x17

0000000000401fb0 <setlocale@plt>:
  401fb0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401fb4:	ldr	x17, [x16, #624]
  401fb8:	add	x16, x16, #0x270
  401fbc:	br	x17

0000000000401fc0 <ferror@plt>:
  401fc0:	adrp	x16, 418000 <ferror@plt+0x16040>
  401fc4:	ldr	x17, [x16, #632]
  401fc8:	add	x16, x16, #0x278
  401fcc:	br	x17

Disassembly of section .text:

0000000000401fd0 <.text>:
  401fd0:	mov	x29, #0x0                   	// #0
  401fd4:	mov	x30, #0x0                   	// #0
  401fd8:	mov	x5, x0
  401fdc:	ldr	x1, [sp]
  401fe0:	add	x2, sp, #0x8
  401fe4:	mov	x6, sp
  401fe8:	movz	x0, #0x0, lsl #48
  401fec:	movk	x0, #0x0, lsl #32
  401ff0:	movk	x0, #0x40, lsl #16
  401ff4:	movk	x0, #0x20dc
  401ff8:	movz	x3, #0x0, lsl #48
  401ffc:	movk	x3, #0x0, lsl #32
  402000:	movk	x3, #0x40, lsl #16
  402004:	movk	x3, #0x6678
  402008:	movz	x4, #0x0, lsl #48
  40200c:	movk	x4, #0x0, lsl #32
  402010:	movk	x4, #0x40, lsl #16
  402014:	movk	x4, #0x66f8
  402018:	bl	401cf0 <__libc_start_main@plt>
  40201c:	bl	401dc0 <abort@plt>
  402020:	adrp	x0, 417000 <ferror@plt+0x15040>
  402024:	ldr	x0, [x0, #4064]
  402028:	cbz	x0, 402030 <ferror@plt+0x70>
  40202c:	b	401d90 <__gmon_start__@plt>
  402030:	ret
  402034:	nop
  402038:	adrp	x0, 418000 <ferror@plt+0x16040>
  40203c:	add	x0, x0, #0x298
  402040:	adrp	x1, 418000 <ferror@plt+0x16040>
  402044:	add	x1, x1, #0x298
  402048:	cmp	x1, x0
  40204c:	b.eq	402064 <ferror@plt+0xa4>  // b.none
  402050:	adrp	x1, 406000 <ferror@plt+0x4040>
  402054:	ldr	x1, [x1, #1832]
  402058:	cbz	x1, 402064 <ferror@plt+0xa4>
  40205c:	mov	x16, x1
  402060:	br	x16
  402064:	ret
  402068:	adrp	x0, 418000 <ferror@plt+0x16040>
  40206c:	add	x0, x0, #0x298
  402070:	adrp	x1, 418000 <ferror@plt+0x16040>
  402074:	add	x1, x1, #0x298
  402078:	sub	x1, x1, x0
  40207c:	lsr	x2, x1, #63
  402080:	add	x1, x2, x1, asr #3
  402084:	cmp	xzr, x1, asr #1
  402088:	asr	x1, x1, #1
  40208c:	b.eq	4020a4 <ferror@plt+0xe4>  // b.none
  402090:	adrp	x2, 406000 <ferror@plt+0x4040>
  402094:	ldr	x2, [x2, #1840]
  402098:	cbz	x2, 4020a4 <ferror@plt+0xe4>
  40209c:	mov	x16, x2
  4020a0:	br	x16
  4020a4:	ret
  4020a8:	stp	x29, x30, [sp, #-32]!
  4020ac:	mov	x29, sp
  4020b0:	str	x19, [sp, #16]
  4020b4:	adrp	x19, 418000 <ferror@plt+0x16040>
  4020b8:	ldrb	w0, [x19, #704]
  4020bc:	cbnz	w0, 4020cc <ferror@plt+0x10c>
  4020c0:	bl	402038 <ferror@plt+0x78>
  4020c4:	mov	w0, #0x1                   	// #1
  4020c8:	strb	w0, [x19, #704]
  4020cc:	ldr	x19, [sp, #16]
  4020d0:	ldp	x29, x30, [sp], #32
  4020d4:	ret
  4020d8:	b	402068 <ferror@plt+0xa8>
  4020dc:	sub	sp, sp, #0xc0
  4020e0:	stp	x22, x21, [sp, #160]
  4020e4:	mov	x21, x1
  4020e8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4020ec:	stp	x20, x19, [sp, #176]
  4020f0:	mov	w20, w0
  4020f4:	add	x1, x1, #0xc37
  4020f8:	mov	w0, #0x6                   	// #6
  4020fc:	stp	x29, x30, [sp, #96]
  402100:	stp	x28, x27, [sp, #112]
  402104:	stp	x26, x25, [sp, #128]
  402108:	stp	x24, x23, [sp, #144]
  40210c:	add	x29, sp, #0x60
  402110:	stp	xzr, xzr, [sp]
  402114:	bl	401fb0 <setlocale@plt>
  402118:	adrp	x19, 406000 <ferror@plt+0x4040>
  40211c:	add	x19, x19, #0xbce
  402120:	adrp	x1, 406000 <ferror@plt+0x4040>
  402124:	add	x1, x1, #0xbd9
  402128:	mov	x0, x19
  40212c:	bl	401ce0 <bindtextdomain@plt>
  402130:	mov	x0, x19
  402134:	bl	401df0 <textdomain@plt>
  402138:	adrp	x0, 403000 <ferror@plt+0x1040>
  40213c:	add	x0, x0, #0x7f4
  402140:	bl	406700 <ferror@plt+0x4740>
  402144:	adrp	x2, 406000 <ferror@plt+0x4040>
  402148:	adrp	x3, 406000 <ferror@plt+0x4040>
  40214c:	add	x2, x2, #0xbeb
  402150:	add	x3, x3, #0x7f8
  402154:	mov	w0, w20
  402158:	mov	x1, x21
  40215c:	mov	x4, xzr
  402160:	bl	401e00 <getopt_long@plt>
  402164:	cmn	w0, #0x1
  402168:	b.eq	40224c <ferror@plt+0x28c>  // b.none
  40216c:	adrp	x26, 406000 <ferror@plt+0x4040>
  402170:	adrp	x19, 406000 <ferror@plt+0x4040>
  402174:	adrp	x23, 406000 <ferror@plt+0x4040>
  402178:	adrp	x28, 406000 <ferror@plt+0x4040>
  40217c:	mov	w25, wzr
  402180:	mov	x22, xzr
  402184:	mov	w1, wzr
  402188:	mov	w24, wzr
  40218c:	add	x26, x26, #0x780
  402190:	add	x19, x19, #0xbeb
  402194:	add	x23, x23, #0x7f8
  402198:	add	x28, x28, #0x8fc
  40219c:	b	4021d0 <ferror@plt+0x210>
  4021a0:	orr	w25, w25, #0x1
  4021a4:	strb	w25, [sp, #8]
  4021a8:	mov	w27, w1
  4021ac:	mov	w0, w20
  4021b0:	mov	x1, x21
  4021b4:	mov	x2, x19
  4021b8:	mov	x3, x23
  4021bc:	mov	x4, xzr
  4021c0:	bl	401e00 <getopt_long@plt>
  4021c4:	cmn	w0, #0x1
  4021c8:	mov	w1, w27
  4021cc:	b.eq	402258 <ferror@plt+0x298>  // b.none
  4021d0:	subs	w8, w0, #0x4a
  4021d4:	b.lt	402214 <ferror@plt+0x254>  // b.tstop
  4021d8:	mov	w10, #0x4a                  	// #74
  4021dc:	mov	x9, x28
  4021e0:	cmp	w10, w0
  4021e4:	b.eq	4021fc <ferror@plt+0x23c>  // b.none
  4021e8:	ldr	w10, [x9], #4
  4021ec:	cbz	w10, 402214 <ferror@plt+0x254>
  4021f0:	cmp	w10, w0
  4021f4:	b.le	4021e0 <ferror@plt+0x220>
  4021f8:	b	402214 <ferror@plt+0x254>
  4021fc:	cbz	w24, 402210 <ferror@plt+0x250>
  402200:	cmp	w24, w0
  402204:	mov	w24, w0
  402208:	b.eq	402214 <ferror@plt+0x254>  // b.none
  40220c:	b	4027c4 <ferror@plt+0x804>
  402210:	mov	w24, w0
  402214:	cmp	w8, #0x36
  402218:	b.hi	4026f8 <ferror@plt+0x738>  // b.pmore
  40221c:	adr	x9, 4021a0 <ferror@plt+0x1e0>
  402220:	ldrh	w10, [x26, x8, lsl #1]
  402224:	add	x9, x9, x10, lsl #2
  402228:	mov	w27, #0x1                   	// #1
  40222c:	br	x9
  402230:	orr	w25, w25, #0x2
  402234:	b	4021a4 <ferror@plt+0x1e4>
  402238:	orr	w25, w25, #0x4
  40223c:	b	4021a4 <ferror@plt+0x1e4>
  402240:	adrp	x8, 418000 <ferror@plt+0x16040>
  402244:	ldr	x22, [x8, #672]
  402248:	b	4021a8 <ferror@plt+0x1e8>
  40224c:	mov	w25, wzr
  402250:	mov	w27, wzr
  402254:	mov	x22, xzr
  402258:	adrp	x8, 418000 <ferror@plt+0x16040>
  40225c:	ldrsw	x26, [x8, #680]
  402260:	sub	w28, w20, w26
  402264:	subs	w24, w28, #0x1
  402268:	add	x23, x21, x26, lsl #3
  40226c:	b.lt	402310 <ferror@plt+0x350>  // b.tstop
  402270:	ldr	x19, [x23]
  402274:	adrp	x1, 406000 <ferror@plt+0x4040>
  402278:	add	x1, x1, #0xf97
  40227c:	mov	x0, x19
  402280:	bl	401e10 <strcmp@plt>
  402284:	cbz	w0, 402318 <ferror@plt+0x358>
  402288:	adrp	x1, 406000 <ferror@plt+0x4040>
  40228c:	add	x1, x1, #0xe03
  402290:	mov	x0, x19
  402294:	bl	401e10 <strcmp@plt>
  402298:	cbz	w0, 402730 <ferror@plt+0x770>
  40229c:	adrp	x1, 406000 <ferror@plt+0x4040>
  4022a0:	add	x1, x1, #0xf9c
  4022a4:	mov	x0, x19
  4022a8:	bl	401e10 <strcmp@plt>
  4022ac:	cbz	w0, 402498 <ferror@plt+0x4d8>
  4022b0:	adrp	x1, 406000 <ferror@plt+0x4040>
  4022b4:	add	x1, x1, #0xf91
  4022b8:	mov	x0, x19
  4022bc:	bl	401e10 <strcmp@plt>
  4022c0:	cbz	w0, 4025f4 <ferror@plt+0x634>
  4022c4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4022c8:	add	x1, x1, #0xfa2
  4022cc:	mov	x0, x19
  4022d0:	bl	401e10 <strcmp@plt>
  4022d4:	cbnz	w0, 4026f8 <ferror@plt+0x738>
  4022d8:	cmp	w28, #0x1
  4022dc:	b.eq	40262c <ferror@plt+0x66c>  // b.none
  4022e0:	add	x8, x21, x26, lsl #3
  4022e4:	sub	w9, w26, w20
  4022e8:	mov	w19, wzr
  4022ec:	add	x20, x8, #0x8
  4022f0:	add	w21, w9, #0x1
  4022f4:	ldr	x1, [x20], #8
  4022f8:	mov	w0, wzr
  4022fc:	bl	40360c <ferror@plt+0x164c>
  402300:	adds	w21, w21, #0x1
  402304:	orr	w19, w0, w19
  402308:	b.cc	4022f4 <ferror@plt+0x334>  // b.lo, b.ul, b.last
  40230c:	b	4026d0 <ferror@plt+0x710>
  402310:	mov	w24, w28
  402314:	b	402320 <ferror@plt+0x360>
  402318:	add	x23, x23, #0x8
  40231c:	cbz	x22, 402634 <ferror@plt+0x674>
  402320:	adrp	x19, 418000 <ferror@plt+0x16040>
  402324:	add	x19, x19, #0x2c8
  402328:	ldr	x9, [x19]
  40232c:	adrp	x8, 406000 <ferror@plt+0x4040>
  402330:	ldr	d0, [x8, #1848]
  402334:	add	x10, x19, x9, lsl #2
  402338:	add	x8, x9, #0x3
  40233c:	str	d0, [x10, #16]
  402340:	str	x8, [x19]
  402344:	str	wzr, [x10, #24]
  402348:	cbz	w27, 402364 <ferror@plt+0x3a4>
  40234c:	add	x8, x19, x8, lsl #2
  402350:	add	x9, x9, #0x4
  402354:	mov	w10, #0x3                   	// #3
  402358:	str	x9, [x19]
  40235c:	str	w10, [x8, #16]
  402360:	mov	x8, x9
  402364:	adrp	x9, 406000 <ferror@plt+0x4040>
  402368:	ldr	d0, [x9, #1856]
  40236c:	add	x9, x19, x8, lsl #2
  402370:	add	x8, x8, #0x2
  402374:	str	x8, [x19]
  402378:	str	d0, [x9, #16]
  40237c:	cbz	x22, 4023a0 <ferror@plt+0x3e0>
  402380:	adrp	x4, 403000 <ferror@plt+0x1040>
  402384:	add	x1, x19, #0x10
  402388:	add	x4, x4, #0xb0
  40238c:	mov	w2, #0xc                   	// #12
  402390:	mov	x0, x22
  402394:	mov	x3, x19
  402398:	bl	404e54 <ferror@plt+0x2e94>
  40239c:	tbnz	w0, #31, 4025ec <ferror@plt+0x62c>
  4023a0:	mov	w0, wzr
  4023a4:	bl	401f90 <scols_init_debug@plt>
  4023a8:	bl	401d30 <scols_new_table@plt>
  4023ac:	str	x0, [sp]
  4023b0:	cbz	x0, 4028e4 <ferror@plt+0x924>
  4023b4:	and	w21, w25, #0x1
  4023b8:	mov	w1, w21
  4023bc:	mov	x20, x0
  4023c0:	and	w22, w25, #0xff
  4023c4:	bl	401e60 <scols_table_enable_json@plt>
  4023c8:	ubfx	w1, w22, #1, #1
  4023cc:	mov	x0, x20
  4023d0:	bl	401b90 <scols_table_enable_noheadings@plt>
  4023d4:	ubfx	w1, w22, #2, #1
  4023d8:	mov	x0, x20
  4023dc:	bl	401c10 <scols_table_enable_raw@plt>
  4023e0:	adrp	x22, 418000 <ferror@plt+0x16040>
  4023e4:	ldr	x8, [x22, #712]
  4023e8:	cbz	x8, 402450 <ferror@plt+0x490>
  4023ec:	cbnz	w21, 402558 <ferror@plt+0x598>
  4023f0:	adrp	x26, 406000 <ferror@plt+0x4040>
  4023f4:	mov	x21, xzr
  4023f8:	mov	x25, xzr
  4023fc:	add	x26, x26, #0x978
  402400:	mov	x27, #0x100000000           	// #4294967296
  402404:	asr	x9, x21, #32
  402408:	cmp	x8, x9
  40240c:	b.ls	402764 <ferror@plt+0x7a4>  // b.plast
  402410:	add	x8, x19, x9, lsl #2
  402414:	ldrsw	x8, [x8, #16]
  402418:	cmp	w8, #0x5
  40241c:	b.gt	402784 <ferror@plt+0x7c4>
  402420:	add	x8, x26, x8, lsl #5
  402424:	ldr	x1, [x8]
  402428:	ldr	d0, [x8, #8]
  40242c:	ldr	w2, [x8, #16]
  402430:	mov	x0, x20
  402434:	bl	401ba0 <scols_table_new_column@plt>
  402438:	cbz	x0, 4027a4 <ferror@plt+0x7e4>
  40243c:	ldr	x8, [x22, #712]
  402440:	add	x25, x25, #0x1
  402444:	add	x21, x21, x27
  402448:	cmp	x25, x8
  40244c:	b.cc	402404 <ferror@plt+0x444>  // b.lo, b.ul, b.last
  402450:	cbz	w24, 402474 <ferror@plt+0x4b4>
  402454:	mov	w19, wzr
  402458:	ldr	x1, [x23], #8
  40245c:	mov	x0, sp
  402460:	bl	403230 <ferror@plt+0x1270>
  402464:	subs	w24, w24, #0x1
  402468:	orr	w19, w0, w19
  40246c:	b.ne	402458 <ferror@plt+0x498>  // b.any
  402470:	b	402484 <ferror@plt+0x4c4>
  402474:	mov	x0, sp
  402478:	mov	x1, xzr
  40247c:	bl	403230 <ferror@plt+0x1270>
  402480:	mov	w19, w0
  402484:	mov	x0, x20
  402488:	bl	401ee0 <scols_print_table@plt>
  40248c:	mov	x0, x20
  402490:	bl	401d70 <scols_unref_table@plt>
  402494:	b	4026d0 <ferror@plt+0x710>
  402498:	adrp	x0, 407000 <ferror@plt+0x5040>
  40249c:	add	x0, x0, #0xb2
  4024a0:	mov	w1, wzr
  4024a4:	bl	401ca0 <open@plt>
  4024a8:	mov	w19, w0
  4024ac:	tbnz	w0, #31, 40268c <ferror@plt+0x6cc>
  4024b0:	mov	x8, #0x1100000000          	// #73014444032
  4024b4:	add	x0, sp, #0x10
  4024b8:	mov	w1, #0x1                   	// #1
  4024bc:	mov	w2, #0xffffffff            	// #-1
  4024c0:	str	x8, [sp, #16]
  4024c4:	str	w19, [sp, #16]
  4024c8:	bl	401cb0 <poll@plt>
  4024cc:	tbnz	w0, #31, 40265c <ferror@plt+0x69c>
  4024d0:	adrp	x20, 407000 <ferror@plt+0x5040>
  4024d4:	add	x20, x20, #0x31d
  4024d8:	adrp	x21, 418000 <ferror@plt+0x16040>
  4024dc:	b	4024f4 <ferror@plt+0x534>
  4024e0:	add	x0, sp, #0x10
  4024e4:	mov	w1, #0x1                   	// #1
  4024e8:	mov	w2, #0xffffffff            	// #-1
  4024ec:	bl	401cb0 <poll@plt>
  4024f0:	tbnz	w0, #31, 40265c <ferror@plt+0x69c>
  4024f4:	cbz	w0, 4024e0 <ferror@plt+0x520>
  4024f8:	sub	x1, x29, #0x8
  4024fc:	mov	w0, w19
  402500:	bl	403be0 <ferror@plt+0x1c20>
  402504:	tbnz	w0, #31, 40267c <ferror@plt+0x6bc>
  402508:	cbnz	w0, 4024e0 <ferror@plt+0x520>
  40250c:	sub	x0, x29, #0x18
  402510:	mov	x1, xzr
  402514:	bl	401d10 <gettimeofday@plt>
  402518:	sub	x0, x29, #0x18
  40251c:	add	x2, sp, #0x1c
  402520:	mov	w1, #0x17                  	// #23
  402524:	mov	w3, #0x2a                  	// #42
  402528:	bl	40625c <ferror@plt+0x429c>
  40252c:	ldur	w2, [x29, #-8]
  402530:	ldurb	w3, [x29, #-4]
  402534:	ldurb	w4, [x29, #-3]
  402538:	ldurb	w5, [x29, #-2]
  40253c:	ldurb	w6, [x29, #-1]
  402540:	add	x1, sp, #0x1c
  402544:	mov	x0, x20
  402548:	bl	401f50 <printf@plt>
  40254c:	ldr	x0, [x21, #688]
  402550:	bl	401ed0 <fflush@plt>
  402554:	b	4024e0 <ferror@plt+0x520>
  402558:	adrp	x26, 406000 <ferror@plt+0x4040>
  40255c:	mov	x21, xzr
  402560:	mov	x25, xzr
  402564:	add	x26, x26, #0x978
  402568:	mov	x27, #0x100000000           	// #4294967296
  40256c:	b	402580 <ferror@plt+0x5c0>
  402570:	add	x25, x25, #0x1
  402574:	cmp	x25, x8
  402578:	add	x21, x21, x27
  40257c:	b.cs	402450 <ferror@plt+0x490>  // b.hs, b.nlast
  402580:	asr	x9, x21, #32
  402584:	cmp	x8, x9
  402588:	b.ls	402764 <ferror@plt+0x7a4>  // b.plast
  40258c:	add	x8, x19, x9, lsl #2
  402590:	ldrsw	x8, [x8, #16]
  402594:	cmp	w8, #0x6
  402598:	b.ge	402784 <ferror@plt+0x7c4>  // b.tcont
  40259c:	add	x8, x26, x8, lsl #5
  4025a0:	ldr	x1, [x8]
  4025a4:	ldr	d0, [x8, #8]
  4025a8:	ldr	w2, [x8, #16]
  4025ac:	mov	x0, x20
  4025b0:	bl	401ba0 <scols_table_new_column@plt>
  4025b4:	cbz	x0, 4027a4 <ferror@plt+0x7e4>
  4025b8:	ldr	x8, [x22, #712]
  4025bc:	cmp	x8, x25
  4025c0:	b.ls	402764 <ferror@plt+0x7a4>  // b.plast
  4025c4:	add	x9, x19, x25, lsl #2
  4025c8:	ldr	w9, [x9, #16]
  4025cc:	cmp	w9, #0x6
  4025d0:	b.ge	402784 <ferror@plt+0x7c4>  // b.tcont
  4025d4:	cmp	w9, #0x1
  4025d8:	b.ne	402570 <ferror@plt+0x5b0>  // b.any
  4025dc:	mov	w1, #0x1                   	// #1
  4025e0:	bl	401ae0 <scols_column_set_json_type@plt>
  4025e4:	ldr	x8, [x22, #712]
  4025e8:	b	402570 <ferror@plt+0x5b0>
  4025ec:	mov	w0, #0x1                   	// #1
  4025f0:	b	4026d8 <ferror@plt+0x718>
  4025f4:	cmp	w28, #0x1
  4025f8:	b.eq	40262c <ferror@plt+0x66c>  // b.none
  4025fc:	add	x8, x21, x26, lsl #3
  402600:	sub	w9, w26, w20
  402604:	mov	w19, wzr
  402608:	add	x20, x8, #0x8
  40260c:	add	w21, w9, #0x1
  402610:	ldr	x1, [x20], #8
  402614:	mov	w0, #0x1                   	// #1
  402618:	bl	40360c <ferror@plt+0x164c>
  40261c:	adds	w21, w21, #0x1
  402620:	orr	w19, w0, w19
  402624:	b.cc	402610 <ferror@plt+0x650>  // b.lo, b.ul, b.last
  402628:	b	4026d0 <ferror@plt+0x710>
  40262c:	mov	w19, wzr
  402630:	b	4026d0 <ferror@plt+0x710>
  402634:	cbz	w24, 4026c4 <ferror@plt+0x704>
  402638:	sub	w8, w26, w20
  40263c:	mov	w19, wzr
  402640:	add	w20, w8, #0x1
  402644:	ldr	x0, [x23], #8
  402648:	bl	402ca8 <ferror@plt+0xce8>
  40264c:	adds	w20, w20, #0x1
  402650:	orr	w19, w0, w19
  402654:	b.cc	402644 <ferror@plt+0x684>  // b.lo, b.ul, b.last
  402658:	b	4026d0 <ferror@plt+0x710>
  40265c:	adrp	x1, 407000 <ferror@plt+0x5040>
  402660:	add	x1, x1, #0x30b
  402664:	mov	w2, #0x5                   	// #5
  402668:	mov	x0, xzr
  40266c:	bl	401f20 <dcgettext@plt>
  402670:	adrp	x1, 407000 <ferror@plt+0x5040>
  402674:	add	x1, x1, #0xb2
  402678:	bl	401e20 <warn@plt>
  40267c:	mov	w0, w19
  402680:	bl	401d80 <close@plt>
  402684:	mov	w19, #0xffffffff            	// #-1
  402688:	b	4026d0 <ferror@plt+0x710>
  40268c:	adrp	x1, 407000 <ferror@plt+0x5040>
  402690:	add	x1, x1, #0xbe
  402694:	mov	w2, #0x5                   	// #5
  402698:	mov	x0, xzr
  40269c:	bl	401f20 <dcgettext@plt>
  4026a0:	adrp	x1, 407000 <ferror@plt+0x5040>
  4026a4:	add	x1, x1, #0xb2
  4026a8:	bl	401e20 <warn@plt>
  4026ac:	bl	401f70 <__errno_location@plt>
  4026b0:	ldr	w8, [x0]
  4026b4:	cmp	w8, #0x0
  4026b8:	neg	w19, w8
  4026bc:	b.gt	4026d0 <ferror@plt+0x710>
  4026c0:	b	4024b0 <ferror@plt+0x4f0>
  4026c4:	mov	x0, xzr
  4026c8:	bl	402ca8 <ferror@plt+0xce8>
  4026cc:	mov	w19, w0
  4026d0:	cmp	w19, #0x0
  4026d4:	cset	w0, ne  // ne = any
  4026d8:	ldp	x20, x19, [sp, #176]
  4026dc:	ldp	x22, x21, [sp, #160]
  4026e0:	ldp	x24, x23, [sp, #144]
  4026e4:	ldp	x26, x25, [sp, #128]
  4026e8:	ldp	x28, x27, [sp, #112]
  4026ec:	ldp	x29, x30, [sp, #96]
  4026f0:	add	sp, sp, #0xc0
  4026f4:	ret
  4026f8:	adrp	x8, 418000 <ferror@plt+0x16040>
  4026fc:	ldr	x19, [x8, #664]
  402700:	adrp	x1, 406000 <ferror@plt+0x4040>
  402704:	add	x1, x1, #0xc11
  402708:	mov	w2, #0x5                   	// #5
  40270c:	mov	x0, xzr
  402710:	bl	401f20 <dcgettext@plt>
  402714:	adrp	x8, 418000 <ferror@plt+0x16040>
  402718:	ldr	x2, [x8, #696]
  40271c:	mov	x1, x0
  402720:	mov	x0, x19
  402724:	bl	401f80 <fprintf@plt>
  402728:	mov	w0, #0x1                   	// #1
  40272c:	bl	401b40 <exit@plt>
  402730:	bl	402900 <ferror@plt+0x940>
  402734:	adrp	x1, 406000 <ferror@plt+0x4040>
  402738:	add	x1, x1, #0xbf3
  40273c:	mov	w2, #0x5                   	// #5
  402740:	mov	x0, xzr
  402744:	bl	401f20 <dcgettext@plt>
  402748:	adrp	x8, 418000 <ferror@plt+0x16040>
  40274c:	ldr	x1, [x8, #696]
  402750:	adrp	x2, 406000 <ferror@plt+0x4040>
  402754:	add	x2, x2, #0xbff
  402758:	bl	401f50 <printf@plt>
  40275c:	mov	w0, wzr
  402760:	bl	401b40 <exit@plt>
  402764:	adrp	x0, 407000 <ferror@plt+0x5040>
  402768:	adrp	x1, 407000 <ferror@plt+0x5040>
  40276c:	adrp	x3, 407000 <ferror@plt+0x5040>
  402770:	add	x0, x0, #0x218
  402774:	add	x1, x1, #0x185
  402778:	add	x3, x3, #0x227
  40277c:	mov	w2, #0xa5                  	// #165
  402780:	bl	401f60 <__assert_fail@plt>
  402784:	adrp	x0, 407000 <ferror@plt+0x5040>
  402788:	adrp	x1, 407000 <ferror@plt+0x5040>
  40278c:	adrp	x3, 407000 <ferror@plt+0x5040>
  402790:	add	x0, x0, #0x241
  402794:	add	x1, x1, #0x185
  402798:	add	x3, x3, #0x227
  40279c:	mov	w2, #0xa6                  	// #166
  4027a0:	bl	401f60 <__assert_fail@plt>
  4027a4:	adrp	x1, 407000 <ferror@plt+0x5040>
  4027a8:	add	x1, x1, #0x1f7
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	mov	x0, xzr
  4027b4:	bl	401f20 <dcgettext@plt>
  4027b8:	mov	x1, x0
  4027bc:	mov	w0, #0x1                   	// #1
  4027c0:	bl	401fa0 <err@plt>
  4027c4:	adrp	x21, 418000 <ferror@plt+0x16040>
  4027c8:	ldr	x19, [x21, #664]
  4027cc:	adrp	x1, 406000 <ferror@plt+0x4040>
  4027d0:	add	x1, x1, #0xc44
  4027d4:	mov	w2, #0x5                   	// #5
  4027d8:	mov	x0, xzr
  4027dc:	bl	401f20 <dcgettext@plt>
  4027e0:	adrp	x8, 418000 <ferror@plt+0x16040>
  4027e4:	ldr	x2, [x8, #696]
  4027e8:	mov	x1, x0
  4027ec:	mov	x0, x19
  4027f0:	bl	401f80 <fprintf@plt>
  4027f4:	adrp	x23, 406000 <ferror@plt+0x4040>
  4027f8:	adrp	x24, 406000 <ferror@plt+0x4040>
  4027fc:	adrp	x25, 406000 <ferror@plt+0x4040>
  402800:	adrp	x20, 406000 <ferror@plt+0x4040>
  402804:	adrp	x28, 406000 <ferror@plt+0x4040>
  402808:	adrp	x19, 406000 <ferror@plt+0x4040>
  40280c:	adrp	x26, 406000 <ferror@plt+0x4040>
  402810:	adrp	x27, 406000 <ferror@plt+0x4040>
  402814:	mov	x22, xzr
  402818:	add	x23, x23, #0x8f8
  40281c:	add	x24, x24, #0xba8
  402820:	add	x25, x25, #0x748
  402824:	add	x20, x20, #0xc66
  402828:	add	x28, x28, #0xbad
  40282c:	add	x19, x19, #0xbb8
  402830:	add	x26, x26, #0xbca
  402834:	add	x27, x27, #0xbbf
  402838:	ldr	w2, [x23, x22]
  40283c:	sub	w8, w2, #0x4a
  402840:	cmp	w8, #0x36
  402844:	b.hi	402868 <ferror@plt+0x8a8>  // b.pmore
  402848:	adr	x9, 40285c <ferror@plt+0x89c>
  40284c:	ldrb	w10, [x25, x8]
  402850:	add	x9, x9, x10, lsl #2
  402854:	mov	x3, x24
  402858:	br	x9
  40285c:	adrp	x3, 406000 <ferror@plt+0x4040>
  402860:	add	x3, x3, #0xe1f
  402864:	b	4028b4 <ferror@plt+0x8f4>
  402868:	cbz	w2, 4028d0 <ferror@plt+0x910>
  40286c:	sub	w8, w2, #0x21
  402870:	cmp	w8, #0x5d
  402874:	b.hi	4028c4 <ferror@plt+0x904>  // b.pmore
  402878:	ldr	x0, [x21, #664]
  40287c:	adrp	x1, 406000 <ferror@plt+0x4040>
  402880:	add	x1, x1, #0xc6c
  402884:	bl	401f80 <fprintf@plt>
  402888:	b	4028c4 <ferror@plt+0x904>
  40288c:	adrp	x3, 406000 <ferror@plt+0x4040>
  402890:	add	x3, x3, #0xe03
  402894:	b	4028b4 <ferror@plt+0x8f4>
  402898:	mov	x3, x28
  40289c:	b	4028b4 <ferror@plt+0x8f4>
  4028a0:	mov	x3, x19
  4028a4:	b	4028b4 <ferror@plt+0x8f4>
  4028a8:	mov	x3, x26
  4028ac:	b	4028b4 <ferror@plt+0x8f4>
  4028b0:	mov	x3, x27
  4028b4:	ldr	x0, [x21, #664]
  4028b8:	mov	x1, x20
  4028bc:	mov	x2, x3
  4028c0:	bl	401f80 <fprintf@plt>
  4028c4:	add	x22, x22, #0x4
  4028c8:	cmp	x22, #0x3c
  4028cc:	b.ne	402838 <ferror@plt+0x878>  // b.any
  4028d0:	ldr	x1, [x21, #664]
  4028d4:	mov	w0, #0xa                   	// #10
  4028d8:	bl	401c00 <fputc@plt>
  4028dc:	mov	w0, #0x1                   	// #1
  4028e0:	bl	401b40 <exit@plt>
  4028e4:	adrp	x1, 407000 <ferror@plt+0x5040>
  4028e8:	add	x1, x1, #0x1d7
  4028ec:	mov	w2, #0x5                   	// #5
  4028f0:	bl	401f20 <dcgettext@plt>
  4028f4:	mov	x1, x0
  4028f8:	mov	w0, #0x1                   	// #1
  4028fc:	bl	401fa0 <err@plt>
  402900:	stp	x29, x30, [sp, #-48]!
  402904:	adrp	x1, 406000 <ferror@plt+0x4040>
  402908:	add	x1, x1, #0xc71
  40290c:	mov	w2, #0x5                   	// #5
  402910:	mov	x0, xzr
  402914:	str	x21, [sp, #16]
  402918:	stp	x20, x19, [sp, #32]
  40291c:	mov	x29, sp
  402920:	bl	401f20 <dcgettext@plt>
  402924:	adrp	x21, 418000 <ferror@plt+0x16040>
  402928:	ldr	x1, [x21, #688]
  40292c:	bl	401b20 <fputs@plt>
  402930:	ldr	x19, [x21, #688]
  402934:	adrp	x1, 406000 <ferror@plt+0x4040>
  402938:	add	x1, x1, #0xc7a
  40293c:	mov	w2, #0x5                   	// #5
  402940:	mov	x0, xzr
  402944:	bl	401f20 <dcgettext@plt>
  402948:	adrp	x8, 418000 <ferror@plt+0x16040>
  40294c:	ldr	x2, [x8, #696]
  402950:	mov	x1, x0
  402954:	mov	x0, x19
  402958:	bl	401f80 <fprintf@plt>
  40295c:	ldr	x1, [x21, #688]
  402960:	mov	w0, #0xa                   	// #10
  402964:	bl	401c00 <fputc@plt>
  402968:	adrp	x1, 406000 <ferror@plt+0x4040>
  40296c:	add	x1, x1, #0xca2
  402970:	mov	w2, #0x5                   	// #5
  402974:	mov	x0, xzr
  402978:	bl	401f20 <dcgettext@plt>
  40297c:	ldr	x1, [x21, #688]
  402980:	bl	401b20 <fputs@plt>
  402984:	adrp	x1, 406000 <ferror@plt+0x4040>
  402988:	add	x1, x1, #0xcd5
  40298c:	mov	w2, #0x5                   	// #5
  402990:	mov	x0, xzr
  402994:	bl	401f20 <dcgettext@plt>
  402998:	ldr	x1, [x21, #688]
  40299c:	bl	401b20 <fputs@plt>
  4029a0:	adrp	x1, 406000 <ferror@plt+0x4040>
  4029a4:	add	x1, x1, #0xce0
  4029a8:	mov	w2, #0x5                   	// #5
  4029ac:	mov	x0, xzr
  4029b0:	bl	401f20 <dcgettext@plt>
  4029b4:	ldr	x1, [x21, #688]
  4029b8:	bl	401b20 <fputs@plt>
  4029bc:	adrp	x1, 406000 <ferror@plt+0x4040>
  4029c0:	add	x1, x1, #0xd10
  4029c4:	mov	w2, #0x5                   	// #5
  4029c8:	mov	x0, xzr
  4029cc:	bl	401f20 <dcgettext@plt>
  4029d0:	ldr	x1, [x21, #688]
  4029d4:	bl	401b20 <fputs@plt>
  4029d8:	adrp	x1, 406000 <ferror@plt+0x4040>
  4029dc:	add	x1, x1, #0xd3e
  4029e0:	mov	w2, #0x5                   	// #5
  4029e4:	mov	x0, xzr
  4029e8:	bl	401f20 <dcgettext@plt>
  4029ec:	ldr	x1, [x21, #688]
  4029f0:	bl	401b20 <fputs@plt>
  4029f4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4029f8:	add	x1, x1, #0xd7a
  4029fc:	mov	w2, #0x5                   	// #5
  402a00:	mov	x0, xzr
  402a04:	bl	401f20 <dcgettext@plt>
  402a08:	ldr	x1, [x21, #688]
  402a0c:	bl	401b20 <fputs@plt>
  402a10:	adrp	x1, 406000 <ferror@plt+0x4040>
  402a14:	add	x1, x1, #0xda6
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	mov	x0, xzr
  402a20:	bl	401f20 <dcgettext@plt>
  402a24:	ldr	x1, [x21, #688]
  402a28:	bl	401b20 <fputs@plt>
  402a2c:	ldr	x1, [x21, #688]
  402a30:	mov	w0, #0xa                   	// #10
  402a34:	bl	401c00 <fputc@plt>
  402a38:	adrp	x1, 406000 <ferror@plt+0x4040>
  402a3c:	add	x1, x1, #0xdf6
  402a40:	mov	w2, #0x5                   	// #5
  402a44:	mov	x0, xzr
  402a48:	bl	401f20 <dcgettext@plt>
  402a4c:	adrp	x1, 406000 <ferror@plt+0x4040>
  402a50:	mov	x19, x0
  402a54:	add	x1, x1, #0xe17
  402a58:	mov	w2, #0x5                   	// #5
  402a5c:	mov	x0, xzr
  402a60:	bl	401f20 <dcgettext@plt>
  402a64:	mov	x4, x0
  402a68:	adrp	x0, 406000 <ferror@plt+0x4040>
  402a6c:	adrp	x1, 406000 <ferror@plt+0x4040>
  402a70:	adrp	x3, 406000 <ferror@plt+0x4040>
  402a74:	add	x0, x0, #0xdd9
  402a78:	add	x1, x1, #0xdea
  402a7c:	add	x3, x3, #0xe08
  402a80:	mov	x2, x19
  402a84:	bl	401f50 <printf@plt>
  402a88:	adrp	x1, 406000 <ferror@plt+0x4040>
  402a8c:	add	x1, x1, #0xe27
  402a90:	mov	w2, #0x5                   	// #5
  402a94:	mov	x0, xzr
  402a98:	bl	401f20 <dcgettext@plt>
  402a9c:	ldr	x1, [x21, #688]
  402aa0:	bl	401b20 <fputs@plt>
  402aa4:	ldr	x20, [x21, #688]
  402aa8:	adrp	x1, 406000 <ferror@plt+0x4040>
  402aac:	add	x1, x1, #0xed6
  402ab0:	mov	w2, #0x5                   	// #5
  402ab4:	mov	x0, xzr
  402ab8:	bl	401f20 <dcgettext@plt>
  402abc:	adrp	x19, 406000 <ferror@plt+0x4040>
  402ac0:	add	x19, x19, #0xe43
  402ac4:	adrp	x2, 406000 <ferror@plt+0x4040>
  402ac8:	mov	x3, x0
  402acc:	add	x2, x2, #0xecf
  402ad0:	mov	x0, x20
  402ad4:	mov	x1, x19
  402ad8:	bl	401f80 <fprintf@plt>
  402adc:	ldr	x20, [x21, #688]
  402ae0:	adrp	x1, 406000 <ferror@plt+0x4040>
  402ae4:	add	x1, x1, #0xeec
  402ae8:	mov	w2, #0x5                   	// #5
  402aec:	mov	x0, xzr
  402af0:	bl	401f20 <dcgettext@plt>
  402af4:	adrp	x2, 406000 <ferror@plt+0x4040>
  402af8:	mov	x3, x0
  402afc:	add	x2, x2, #0xee9
  402b00:	mov	x0, x20
  402b04:	mov	x1, x19
  402b08:	bl	401f80 <fprintf@plt>
  402b0c:	ldr	x20, [x21, #688]
  402b10:	adrp	x1, 406000 <ferror@plt+0x4040>
  402b14:	add	x1, x1, #0xf09
  402b18:	mov	w2, #0x5                   	// #5
  402b1c:	mov	x0, xzr
  402b20:	bl	401f20 <dcgettext@plt>
  402b24:	adrp	x2, 406000 <ferror@plt+0x4040>
  402b28:	mov	x3, x0
  402b2c:	add	x2, x2, #0xf04
  402b30:	mov	x0, x20
  402b34:	mov	x1, x19
  402b38:	bl	401f80 <fprintf@plt>
  402b3c:	ldr	x20, [x21, #688]
  402b40:	adrp	x1, 406000 <ferror@plt+0x4040>
  402b44:	add	x1, x1, #0xf43
  402b48:	mov	w2, #0x5                   	// #5
  402b4c:	mov	x0, xzr
  402b50:	bl	401f20 <dcgettext@plt>
  402b54:	adrp	x2, 406000 <ferror@plt+0x4040>
  402b58:	mov	x3, x0
  402b5c:	add	x2, x2, #0xf39
  402b60:	mov	x0, x20
  402b64:	mov	x1, x19
  402b68:	bl	401f80 <fprintf@plt>
  402b6c:	ldr	x20, [x21, #688]
  402b70:	adrp	x1, 406000 <ferror@plt+0x4040>
  402b74:	add	x1, x1, #0xf60
  402b78:	mov	w2, #0x5                   	// #5
  402b7c:	mov	x0, xzr
  402b80:	bl	401f20 <dcgettext@plt>
  402b84:	adrp	x2, 406000 <ferror@plt+0x4040>
  402b88:	mov	x3, x0
  402b8c:	add	x2, x2, #0xf5b
  402b90:	mov	x0, x20
  402b94:	mov	x1, x19
  402b98:	bl	401f80 <fprintf@plt>
  402b9c:	ldr	x20, [x21, #688]
  402ba0:	adrp	x1, 406000 <ferror@plt+0x4040>
  402ba4:	add	x1, x1, #0xf7e
  402ba8:	mov	w2, #0x5                   	// #5
  402bac:	mov	x0, xzr
  402bb0:	bl	401f20 <dcgettext@plt>
  402bb4:	adrp	x2, 406000 <ferror@plt+0x4040>
  402bb8:	mov	x3, x0
  402bbc:	add	x2, x2, #0xf79
  402bc0:	mov	x0, x20
  402bc4:	mov	x1, x19
  402bc8:	bl	401f80 <fprintf@plt>
  402bcc:	adrp	x1, 406000 <ferror@plt+0x4040>
  402bd0:	add	x1, x1, #0xe4f
  402bd4:	mov	w2, #0x5                   	// #5
  402bd8:	mov	x0, xzr
  402bdc:	bl	401f20 <dcgettext@plt>
  402be0:	ldr	x1, [x21, #688]
  402be4:	bl	401b20 <fputs@plt>
  402be8:	adrp	x1, 406000 <ferror@plt+0x4040>
  402bec:	add	x1, x1, #0xe5b
  402bf0:	mov	w2, #0x5                   	// #5
  402bf4:	mov	x0, xzr
  402bf8:	bl	401f20 <dcgettext@plt>
  402bfc:	ldr	x1, [x21, #688]
  402c00:	bl	401b20 <fputs@plt>
  402c04:	adrp	x1, 406000 <ferror@plt+0x4040>
  402c08:	add	x1, x1, #0xe62
  402c0c:	mov	w2, #0x5                   	// #5
  402c10:	mov	x0, xzr
  402c14:	bl	401f20 <dcgettext@plt>
  402c18:	ldr	x1, [x21, #688]
  402c1c:	bl	401b20 <fputs@plt>
  402c20:	adrp	x1, 406000 <ferror@plt+0x4040>
  402c24:	add	x1, x1, #0xe6a
  402c28:	mov	w2, #0x5                   	// #5
  402c2c:	mov	x0, xzr
  402c30:	bl	401f20 <dcgettext@plt>
  402c34:	ldr	x1, [x21, #688]
  402c38:	bl	401b20 <fputs@plt>
  402c3c:	adrp	x1, 406000 <ferror@plt+0x4040>
  402c40:	add	x1, x1, #0xe80
  402c44:	mov	w2, #0x5                   	// #5
  402c48:	mov	x0, xzr
  402c4c:	bl	401f20 <dcgettext@plt>
  402c50:	ldr	x1, [x21, #688]
  402c54:	bl	401b20 <fputs@plt>
  402c58:	adrp	x1, 406000 <ferror@plt+0x4040>
  402c5c:	add	x1, x1, #0xe95
  402c60:	mov	w2, #0x5                   	// #5
  402c64:	mov	x0, xzr
  402c68:	bl	401f20 <dcgettext@plt>
  402c6c:	ldr	x1, [x21, #688]
  402c70:	bl	401b20 <fputs@plt>
  402c74:	ldr	x19, [x21, #688]
  402c78:	adrp	x1, 406000 <ferror@plt+0x4040>
  402c7c:	add	x1, x1, #0xeaa
  402c80:	mov	w2, #0x5                   	// #5
  402c84:	mov	x0, xzr
  402c88:	bl	401f20 <dcgettext@plt>
  402c8c:	adrp	x2, 406000 <ferror@plt+0x4040>
  402c90:	mov	x1, x0
  402c94:	add	x2, x2, #0xec5
  402c98:	mov	x0, x19
  402c9c:	bl	401f80 <fprintf@plt>
  402ca0:	mov	w0, wzr
  402ca4:	bl	401b40 <exit@plt>
  402ca8:	stp	x29, x30, [sp, #-96]!
  402cac:	stp	x28, x27, [sp, #16]
  402cb0:	stp	x26, x25, [sp, #32]
  402cb4:	stp	x24, x23, [sp, #48]
  402cb8:	stp	x22, x21, [sp, #64]
  402cbc:	stp	x20, x19, [sp, #80]
  402cc0:	mov	x29, sp
  402cc4:	sub	sp, sp, #0x1, lsl #12
  402cc8:	sub	sp, sp, #0x10
  402ccc:	cbz	x0, 402d08 <ferror@plt+0xd48>
  402cd0:	mov	x20, x0
  402cd4:	bl	403904 <ferror@plt+0x1944>
  402cd8:	mov	x19, x0
  402cdc:	lsr	x23, x0, #32
  402ce0:	cbnz	w23, 402d10 <ferror@plt+0xd50>
  402ce4:	adrp	x1, 406000 <ferror@plt+0x4040>
  402ce8:	add	x1, x1, #0xfaa
  402cec:	mov	w2, #0x5                   	// #5
  402cf0:	mov	x0, xzr
  402cf4:	bl	401f20 <dcgettext@plt>
  402cf8:	mov	x1, x20
  402cfc:	bl	401ef0 <warnx@plt>
  402d00:	mov	w28, #0xffffffea            	// #-22
  402d04:	b	403054 <ferror@plt+0x1094>
  402d08:	mov	w19, wzr
  402d0c:	mov	w23, #0x3                   	// #3
  402d10:	mov	w0, #0x1                   	// #1
  402d14:	bl	403b28 <ferror@plt+0x1b68>
  402d18:	mov	x1, sp
  402d1c:	mov	w20, w0
  402d20:	bl	403be0 <ferror@plt+0x1c20>
  402d24:	mov	w28, w0
  402d28:	tbnz	w0, #31, 40304c <ferror@plt+0x108c>
  402d2c:	adrp	x24, 418000 <ferror@plt+0x16040>
  402d30:	add	x24, x24, #0x308
  402d34:	cmp	w23, #0x1
  402d38:	b.ne	402ebc <ferror@plt+0xefc>  // b.any
  402d3c:	adrp	x23, 406000 <ferror@plt+0x4040>
  402d40:	adrp	x25, 406000 <ferror@plt+0x4040>
  402d44:	adrp	x26, 406000 <ferror@plt+0x4040>
  402d48:	adrp	x27, 406000 <ferror@plt+0x4040>
  402d4c:	add	x23, x23, #0xfe5
  402d50:	add	x25, x25, #0xfe9
  402d54:	add	x26, x26, #0xfd2
  402d58:	add	x27, x27, #0xfec
  402d5c:	b	402d84 <ferror@plt+0xdc4>
  402d60:	bl	401f70 <__errno_location@plt>
  402d64:	ldr	w8, [x0]
  402d68:	cmp	w8, #0xb
  402d6c:	b.eq	403048 <ferror@plt+0x1088>  // b.none
  402d70:	mov	x1, sp
  402d74:	mov	w0, w20
  402d78:	bl	403be0 <ferror@plt+0x1c20>
  402d7c:	mov	w28, w0
  402d80:	tbnz	w0, #31, 40304c <ferror@plt+0x108c>
  402d84:	cmp	w28, #0x1
  402d88:	b.eq	402d60 <ferror@plt+0xda0>  // b.none
  402d8c:	cbnz	w28, 402d70 <ferror@plt+0xdb0>
  402d90:	ldrb	w8, [sp, #5]
  402d94:	cbnz	w8, 402d70 <ferror@plt+0xdb0>
  402d98:	ldrb	w22, [sp, #4]
  402d9c:	cmp	w19, w22
  402da0:	b.ne	402d70 <ferror@plt+0xdb0>  // b.any
  402da4:	ldr	w28, [sp]
  402da8:	adrp	x2, 407000 <ferror@plt+0x5040>
  402dac:	adrp	x4, 406000 <ferror@plt+0x4040>
  402db0:	add	x0, sp, #0x8
  402db4:	mov	w1, #0x1000                	// #4096
  402db8:	add	x2, x2, #0x167
  402dbc:	mov	w3, w28
  402dc0:	add	x4, x4, #0xee4
  402dc4:	bl	401c30 <snprintf@plt>
  402dc8:	adrp	x1, 407000 <ferror@plt+0x5040>
  402dcc:	add	x0, sp, #0x8
  402dd0:	add	x1, x1, #0x568
  402dd4:	bl	401c70 <fopen@plt>
  402dd8:	cbz	x0, 402e10 <ferror@plt+0xe50>
  402ddc:	mov	x21, x0
  402de0:	mov	w1, #0x80                  	// #128
  402de4:	mov	x0, x24
  402de8:	mov	x2, x21
  402dec:	bl	401bc0 <fgets_unlocked@plt>
  402df0:	cbz	x0, 402e08 <ferror@plt+0xe48>
  402df4:	mov	w1, #0xa                   	// #10
  402df8:	mov	x0, x24
  402dfc:	bl	401eb0 <strchr@plt>
  402e00:	cbz	x0, 402e08 <ferror@plt+0xe48>
  402e04:	strb	wzr, [x0]
  402e08:	mov	x0, x21
  402e0c:	bl	401c60 <fclose@plt>
  402e10:	mov	x0, x24
  402e14:	bl	401d50 <strdup@plt>
  402e18:	cbz	x0, 40309c <ferror@plt+0x10dc>
  402e1c:	sxtb	x8, w22
  402e20:	and	w9, w8, #0xff
  402e24:	cmp	w9, #0x9
  402e28:	b.hi	40307c <ferror@plt+0x10bc>  // b.pmore
  402e2c:	adrp	x9, 406000 <ferror@plt+0x4040>
  402e30:	add	x9, x9, #0xb58
  402e34:	ldr	x8, [x9, x8, lsl #3]
  402e38:	mov	w9, #0x825                 	// #2085
  402e3c:	lsr	x9, x9, x8
  402e40:	tbnz	w9, #0, 40307c <ferror@plt+0x10bc>
  402e44:	adrp	x10, 406000 <ferror@plt+0x4040>
  402e48:	mov	w9, #0x18                  	// #24
  402e4c:	add	x10, x10, #0xa38
  402e50:	madd	x8, x8, x9, x10
  402e54:	mov	x21, x0
  402e58:	ldr	x0, [x8, #16]
  402e5c:	bl	401d50 <strdup@plt>
  402e60:	cbz	x0, 40309c <ferror@plt+0x10dc>
  402e64:	mov	x22, x0
  402e68:	adrp	x0, 406000 <ferror@plt+0x4040>
  402e6c:	add	x0, x0, #0xfc6
  402e70:	mov	w1, w28
  402e74:	mov	x2, x21
  402e78:	mov	x3, x22
  402e7c:	bl	401f50 <printf@plt>
  402e80:	ldrb	w8, [sp, #6]
  402e84:	mov	x0, x26
  402e88:	cmp	w8, #0x0
  402e8c:	csel	x1, x25, x23, eq  // eq = none
  402e90:	bl	401f50 <printf@plt>
  402e94:	ldrb	w8, [sp, #7]
  402e98:	mov	x0, x27
  402e9c:	cmp	w8, #0x0
  402ea0:	csel	x1, x25, x23, eq  // eq = none
  402ea4:	bl	401f50 <printf@plt>
  402ea8:	mov	x0, x21
  402eac:	bl	401e50 <free@plt>
  402eb0:	mov	x0, x22
  402eb4:	bl	401e50 <free@plt>
  402eb8:	b	402d70 <ferror@plt+0xdb0>
  402ebc:	adrp	x25, 406000 <ferror@plt+0x4040>
  402ec0:	adrp	x26, 406000 <ferror@plt+0x4040>
  402ec4:	adrp	x27, 406000 <ferror@plt+0x4040>
  402ec8:	add	x25, x25, #0xfe5
  402ecc:	add	x26, x26, #0xfe9
  402ed0:	add	x27, x27, #0xfec
  402ed4:	b	402ef4 <ferror@plt+0xf34>
  402ed8:	ldrb	w8, [sp, #5]
  402edc:	cbz	w8, 402f14 <ferror@plt+0xf54>
  402ee0:	mov	x1, sp
  402ee4:	mov	w0, w20
  402ee8:	bl	403be0 <ferror@plt+0x1c20>
  402eec:	mov	w28, w0
  402ef0:	tbnz	w0, #31, 40304c <ferror@plt+0x108c>
  402ef4:	cbz	w28, 402ed8 <ferror@plt+0xf18>
  402ef8:	cmp	w28, #0x1
  402efc:	b.ne	402ee0 <ferror@plt+0xf20>  // b.any
  402f00:	bl	401f70 <__errno_location@plt>
  402f04:	ldr	w8, [x0]
  402f08:	cmp	w8, #0xb
  402f0c:	b.ne	402ee0 <ferror@plt+0xf20>  // b.any
  402f10:	b	403048 <ferror@plt+0x1088>
  402f14:	ldr	w28, [sp]
  402f18:	ldrsb	x22, [sp, #4]
  402f1c:	cmp	w23, #0x3
  402f20:	b.eq	402f34 <ferror@plt+0xf74>  // b.none
  402f24:	cmp	w23, #0x2
  402f28:	b.ne	4030ac <ferror@plt+0x10ec>  // b.any
  402f2c:	cmp	w28, w19
  402f30:	b.ne	402ee0 <ferror@plt+0xf20>  // b.any
  402f34:	adrp	x2, 407000 <ferror@plt+0x5040>
  402f38:	adrp	x4, 406000 <ferror@plt+0x4040>
  402f3c:	add	x0, sp, #0x8
  402f40:	mov	w1, #0x1000                	// #4096
  402f44:	add	x2, x2, #0x167
  402f48:	mov	w3, w28
  402f4c:	add	x4, x4, #0xee4
  402f50:	bl	401c30 <snprintf@plt>
  402f54:	adrp	x1, 407000 <ferror@plt+0x5040>
  402f58:	add	x0, sp, #0x8
  402f5c:	add	x1, x1, #0x568
  402f60:	bl	401c70 <fopen@plt>
  402f64:	cbz	x0, 402f9c <ferror@plt+0xfdc>
  402f68:	mov	x21, x0
  402f6c:	mov	w1, #0x80                  	// #128
  402f70:	mov	x0, x24
  402f74:	mov	x2, x21
  402f78:	bl	401bc0 <fgets_unlocked@plt>
  402f7c:	cbz	x0, 402f94 <ferror@plt+0xfd4>
  402f80:	mov	w1, #0xa                   	// #10
  402f84:	mov	x0, x24
  402f88:	bl	401eb0 <strchr@plt>
  402f8c:	cbz	x0, 402f94 <ferror@plt+0xfd4>
  402f90:	strb	wzr, [x0]
  402f94:	mov	x0, x21
  402f98:	bl	401c60 <fclose@plt>
  402f9c:	mov	x0, x24
  402fa0:	bl	401d50 <strdup@plt>
  402fa4:	cbz	x0, 40309c <ferror@plt+0x10dc>
  402fa8:	and	w8, w22, #0xff
  402fac:	cmp	w8, #0x9
  402fb0:	b.hi	40307c <ferror@plt+0x10bc>  // b.pmore
  402fb4:	adrp	x8, 406000 <ferror@plt+0x4040>
  402fb8:	add	x8, x8, #0xb58
  402fbc:	ldr	x8, [x8, x22, lsl #3]
  402fc0:	mov	w9, #0x825                 	// #2085
  402fc4:	lsr	x9, x9, x8
  402fc8:	tbnz	w9, #0, 40307c <ferror@plt+0x10bc>
  402fcc:	adrp	x10, 406000 <ferror@plt+0x4040>
  402fd0:	mov	w9, #0x18                  	// #24
  402fd4:	add	x10, x10, #0xa38
  402fd8:	madd	x8, x8, x9, x10
  402fdc:	mov	x21, x0
  402fe0:	ldr	x0, [x8, #16]
  402fe4:	bl	401d50 <strdup@plt>
  402fe8:	cbz	x0, 40309c <ferror@plt+0x10dc>
  402fec:	mov	x22, x0
  402ff0:	adrp	x0, 406000 <ferror@plt+0x4040>
  402ff4:	add	x0, x0, #0xfc6
  402ff8:	mov	w1, w28
  402ffc:	mov	x2, x21
  403000:	mov	x3, x22
  403004:	bl	401f50 <printf@plt>
  403008:	ldrb	w8, [sp, #6]
  40300c:	adrp	x0, 406000 <ferror@plt+0x4040>
  403010:	add	x0, x0, #0xfd2
  403014:	cmp	w8, #0x0
  403018:	csel	x1, x26, x25, eq  // eq = none
  40301c:	bl	401f50 <printf@plt>
  403020:	ldrb	w8, [sp, #7]
  403024:	mov	x0, x27
  403028:	cmp	w8, #0x0
  40302c:	csel	x1, x26, x25, eq  // eq = none
  403030:	bl	401f50 <printf@plt>
  403034:	mov	x0, x21
  403038:	bl	401e50 <free@plt>
  40303c:	mov	x0, x22
  403040:	bl	401e50 <free@plt>
  403044:	b	402ee0 <ferror@plt+0xf20>
  403048:	mov	w28, wzr
  40304c:	mov	w0, w20
  403050:	bl	401d80 <close@plt>
  403054:	mov	w0, w28
  403058:	add	sp, sp, #0x1, lsl #12
  40305c:	add	sp, sp, #0x10
  403060:	ldp	x20, x19, [sp, #80]
  403064:	ldp	x22, x21, [sp, #64]
  403068:	ldp	x24, x23, [sp, #48]
  40306c:	ldp	x26, x25, [sp, #32]
  403070:	ldp	x28, x27, [sp, #16]
  403074:	ldp	x29, x30, [sp], #96
  403078:	ret
  40307c:	adrp	x0, 407000 <ferror@plt+0x5040>
  403080:	adrp	x1, 407000 <ferror@plt+0x5040>
  403084:	adrp	x3, 407000 <ferror@plt+0x5040>
  403088:	add	x0, x0, #0x11c
  40308c:	add	x1, x1, #0x120
  403090:	add	x3, x3, #0x133
  403094:	mov	w2, #0x4a                  	// #74
  403098:	bl	401f60 <__assert_fail@plt>
  40309c:	adrp	x1, 407000 <ferror@plt+0x5040>
  4030a0:	add	x1, x1, #0x14f
  4030a4:	mov	w0, #0x1                   	// #1
  4030a8:	bl	401fa0 <err@plt>
  4030ac:	bl	401dc0 <abort@plt>
  4030b0:	stp	x29, x30, [sp, #-32]!
  4030b4:	stp	x20, x19, [sp, #16]
  4030b8:	mov	x29, sp
  4030bc:	cbz	x0, 403210 <ferror@plt+0x1250>
  4030c0:	mov	x20, x1
  4030c4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4030c8:	add	x1, x1, #0xecf
  4030cc:	mov	x2, x20
  4030d0:	mov	x19, x0
  4030d4:	bl	401e70 <strncasecmp@plt>
  4030d8:	cbnz	w0, 4030f4 <ferror@plt+0x1134>
  4030dc:	cmp	x20, #0x6
  4030e0:	b.ne	4030f4 <ferror@plt+0x1134>  // b.any
  4030e4:	mov	w0, wzr
  4030e8:	ldp	x20, x19, [sp, #16]
  4030ec:	ldp	x29, x30, [sp], #32
  4030f0:	ret
  4030f4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4030f8:	add	x1, x1, #0xee9
  4030fc:	mov	x0, x19
  403100:	mov	x2, x20
  403104:	bl	401e70 <strncasecmp@plt>
  403108:	cbnz	w0, 403124 <ferror@plt+0x1164>
  40310c:	cmp	x20, #0x2
  403110:	b.ne	403124 <ferror@plt+0x1164>  // b.any
  403114:	mov	w0, #0x1                   	// #1
  403118:	ldp	x20, x19, [sp, #16]
  40311c:	ldp	x29, x30, [sp], #32
  403120:	ret
  403124:	adrp	x1, 406000 <ferror@plt+0x4040>
  403128:	add	x1, x1, #0xf04
  40312c:	mov	x0, x19
  403130:	mov	x2, x20
  403134:	bl	401e70 <strncasecmp@plt>
  403138:	cbnz	w0, 403154 <ferror@plt+0x1194>
  40313c:	cmp	x20, #0x4
  403140:	b.ne	403154 <ferror@plt+0x1194>  // b.any
  403144:	mov	w0, #0x2                   	// #2
  403148:	ldp	x20, x19, [sp, #16]
  40314c:	ldp	x29, x30, [sp], #32
  403150:	ret
  403154:	adrp	x1, 406000 <ferror@plt+0x4040>
  403158:	add	x1, x1, #0xf39
  40315c:	mov	x0, x19
  403160:	mov	x2, x20
  403164:	bl	401e70 <strncasecmp@plt>
  403168:	cbnz	w0, 403184 <ferror@plt+0x11c4>
  40316c:	cmp	x20, #0x9
  403170:	b.ne	403184 <ferror@plt+0x11c4>  // b.any
  403174:	mov	w0, #0x3                   	// #3
  403178:	ldp	x20, x19, [sp, #16]
  40317c:	ldp	x29, x30, [sp], #32
  403180:	ret
  403184:	adrp	x1, 406000 <ferror@plt+0x4040>
  403188:	add	x1, x1, #0xf5b
  40318c:	mov	x0, x19
  403190:	mov	x2, x20
  403194:	bl	401e70 <strncasecmp@plt>
  403198:	cbnz	w0, 4031b4 <ferror@plt+0x11f4>
  40319c:	cmp	x20, #0x4
  4031a0:	b.ne	4031b4 <ferror@plt+0x11f4>  // b.any
  4031a4:	mov	w0, #0x4                   	// #4
  4031a8:	ldp	x20, x19, [sp, #16]
  4031ac:	ldp	x29, x30, [sp], #32
  4031b0:	ret
  4031b4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4031b8:	add	x1, x1, #0xf79
  4031bc:	mov	x0, x19
  4031c0:	mov	x2, x20
  4031c4:	bl	401e70 <strncasecmp@plt>
  4031c8:	cbnz	w0, 4031e4 <ferror@plt+0x1224>
  4031cc:	cmp	x20, #0x4
  4031d0:	b.ne	4031e4 <ferror@plt+0x1224>  // b.any
  4031d4:	mov	w0, #0x5                   	// #5
  4031d8:	ldp	x20, x19, [sp, #16]
  4031dc:	ldp	x29, x30, [sp], #32
  4031e0:	ret
  4031e4:	adrp	x1, 407000 <ferror@plt+0x5040>
  4031e8:	add	x1, x1, #0x1c4
  4031ec:	mov	w2, #0x5                   	// #5
  4031f0:	mov	x0, xzr
  4031f4:	bl	401f20 <dcgettext@plt>
  4031f8:	mov	x1, x19
  4031fc:	bl	401ef0 <warnx@plt>
  403200:	mov	w0, #0xffffffff            	// #-1
  403204:	ldp	x20, x19, [sp, #16]
  403208:	ldp	x29, x30, [sp], #32
  40320c:	ret
  403210:	adrp	x0, 406000 <ferror@plt+0x4040>
  403214:	adrp	x1, 407000 <ferror@plt+0x5040>
  403218:	adrp	x3, 407000 <ferror@plt+0x5040>
  40321c:	add	x0, x0, #0xee4
  403220:	add	x1, x1, #0x185
  403224:	add	x3, x3, #0x198
  403228:	mov	w2, #0x97                  	// #151
  40322c:	bl	401f60 <__assert_fail@plt>
  403230:	stp	x29, x30, [sp, #-96]!
  403234:	stp	x28, x27, [sp, #16]
  403238:	stp	x26, x25, [sp, #32]
  40323c:	stp	x24, x23, [sp, #48]
  403240:	stp	x22, x21, [sp, #64]
  403244:	stp	x20, x19, [sp, #80]
  403248:	mov	x29, sp
  40324c:	sub	sp, sp, #0x1, lsl #12
  403250:	sub	sp, sp, #0x50
  403254:	str	x0, [sp, #16]
  403258:	cbz	x1, 403298 <ferror@plt+0x12d8>
  40325c:	mov	x0, x1
  403260:	mov	x19, x1
  403264:	bl	403904 <ferror@plt+0x1944>
  403268:	lsr	x8, x0, #32
  40326c:	str	x0, [sp, #8]
  403270:	cbnz	w8, 4032a0 <ferror@plt+0x12e0>
  403274:	adrp	x1, 406000 <ferror@plt+0x4040>
  403278:	add	x1, x1, #0xfaa
  40327c:	mov	w2, #0x5                   	// #5
  403280:	mov	x0, xzr
  403284:	bl	401f20 <dcgettext@plt>
  403288:	mov	x1, x19
  40328c:	bl	401ef0 <warnx@plt>
  403290:	mov	w19, #0xffffffea            	// #-22
  403294:	b	403538 <ferror@plt+0x1578>
  403298:	mov	w8, #0x3                   	// #3
  40329c:	str	xzr, [sp, #8]
  4032a0:	mov	w0, #0x1                   	// #1
  4032a4:	str	x8, [sp, #24]
  4032a8:	bl	403b28 <ferror@plt+0x1b68>
  4032ac:	add	x1, sp, #0x38
  4032b0:	mov	w21, w0
  4032b4:	bl	403be0 <ferror@plt+0x1c20>
  4032b8:	mov	w19, w0
  4032bc:	tbnz	w0, #31, 403530 <ferror@plt+0x1570>
  4032c0:	adrp	x20, 418000 <ferror@plt+0x16040>
  4032c4:	adrp	x23, 406000 <ferror@plt+0x4040>
  4032c8:	adrp	x25, 418000 <ferror@plt+0x16040>
  4032cc:	adrp	x22, 418000 <ferror@plt+0x16040>
  4032d0:	adrp	x24, 418000 <ferror@plt+0x16040>
  4032d4:	add	x20, x20, #0x2c8
  4032d8:	add	x23, x23, #0x7ee
  4032dc:	add	x25, x25, #0x308
  4032e0:	b	403300 <ferror@plt+0x1340>
  4032e4:	ldrb	w8, [sp, #61]
  4032e8:	cbz	w8, 403320 <ferror@plt+0x1360>
  4032ec:	add	x1, sp, #0x38
  4032f0:	mov	w0, w21
  4032f4:	bl	403be0 <ferror@plt+0x1c20>
  4032f8:	mov	w19, w0
  4032fc:	tbnz	w0, #31, 403530 <ferror@plt+0x1570>
  403300:	cbz	w19, 4032e4 <ferror@plt+0x1324>
  403304:	cmp	w19, #0x1
  403308:	b.ne	4032ec <ferror@plt+0x132c>  // b.any
  40330c:	bl	401f70 <__errno_location@plt>
  403310:	ldr	w8, [x0]
  403314:	cmp	w8, #0xb
  403318:	b.ne	4032ec <ferror@plt+0x132c>  // b.any
  40331c:	b	40352c <ferror@plt+0x156c>
  403320:	ldr	x8, [sp, #24]
  403324:	ldr	w28, [sp, #56]
  403328:	ldrb	w26, [sp, #60]
  40332c:	cmp	w8, #0x3
  403330:	b.eq	403364 <ferror@plt+0x13a4>  // b.none
  403334:	ldr	x8, [sp, #24]
  403338:	cmp	w8, #0x2
  40333c:	b.eq	403358 <ferror@plt+0x1398>  // b.none
  403340:	cmp	w8, #0x1
  403344:	b.ne	403560 <ferror@plt+0x15a0>  // b.any
  403348:	ldr	x8, [sp, #8]
  40334c:	cmp	w8, w26
  403350:	b.ne	4032ec <ferror@plt+0x132c>  // b.any
  403354:	b	403364 <ferror@plt+0x13a4>
  403358:	ldr	x8, [sp, #8]
  40335c:	cmp	w28, w8
  403360:	b.ne	4032ec <ferror@plt+0x132c>  // b.any
  403364:	ldr	x8, [sp, #16]
  403368:	ldr	x0, [x8]
  40336c:	cbz	x0, 4035d4 <ferror@plt+0x1614>
  403370:	mov	x1, xzr
  403374:	bl	401d60 <scols_table_new_line@plt>
  403378:	str	x0, [x22, #720]
  40337c:	cbz	x0, 4035f4 <ferror@plt+0x1634>
  403380:	ldr	x8, [x24, #712]
  403384:	cbz	x8, 4032ec <ferror@plt+0x132c>
  403388:	ldrb	w8, [sp, #63]
  40338c:	ldrb	w9, [sp, #62]
  403390:	adrp	x10, 407000 <ferror@plt+0x5040>
  403394:	add	x10, x10, #0x2d0
  403398:	cmp	w8, #0x0
  40339c:	adrp	x8, 407000 <ferror@plt+0x5040>
  4033a0:	add	x8, x8, #0x2d2
  4033a4:	csel	x11, x10, x8, eq  // eq = none
  4033a8:	cmp	w9, #0x0
  4033ac:	csel	x8, x10, x8, eq  // eq = none
  4033b0:	mov	x19, xzr
  4033b4:	stp	x8, x11, [sp, #40]
  4033b8:	sxtb	x8, w26
  4033bc:	str	x8, [sp, #32]
  4033c0:	add	x8, x20, x19, lsl #2
  4033c4:	ldr	w8, [x8, #16]
  4033c8:	str	xzr, [sp, #64]
  4033cc:	cmp	w8, #0x6
  4033d0:	b.ge	403564 <ferror@plt+0x15a4>  // b.tcont
  4033d4:	cmp	w8, #0x5
  4033d8:	b.hi	403560 <ferror@plt+0x15a0>  // b.pmore
  4033dc:	mov	w8, w8
  4033e0:	adr	x9, 4033f0 <ferror@plt+0x1430>
  4033e4:	ldrb	w10, [x23, x8]
  4033e8:	add	x9, x9, x10, lsl #2
  4033ec:	br	x9
  4033f0:	adrp	x2, 407000 <ferror@plt+0x5040>
  4033f4:	adrp	x4, 406000 <ferror@plt+0x4040>
  4033f8:	add	x0, sp, #0x48
  4033fc:	mov	w1, #0x1000                	// #4096
  403400:	add	x2, x2, #0x167
  403404:	mov	w3, w28
  403408:	add	x4, x4, #0xee4
  40340c:	b	403434 <ferror@plt+0x1474>
  403410:	ldr	x1, [sp, #40]
  403414:	b	4034e8 <ferror@plt+0x1528>
  403418:	adrp	x2, 407000 <ferror@plt+0x5040>
  40341c:	adrp	x4, 406000 <ferror@plt+0x4040>
  403420:	add	x0, sp, #0x48
  403424:	mov	w1, #0x1000                	// #4096
  403428:	add	x2, x2, #0x167
  40342c:	mov	w3, w28
  403430:	add	x4, x4, #0xfc1
  403434:	bl	401c30 <snprintf@plt>
  403438:	adrp	x1, 407000 <ferror@plt+0x5040>
  40343c:	add	x0, sp, #0x48
  403440:	add	x1, x1, #0x568
  403444:	bl	401c70 <fopen@plt>
  403448:	cbz	x0, 403480 <ferror@plt+0x14c0>
  40344c:	mov	x27, x0
  403450:	mov	w1, #0x80                  	// #128
  403454:	mov	x0, x25
  403458:	mov	x2, x27
  40345c:	bl	401bc0 <fgets_unlocked@plt>
  403460:	cbz	x0, 403478 <ferror@plt+0x14b8>
  403464:	mov	w1, #0xa                   	// #10
  403468:	mov	x0, x25
  40346c:	bl	401eb0 <strchr@plt>
  403470:	cbz	x0, 403478 <ferror@plt+0x14b8>
  403474:	strb	wzr, [x0]
  403478:	mov	x0, x27
  40347c:	bl	401c60 <fclose@plt>
  403480:	mov	x0, x25
  403484:	b	4034f8 <ferror@plt+0x1538>
  403488:	cmp	w26, #0x9
  40348c:	b.hi	4035b4 <ferror@plt+0x15f4>  // b.pmore
  403490:	ldr	x9, [sp, #32]
  403494:	adrp	x8, 406000 <ferror@plt+0x4040>
  403498:	add	x8, x8, #0xb58
  40349c:	ldr	x8, [x8, x9, lsl #3]
  4034a0:	mov	w9, #0x825                 	// #2085
  4034a4:	lsr	x9, x9, x8
  4034a8:	tbnz	w9, #0, 4035b4 <ferror@plt+0x15f4>
  4034ac:	adrp	x10, 406000 <ferror@plt+0x4040>
  4034b0:	mov	w9, #0x18                  	// #24
  4034b4:	add	x10, x10, #0xa38
  4034b8:	madd	x8, x8, x9, x10
  4034bc:	ldr	x0, [x8, #16]
  4034c0:	b	4034f8 <ferror@plt+0x1538>
  4034c4:	adrp	x1, 407000 <ferror@plt+0x5040>
  4034c8:	add	x0, sp, #0x40
  4034cc:	add	x1, x1, #0x2cd
  4034d0:	mov	w2, w28
  4034d4:	bl	403c9c <ferror@plt+0x1cdc>
  4034d8:	ldr	x2, [sp, #64]
  4034dc:	cbnz	x2, 403508 <ferror@plt+0x1548>
  4034e0:	b	403518 <ferror@plt+0x1558>
  4034e4:	ldr	x1, [sp, #48]
  4034e8:	mov	w2, #0x5                   	// #5
  4034ec:	mov	x0, xzr
  4034f0:	bl	401f20 <dcgettext@plt>
  4034f4:	cbz	x0, 4035b4 <ferror@plt+0x15f4>
  4034f8:	bl	401d50 <strdup@plt>
  4034fc:	cbz	x0, 4035a4 <ferror@plt+0x15e4>
  403500:	mov	x2, x0
  403504:	str	x0, [sp, #64]
  403508:	ldr	x0, [x22, #720]
  40350c:	mov	x1, x19
  403510:	bl	401b60 <scols_line_refer_data@plt>
  403514:	cbnz	w0, 403584 <ferror@plt+0x15c4>
  403518:	ldr	x8, [x24, #712]
  40351c:	add	x19, x19, #0x1
  403520:	cmp	x19, x8
  403524:	b.cc	4033c0 <ferror@plt+0x1400>  // b.lo, b.ul, b.last
  403528:	b	4032ec <ferror@plt+0x132c>
  40352c:	mov	w19, wzr
  403530:	mov	w0, w21
  403534:	bl	401d80 <close@plt>
  403538:	mov	w0, w19
  40353c:	add	sp, sp, #0x1, lsl #12
  403540:	add	sp, sp, #0x50
  403544:	ldp	x20, x19, [sp, #80]
  403548:	ldp	x22, x21, [sp, #64]
  40354c:	ldp	x24, x23, [sp, #48]
  403550:	ldp	x26, x25, [sp, #32]
  403554:	ldp	x28, x27, [sp, #16]
  403558:	ldp	x29, x30, [sp], #96
  40355c:	ret
  403560:	bl	401dc0 <abort@plt>
  403564:	adrp	x0, 407000 <ferror@plt+0x5040>
  403568:	adrp	x1, 407000 <ferror@plt+0x5040>
  40356c:	adrp	x3, 407000 <ferror@plt+0x5040>
  403570:	add	x0, x0, #0x241
  403574:	add	x1, x1, #0x185
  403578:	add	x3, x3, #0x227
  40357c:	mov	w2, #0xa6                  	// #166
  403580:	bl	401f60 <__assert_fail@plt>
  403584:	adrp	x1, 407000 <ferror@plt+0x5040>
  403588:	add	x1, x1, #0x2da
  40358c:	mov	w2, #0x5                   	// #5
  403590:	mov	x0, xzr
  403594:	bl	401f20 <dcgettext@plt>
  403598:	mov	x1, x0
  40359c:	mov	w0, #0x1                   	// #1
  4035a0:	bl	401f30 <errx@plt>
  4035a4:	adrp	x1, 407000 <ferror@plt+0x5040>
  4035a8:	add	x1, x1, #0x14f
  4035ac:	mov	w0, #0x1                   	// #1
  4035b0:	bl	401fa0 <err@plt>
  4035b4:	adrp	x0, 407000 <ferror@plt+0x5040>
  4035b8:	adrp	x1, 407000 <ferror@plt+0x5040>
  4035bc:	adrp	x3, 407000 <ferror@plt+0x5040>
  4035c0:	add	x0, x0, #0x11c
  4035c4:	add	x1, x1, #0x120
  4035c8:	add	x3, x3, #0x133
  4035cc:	mov	w2, #0x4a                  	// #74
  4035d0:	bl	401f60 <__assert_fail@plt>
  4035d4:	adrp	x0, 407000 <ferror@plt+0x5040>
  4035d8:	adrp	x1, 407000 <ferror@plt+0x5040>
  4035dc:	adrp	x3, 407000 <ferror@plt+0x5040>
  4035e0:	add	x0, x0, #0x267
  4035e4:	add	x1, x1, #0x185
  4035e8:	add	x3, x3, #0x26a
  4035ec:	mov	w2, #0x173                 	// #371
  4035f0:	bl	401f60 <__assert_fail@plt>
  4035f4:	bl	401f70 <__errno_location@plt>
  4035f8:	mov	w8, #0xc                   	// #12
  4035fc:	adrp	x1, 407000 <ferror@plt+0x5040>
  403600:	str	w8, [x0]
  403604:	add	x1, x1, #0x2ae
  403608:	b	40358c <ferror@plt+0x15cc>
  40360c:	sub	sp, sp, #0x30
  403610:	stp	x20, x19, [sp, #32]
  403614:	mov	w19, w0
  403618:	mov	w8, #0x300                 	// #768
  40361c:	strb	w0, [sp, #14]
  403620:	mov	x0, x1
  403624:	stp	x29, x30, [sp, #16]
  403628:	add	x29, sp, #0x10
  40362c:	mov	x20, x1
  403630:	str	wzr, [sp, #8]
  403634:	strb	wzr, [sp, #15]
  403638:	strh	w8, [sp, #12]
  40363c:	str	xzr, [sp]
  403640:	bl	403904 <ferror@plt+0x1944>
  403644:	lsr	x8, x0, #32
  403648:	cmp	w8, #0x3
  40364c:	b.hi	4037e0 <ferror@plt+0x1820>  // b.pmore
  403650:	adrp	x9, 406000 <ferror@plt+0x4040>
  403654:	add	x9, x9, #0x7f4
  403658:	adr	x10, 40366c <ferror@plt+0x16ac>
  40365c:	ldrb	w11, [x9, x8]
  403660:	add	x10, x10, x11, lsl #2
  403664:	mov	x2, x0
  403668:	br	x10
  40366c:	adrp	x1, 406000 <ferror@plt+0x4040>
  403670:	add	x1, x1, #0xfaa
  403674:	mov	w2, #0x5                   	// #5
  403678:	mov	x0, xzr
  40367c:	bl	401f20 <dcgettext@plt>
  403680:	mov	x1, x20
  403684:	bl	401ef0 <warnx@plt>
  403688:	mov	w0, #0xffffffff            	// #-1
  40368c:	ldp	x20, x19, [sp, #32]
  403690:	ldp	x29, x30, [sp, #16]
  403694:	add	sp, sp, #0x30
  403698:	ret
  40369c:	adrp	x1, 407000 <ferror@plt+0x5040>
  4036a0:	mov	w8, #0x2                   	// #2
  4036a4:	add	x1, x1, #0x34f
  4036a8:	mov	x0, sp
  4036ac:	strb	w8, [sp, #13]
  4036b0:	str	w2, [sp, #8]
  4036b4:	bl	403c9c <ferror@plt+0x1cdc>
  4036b8:	b	4036ec <ferror@plt+0x172c>
  4036bc:	adrp	x0, 406000 <ferror@plt+0x4040>
  4036c0:	add	x0, x0, #0xbc6
  4036c4:	bl	401d50 <strdup@plt>
  4036c8:	cbz	x0, 4037e4 <ferror@plt+0x1824>
  4036cc:	str	x0, [sp]
  4036d0:	b	4036ec <ferror@plt+0x172c>
  4036d4:	adrp	x1, 407000 <ferror@plt+0x5040>
  4036d8:	strb	w2, [sp, #12]
  4036dc:	add	x1, x1, #0x347
  4036e0:	mov	x0, sp
  4036e4:	mov	x2, x20
  4036e8:	bl	403c9c <ferror@plt+0x1cdc>
  4036ec:	adrp	x0, 407000 <ferror@plt+0x5040>
  4036f0:	add	x0, x0, #0xb2
  4036f4:	mov	w1, #0x2                   	// #2
  4036f8:	bl	401ca0 <open@plt>
  4036fc:	tbnz	w0, #31, 40375c <ferror@plt+0x179c>
  403700:	add	x1, sp, #0x8
  403704:	mov	w2, #0x8                   	// #8
  403708:	mov	w20, w0
  40370c:	bl	401db0 <write@plt>
  403710:	tbnz	x0, #63, 4037a0 <ferror@plt+0x17e0>
  403714:	adrp	x0, 407000 <ferror@plt+0x5040>
  403718:	add	x0, x0, #0xb7
  40371c:	mov	w2, #0x8                   	// #8
  403720:	mov	w1, wzr
  403724:	bl	401dd0 <openlog@plt>
  403728:	ldr	x3, [sp]
  40372c:	adrp	x8, 406000 <ferror@plt+0x4040>
  403730:	adrp	x9, 406000 <ferror@plt+0x4040>
  403734:	add	x8, x8, #0xf91
  403738:	add	x9, x9, #0xfa2
  40373c:	tst	w19, #0xff
  403740:	adrp	x1, 407000 <ferror@plt+0x5040>
  403744:	csel	x2, x9, x8, eq  // eq = none
  403748:	add	x1, x1, #0x366
  40374c:	mov	w0, #0x5                   	// #5
  403750:	bl	401b30 <syslog@plt>
  403754:	bl	401be0 <closelog@plt>
  403758:	b	4037c0 <ferror@plt+0x1800>
  40375c:	adrp	x1, 407000 <ferror@plt+0x5040>
  403760:	add	x1, x1, #0xbe
  403764:	mov	w2, #0x5                   	// #5
  403768:	mov	x0, xzr
  40376c:	bl	401f20 <dcgettext@plt>
  403770:	adrp	x1, 407000 <ferror@plt+0x5040>
  403774:	add	x1, x1, #0xb2
  403778:	bl	401e20 <warn@plt>
  40377c:	ldr	x0, [sp]
  403780:	bl	401e50 <free@plt>
  403784:	bl	401f70 <__errno_location@plt>
  403788:	ldr	w8, [x0]
  40378c:	neg	w0, w8
  403790:	ldp	x20, x19, [sp, #32]
  403794:	ldp	x29, x30, [sp, #16]
  403798:	add	sp, sp, #0x30
  40379c:	ret
  4037a0:	adrp	x1, 407000 <ferror@plt+0x5040>
  4037a4:	add	x1, x1, #0x355
  4037a8:	mov	w2, #0x5                   	// #5
  4037ac:	mov	x0, xzr
  4037b0:	bl	401f20 <dcgettext@plt>
  4037b4:	adrp	x1, 407000 <ferror@plt+0x5040>
  4037b8:	add	x1, x1, #0xb2
  4037bc:	bl	401e20 <warn@plt>
  4037c0:	ldr	x0, [sp]
  4037c4:	bl	401e50 <free@plt>
  4037c8:	mov	w0, w20
  4037cc:	bl	401d80 <close@plt>
  4037d0:	ldp	x20, x19, [sp, #32]
  4037d4:	ldp	x29, x30, [sp, #16]
  4037d8:	add	sp, sp, #0x30
  4037dc:	ret
  4037e0:	bl	401dc0 <abort@plt>
  4037e4:	adrp	x1, 407000 <ferror@plt+0x5040>
  4037e8:	add	x1, x1, #0x14f
  4037ec:	mov	w0, #0x1                   	// #1
  4037f0:	bl	401fa0 <err@plt>
  4037f4:	stp	x29, x30, [sp, #-32]!
  4037f8:	adrp	x8, 418000 <ferror@plt+0x16040>
  4037fc:	stp	x20, x19, [sp, #16]
  403800:	ldr	x20, [x8, #688]
  403804:	mov	x29, sp
  403808:	bl	401f70 <__errno_location@plt>
  40380c:	mov	x19, x0
  403810:	str	wzr, [x0]
  403814:	mov	x0, x20
  403818:	bl	401fc0 <ferror@plt>
  40381c:	cbnz	w0, 4038bc <ferror@plt+0x18fc>
  403820:	mov	x0, x20
  403824:	bl	401ed0 <fflush@plt>
  403828:	cbz	w0, 40387c <ferror@plt+0x18bc>
  40382c:	ldr	w20, [x19]
  403830:	cmp	w20, #0x9
  403834:	b.eq	403840 <ferror@plt+0x1880>  // b.none
  403838:	cmp	w20, #0x20
  40383c:	b.ne	4038d4 <ferror@plt+0x1914>  // b.any
  403840:	adrp	x8, 418000 <ferror@plt+0x16040>
  403844:	ldr	x20, [x8, #664]
  403848:	str	wzr, [x19]
  40384c:	mov	x0, x20
  403850:	bl	401fc0 <ferror@plt>
  403854:	cbnz	w0, 4038fc <ferror@plt+0x193c>
  403858:	mov	x0, x20
  40385c:	bl	401ed0 <fflush@plt>
  403860:	cbz	w0, 40389c <ferror@plt+0x18dc>
  403864:	ldr	w8, [x19]
  403868:	cmp	w8, #0x9
  40386c:	b.ne	4038fc <ferror@plt+0x193c>  // b.any
  403870:	ldp	x20, x19, [sp, #16]
  403874:	ldp	x29, x30, [sp], #32
  403878:	ret
  40387c:	mov	x0, x20
  403880:	bl	401c50 <fileno@plt>
  403884:	tbnz	w0, #31, 40382c <ferror@plt+0x186c>
  403888:	bl	401b50 <dup@plt>
  40388c:	tbnz	w0, #31, 40382c <ferror@plt+0x186c>
  403890:	bl	401d80 <close@plt>
  403894:	cbnz	w0, 40382c <ferror@plt+0x186c>
  403898:	b	403840 <ferror@plt+0x1880>
  40389c:	mov	x0, x20
  4038a0:	bl	401c50 <fileno@plt>
  4038a4:	tbnz	w0, #31, 403864 <ferror@plt+0x18a4>
  4038a8:	bl	401b50 <dup@plt>
  4038ac:	tbnz	w0, #31, 403864 <ferror@plt+0x18a4>
  4038b0:	bl	401d80 <close@plt>
  4038b4:	cbnz	w0, 403864 <ferror@plt+0x18a4>
  4038b8:	b	403870 <ferror@plt+0x18b0>
  4038bc:	adrp	x1, 406000 <ferror@plt+0x4040>
  4038c0:	add	x1, x1, #0xc38
  4038c4:	mov	w2, #0x5                   	// #5
  4038c8:	mov	x0, xzr
  4038cc:	bl	401f20 <dcgettext@plt>
  4038d0:	b	4038ec <ferror@plt+0x192c>
  4038d4:	adrp	x1, 406000 <ferror@plt+0x4040>
  4038d8:	add	x1, x1, #0xc38
  4038dc:	mov	w2, #0x5                   	// #5
  4038e0:	mov	x0, xzr
  4038e4:	bl	401f20 <dcgettext@plt>
  4038e8:	cbnz	w20, 4038f8 <ferror@plt+0x1938>
  4038ec:	bl	401ef0 <warnx@plt>
  4038f0:	mov	w0, #0x1                   	// #1
  4038f4:	bl	401af0 <_exit@plt>
  4038f8:	bl	401e20 <warn@plt>
  4038fc:	mov	w0, #0x1                   	// #1
  403900:	bl	401af0 <_exit@plt>
  403904:	sub	sp, sp, #0x60
  403908:	stp	x29, x30, [sp, #64]
  40390c:	stp	x20, x19, [sp, #80]
  403910:	add	x29, sp, #0x40
  403914:	mov	x19, x0
  403918:	bl	401e30 <__ctype_b_loc@plt>
  40391c:	ldr	x8, [x0]
  403920:	ldrsb	x9, [x19]
  403924:	ldrh	w8, [x8, x9, lsl #1]
  403928:	tbnz	w8, #9, 403938 <ferror@plt+0x1978>
  40392c:	tbnz	w8, #11, 403a20 <ferror@plt+0x1a60>
  403930:	mov	x8, xzr
  403934:	b	403b10 <ferror@plt+0x1b50>
  403938:	adrp	x1, 406000 <ferror@plt+0x4040>
  40393c:	add	x1, x1, #0xbc6
  403940:	mov	x0, x19
  403944:	bl	401e10 <strcmp@plt>
  403948:	cbz	w0, 403a78 <ferror@plt+0x1ab8>
  40394c:	adrp	x1, 407000 <ferror@plt+0x5040>
  403950:	add	x1, x1, #0x32
  403954:	mov	x0, x19
  403958:	bl	401e10 <strcmp@plt>
  40395c:	cbz	w0, 403a84 <ferror@plt+0x1ac4>
  403960:	adrp	x1, 407000 <ferror@plt+0x5040>
  403964:	add	x1, x1, #0x44
  403968:	mov	x0, x19
  40396c:	bl	401e10 <strcmp@plt>
  403970:	cbz	w0, 403a90 <ferror@plt+0x1ad0>
  403974:	adrp	x1, 407000 <ferror@plt+0x5040>
  403978:	add	x1, x1, #0x49
  40397c:	mov	x0, x19
  403980:	bl	401e10 <strcmp@plt>
  403984:	cbz	w0, 403a9c <ferror@plt+0x1adc>
  403988:	adrp	x1, 407000 <ferror@plt+0x5040>
  40398c:	add	x1, x1, #0x5d
  403990:	mov	x0, x19
  403994:	bl	401e10 <strcmp@plt>
  403998:	cbz	w0, 403aa8 <ferror@plt+0x1ae8>
  40399c:	adrp	x1, 407000 <ferror@plt+0x5040>
  4039a0:	add	x1, x1, #0x70
  4039a4:	mov	x0, x19
  4039a8:	bl	401e10 <strcmp@plt>
  4039ac:	cbz	w0, 403ab4 <ferror@plt+0x1af4>
  4039b0:	adrp	x1, 407000 <ferror@plt+0x5040>
  4039b4:	add	x1, x1, #0x7e
  4039b8:	mov	x0, x19
  4039bc:	bl	401e10 <strcmp@plt>
  4039c0:	cbz	w0, 403ac0 <ferror@plt+0x1b00>
  4039c4:	adrp	x1, 407000 <ferror@plt+0x5040>
  4039c8:	add	x1, x1, #0x8a
  4039cc:	mov	x0, x19
  4039d0:	bl	401e10 <strcmp@plt>
  4039d4:	cbz	w0, 403acc <ferror@plt+0x1b0c>
  4039d8:	adrp	x1, 407000 <ferror@plt+0x5040>
  4039dc:	add	x1, x1, #0x9c
  4039e0:	mov	x0, x19
  4039e4:	bl	401e10 <strcmp@plt>
  4039e8:	cbz	w0, 403ad8 <ferror@plt+0x1b18>
  4039ec:	adrp	x1, 407000 <ferror@plt+0x5040>
  4039f0:	add	x1, x1, #0xa4
  4039f4:	mov	x0, x19
  4039f8:	bl	401e10 <strcmp@plt>
  4039fc:	cbz	w0, 403ae4 <ferror@plt+0x1b24>
  403a00:	adrp	x1, 407000 <ferror@plt+0x5040>
  403a04:	add	x1, x1, #0xaa
  403a08:	mov	x0, x19
  403a0c:	bl	401e10 <strcmp@plt>
  403a10:	cbnz	w0, 403930 <ferror@plt+0x1970>
  403a14:	adrp	x8, 406000 <ferror@plt+0x4040>
  403a18:	add	x8, x8, #0xb28
  403a1c:	b	403aec <ferror@plt+0x1b2c>
  403a20:	adrp	x1, 406000 <ferror@plt+0x4040>
  403a24:	add	x1, x1, #0xfff
  403a28:	mov	w2, #0x5                   	// #5
  403a2c:	mov	x0, xzr
  403a30:	bl	401f20 <dcgettext@plt>
  403a34:	mov	x1, x0
  403a38:	mov	x0, x19
  403a3c:	bl	404610 <ferror@plt+0x2650>
  403a40:	mov	w20, w0
  403a44:	adrp	x2, 407000 <ferror@plt+0x5040>
  403a48:	add	x2, x2, #0x12
  403a4c:	mov	x0, sp
  403a50:	mov	w1, #0x3f                  	// #63
  403a54:	mov	w3, w20
  403a58:	bl	401c30 <snprintf@plt>
  403a5c:	mov	x0, sp
  403a60:	mov	w1, wzr
  403a64:	bl	401de0 <access@plt>
  403a68:	cmp	w0, #0x0
  403a6c:	cset	w8, eq  // eq = none
  403a70:	lsl	x8, x8, #33
  403a74:	b	403b10 <ferror@plt+0x1b50>
  403a78:	adrp	x8, 406000 <ferror@plt+0x4040>
  403a7c:	add	x8, x8, #0xa38
  403a80:	b	403aec <ferror@plt+0x1b2c>
  403a84:	adrp	x8, 406000 <ferror@plt+0x4040>
  403a88:	add	x8, x8, #0xa50
  403a8c:	b	403aec <ferror@plt+0x1b2c>
  403a90:	adrp	x8, 406000 <ferror@plt+0x4040>
  403a94:	add	x8, x8, #0xa68
  403a98:	b	403aec <ferror@plt+0x1b2c>
  403a9c:	adrp	x8, 406000 <ferror@plt+0x4040>
  403aa0:	add	x8, x8, #0xa80
  403aa4:	b	403aec <ferror@plt+0x1b2c>
  403aa8:	adrp	x8, 406000 <ferror@plt+0x4040>
  403aac:	add	x8, x8, #0xa98
  403ab0:	b	403aec <ferror@plt+0x1b2c>
  403ab4:	adrp	x8, 406000 <ferror@plt+0x4040>
  403ab8:	add	x8, x8, #0xab0
  403abc:	b	403aec <ferror@plt+0x1b2c>
  403ac0:	adrp	x8, 406000 <ferror@plt+0x4040>
  403ac4:	add	x8, x8, #0xac8
  403ac8:	b	403aec <ferror@plt+0x1b2c>
  403acc:	adrp	x8, 406000 <ferror@plt+0x4040>
  403ad0:	add	x8, x8, #0xae0
  403ad4:	b	403aec <ferror@plt+0x1b2c>
  403ad8:	adrp	x8, 406000 <ferror@plt+0x4040>
  403adc:	add	x8, x8, #0xaf8
  403ae0:	b	403aec <ferror@plt+0x1b2c>
  403ae4:	adrp	x8, 406000 <ferror@plt+0x4040>
  403ae8:	add	x8, x8, #0xb10
  403aec:	ldr	w20, [x8]
  403af0:	adrp	x1, 406000 <ferror@plt+0x4040>
  403af4:	add	x1, x1, #0xbc6
  403af8:	mov	x0, x19
  403afc:	bl	401e10 <strcmp@plt>
  403b00:	cmp	w0, #0x0
  403b04:	mov	x8, #0x100000000           	// #4294967296
  403b08:	mov	x9, #0x300000000           	// #12884901888
  403b0c:	csel	x8, x9, x8, eq  // eq = none
  403b10:	mov	w9, w20
  403b14:	ldp	x20, x19, [sp, #80]
  403b18:	ldp	x29, x30, [sp, #64]
  403b1c:	orr	x0, x8, x9
  403b20:	add	sp, sp, #0x60
  403b24:	ret
  403b28:	stp	x29, x30, [sp, #-32]!
  403b2c:	stp	x20, x19, [sp, #16]
  403b30:	mov	w20, w0
  403b34:	adrp	x0, 407000 <ferror@plt+0x5040>
  403b38:	add	x0, x0, #0xb2
  403b3c:	mov	w1, wzr
  403b40:	mov	x29, sp
  403b44:	bl	401ca0 <open@plt>
  403b48:	tbnz	w0, #31, 403b78 <ferror@plt+0x1bb8>
  403b4c:	mov	w19, w0
  403b50:	cbz	w20, 403b68 <ferror@plt+0x1ba8>
  403b54:	mov	w1, #0x4                   	// #4
  403b58:	mov	w2, #0x800                 	// #2048
  403b5c:	mov	w0, w19
  403b60:	bl	401ec0 <fcntl@plt>
  403b64:	tbnz	w0, #31, 403b9c <ferror@plt+0x1bdc>
  403b68:	mov	w0, w19
  403b6c:	ldp	x20, x19, [sp, #16]
  403b70:	ldp	x29, x30, [sp], #32
  403b74:	ret
  403b78:	adrp	x1, 407000 <ferror@plt+0x5040>
  403b7c:	add	x1, x1, #0xbe
  403b80:	mov	w2, #0x5                   	// #5
  403b84:	mov	x0, xzr
  403b88:	bl	401f20 <dcgettext@plt>
  403b8c:	adrp	x1, 407000 <ferror@plt+0x5040>
  403b90:	add	x1, x1, #0xb2
  403b94:	bl	401e20 <warn@plt>
  403b98:	b	403bc4 <ferror@plt+0x1c04>
  403b9c:	adrp	x1, 407000 <ferror@plt+0x5040>
  403ba0:	add	x1, x1, #0xcd
  403ba4:	mov	w2, #0x5                   	// #5
  403ba8:	mov	x0, xzr
  403bac:	bl	401f20 <dcgettext@plt>
  403bb0:	adrp	x1, 407000 <ferror@plt+0x5040>
  403bb4:	add	x1, x1, #0xb2
  403bb8:	bl	401e20 <warn@plt>
  403bbc:	mov	w0, w19
  403bc0:	bl	401d80 <close@plt>
  403bc4:	bl	401f70 <__errno_location@plt>
  403bc8:	ldr	w8, [x0]
  403bcc:	neg	w19, w8
  403bd0:	mov	w0, w19
  403bd4:	ldp	x20, x19, [sp, #16]
  403bd8:	ldp	x29, x30, [sp], #32
  403bdc:	ret
  403be0:	stp	x29, x30, [sp, #-32]!
  403be4:	mov	w2, #0x8                   	// #8
  403be8:	str	x19, [sp, #16]
  403bec:	mov	x29, sp
  403bf0:	bl	401f00 <read@plt>
  403bf4:	tbnz	x0, #63, 403c34 <ferror@plt+0x1c74>
  403bf8:	mov	x19, x0
  403bfc:	cmp	x0, #0x7
  403c00:	b.gt	403c54 <ferror@plt+0x1c94>
  403c04:	adrp	x1, 407000 <ferror@plt+0x5040>
  403c08:	add	x1, x1, #0xf7
  403c0c:	mov	w2, #0x5                   	// #5
  403c10:	mov	x0, xzr
  403c14:	bl	401f20 <dcgettext@plt>
  403c18:	mov	w2, #0x8                   	// #8
  403c1c:	mov	x1, x19
  403c20:	bl	401ef0 <warnx@plt>
  403c24:	mov	w0, #0x1                   	// #1
  403c28:	ldr	x19, [sp, #16]
  403c2c:	ldp	x29, x30, [sp], #32
  403c30:	ret
  403c34:	bl	401f70 <__errno_location@plt>
  403c38:	ldr	w8, [x0]
  403c3c:	cmp	w8, #0xb
  403c40:	b.ne	403c64 <ferror@plt+0x1ca4>  // b.any
  403c44:	mov	w0, #0x1                   	// #1
  403c48:	ldr	x19, [sp, #16]
  403c4c:	ldp	x29, x30, [sp], #32
  403c50:	ret
  403c54:	mov	w0, wzr
  403c58:	ldr	x19, [sp, #16]
  403c5c:	ldp	x29, x30, [sp], #32
  403c60:	ret
  403c64:	adrp	x1, 407000 <ferror@plt+0x5040>
  403c68:	mov	x19, x0
  403c6c:	add	x1, x1, #0xe8
  403c70:	mov	w2, #0x5                   	// #5
  403c74:	mov	x0, xzr
  403c78:	bl	401f20 <dcgettext@plt>
  403c7c:	adrp	x1, 407000 <ferror@plt+0x5040>
  403c80:	add	x1, x1, #0xb2
  403c84:	bl	401e20 <warn@plt>
  403c88:	ldr	w8, [x19]
  403c8c:	neg	w0, w8
  403c90:	ldr	x19, [sp, #16]
  403c94:	ldp	x29, x30, [sp], #32
  403c98:	ret
  403c9c:	sub	sp, sp, #0x100
  403ca0:	stp	x29, x30, [sp, #240]
  403ca4:	add	x29, sp, #0xf0
  403ca8:	mov	x8, #0xffffffffffffffd0    	// #-48
  403cac:	mov	x9, sp
  403cb0:	sub	x10, x29, #0x70
  403cb4:	movk	x8, #0xff80, lsl #32
  403cb8:	add	x11, x29, #0x10
  403cbc:	add	x9, x9, #0x80
  403cc0:	add	x10, x10, #0x30
  403cc4:	stp	x9, x8, [x29, #-16]
  403cc8:	stp	x11, x10, [x29, #-32]
  403ccc:	stp	x2, x3, [x29, #-112]
  403cd0:	stp	x4, x5, [x29, #-96]
  403cd4:	stp	x6, x7, [x29, #-80]
  403cd8:	stp	q1, q2, [sp, #16]
  403cdc:	str	q0, [sp]
  403ce0:	ldp	q0, q1, [x29, #-32]
  403ce4:	sub	x2, x29, #0x40
  403ce8:	stp	q3, q4, [sp, #48]
  403cec:	stp	q5, q6, [sp, #80]
  403cf0:	str	q7, [sp, #112]
  403cf4:	stp	q0, q1, [x29, #-64]
  403cf8:	bl	401e80 <vasprintf@plt>
  403cfc:	tbnz	w0, #31, 403d0c <ferror@plt+0x1d4c>
  403d00:	ldp	x29, x30, [sp, #240]
  403d04:	add	sp, sp, #0x100
  403d08:	ret
  403d0c:	adrp	x1, 407000 <ferror@plt+0x5040>
  403d10:	add	x1, x1, #0x2f4
  403d14:	mov	w0, #0x1                   	// #1
  403d18:	bl	401fa0 <err@plt>
  403d1c:	adrp	x8, 418000 <ferror@plt+0x16040>
  403d20:	str	w0, [x8, #656]
  403d24:	ret
  403d28:	sub	sp, sp, #0x70
  403d2c:	stp	x29, x30, [sp, #16]
  403d30:	stp	x28, x27, [sp, #32]
  403d34:	stp	x26, x25, [sp, #48]
  403d38:	stp	x24, x23, [sp, #64]
  403d3c:	stp	x22, x21, [sp, #80]
  403d40:	stp	x20, x19, [sp, #96]
  403d44:	add	x29, sp, #0x10
  403d48:	str	xzr, [x1]
  403d4c:	cbz	x0, 403d90 <ferror@plt+0x1dd0>
  403d50:	ldrb	w22, [x0]
  403d54:	mov	x20, x0
  403d58:	cbz	x22, 403d90 <ferror@plt+0x1dd0>
  403d5c:	mov	x21, x2
  403d60:	mov	x19, x1
  403d64:	bl	401e30 <__ctype_b_loc@plt>
  403d68:	ldr	x8, [x0]
  403d6c:	mov	x23, x0
  403d70:	ldrh	w9, [x8, x22, lsl #1]
  403d74:	tbz	w9, #13, 403d88 <ferror@plt+0x1dc8>
  403d78:	add	x9, x20, #0x1
  403d7c:	ldrb	w22, [x9], #1
  403d80:	ldrh	w10, [x8, x22, lsl #1]
  403d84:	tbnz	w10, #13, 403d7c <ferror@plt+0x1dbc>
  403d88:	cmp	w22, #0x2d
  403d8c:	b.ne	403dc4 <ferror@plt+0x1e04>  // b.any
  403d90:	mov	w22, #0xffffffea            	// #-22
  403d94:	neg	w19, w22
  403d98:	bl	401f70 <__errno_location@plt>
  403d9c:	str	w19, [x0]
  403da0:	mov	w0, w22
  403da4:	ldp	x20, x19, [sp, #96]
  403da8:	ldp	x22, x21, [sp, #80]
  403dac:	ldp	x24, x23, [sp, #64]
  403db0:	ldp	x26, x25, [sp, #48]
  403db4:	ldp	x28, x27, [sp, #32]
  403db8:	ldp	x29, x30, [sp, #16]
  403dbc:	add	sp, sp, #0x70
  403dc0:	ret
  403dc4:	bl	401f70 <__errno_location@plt>
  403dc8:	mov	x24, x0
  403dcc:	str	wzr, [x0]
  403dd0:	add	x1, sp, #0x8
  403dd4:	mov	x0, x20
  403dd8:	mov	w2, wzr
  403ddc:	mov	w3, wzr
  403de0:	str	xzr, [sp, #8]
  403de4:	bl	401d40 <__strtoul_internal@plt>
  403de8:	ldr	x25, [sp, #8]
  403dec:	ldr	w8, [x24]
  403df0:	cmp	x25, x20
  403df4:	b.eq	403f74 <ferror@plt+0x1fb4>  // b.none
  403df8:	add	x9, x0, #0x1
  403dfc:	mov	x20, x0
  403e00:	cmp	x9, #0x1
  403e04:	b.hi	403e0c <ferror@plt+0x1e4c>  // b.pmore
  403e08:	cbnz	w8, 403f78 <ferror@plt+0x1fb8>
  403e0c:	cbz	x25, 403f84 <ferror@plt+0x1fc4>
  403e10:	ldrb	w8, [x25]
  403e14:	cbz	w8, 403f84 <ferror@plt+0x1fc4>
  403e18:	mov	w27, wzr
  403e1c:	mov	x28, xzr
  403e20:	b	403e30 <ferror@plt+0x1e70>
  403e24:	mov	x28, xzr
  403e28:	str	x22, [sp, #8]
  403e2c:	mov	x25, x22
  403e30:	ldrb	w8, [x25, #1]
  403e34:	cmp	w8, #0x61
  403e38:	b.le	403e68 <ferror@plt+0x1ea8>
  403e3c:	cmp	w8, #0x62
  403e40:	b.eq	403e70 <ferror@plt+0x1eb0>  // b.none
  403e44:	cmp	w8, #0x69
  403e48:	b.ne	403e80 <ferror@plt+0x1ec0>  // b.any
  403e4c:	ldrb	w8, [x25, #2]
  403e50:	orr	w8, w8, #0x20
  403e54:	cmp	w8, #0x62
  403e58:	b.ne	403e80 <ferror@plt+0x1ec0>  // b.any
  403e5c:	ldrb	w8, [x25, #3]
  403e60:	cbnz	w8, 403e80 <ferror@plt+0x1ec0>
  403e64:	b	403f94 <ferror@plt+0x1fd4>
  403e68:	cmp	w8, #0x42
  403e6c:	b.ne	403e7c <ferror@plt+0x1ebc>  // b.any
  403e70:	ldrb	w8, [x25, #2]
  403e74:	cbnz	w8, 403e80 <ferror@plt+0x1ec0>
  403e78:	b	403f9c <ferror@plt+0x1fdc>
  403e7c:	cbz	w8, 403f94 <ferror@plt+0x1fd4>
  403e80:	bl	401c40 <localeconv@plt>
  403e84:	cbz	x0, 403ea4 <ferror@plt+0x1ee4>
  403e88:	ldr	x22, [x0]
  403e8c:	cbz	x22, 403eb0 <ferror@plt+0x1ef0>
  403e90:	mov	x0, x22
  403e94:	bl	401b10 <strlen@plt>
  403e98:	mov	x26, x0
  403e9c:	mov	w8, #0x1                   	// #1
  403ea0:	b	403eb8 <ferror@plt+0x1ef8>
  403ea4:	mov	w8, wzr
  403ea8:	mov	x22, xzr
  403eac:	b	403eb4 <ferror@plt+0x1ef4>
  403eb0:	mov	w8, wzr
  403eb4:	mov	x26, xzr
  403eb8:	cbnz	x28, 403d90 <ferror@plt+0x1dd0>
  403ebc:	ldrb	w9, [x25]
  403ec0:	eor	w8, w8, #0x1
  403ec4:	cmp	w9, #0x0
  403ec8:	cset	w9, eq  // eq = none
  403ecc:	orr	w8, w8, w9
  403ed0:	tbnz	w8, #0, 403d90 <ferror@plt+0x1dd0>
  403ed4:	mov	x0, x22
  403ed8:	mov	x1, x25
  403edc:	mov	x2, x26
  403ee0:	bl	401cd0 <strncmp@plt>
  403ee4:	cbnz	w0, 403d90 <ferror@plt+0x1dd0>
  403ee8:	add	x22, x25, x26
  403eec:	ldrb	w8, [x22]
  403ef0:	cmp	w8, #0x30
  403ef4:	b.ne	403f08 <ferror@plt+0x1f48>  // b.any
  403ef8:	ldrb	w8, [x22, #1]!
  403efc:	add	w27, w27, #0x1
  403f00:	cmp	w8, #0x30
  403f04:	b.eq	403ef8 <ferror@plt+0x1f38>  // b.none
  403f08:	ldr	x9, [x23]
  403f0c:	sxtb	x8, w8
  403f10:	ldrh	w8, [x9, x8, lsl #1]
  403f14:	tbz	w8, #11, 403e24 <ferror@plt+0x1e64>
  403f18:	add	x1, sp, #0x8
  403f1c:	mov	x0, x22
  403f20:	mov	w2, wzr
  403f24:	mov	w3, wzr
  403f28:	str	wzr, [x24]
  403f2c:	str	xzr, [sp, #8]
  403f30:	bl	401d40 <__strtoul_internal@plt>
  403f34:	ldr	x25, [sp, #8]
  403f38:	ldr	w8, [x24]
  403f3c:	cmp	x25, x22
  403f40:	b.eq	403f74 <ferror@plt+0x1fb4>  // b.none
  403f44:	add	x9, x0, #0x1
  403f48:	cmp	x9, #0x1
  403f4c:	b.hi	403f54 <ferror@plt+0x1f94>  // b.pmore
  403f50:	cbnz	w8, 403f78 <ferror@plt+0x1fb8>
  403f54:	mov	x28, xzr
  403f58:	cbz	x0, 403e30 <ferror@plt+0x1e70>
  403f5c:	cbz	x25, 403d90 <ferror@plt+0x1dd0>
  403f60:	ldrb	w8, [x25]
  403f64:	mov	w22, #0xffffffea            	// #-22
  403f68:	mov	x28, x0
  403f6c:	cbnz	w8, 403e30 <ferror@plt+0x1e70>
  403f70:	b	403d94 <ferror@plt+0x1dd4>
  403f74:	cbz	w8, 403d90 <ferror@plt+0x1dd0>
  403f78:	neg	w22, w8
  403f7c:	tbz	w22, #31, 403da0 <ferror@plt+0x1de0>
  403f80:	b	403d94 <ferror@plt+0x1dd4>
  403f84:	mov	w22, wzr
  403f88:	str	x20, [x19]
  403f8c:	tbz	w22, #31, 403da0 <ferror@plt+0x1de0>
  403f90:	b	403d94 <ferror@plt+0x1dd4>
  403f94:	mov	w24, #0x400                 	// #1024
  403f98:	b	403fa0 <ferror@plt+0x1fe0>
  403f9c:	mov	w24, #0x3e8                 	// #1000
  403fa0:	ldrsb	w22, [x25]
  403fa4:	adrp	x23, 407000 <ferror@plt+0x5040>
  403fa8:	add	x23, x23, #0x380
  403fac:	mov	w2, #0x9                   	// #9
  403fb0:	mov	x0, x23
  403fb4:	mov	w1, w22
  403fb8:	bl	401f10 <memchr@plt>
  403fbc:	cbnz	x0, 403fdc <ferror@plt+0x201c>
  403fc0:	adrp	x23, 407000 <ferror@plt+0x5040>
  403fc4:	add	x23, x23, #0x389
  403fc8:	mov	w2, #0x9                   	// #9
  403fcc:	mov	x0, x23
  403fd0:	mov	w1, w22
  403fd4:	bl	401f10 <memchr@plt>
  403fd8:	cbz	x0, 403d90 <ferror@plt+0x1dd0>
  403fdc:	sub	w8, w0, w23
  403fe0:	adds	w8, w8, #0x1
  403fe4:	b.cs	404008 <ferror@plt+0x2048>  // b.hs, b.nlast
  403fe8:	mvn	w9, w0
  403fec:	add	w9, w9, w23
  403ff0:	umulh	x10, x24, x20
  403ff4:	cmp	xzr, x10
  403ff8:	b.ne	404010 <ferror@plt+0x2050>  // b.any
  403ffc:	adds	w9, w9, #0x1
  404000:	mul	x20, x20, x24
  404004:	b.cc	403ff0 <ferror@plt+0x2030>  // b.lo, b.ul, b.last
  404008:	mov	w22, wzr
  40400c:	b	404014 <ferror@plt+0x2054>
  404010:	mov	w22, #0xffffffde            	// #-34
  404014:	cbz	x21, 40401c <ferror@plt+0x205c>
  404018:	str	w8, [x21]
  40401c:	cbz	x28, 403f88 <ferror@plt+0x1fc8>
  404020:	cbz	w8, 403f88 <ferror@plt+0x1fc8>
  404024:	mvn	w8, w0
  404028:	add	w9, w8, w23
  40402c:	mov	w8, #0x1                   	// #1
  404030:	umulh	x10, x24, x8
  404034:	cmp	xzr, x10
  404038:	b.ne	404048 <ferror@plt+0x2088>  // b.any
  40403c:	adds	w9, w9, #0x1
  404040:	mul	x8, x8, x24
  404044:	b.cc	404030 <ferror@plt+0x2070>  // b.lo, b.ul, b.last
  404048:	mov	w9, #0xa                   	// #10
  40404c:	cmp	x28, #0xb
  404050:	b.cc	404064 <ferror@plt+0x20a4>  // b.lo, b.ul, b.last
  404054:	add	x9, x9, x9, lsl #2
  404058:	lsl	x9, x9, #1
  40405c:	cmp	x9, x28
  404060:	b.cc	404054 <ferror@plt+0x2094>  // b.lo, b.ul, b.last
  404064:	cmp	w27, #0x1
  404068:	b.lt	404114 <ferror@plt+0x2154>  // b.tstop
  40406c:	cmp	w27, #0x3
  404070:	b.hi	40407c <ferror@plt+0x20bc>  // b.pmore
  404074:	mov	w10, wzr
  404078:	b	404100 <ferror@plt+0x2140>
  40407c:	mov	w10, #0x1                   	// #1
  404080:	dup	v0.2d, x10
  404084:	and	w10, w27, #0xfffffffc
  404088:	mov	v1.16b, v0.16b
  40408c:	mov	v1.d[0], x9
  404090:	mov	w9, w10
  404094:	fmov	x12, d1
  404098:	mov	x11, v1.d[1]
  40409c:	add	x12, x12, x12, lsl #2
  4040a0:	fmov	x13, d0
  4040a4:	lsl	x12, x12, #1
  4040a8:	add	x11, x11, x11, lsl #2
  4040ac:	add	x13, x13, x13, lsl #2
  4040b0:	mov	x14, v0.d[1]
  4040b4:	fmov	d1, x12
  4040b8:	lsl	x11, x11, #1
  4040bc:	lsl	x13, x13, #1
  4040c0:	mov	v1.d[1], x11
  4040c4:	add	x11, x14, x14, lsl #2
  4040c8:	fmov	d0, x13
  4040cc:	lsl	x11, x11, #1
  4040d0:	subs	w9, w9, #0x4
  4040d4:	mov	v0.d[1], x11
  4040d8:	b.ne	404094 <ferror@plt+0x20d4>  // b.any
  4040dc:	mov	x9, v1.d[1]
  4040e0:	mov	x11, v0.d[1]
  4040e4:	fmov	x12, d1
  4040e8:	fmov	x13, d0
  4040ec:	mul	x12, x13, x12
  4040f0:	mul	x9, x11, x9
  4040f4:	cmp	w27, w10
  4040f8:	mul	x9, x12, x9
  4040fc:	b.eq	404114 <ferror@plt+0x2154>  // b.none
  404100:	sub	w10, w27, w10
  404104:	add	x9, x9, x9, lsl #2
  404108:	subs	w10, w10, #0x1
  40410c:	lsl	x9, x9, #1
  404110:	b.ne	404104 <ferror@plt+0x2144>  // b.any
  404114:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404118:	mov	w12, #0x1                   	// #1
  40411c:	movk	x10, #0xcccd
  404120:	mov	w11, #0xa                   	// #10
  404124:	b	404138 <ferror@plt+0x2178>
  404128:	cmp	x28, #0x9
  40412c:	mov	x28, x13
  404130:	mov	x12, x14
  404134:	b.ls	403f88 <ferror@plt+0x1fc8>  // b.plast
  404138:	umulh	x13, x28, x10
  40413c:	lsr	x13, x13, #3
  404140:	add	x14, x12, x12, lsl #2
  404144:	msub	x15, x13, x11, x28
  404148:	lsl	x14, x14, #1
  40414c:	cbz	x15, 404128 <ferror@plt+0x2168>
  404150:	udiv	x12, x9, x12
  404154:	udiv	x12, x12, x15
  404158:	udiv	x12, x8, x12
  40415c:	add	x20, x12, x20
  404160:	b	404128 <ferror@plt+0x2168>
  404164:	mov	x2, xzr
  404168:	b	403d28 <ferror@plt+0x1d68>
  40416c:	stp	x29, x30, [sp, #-48]!
  404170:	stp	x20, x19, [sp, #32]
  404174:	mov	x20, x1
  404178:	mov	x19, x0
  40417c:	str	x21, [sp, #16]
  404180:	mov	x29, sp
  404184:	cbz	x0, 4041b8 <ferror@plt+0x21f8>
  404188:	ldrb	w21, [x19]
  40418c:	mov	x8, x19
  404190:	cbz	w21, 4041bc <ferror@plt+0x21fc>
  404194:	bl	401e30 <__ctype_b_loc@plt>
  404198:	ldr	x9, [x0]
  40419c:	mov	x8, x19
  4041a0:	and	x10, x21, #0xff
  4041a4:	ldrh	w10, [x9, x10, lsl #1]
  4041a8:	tbz	w10, #11, 4041bc <ferror@plt+0x21fc>
  4041ac:	ldrb	w21, [x8, #1]!
  4041b0:	cbnz	w21, 4041a0 <ferror@plt+0x21e0>
  4041b4:	b	4041bc <ferror@plt+0x21fc>
  4041b8:	mov	x8, xzr
  4041bc:	cbz	x20, 4041c4 <ferror@plt+0x2204>
  4041c0:	str	x8, [x20]
  4041c4:	cmp	x8, x19
  4041c8:	b.ls	4041e8 <ferror@plt+0x2228>  // b.plast
  4041cc:	ldrb	w8, [x8]
  4041d0:	cmp	w8, #0x0
  4041d4:	cset	w0, eq  // eq = none
  4041d8:	ldp	x20, x19, [sp, #32]
  4041dc:	ldr	x21, [sp, #16]
  4041e0:	ldp	x29, x30, [sp], #48
  4041e4:	ret
  4041e8:	mov	w0, wzr
  4041ec:	ldp	x20, x19, [sp, #32]
  4041f0:	ldr	x21, [sp, #16]
  4041f4:	ldp	x29, x30, [sp], #48
  4041f8:	ret
  4041fc:	stp	x29, x30, [sp, #-48]!
  404200:	stp	x20, x19, [sp, #32]
  404204:	mov	x20, x1
  404208:	mov	x19, x0
  40420c:	str	x21, [sp, #16]
  404210:	mov	x29, sp
  404214:	cbz	x0, 404248 <ferror@plt+0x2288>
  404218:	ldrb	w21, [x19]
  40421c:	mov	x8, x19
  404220:	cbz	w21, 40424c <ferror@plt+0x228c>
  404224:	bl	401e30 <__ctype_b_loc@plt>
  404228:	ldr	x9, [x0]
  40422c:	mov	x8, x19
  404230:	and	x10, x21, #0xff
  404234:	ldrh	w10, [x9, x10, lsl #1]
  404238:	tbz	w10, #12, 40424c <ferror@plt+0x228c>
  40423c:	ldrb	w21, [x8, #1]!
  404240:	cbnz	w21, 404230 <ferror@plt+0x2270>
  404244:	b	40424c <ferror@plt+0x228c>
  404248:	mov	x8, xzr
  40424c:	cbz	x20, 404254 <ferror@plt+0x2294>
  404250:	str	x8, [x20]
  404254:	cmp	x8, x19
  404258:	b.ls	404278 <ferror@plt+0x22b8>  // b.plast
  40425c:	ldrb	w8, [x8]
  404260:	cmp	w8, #0x0
  404264:	cset	w0, eq  // eq = none
  404268:	ldp	x20, x19, [sp, #32]
  40426c:	ldr	x21, [sp, #16]
  404270:	ldp	x29, x30, [sp], #48
  404274:	ret
  404278:	mov	w0, wzr
  40427c:	ldp	x20, x19, [sp, #32]
  404280:	ldr	x21, [sp, #16]
  404284:	ldp	x29, x30, [sp], #48
  404288:	ret
  40428c:	sub	sp, sp, #0x110
  404290:	stp	x29, x30, [sp, #208]
  404294:	add	x29, sp, #0xd0
  404298:	mov	x8, #0xffffffffffffffd0    	// #-48
  40429c:	mov	x9, sp
  4042a0:	sub	x10, x29, #0x50
  4042a4:	stp	x28, x23, [sp, #224]
  4042a8:	stp	x22, x21, [sp, #240]
  4042ac:	stp	x20, x19, [sp, #256]
  4042b0:	mov	x20, x1
  4042b4:	mov	x19, x0
  4042b8:	movk	x8, #0xff80, lsl #32
  4042bc:	add	x11, x29, #0x40
  4042c0:	add	x9, x9, #0x80
  4042c4:	add	x22, x10, #0x30
  4042c8:	mov	w23, #0xffffffd0            	// #-48
  4042cc:	stp	x2, x3, [x29, #-80]
  4042d0:	stp	x4, x5, [x29, #-64]
  4042d4:	stp	x6, x7, [x29, #-48]
  4042d8:	stp	q1, q2, [sp, #16]
  4042dc:	stp	q3, q4, [sp, #48]
  4042e0:	str	q0, [sp]
  4042e4:	stp	q5, q6, [sp, #80]
  4042e8:	str	q7, [sp, #112]
  4042ec:	stp	x9, x8, [x29, #-16]
  4042f0:	stp	x11, x22, [x29, #-32]
  4042f4:	tbnz	w23, #31, 404300 <ferror@plt+0x2340>
  4042f8:	mov	w8, w23
  4042fc:	b	404318 <ferror@plt+0x2358>
  404300:	add	w8, w23, #0x8
  404304:	cmn	w23, #0x8
  404308:	stur	w8, [x29, #-8]
  40430c:	b.gt	404318 <ferror@plt+0x2358>
  404310:	add	x9, x22, w23, sxtw
  404314:	b	404324 <ferror@plt+0x2364>
  404318:	ldur	x9, [x29, #-32]
  40431c:	add	x10, x9, #0x8
  404320:	stur	x10, [x29, #-32]
  404324:	ldr	x1, [x9]
  404328:	cbz	x1, 4043a0 <ferror@plt+0x23e0>
  40432c:	tbnz	w8, #31, 404338 <ferror@plt+0x2378>
  404330:	mov	w23, w8
  404334:	b	404350 <ferror@plt+0x2390>
  404338:	add	w23, w8, #0x8
  40433c:	cmn	w8, #0x8
  404340:	stur	w23, [x29, #-8]
  404344:	b.gt	404350 <ferror@plt+0x2390>
  404348:	add	x8, x22, w8, sxtw
  40434c:	b	40435c <ferror@plt+0x239c>
  404350:	ldur	x8, [x29, #-32]
  404354:	add	x9, x8, #0x8
  404358:	stur	x9, [x29, #-32]
  40435c:	ldr	x21, [x8]
  404360:	cbz	x21, 4043a0 <ferror@plt+0x23e0>
  404364:	mov	x0, x19
  404368:	bl	401e10 <strcmp@plt>
  40436c:	cbz	w0, 404384 <ferror@plt+0x23c4>
  404370:	mov	x0, x19
  404374:	mov	x1, x21
  404378:	bl	401e10 <strcmp@plt>
  40437c:	cbnz	w0, 4042f4 <ferror@plt+0x2334>
  404380:	b	404388 <ferror@plt+0x23c8>
  404384:	mov	w0, #0x1                   	// #1
  404388:	ldp	x20, x19, [sp, #256]
  40438c:	ldp	x22, x21, [sp, #240]
  404390:	ldp	x28, x23, [sp, #224]
  404394:	ldp	x29, x30, [sp, #208]
  404398:	add	sp, sp, #0x110
  40439c:	ret
  4043a0:	adrp	x8, 418000 <ferror@plt+0x16040>
  4043a4:	ldr	w0, [x8, #656]
  4043a8:	adrp	x1, 407000 <ferror@plt+0x5040>
  4043ac:	add	x1, x1, #0x392
  4043b0:	mov	x2, x20
  4043b4:	mov	x3, x19
  4043b8:	bl	401f30 <errx@plt>
  4043bc:	cbz	x1, 4043e0 <ferror@plt+0x2420>
  4043c0:	sxtb	w8, w2
  4043c4:	ldrsb	w9, [x0]
  4043c8:	cbz	w9, 4043e0 <ferror@plt+0x2420>
  4043cc:	cmp	w8, w9
  4043d0:	b.eq	4043e4 <ferror@plt+0x2424>  // b.none
  4043d4:	sub	x1, x1, #0x1
  4043d8:	add	x0, x0, #0x1
  4043dc:	cbnz	x1, 4043c4 <ferror@plt+0x2404>
  4043e0:	mov	x0, xzr
  4043e4:	ret
  4043e8:	stp	x29, x30, [sp, #-32]!
  4043ec:	stp	x20, x19, [sp, #16]
  4043f0:	mov	x29, sp
  4043f4:	mov	x20, x1
  4043f8:	mov	x19, x0
  4043fc:	bl	404558 <ferror@plt+0x2598>
  404400:	cmp	x0, w0, sxtw
  404404:	b.ne	40441c <ferror@plt+0x245c>  // b.any
  404408:	cmp	w0, w0, sxth
  40440c:	b.ne	40441c <ferror@plt+0x245c>  // b.any
  404410:	ldp	x20, x19, [sp, #16]
  404414:	ldp	x29, x30, [sp], #32
  404418:	ret
  40441c:	bl	401f70 <__errno_location@plt>
  404420:	mov	w8, #0x22                  	// #34
  404424:	str	w8, [x0]
  404428:	adrp	x8, 418000 <ferror@plt+0x16040>
  40442c:	ldr	w0, [x8, #656]
  404430:	adrp	x1, 407000 <ferror@plt+0x5040>
  404434:	add	x1, x1, #0x392
  404438:	mov	x2, x20
  40443c:	mov	x3, x19
  404440:	bl	401fa0 <err@plt>
  404444:	stp	x29, x30, [sp, #-32]!
  404448:	stp	x20, x19, [sp, #16]
  40444c:	mov	x29, sp
  404450:	mov	x20, x1
  404454:	mov	x19, x0
  404458:	bl	404558 <ferror@plt+0x2598>
  40445c:	cmp	x0, w0, sxtw
  404460:	b.ne	404470 <ferror@plt+0x24b0>  // b.any
  404464:	ldp	x20, x19, [sp, #16]
  404468:	ldp	x29, x30, [sp], #32
  40446c:	ret
  404470:	bl	401f70 <__errno_location@plt>
  404474:	mov	w8, #0x22                  	// #34
  404478:	str	w8, [x0]
  40447c:	adrp	x8, 418000 <ferror@plt+0x16040>
  404480:	ldr	w0, [x8, #656]
  404484:	adrp	x1, 407000 <ferror@plt+0x5040>
  404488:	add	x1, x1, #0x392
  40448c:	mov	x2, x20
  404490:	mov	x3, x19
  404494:	bl	401fa0 <err@plt>
  404498:	stp	x29, x30, [sp, #-32]!
  40449c:	mov	w2, #0xa                   	// #10
  4044a0:	stp	x20, x19, [sp, #16]
  4044a4:	mov	x29, sp
  4044a8:	mov	x20, x1
  4044ac:	mov	x19, x0
  4044b0:	bl	4046c8 <ferror@plt+0x2708>
  4044b4:	lsr	x8, x0, #32
  4044b8:	cbnz	x8, 4044d0 <ferror@plt+0x2510>
  4044bc:	cmp	w0, #0x10, lsl #12
  4044c0:	b.cs	4044d0 <ferror@plt+0x2510>  // b.hs, b.nlast
  4044c4:	ldp	x20, x19, [sp, #16]
  4044c8:	ldp	x29, x30, [sp], #32
  4044cc:	ret
  4044d0:	bl	401f70 <__errno_location@plt>
  4044d4:	mov	w8, #0x22                  	// #34
  4044d8:	str	w8, [x0]
  4044dc:	adrp	x8, 418000 <ferror@plt+0x16040>
  4044e0:	ldr	w0, [x8, #656]
  4044e4:	adrp	x1, 407000 <ferror@plt+0x5040>
  4044e8:	add	x1, x1, #0x392
  4044ec:	mov	x2, x20
  4044f0:	mov	x3, x19
  4044f4:	bl	401fa0 <err@plt>
  4044f8:	stp	x29, x30, [sp, #-32]!
  4044fc:	mov	w2, #0x10                  	// #16
  404500:	stp	x20, x19, [sp, #16]
  404504:	mov	x29, sp
  404508:	mov	x20, x1
  40450c:	mov	x19, x0
  404510:	bl	4046c8 <ferror@plt+0x2708>
  404514:	lsr	x8, x0, #32
  404518:	cbnz	x8, 404530 <ferror@plt+0x2570>
  40451c:	cmp	w0, #0x10, lsl #12
  404520:	b.cs	404530 <ferror@plt+0x2570>  // b.hs, b.nlast
  404524:	ldp	x20, x19, [sp, #16]
  404528:	ldp	x29, x30, [sp], #32
  40452c:	ret
  404530:	bl	401f70 <__errno_location@plt>
  404534:	mov	w8, #0x22                  	// #34
  404538:	str	w8, [x0]
  40453c:	adrp	x8, 418000 <ferror@plt+0x16040>
  404540:	ldr	w0, [x8, #656]
  404544:	adrp	x1, 407000 <ferror@plt+0x5040>
  404548:	add	x1, x1, #0x392
  40454c:	mov	x2, x20
  404550:	mov	x3, x19
  404554:	bl	401fa0 <err@plt>
  404558:	stp	x29, x30, [sp, #-48]!
  40455c:	mov	x29, sp
  404560:	str	x21, [sp, #16]
  404564:	stp	x20, x19, [sp, #32]
  404568:	mov	x20, x1
  40456c:	mov	x19, x0
  404570:	str	xzr, [x29, #24]
  404574:	bl	401f70 <__errno_location@plt>
  404578:	str	wzr, [x0]
  40457c:	cbz	x19, 4045d0 <ferror@plt+0x2610>
  404580:	ldrb	w8, [x19]
  404584:	cbz	w8, 4045d0 <ferror@plt+0x2610>
  404588:	mov	x21, x0
  40458c:	add	x1, x29, #0x18
  404590:	mov	w2, #0xa                   	// #10
  404594:	mov	x0, x19
  404598:	mov	w3, wzr
  40459c:	bl	401cc0 <__strtol_internal@plt>
  4045a0:	ldr	w8, [x21]
  4045a4:	cbnz	w8, 4045ec <ferror@plt+0x262c>
  4045a8:	ldr	x8, [x29, #24]
  4045ac:	cmp	x8, x19
  4045b0:	b.eq	4045d0 <ferror@plt+0x2610>  // b.none
  4045b4:	cbz	x8, 4045c0 <ferror@plt+0x2600>
  4045b8:	ldrb	w8, [x8]
  4045bc:	cbnz	w8, 4045d0 <ferror@plt+0x2610>
  4045c0:	ldp	x20, x19, [sp, #32]
  4045c4:	ldr	x21, [sp, #16]
  4045c8:	ldp	x29, x30, [sp], #48
  4045cc:	ret
  4045d0:	adrp	x8, 418000 <ferror@plt+0x16040>
  4045d4:	ldr	w0, [x8, #656]
  4045d8:	adrp	x1, 407000 <ferror@plt+0x5040>
  4045dc:	add	x1, x1, #0x392
  4045e0:	mov	x2, x20
  4045e4:	mov	x3, x19
  4045e8:	bl	401f30 <errx@plt>
  4045ec:	adrp	x9, 418000 <ferror@plt+0x16040>
  4045f0:	ldr	w0, [x9, #656]
  4045f4:	cmp	w8, #0x22
  4045f8:	b.ne	4045d8 <ferror@plt+0x2618>  // b.any
  4045fc:	adrp	x1, 407000 <ferror@plt+0x5040>
  404600:	add	x1, x1, #0x392
  404604:	mov	x2, x20
  404608:	mov	x3, x19
  40460c:	bl	401fa0 <err@plt>
  404610:	stp	x29, x30, [sp, #-32]!
  404614:	mov	w2, #0xa                   	// #10
  404618:	stp	x20, x19, [sp, #16]
  40461c:	mov	x29, sp
  404620:	mov	x20, x1
  404624:	mov	x19, x0
  404628:	bl	4046c8 <ferror@plt+0x2708>
  40462c:	lsr	x8, x0, #32
  404630:	cbnz	x8, 404640 <ferror@plt+0x2680>
  404634:	ldp	x20, x19, [sp, #16]
  404638:	ldp	x29, x30, [sp], #32
  40463c:	ret
  404640:	bl	401f70 <__errno_location@plt>
  404644:	mov	w8, #0x22                  	// #34
  404648:	str	w8, [x0]
  40464c:	adrp	x8, 418000 <ferror@plt+0x16040>
  404650:	ldr	w0, [x8, #656]
  404654:	adrp	x1, 407000 <ferror@plt+0x5040>
  404658:	add	x1, x1, #0x392
  40465c:	mov	x2, x20
  404660:	mov	x3, x19
  404664:	bl	401fa0 <err@plt>
  404668:	stp	x29, x30, [sp, #-32]!
  40466c:	mov	w2, #0x10                  	// #16
  404670:	stp	x20, x19, [sp, #16]
  404674:	mov	x29, sp
  404678:	mov	x20, x1
  40467c:	mov	x19, x0
  404680:	bl	4046c8 <ferror@plt+0x2708>
  404684:	lsr	x8, x0, #32
  404688:	cbnz	x8, 404698 <ferror@plt+0x26d8>
  40468c:	ldp	x20, x19, [sp, #16]
  404690:	ldp	x29, x30, [sp], #32
  404694:	ret
  404698:	bl	401f70 <__errno_location@plt>
  40469c:	mov	w8, #0x22                  	// #34
  4046a0:	str	w8, [x0]
  4046a4:	adrp	x8, 418000 <ferror@plt+0x16040>
  4046a8:	ldr	w0, [x8, #656]
  4046ac:	adrp	x1, 407000 <ferror@plt+0x5040>
  4046b0:	add	x1, x1, #0x392
  4046b4:	mov	x2, x20
  4046b8:	mov	x3, x19
  4046bc:	bl	401fa0 <err@plt>
  4046c0:	mov	w2, #0xa                   	// #10
  4046c4:	b	4046c8 <ferror@plt+0x2708>
  4046c8:	sub	sp, sp, #0x40
  4046cc:	stp	x29, x30, [sp, #16]
  4046d0:	stp	x22, x21, [sp, #32]
  4046d4:	stp	x20, x19, [sp, #48]
  4046d8:	add	x29, sp, #0x10
  4046dc:	mov	w21, w2
  4046e0:	mov	x20, x1
  4046e4:	mov	x19, x0
  4046e8:	str	xzr, [sp, #8]
  4046ec:	bl	401f70 <__errno_location@plt>
  4046f0:	str	wzr, [x0]
  4046f4:	cbz	x19, 40474c <ferror@plt+0x278c>
  4046f8:	ldrb	w8, [x19]
  4046fc:	cbz	w8, 40474c <ferror@plt+0x278c>
  404700:	mov	x22, x0
  404704:	add	x1, sp, #0x8
  404708:	mov	x0, x19
  40470c:	mov	w2, w21
  404710:	mov	w3, wzr
  404714:	bl	401d40 <__strtoul_internal@plt>
  404718:	ldr	w8, [x22]
  40471c:	cbnz	w8, 404768 <ferror@plt+0x27a8>
  404720:	ldr	x8, [sp, #8]
  404724:	cmp	x8, x19
  404728:	b.eq	40474c <ferror@plt+0x278c>  // b.none
  40472c:	cbz	x8, 404738 <ferror@plt+0x2778>
  404730:	ldrb	w8, [x8]
  404734:	cbnz	w8, 40474c <ferror@plt+0x278c>
  404738:	ldp	x20, x19, [sp, #48]
  40473c:	ldp	x22, x21, [sp, #32]
  404740:	ldp	x29, x30, [sp, #16]
  404744:	add	sp, sp, #0x40
  404748:	ret
  40474c:	adrp	x8, 418000 <ferror@plt+0x16040>
  404750:	ldr	w0, [x8, #656]
  404754:	adrp	x1, 407000 <ferror@plt+0x5040>
  404758:	add	x1, x1, #0x392
  40475c:	mov	x2, x20
  404760:	mov	x3, x19
  404764:	bl	401f30 <errx@plt>
  404768:	adrp	x9, 418000 <ferror@plt+0x16040>
  40476c:	ldr	w0, [x9, #656]
  404770:	cmp	w8, #0x22
  404774:	b.ne	404754 <ferror@plt+0x2794>  // b.any
  404778:	adrp	x1, 407000 <ferror@plt+0x5040>
  40477c:	add	x1, x1, #0x392
  404780:	mov	x2, x20
  404784:	mov	x3, x19
  404788:	bl	401fa0 <err@plt>
  40478c:	mov	w2, #0x10                  	// #16
  404790:	b	4046c8 <ferror@plt+0x2708>
  404794:	stp	x29, x30, [sp, #-48]!
  404798:	mov	x29, sp
  40479c:	str	x21, [sp, #16]
  4047a0:	stp	x20, x19, [sp, #32]
  4047a4:	mov	x20, x1
  4047a8:	mov	x19, x0
  4047ac:	str	xzr, [x29, #24]
  4047b0:	bl	401f70 <__errno_location@plt>
  4047b4:	str	wzr, [x0]
  4047b8:	cbz	x19, 404804 <ferror@plt+0x2844>
  4047bc:	ldrb	w8, [x19]
  4047c0:	cbz	w8, 404804 <ferror@plt+0x2844>
  4047c4:	mov	x21, x0
  4047c8:	add	x1, x29, #0x18
  4047cc:	mov	x0, x19
  4047d0:	bl	401b80 <strtod@plt>
  4047d4:	ldr	w8, [x21]
  4047d8:	cbnz	w8, 404820 <ferror@plt+0x2860>
  4047dc:	ldr	x8, [x29, #24]
  4047e0:	cmp	x8, x19
  4047e4:	b.eq	404804 <ferror@plt+0x2844>  // b.none
  4047e8:	cbz	x8, 4047f4 <ferror@plt+0x2834>
  4047ec:	ldrb	w8, [x8]
  4047f0:	cbnz	w8, 404804 <ferror@plt+0x2844>
  4047f4:	ldp	x20, x19, [sp, #32]
  4047f8:	ldr	x21, [sp, #16]
  4047fc:	ldp	x29, x30, [sp], #48
  404800:	ret
  404804:	adrp	x8, 418000 <ferror@plt+0x16040>
  404808:	ldr	w0, [x8, #656]
  40480c:	adrp	x1, 407000 <ferror@plt+0x5040>
  404810:	add	x1, x1, #0x392
  404814:	mov	x2, x20
  404818:	mov	x3, x19
  40481c:	bl	401f30 <errx@plt>
  404820:	adrp	x9, 418000 <ferror@plt+0x16040>
  404824:	ldr	w0, [x9, #656]
  404828:	cmp	w8, #0x22
  40482c:	b.ne	40480c <ferror@plt+0x284c>  // b.any
  404830:	adrp	x1, 407000 <ferror@plt+0x5040>
  404834:	add	x1, x1, #0x392
  404838:	mov	x2, x20
  40483c:	mov	x3, x19
  404840:	bl	401fa0 <err@plt>
  404844:	stp	x29, x30, [sp, #-48]!
  404848:	mov	x29, sp
  40484c:	str	x21, [sp, #16]
  404850:	stp	x20, x19, [sp, #32]
  404854:	mov	x20, x1
  404858:	mov	x19, x0
  40485c:	str	xzr, [x29, #24]
  404860:	bl	401f70 <__errno_location@plt>
  404864:	str	wzr, [x0]
  404868:	cbz	x19, 4048b8 <ferror@plt+0x28f8>
  40486c:	ldrb	w8, [x19]
  404870:	cbz	w8, 4048b8 <ferror@plt+0x28f8>
  404874:	mov	x21, x0
  404878:	add	x1, x29, #0x18
  40487c:	mov	w2, #0xa                   	// #10
  404880:	mov	x0, x19
  404884:	bl	401e40 <strtol@plt>
  404888:	ldr	w8, [x21]
  40488c:	cbnz	w8, 4048d4 <ferror@plt+0x2914>
  404890:	ldr	x8, [x29, #24]
  404894:	cmp	x8, x19
  404898:	b.eq	4048b8 <ferror@plt+0x28f8>  // b.none
  40489c:	cbz	x8, 4048a8 <ferror@plt+0x28e8>
  4048a0:	ldrb	w8, [x8]
  4048a4:	cbnz	w8, 4048b8 <ferror@plt+0x28f8>
  4048a8:	ldp	x20, x19, [sp, #32]
  4048ac:	ldr	x21, [sp, #16]
  4048b0:	ldp	x29, x30, [sp], #48
  4048b4:	ret
  4048b8:	adrp	x8, 418000 <ferror@plt+0x16040>
  4048bc:	ldr	w0, [x8, #656]
  4048c0:	adrp	x1, 407000 <ferror@plt+0x5040>
  4048c4:	add	x1, x1, #0x392
  4048c8:	mov	x2, x20
  4048cc:	mov	x3, x19
  4048d0:	bl	401f30 <errx@plt>
  4048d4:	adrp	x9, 418000 <ferror@plt+0x16040>
  4048d8:	ldr	w0, [x9, #656]
  4048dc:	cmp	w8, #0x22
  4048e0:	b.ne	4048c0 <ferror@plt+0x2900>  // b.any
  4048e4:	adrp	x1, 407000 <ferror@plt+0x5040>
  4048e8:	add	x1, x1, #0x392
  4048ec:	mov	x2, x20
  4048f0:	mov	x3, x19
  4048f4:	bl	401fa0 <err@plt>
  4048f8:	stp	x29, x30, [sp, #-48]!
  4048fc:	mov	x29, sp
  404900:	str	x21, [sp, #16]
  404904:	stp	x20, x19, [sp, #32]
  404908:	mov	x20, x1
  40490c:	mov	x19, x0
  404910:	str	xzr, [x29, #24]
  404914:	bl	401f70 <__errno_location@plt>
  404918:	str	wzr, [x0]
  40491c:	cbz	x19, 40496c <ferror@plt+0x29ac>
  404920:	ldrb	w8, [x19]
  404924:	cbz	w8, 40496c <ferror@plt+0x29ac>
  404928:	mov	x21, x0
  40492c:	add	x1, x29, #0x18
  404930:	mov	w2, #0xa                   	// #10
  404934:	mov	x0, x19
  404938:	bl	401b00 <strtoul@plt>
  40493c:	ldr	w8, [x21]
  404940:	cbnz	w8, 404988 <ferror@plt+0x29c8>
  404944:	ldr	x8, [x29, #24]
  404948:	cmp	x8, x19
  40494c:	b.eq	40496c <ferror@plt+0x29ac>  // b.none
  404950:	cbz	x8, 40495c <ferror@plt+0x299c>
  404954:	ldrb	w8, [x8]
  404958:	cbnz	w8, 40496c <ferror@plt+0x29ac>
  40495c:	ldp	x20, x19, [sp, #32]
  404960:	ldr	x21, [sp, #16]
  404964:	ldp	x29, x30, [sp], #48
  404968:	ret
  40496c:	adrp	x8, 418000 <ferror@plt+0x16040>
  404970:	ldr	w0, [x8, #656]
  404974:	adrp	x1, 407000 <ferror@plt+0x5040>
  404978:	add	x1, x1, #0x392
  40497c:	mov	x2, x20
  404980:	mov	x3, x19
  404984:	bl	401f30 <errx@plt>
  404988:	adrp	x9, 418000 <ferror@plt+0x16040>
  40498c:	ldr	w0, [x9, #656]
  404990:	cmp	w8, #0x22
  404994:	b.ne	404974 <ferror@plt+0x29b4>  // b.any
  404998:	adrp	x1, 407000 <ferror@plt+0x5040>
  40499c:	add	x1, x1, #0x392
  4049a0:	mov	x2, x20
  4049a4:	mov	x3, x19
  4049a8:	bl	401fa0 <err@plt>
  4049ac:	sub	sp, sp, #0x30
  4049b0:	stp	x20, x19, [sp, #32]
  4049b4:	mov	x20, x1
  4049b8:	add	x1, sp, #0x8
  4049bc:	mov	x2, xzr
  4049c0:	stp	x29, x30, [sp, #16]
  4049c4:	add	x29, sp, #0x10
  4049c8:	mov	x19, x0
  4049cc:	bl	403d28 <ferror@plt+0x1d68>
  4049d0:	cbnz	w0, 4049e8 <ferror@plt+0x2a28>
  4049d4:	ldr	x0, [sp, #8]
  4049d8:	ldp	x20, x19, [sp, #32]
  4049dc:	ldp	x29, x30, [sp, #16]
  4049e0:	add	sp, sp, #0x30
  4049e4:	ret
  4049e8:	bl	401f70 <__errno_location@plt>
  4049ec:	adrp	x9, 418000 <ferror@plt+0x16040>
  4049f0:	ldr	w8, [x0]
  4049f4:	ldr	w0, [x9, #656]
  4049f8:	adrp	x1, 407000 <ferror@plt+0x5040>
  4049fc:	add	x1, x1, #0x392
  404a00:	mov	x2, x20
  404a04:	mov	x3, x19
  404a08:	cbnz	w8, 404a10 <ferror@plt+0x2a50>
  404a0c:	bl	401f30 <errx@plt>
  404a10:	bl	401fa0 <err@plt>
  404a14:	stp	x29, x30, [sp, #-32]!
  404a18:	str	x19, [sp, #16]
  404a1c:	mov	x19, x1
  404a20:	mov	x1, x2
  404a24:	mov	x29, sp
  404a28:	bl	404794 <ferror@plt+0x27d4>
  404a2c:	fcvtzs	x8, d0
  404a30:	mov	x9, #0x848000000000        	// #145685290680320
  404a34:	movk	x9, #0x412e, lsl #48
  404a38:	scvtf	d1, x8
  404a3c:	fmov	d2, x9
  404a40:	fsub	d0, d0, d1
  404a44:	fmul	d0, d0, d2
  404a48:	fcvtzs	x9, d0
  404a4c:	stp	x8, x9, [x19]
  404a50:	ldr	x19, [sp, #16]
  404a54:	ldp	x29, x30, [sp], #32
  404a58:	ret
  404a5c:	and	w8, w0, #0xf000
  404a60:	sub	w8, w8, #0x1, lsl #12
  404a64:	lsr	w9, w8, #12
  404a68:	cmp	w9, #0xb
  404a6c:	mov	w8, wzr
  404a70:	b.hi	404ac4 <ferror@plt+0x2b04>  // b.pmore
  404a74:	adrp	x10, 407000 <ferror@plt+0x5040>
  404a78:	add	x10, x10, #0x374
  404a7c:	adr	x11, 404a90 <ferror@plt+0x2ad0>
  404a80:	ldrb	w12, [x10, x9]
  404a84:	add	x11, x11, x12, lsl #2
  404a88:	mov	w9, #0x64                  	// #100
  404a8c:	br	x11
  404a90:	mov	w9, #0x70                  	// #112
  404a94:	b	404abc <ferror@plt+0x2afc>
  404a98:	mov	w9, #0x63                  	// #99
  404a9c:	b	404abc <ferror@plt+0x2afc>
  404aa0:	mov	w9, #0x62                  	// #98
  404aa4:	b	404abc <ferror@plt+0x2afc>
  404aa8:	mov	w9, #0x6c                  	// #108
  404aac:	b	404abc <ferror@plt+0x2afc>
  404ab0:	mov	w9, #0x73                  	// #115
  404ab4:	b	404abc <ferror@plt+0x2afc>
  404ab8:	mov	w9, #0x2d                  	// #45
  404abc:	mov	w8, #0x1                   	// #1
  404ac0:	strb	w9, [x1]
  404ac4:	tst	w0, #0x100
  404ac8:	mov	w9, #0x72                  	// #114
  404acc:	mov	w10, #0x2d                  	// #45
  404ad0:	add	x11, x1, x8
  404ad4:	mov	w12, #0x77                  	// #119
  404ad8:	csel	w17, w10, w9, eq  // eq = none
  404adc:	tst	w0, #0x80
  404ae0:	mov	w14, #0x53                  	// #83
  404ae4:	mov	w15, #0x73                  	// #115
  404ae8:	mov	w16, #0x78                  	// #120
  404aec:	strb	w17, [x11]
  404af0:	csel	w17, w10, w12, eq  // eq = none
  404af4:	tst	w0, #0x40
  404af8:	orr	x13, x8, #0x2
  404afc:	strb	w17, [x11, #1]
  404b00:	csel	w11, w15, w14, ne  // ne = any
  404b04:	csel	w17, w16, w10, ne  // ne = any
  404b08:	tst	w0, #0x800
  404b0c:	csel	w11, w17, w11, eq  // eq = none
  404b10:	add	x13, x13, x1
  404b14:	tst	w0, #0x20
  404b18:	strb	w11, [x13]
  404b1c:	csel	w11, w10, w9, eq  // eq = none
  404b20:	tst	w0, #0x10
  404b24:	strb	w11, [x13, #1]
  404b28:	csel	w11, w10, w12, eq  // eq = none
  404b2c:	tst	w0, #0x8
  404b30:	csel	w14, w15, w14, ne  // ne = any
  404b34:	csel	w15, w16, w10, ne  // ne = any
  404b38:	tst	w0, #0x400
  404b3c:	orr	x8, x8, #0x6
  404b40:	csel	w14, w15, w14, eq  // eq = none
  404b44:	tst	w0, #0x4
  404b48:	add	x8, x8, x1
  404b4c:	csel	w9, w10, w9, eq  // eq = none
  404b50:	tst	w0, #0x2
  404b54:	mov	w17, #0x54                  	// #84
  404b58:	strb	w11, [x13, #2]
  404b5c:	mov	w11, #0x74                  	// #116
  404b60:	strb	w14, [x13, #3]
  404b64:	strb	w9, [x8]
  404b68:	csel	w9, w10, w12, eq  // eq = none
  404b6c:	tst	w0, #0x1
  404b70:	strb	w9, [x8, #1]
  404b74:	csel	w9, w11, w17, ne  // ne = any
  404b78:	csel	w10, w16, w10, ne  // ne = any
  404b7c:	tst	w0, #0x200
  404b80:	csel	w9, w10, w9, eq  // eq = none
  404b84:	mov	x0, x1
  404b88:	strb	w9, [x8, #2]
  404b8c:	strb	wzr, [x8, #3]
  404b90:	ret
  404b94:	sub	sp, sp, #0x50
  404b98:	add	x8, sp, #0x8
  404b9c:	stp	x29, x30, [sp, #48]
  404ba0:	stp	x20, x19, [sp, #64]
  404ba4:	add	x29, sp, #0x30
  404ba8:	tbz	w0, #1, 404bb8 <ferror@plt+0x2bf8>
  404bac:	orr	x8, x8, #0x1
  404bb0:	mov	w9, #0x20                  	// #32
  404bb4:	strb	w9, [sp, #8]
  404bb8:	cmp	x1, #0x400
  404bbc:	b.cs	404bd0 <ferror@plt+0x2c10>  // b.hs, b.nlast
  404bc0:	mov	w9, #0x42                  	// #66
  404bc4:	mov	w19, w1
  404bc8:	strh	w9, [x8]
  404bcc:	b	404d30 <ferror@plt+0x2d70>
  404bd0:	cmp	x1, #0x100, lsl #12
  404bd4:	b.cs	404be0 <ferror@plt+0x2c20>  // b.hs, b.nlast
  404bd8:	mov	w9, #0xa                   	// #10
  404bdc:	b	404c24 <ferror@plt+0x2c64>
  404be0:	lsr	x9, x1, #30
  404be4:	cbnz	x9, 404bf0 <ferror@plt+0x2c30>
  404be8:	mov	w9, #0x14                  	// #20
  404bec:	b	404c24 <ferror@plt+0x2c64>
  404bf0:	lsr	x9, x1, #40
  404bf4:	cbnz	x9, 404c00 <ferror@plt+0x2c40>
  404bf8:	mov	w9, #0x1e                  	// #30
  404bfc:	b	404c24 <ferror@plt+0x2c64>
  404c00:	lsr	x9, x1, #50
  404c04:	cbnz	x9, 404c10 <ferror@plt+0x2c50>
  404c08:	mov	w9, #0x28                  	// #40
  404c0c:	b	404c24 <ferror@plt+0x2c64>
  404c10:	lsr	x9, x1, #60
  404c14:	mov	w10, #0x3c                  	// #60
  404c18:	cmp	x9, #0x0
  404c1c:	mov	w9, #0x32                  	// #50
  404c20:	csel	w9, w9, w10, eq  // eq = none
  404c24:	mov	w10, #0xcccd                	// #52429
  404c28:	movk	w10, #0xcccc, lsl #16
  404c2c:	adrp	x11, 407000 <ferror@plt+0x5040>
  404c30:	umull	x10, w9, w10
  404c34:	add	x11, x11, #0x39b
  404c38:	lsr	x10, x10, #35
  404c3c:	ldrb	w12, [x11, x10]
  404c40:	mov	x10, #0xffffffffffffffff    	// #-1
  404c44:	lsl	x10, x10, x9
  404c48:	mov	x11, x8
  404c4c:	lsr	x19, x1, x9
  404c50:	bic	x10, x1, x10
  404c54:	strb	w12, [x11], #1
  404c58:	tbz	w0, #0, 404c70 <ferror@plt+0x2cb0>
  404c5c:	cmp	w9, #0xa
  404c60:	b.cc	404c70 <ferror@plt+0x2cb0>  // b.lo, b.ul, b.last
  404c64:	mov	w11, #0x4269                	// #17001
  404c68:	sturh	w11, [x8, #1]
  404c6c:	add	x11, x8, #0x3
  404c70:	strb	wzr, [x11]
  404c74:	cbz	x10, 404d30 <ferror@plt+0x2d70>
  404c78:	sub	w8, w9, #0xa
  404c7c:	lsr	x8, x10, x8
  404c80:	tbnz	w0, #2, 404c98 <ferror@plt+0x2cd8>
  404c84:	sub	x9, x8, #0x3b6
  404c88:	cmp	x9, #0x64
  404c8c:	b.cs	404d0c <ferror@plt+0x2d4c>  // b.hs, b.nlast
  404c90:	add	w19, w19, #0x1
  404c94:	b	404d30 <ferror@plt+0x2d70>
  404c98:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404c9c:	add	x8, x8, #0x5
  404ca0:	movk	x9, #0xcccd
  404ca4:	umulh	x10, x8, x9
  404ca8:	lsr	x20, x10, #3
  404cac:	mul	x9, x20, x9
  404cb0:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404cb4:	ror	x9, x9, #1
  404cb8:	movk	x10, #0x1999, lsl #48
  404cbc:	cmp	x9, x10
  404cc0:	b.ls	404d10 <ferror@plt+0x2d50>  // b.plast
  404cc4:	cbz	x20, 404d30 <ferror@plt+0x2d70>
  404cc8:	bl	401c40 <localeconv@plt>
  404ccc:	cbz	x0, 404ce0 <ferror@plt+0x2d20>
  404cd0:	ldr	x4, [x0]
  404cd4:	cbz	x4, 404ce0 <ferror@plt+0x2d20>
  404cd8:	ldrb	w8, [x4]
  404cdc:	cbnz	w8, 404ce8 <ferror@plt+0x2d28>
  404ce0:	adrp	x4, 407000 <ferror@plt+0x5040>
  404ce4:	add	x4, x4, #0x4f5
  404ce8:	adrp	x2, 407000 <ferror@plt+0x5040>
  404cec:	add	x2, x2, #0x3a3
  404cf0:	add	x0, sp, #0x10
  404cf4:	add	x6, sp, #0x8
  404cf8:	mov	w1, #0x20                  	// #32
  404cfc:	mov	w3, w19
  404d00:	mov	x5, x20
  404d04:	bl	401c30 <snprintf@plt>
  404d08:	b	404d4c <ferror@plt+0x2d8c>
  404d0c:	add	x8, x8, #0x32
  404d10:	mov	x9, #0xf5c3                	// #62915
  404d14:	movk	x9, #0x5c28, lsl #16
  404d18:	movk	x9, #0xc28f, lsl #32
  404d1c:	lsr	x8, x8, #2
  404d20:	movk	x9, #0x28f5, lsl #48
  404d24:	umulh	x8, x8, x9
  404d28:	lsr	x20, x8, #2
  404d2c:	cbnz	x20, 404cc8 <ferror@plt+0x2d08>
  404d30:	adrp	x2, 407000 <ferror@plt+0x5040>
  404d34:	add	x2, x2, #0x3ad
  404d38:	add	x0, sp, #0x10
  404d3c:	add	x4, sp, #0x8
  404d40:	mov	w1, #0x20                  	// #32
  404d44:	mov	w3, w19
  404d48:	bl	401c30 <snprintf@plt>
  404d4c:	add	x0, sp, #0x10
  404d50:	bl	401d50 <strdup@plt>
  404d54:	ldp	x20, x19, [sp, #64]
  404d58:	ldp	x29, x30, [sp, #48]
  404d5c:	add	sp, sp, #0x50
  404d60:	ret
  404d64:	stp	x29, x30, [sp, #-64]!
  404d68:	stp	x24, x23, [sp, #16]
  404d6c:	stp	x22, x21, [sp, #32]
  404d70:	stp	x20, x19, [sp, #48]
  404d74:	mov	x29, sp
  404d78:	cbz	x0, 404e34 <ferror@plt+0x2e74>
  404d7c:	mov	x19, x3
  404d80:	mov	x9, x0
  404d84:	mov	w0, #0xffffffff            	// #-1
  404d88:	cbz	x3, 404e38 <ferror@plt+0x2e78>
  404d8c:	mov	x20, x2
  404d90:	cbz	x2, 404e38 <ferror@plt+0x2e78>
  404d94:	mov	x21, x1
  404d98:	cbz	x1, 404e38 <ferror@plt+0x2e78>
  404d9c:	ldrb	w10, [x9]
  404da0:	cbz	w10, 404e38 <ferror@plt+0x2e78>
  404da4:	mov	x23, xzr
  404da8:	mov	x8, xzr
  404dac:	add	x22, x9, #0x1
  404db0:	b	404dc4 <ferror@plt+0x2e04>
  404db4:	mov	x0, x23
  404db8:	add	x22, x22, #0x1
  404dbc:	mov	x23, x0
  404dc0:	cbz	w10, 404e38 <ferror@plt+0x2e78>
  404dc4:	cmp	x23, x20
  404dc8:	b.cs	404e4c <ferror@plt+0x2e8c>  // b.hs, b.nlast
  404dcc:	and	w11, w10, #0xff
  404dd0:	ldrb	w10, [x22]
  404dd4:	sub	x9, x22, #0x1
  404dd8:	cmp	x8, #0x0
  404ddc:	csel	x8, x9, x8, eq  // eq = none
  404de0:	cmp	w11, #0x2c
  404de4:	csel	x9, x9, xzr, eq  // eq = none
  404de8:	cmp	w10, #0x0
  404dec:	csel	x24, x22, x9, eq  // eq = none
  404df0:	cbz	x8, 404db4 <ferror@plt+0x2df4>
  404df4:	cbz	x24, 404db4 <ferror@plt+0x2df4>
  404df8:	subs	x1, x24, x8
  404dfc:	b.ls	404e34 <ferror@plt+0x2e74>  // b.plast
  404e00:	mov	x0, x8
  404e04:	blr	x19
  404e08:	cmn	w0, #0x1
  404e0c:	b.eq	404e34 <ferror@plt+0x2e74>  // b.none
  404e10:	str	w0, [x21, x23, lsl #2]
  404e14:	ldrb	w8, [x24]
  404e18:	add	x0, x23, #0x1
  404e1c:	cbz	w8, 404e38 <ferror@plt+0x2e78>
  404e20:	ldrb	w10, [x22], #1
  404e24:	mov	x8, xzr
  404e28:	mov	x23, x0
  404e2c:	cbnz	w10, 404dc4 <ferror@plt+0x2e04>
  404e30:	b	404e38 <ferror@plt+0x2e78>
  404e34:	mov	w0, #0xffffffff            	// #-1
  404e38:	ldp	x20, x19, [sp, #48]
  404e3c:	ldp	x22, x21, [sp, #32]
  404e40:	ldp	x24, x23, [sp, #16]
  404e44:	ldp	x29, x30, [sp], #64
  404e48:	ret
  404e4c:	mov	w0, #0xfffffffe            	// #-2
  404e50:	b	404e38 <ferror@plt+0x2e78>
  404e54:	stp	x29, x30, [sp, #-80]!
  404e58:	str	x25, [sp, #16]
  404e5c:	stp	x24, x23, [sp, #32]
  404e60:	stp	x22, x21, [sp, #48]
  404e64:	stp	x20, x19, [sp, #64]
  404e68:	mov	x29, sp
  404e6c:	cbz	x0, 404e94 <ferror@plt+0x2ed4>
  404e70:	mov	x19, x3
  404e74:	mov	x9, x0
  404e78:	mov	w0, #0xffffffff            	// #-1
  404e7c:	cbz	x3, 404e98 <ferror@plt+0x2ed8>
  404e80:	ldrb	w8, [x9]
  404e84:	cbz	w8, 404e98 <ferror@plt+0x2ed8>
  404e88:	ldr	x11, [x19]
  404e8c:	cmp	x11, x2
  404e90:	b.ls	404eb0 <ferror@plt+0x2ef0>  // b.plast
  404e94:	mov	w0, #0xffffffff            	// #-1
  404e98:	ldp	x20, x19, [sp, #64]
  404e9c:	ldp	x22, x21, [sp, #48]
  404ea0:	ldp	x24, x23, [sp, #32]
  404ea4:	ldr	x25, [sp, #16]
  404ea8:	ldp	x29, x30, [sp], #80
  404eac:	ret
  404eb0:	mov	x20, x4
  404eb4:	cmp	w8, #0x2b
  404eb8:	b.ne	404ec4 <ferror@plt+0x2f04>  // b.any
  404ebc:	add	x9, x9, #0x1
  404ec0:	b	404ecc <ferror@plt+0x2f0c>
  404ec4:	mov	x11, xzr
  404ec8:	str	xzr, [x19]
  404ecc:	mov	w0, #0xffffffff            	// #-1
  404ed0:	cbz	x20, 404e98 <ferror@plt+0x2ed8>
  404ed4:	sub	x21, x2, x11
  404ed8:	cbz	x21, 404e98 <ferror@plt+0x2ed8>
  404edc:	cbz	x1, 404e98 <ferror@plt+0x2ed8>
  404ee0:	ldrb	w10, [x9]
  404ee4:	cbz	w10, 404e98 <ferror@plt+0x2ed8>
  404ee8:	mov	x24, xzr
  404eec:	mov	x8, xzr
  404ef0:	add	x22, x1, x11, lsl #2
  404ef4:	add	x23, x9, #0x1
  404ef8:	b	404f0c <ferror@plt+0x2f4c>
  404efc:	mov	x0, x24
  404f00:	add	x23, x23, #0x1
  404f04:	mov	x24, x0
  404f08:	cbz	w10, 404f78 <ferror@plt+0x2fb8>
  404f0c:	cmp	x24, x21
  404f10:	b.cs	404f90 <ferror@plt+0x2fd0>  // b.hs, b.nlast
  404f14:	and	w11, w10, #0xff
  404f18:	ldrb	w10, [x23]
  404f1c:	sub	x9, x23, #0x1
  404f20:	cmp	x8, #0x0
  404f24:	csel	x8, x9, x8, eq  // eq = none
  404f28:	cmp	w11, #0x2c
  404f2c:	csel	x9, x9, xzr, eq  // eq = none
  404f30:	cmp	w10, #0x0
  404f34:	csel	x25, x23, x9, eq  // eq = none
  404f38:	cbz	x8, 404efc <ferror@plt+0x2f3c>
  404f3c:	cbz	x25, 404efc <ferror@plt+0x2f3c>
  404f40:	subs	x1, x25, x8
  404f44:	b.ls	404e94 <ferror@plt+0x2ed4>  // b.plast
  404f48:	mov	x0, x8
  404f4c:	blr	x20
  404f50:	cmn	w0, #0x1
  404f54:	b.eq	404e94 <ferror@plt+0x2ed4>  // b.none
  404f58:	str	w0, [x22, x24, lsl #2]
  404f5c:	ldrb	w8, [x25]
  404f60:	add	x0, x24, #0x1
  404f64:	cbz	w8, 404f78 <ferror@plt+0x2fb8>
  404f68:	ldrb	w10, [x23], #1
  404f6c:	mov	x8, xzr
  404f70:	mov	x24, x0
  404f74:	cbnz	w10, 404f0c <ferror@plt+0x2f4c>
  404f78:	cmp	w0, #0x1
  404f7c:	b.lt	404e98 <ferror@plt+0x2ed8>  // b.tstop
  404f80:	ldr	x8, [x19]
  404f84:	add	x8, x8, w0, uxtw
  404f88:	str	x8, [x19]
  404f8c:	b	404e98 <ferror@plt+0x2ed8>
  404f90:	mov	w0, #0xfffffffe            	// #-2
  404f94:	b	404e98 <ferror@plt+0x2ed8>
  404f98:	stp	x29, x30, [sp, #-64]!
  404f9c:	mov	x8, x0
  404fa0:	mov	w0, #0xffffffea            	// #-22
  404fa4:	str	x23, [sp, #16]
  404fa8:	stp	x22, x21, [sp, #32]
  404fac:	stp	x20, x19, [sp, #48]
  404fb0:	mov	x29, sp
  404fb4:	cbz	x1, 40505c <ferror@plt+0x309c>
  404fb8:	cbz	x8, 40505c <ferror@plt+0x309c>
  404fbc:	mov	x19, x2
  404fc0:	cbz	x2, 40505c <ferror@plt+0x309c>
  404fc4:	ldrb	w9, [x8]
  404fc8:	cbz	w9, 405058 <ferror@plt+0x3098>
  404fcc:	mov	x20, x1
  404fd0:	mov	x0, xzr
  404fd4:	add	x21, x8, #0x1
  404fd8:	mov	w22, #0x1                   	// #1
  404fdc:	b	404fe8 <ferror@plt+0x3028>
  404fe0:	add	x21, x21, #0x1
  404fe4:	cbz	w9, 405058 <ferror@plt+0x3098>
  404fe8:	mov	x8, x21
  404fec:	ldrb	w10, [x8], #-1
  404ff0:	and	w9, w9, #0xff
  404ff4:	cmp	x0, #0x0
  404ff8:	csel	x0, x8, x0, eq  // eq = none
  404ffc:	cmp	w9, #0x2c
  405000:	csel	x8, x8, xzr, eq  // eq = none
  405004:	cmp	w10, #0x0
  405008:	mov	w9, w10
  40500c:	csel	x23, x21, x8, eq  // eq = none
  405010:	cbz	x0, 404fe0 <ferror@plt+0x3020>
  405014:	cbz	x23, 404fe0 <ferror@plt+0x3020>
  405018:	subs	x1, x23, x0
  40501c:	b.ls	405070 <ferror@plt+0x30b0>  // b.plast
  405020:	blr	x19
  405024:	tbnz	w0, #31, 40505c <ferror@plt+0x309c>
  405028:	mov	w8, w0
  40502c:	lsr	x8, x8, #3
  405030:	ldrb	w9, [x20, x8]
  405034:	and	w10, w0, #0x7
  405038:	lsl	w10, w22, w10
  40503c:	orr	w9, w9, w10
  405040:	strb	w9, [x20, x8]
  405044:	ldrb	w8, [x23]
  405048:	cbz	w8, 405058 <ferror@plt+0x3098>
  40504c:	ldrb	w9, [x21]
  405050:	mov	x0, xzr
  405054:	b	404fe0 <ferror@plt+0x3020>
  405058:	mov	w0, wzr
  40505c:	ldp	x20, x19, [sp, #48]
  405060:	ldp	x22, x21, [sp, #32]
  405064:	ldr	x23, [sp, #16]
  405068:	ldp	x29, x30, [sp], #64
  40506c:	ret
  405070:	mov	w0, #0xffffffff            	// #-1
  405074:	b	40505c <ferror@plt+0x309c>
  405078:	stp	x29, x30, [sp, #-48]!
  40507c:	mov	x8, x0
  405080:	mov	w0, #0xffffffea            	// #-22
  405084:	stp	x22, x21, [sp, #16]
  405088:	stp	x20, x19, [sp, #32]
  40508c:	mov	x29, sp
  405090:	cbz	x1, 405124 <ferror@plt+0x3164>
  405094:	cbz	x8, 405124 <ferror@plt+0x3164>
  405098:	mov	x19, x2
  40509c:	cbz	x2, 405124 <ferror@plt+0x3164>
  4050a0:	ldrb	w9, [x8]
  4050a4:	cbz	w9, 405120 <ferror@plt+0x3160>
  4050a8:	mov	x20, x1
  4050ac:	mov	x0, xzr
  4050b0:	add	x21, x8, #0x1
  4050b4:	b	4050c0 <ferror@plt+0x3100>
  4050b8:	add	x21, x21, #0x1
  4050bc:	cbz	w9, 405120 <ferror@plt+0x3160>
  4050c0:	mov	x8, x21
  4050c4:	ldrb	w10, [x8], #-1
  4050c8:	and	w9, w9, #0xff
  4050cc:	cmp	x0, #0x0
  4050d0:	csel	x0, x8, x0, eq  // eq = none
  4050d4:	cmp	w9, #0x2c
  4050d8:	csel	x8, x8, xzr, eq  // eq = none
  4050dc:	cmp	w10, #0x0
  4050e0:	mov	w9, w10
  4050e4:	csel	x22, x21, x8, eq  // eq = none
  4050e8:	cbz	x0, 4050b8 <ferror@plt+0x30f8>
  4050ec:	cbz	x22, 4050b8 <ferror@plt+0x30f8>
  4050f0:	subs	x1, x22, x0
  4050f4:	b.ls	405134 <ferror@plt+0x3174>  // b.plast
  4050f8:	blr	x19
  4050fc:	tbnz	x0, #63, 405124 <ferror@plt+0x3164>
  405100:	ldr	x8, [x20]
  405104:	orr	x8, x8, x0
  405108:	str	x8, [x20]
  40510c:	ldrb	w8, [x22]
  405110:	cbz	w8, 405120 <ferror@plt+0x3160>
  405114:	ldrb	w9, [x21]
  405118:	mov	x0, xzr
  40511c:	b	4050b8 <ferror@plt+0x30f8>
  405120:	mov	w0, wzr
  405124:	ldp	x20, x19, [sp, #32]
  405128:	ldp	x22, x21, [sp, #16]
  40512c:	ldp	x29, x30, [sp], #48
  405130:	ret
  405134:	mov	w0, #0xffffffff            	// #-1
  405138:	ldp	x20, x19, [sp, #32]
  40513c:	ldp	x22, x21, [sp, #16]
  405140:	ldp	x29, x30, [sp], #48
  405144:	ret
  405148:	stp	x29, x30, [sp, #-64]!
  40514c:	mov	x29, sp
  405150:	str	x23, [sp, #16]
  405154:	stp	x22, x21, [sp, #32]
  405158:	stp	x20, x19, [sp, #48]
  40515c:	str	xzr, [x29, #24]
  405160:	cbz	x0, 405238 <ferror@plt+0x3278>
  405164:	mov	w21, w3
  405168:	mov	x19, x2
  40516c:	mov	x23, x1
  405170:	mov	x22, x0
  405174:	str	w3, [x1]
  405178:	str	w3, [x2]
  40517c:	bl	401f70 <__errno_location@plt>
  405180:	str	wzr, [x0]
  405184:	ldrb	w8, [x22]
  405188:	mov	x20, x0
  40518c:	cmp	w8, #0x3a
  405190:	b.ne	40519c <ferror@plt+0x31dc>  // b.any
  405194:	add	x21, x22, #0x1
  405198:	b	4051f8 <ferror@plt+0x3238>
  40519c:	add	x1, x29, #0x18
  4051a0:	mov	w2, #0xa                   	// #10
  4051a4:	mov	x0, x22
  4051a8:	bl	401e40 <strtol@plt>
  4051ac:	str	w0, [x23]
  4051b0:	str	w0, [x19]
  4051b4:	ldr	x8, [x29, #24]
  4051b8:	mov	w0, #0xffffffff            	// #-1
  4051bc:	cmp	x8, x22
  4051c0:	b.eq	405238 <ferror@plt+0x3278>  // b.none
  4051c4:	ldr	w9, [x20]
  4051c8:	cbnz	w9, 405238 <ferror@plt+0x3278>
  4051cc:	cbz	x8, 405238 <ferror@plt+0x3278>
  4051d0:	ldrb	w9, [x8]
  4051d4:	cmp	w9, #0x2d
  4051d8:	b.eq	4051ec <ferror@plt+0x322c>  // b.none
  4051dc:	cmp	w9, #0x3a
  4051e0:	b.ne	405234 <ferror@plt+0x3274>  // b.any
  4051e4:	ldrb	w9, [x8, #1]
  4051e8:	cbz	w9, 40524c <ferror@plt+0x328c>
  4051ec:	add	x21, x8, #0x1
  4051f0:	str	xzr, [x29, #24]
  4051f4:	str	wzr, [x20]
  4051f8:	add	x1, x29, #0x18
  4051fc:	mov	w2, #0xa                   	// #10
  405200:	mov	x0, x21
  405204:	bl	401e40 <strtol@plt>
  405208:	str	w0, [x19]
  40520c:	ldr	w8, [x20]
  405210:	mov	w0, #0xffffffff            	// #-1
  405214:	cbnz	w8, 405238 <ferror@plt+0x3278>
  405218:	ldr	x8, [x29, #24]
  40521c:	cbz	x8, 405238 <ferror@plt+0x3278>
  405220:	cmp	x8, x21
  405224:	mov	w0, #0xffffffff            	// #-1
  405228:	b.eq	405238 <ferror@plt+0x3278>  // b.none
  40522c:	ldrb	w8, [x8]
  405230:	cbnz	w8, 405238 <ferror@plt+0x3278>
  405234:	mov	w0, wzr
  405238:	ldp	x20, x19, [sp, #48]
  40523c:	ldp	x22, x21, [sp, #32]
  405240:	ldr	x23, [sp, #16]
  405244:	ldp	x29, x30, [sp], #64
  405248:	ret
  40524c:	str	w21, [x19]
  405250:	b	405234 <ferror@plt+0x3274>
  405254:	stp	x29, x30, [sp, #-48]!
  405258:	mov	w8, wzr
  40525c:	str	x21, [sp, #16]
  405260:	stp	x20, x19, [sp, #32]
  405264:	mov	x29, sp
  405268:	cbz	x1, 40539c <ferror@plt+0x33dc>
  40526c:	cbz	x0, 40539c <ferror@plt+0x33dc>
  405270:	ldrb	w8, [x0]
  405274:	and	w8, w8, #0xff
  405278:	cmp	w8, #0x2f
  40527c:	mov	x19, x0
  405280:	b.ne	40529c <ferror@plt+0x32dc>  // b.any
  405284:	mov	x0, x19
  405288:	ldrb	w8, [x0, #1]!
  40528c:	cmp	w8, #0x2f
  405290:	mov	w8, #0x2f                  	// #47
  405294:	b.eq	405274 <ferror@plt+0x32b4>  // b.none
  405298:	b	4052ac <ferror@plt+0x32ec>
  40529c:	cbnz	w8, 4052ac <ferror@plt+0x32ec>
  4052a0:	mov	x20, xzr
  4052a4:	mov	x19, xzr
  4052a8:	b	4052cc <ferror@plt+0x330c>
  4052ac:	mov	w20, #0x1                   	// #1
  4052b0:	ldrb	w8, [x19, x20]
  4052b4:	cbz	w8, 4052cc <ferror@plt+0x330c>
  4052b8:	cmp	w8, #0x2f
  4052bc:	b.eq	4052cc <ferror@plt+0x330c>  // b.none
  4052c0:	add	x20, x20, #0x1
  4052c4:	ldrb	w8, [x19, x20]
  4052c8:	cbnz	w8, 4052b8 <ferror@plt+0x32f8>
  4052cc:	ldrb	w8, [x1]
  4052d0:	and	w8, w8, #0xff
  4052d4:	cmp	w8, #0x2f
  4052d8:	mov	x21, x1
  4052dc:	b.ne	4052f8 <ferror@plt+0x3338>  // b.any
  4052e0:	mov	x1, x21
  4052e4:	ldrb	w8, [x1, #1]!
  4052e8:	cmp	w8, #0x2f
  4052ec:	mov	w8, #0x2f                  	// #47
  4052f0:	b.eq	4052d0 <ferror@plt+0x3310>  // b.none
  4052f4:	b	405308 <ferror@plt+0x3348>
  4052f8:	cbnz	w8, 405308 <ferror@plt+0x3348>
  4052fc:	mov	x8, xzr
  405300:	mov	x21, xzr
  405304:	b	405328 <ferror@plt+0x3368>
  405308:	mov	w8, #0x1                   	// #1
  40530c:	ldrb	w9, [x21, x8]
  405310:	cbz	w9, 405328 <ferror@plt+0x3368>
  405314:	cmp	w9, #0x2f
  405318:	b.eq	405328 <ferror@plt+0x3368>  // b.none
  40531c:	add	x8, x8, #0x1
  405320:	ldrb	w9, [x21, x8]
  405324:	cbnz	w9, 405314 <ferror@plt+0x3354>
  405328:	add	x9, x8, x20
  40532c:	cmp	x9, #0x1
  405330:	b.eq	40533c <ferror@plt+0x337c>  // b.none
  405334:	cbnz	x9, 40535c <ferror@plt+0x339c>
  405338:	b	405390 <ferror@plt+0x33d0>
  40533c:	cbz	x19, 40534c <ferror@plt+0x338c>
  405340:	ldrb	w9, [x19]
  405344:	cmp	w9, #0x2f
  405348:	b.eq	405390 <ferror@plt+0x33d0>  // b.none
  40534c:	cbz	x21, 405398 <ferror@plt+0x33d8>
  405350:	ldrb	w9, [x21]
  405354:	cmp	w9, #0x2f
  405358:	b.eq	405390 <ferror@plt+0x33d0>  // b.none
  40535c:	cmp	x20, x8
  405360:	mov	w8, wzr
  405364:	b.ne	40539c <ferror@plt+0x33dc>  // b.any
  405368:	cbz	x19, 40539c <ferror@plt+0x33dc>
  40536c:	cbz	x21, 40539c <ferror@plt+0x33dc>
  405370:	mov	x0, x19
  405374:	mov	x1, x21
  405378:	mov	x2, x20
  40537c:	bl	401cd0 <strncmp@plt>
  405380:	cbnz	w0, 405398 <ferror@plt+0x33d8>
  405384:	add	x0, x19, x20
  405388:	add	x1, x21, x20
  40538c:	b	405270 <ferror@plt+0x32b0>
  405390:	mov	w8, #0x1                   	// #1
  405394:	b	40539c <ferror@plt+0x33dc>
  405398:	mov	w8, wzr
  40539c:	ldp	x20, x19, [sp, #32]
  4053a0:	ldr	x21, [sp, #16]
  4053a4:	mov	w0, w8
  4053a8:	ldp	x29, x30, [sp], #48
  4053ac:	ret
  4053b0:	stp	x29, x30, [sp, #-64]!
  4053b4:	orr	x8, x0, x1
  4053b8:	stp	x24, x23, [sp, #16]
  4053bc:	stp	x22, x21, [sp, #32]
  4053c0:	stp	x20, x19, [sp, #48]
  4053c4:	mov	x29, sp
  4053c8:	cbz	x8, 4053fc <ferror@plt+0x343c>
  4053cc:	mov	x19, x1
  4053d0:	mov	x21, x0
  4053d4:	mov	x20, x2
  4053d8:	cbz	x0, 405418 <ferror@plt+0x3458>
  4053dc:	cbz	x19, 405434 <ferror@plt+0x3474>
  4053e0:	mov	x0, x21
  4053e4:	bl	401b10 <strlen@plt>
  4053e8:	mvn	x8, x0
  4053ec:	cmp	x8, x20
  4053f0:	b.cs	40543c <ferror@plt+0x347c>  // b.hs, b.nlast
  4053f4:	mov	x22, xzr
  4053f8:	b	405478 <ferror@plt+0x34b8>
  4053fc:	adrp	x0, 406000 <ferror@plt+0x4040>
  405400:	add	x0, x0, #0xc37
  405404:	ldp	x20, x19, [sp, #48]
  405408:	ldp	x22, x21, [sp, #32]
  40540c:	ldp	x24, x23, [sp, #16]
  405410:	ldp	x29, x30, [sp], #64
  405414:	b	401d50 <strdup@plt>
  405418:	mov	x0, x19
  40541c:	mov	x1, x20
  405420:	ldp	x20, x19, [sp, #48]
  405424:	ldp	x22, x21, [sp, #32]
  405428:	ldp	x24, x23, [sp, #16]
  40542c:	ldp	x29, x30, [sp], #64
  405430:	b	401e90 <strndup@plt>
  405434:	mov	x0, x21
  405438:	b	405404 <ferror@plt+0x3444>
  40543c:	add	x24, x0, x20
  405440:	mov	x23, x0
  405444:	add	x0, x24, #0x1
  405448:	bl	401c90 <malloc@plt>
  40544c:	mov	x22, x0
  405450:	cbz	x0, 405478 <ferror@plt+0x34b8>
  405454:	mov	x0, x22
  405458:	mov	x1, x21
  40545c:	mov	x2, x23
  405460:	bl	401ad0 <memcpy@plt>
  405464:	add	x0, x22, x23
  405468:	mov	x1, x19
  40546c:	mov	x2, x20
  405470:	bl	401ad0 <memcpy@plt>
  405474:	strb	wzr, [x22, x24]
  405478:	mov	x0, x22
  40547c:	ldp	x20, x19, [sp, #48]
  405480:	ldp	x22, x21, [sp, #32]
  405484:	ldp	x24, x23, [sp, #16]
  405488:	ldp	x29, x30, [sp], #64
  40548c:	ret
  405490:	stp	x29, x30, [sp, #-64]!
  405494:	stp	x20, x19, [sp, #48]
  405498:	mov	x20, x0
  40549c:	stp	x24, x23, [sp, #16]
  4054a0:	stp	x22, x21, [sp, #32]
  4054a4:	mov	x29, sp
  4054a8:	cbz	x1, 4054dc <ferror@plt+0x351c>
  4054ac:	mov	x0, x1
  4054b0:	mov	x19, x1
  4054b4:	bl	401b10 <strlen@plt>
  4054b8:	mov	x21, x0
  4054bc:	cbz	x20, 4054e8 <ferror@plt+0x3528>
  4054c0:	mov	x0, x20
  4054c4:	bl	401b10 <strlen@plt>
  4054c8:	mvn	x8, x0
  4054cc:	cmp	x21, x8
  4054d0:	b.ls	405504 <ferror@plt+0x3544>  // b.plast
  4054d4:	mov	x22, xzr
  4054d8:	b	405540 <ferror@plt+0x3580>
  4054dc:	cbz	x20, 405558 <ferror@plt+0x3598>
  4054e0:	mov	x0, x20
  4054e4:	b	405560 <ferror@plt+0x35a0>
  4054e8:	mov	x0, x19
  4054ec:	mov	x1, x21
  4054f0:	ldp	x20, x19, [sp, #48]
  4054f4:	ldp	x22, x21, [sp, #32]
  4054f8:	ldp	x24, x23, [sp, #16]
  4054fc:	ldp	x29, x30, [sp], #64
  405500:	b	401e90 <strndup@plt>
  405504:	add	x24, x0, x21
  405508:	mov	x23, x0
  40550c:	add	x0, x24, #0x1
  405510:	bl	401c90 <malloc@plt>
  405514:	mov	x22, x0
  405518:	cbz	x0, 405540 <ferror@plt+0x3580>
  40551c:	mov	x0, x22
  405520:	mov	x1, x20
  405524:	mov	x2, x23
  405528:	bl	401ad0 <memcpy@plt>
  40552c:	add	x0, x22, x23
  405530:	mov	x1, x19
  405534:	mov	x2, x21
  405538:	bl	401ad0 <memcpy@plt>
  40553c:	strb	wzr, [x22, x24]
  405540:	mov	x0, x22
  405544:	ldp	x20, x19, [sp, #48]
  405548:	ldp	x22, x21, [sp, #32]
  40554c:	ldp	x24, x23, [sp, #16]
  405550:	ldp	x29, x30, [sp], #64
  405554:	ret
  405558:	adrp	x0, 406000 <ferror@plt+0x4040>
  40555c:	add	x0, x0, #0xc37
  405560:	ldp	x20, x19, [sp, #48]
  405564:	ldp	x22, x21, [sp, #32]
  405568:	ldp	x24, x23, [sp, #16]
  40556c:	ldp	x29, x30, [sp], #64
  405570:	b	401d50 <strdup@plt>
  405574:	sub	sp, sp, #0x140
  405578:	stp	x29, x30, [sp, #240]
  40557c:	add	x29, sp, #0xf0
  405580:	sub	x9, x29, #0x70
  405584:	mov	x10, sp
  405588:	mov	x11, #0xffffffffffffffd0    	// #-48
  40558c:	add	x8, x29, #0x50
  405590:	movk	x11, #0xff80, lsl #32
  405594:	add	x9, x9, #0x30
  405598:	add	x10, x10, #0x80
  40559c:	stp	x8, x9, [x29, #-32]
  4055a0:	stp	x10, x11, [x29, #-16]
  4055a4:	stp	x2, x3, [x29, #-112]
  4055a8:	stp	x4, x5, [x29, #-96]
  4055ac:	stp	x6, x7, [x29, #-80]
  4055b0:	stp	q1, q2, [sp, #16]
  4055b4:	str	q0, [sp]
  4055b8:	ldp	q0, q1, [x29, #-32]
  4055bc:	stp	x20, x19, [sp, #304]
  4055c0:	mov	x19, x0
  4055c4:	add	x0, x29, #0x18
  4055c8:	sub	x2, x29, #0x40
  4055cc:	str	x28, [sp, #256]
  4055d0:	stp	x24, x23, [sp, #272]
  4055d4:	stp	x22, x21, [sp, #288]
  4055d8:	stp	q3, q4, [sp, #48]
  4055dc:	stp	q5, q6, [sp, #80]
  4055e0:	str	q7, [sp, #112]
  4055e4:	stp	q0, q1, [x29, #-64]
  4055e8:	bl	401e80 <vasprintf@plt>
  4055ec:	tbnz	w0, #31, 405624 <ferror@plt+0x3664>
  4055f0:	ldr	x21, [x29, #24]
  4055f4:	orr	x8, x19, x21
  4055f8:	cbz	x8, 40562c <ferror@plt+0x366c>
  4055fc:	mov	w22, w0
  405600:	cbz	x19, 405640 <ferror@plt+0x3680>
  405604:	cbz	x21, 405654 <ferror@plt+0x3694>
  405608:	mov	x0, x19
  40560c:	bl	401b10 <strlen@plt>
  405610:	mvn	x8, x0
  405614:	cmp	x8, x22
  405618:	b.cs	40565c <ferror@plt+0x369c>  // b.hs, b.nlast
  40561c:	mov	x20, xzr
  405620:	b	405698 <ferror@plt+0x36d8>
  405624:	mov	x20, xzr
  405628:	b	4056a0 <ferror@plt+0x36e0>
  40562c:	adrp	x0, 406000 <ferror@plt+0x4040>
  405630:	add	x0, x0, #0xc37
  405634:	bl	401d50 <strdup@plt>
  405638:	mov	x20, x0
  40563c:	b	405698 <ferror@plt+0x36d8>
  405640:	mov	x0, x21
  405644:	mov	x1, x22
  405648:	bl	401e90 <strndup@plt>
  40564c:	mov	x20, x0
  405650:	b	405698 <ferror@plt+0x36d8>
  405654:	mov	x0, x19
  405658:	b	405634 <ferror@plt+0x3674>
  40565c:	add	x24, x0, x22
  405660:	mov	x23, x0
  405664:	add	x0, x24, #0x1
  405668:	bl	401c90 <malloc@plt>
  40566c:	mov	x20, x0
  405670:	cbz	x0, 405698 <ferror@plt+0x36d8>
  405674:	mov	x0, x20
  405678:	mov	x1, x19
  40567c:	mov	x2, x23
  405680:	bl	401ad0 <memcpy@plt>
  405684:	add	x0, x20, x23
  405688:	mov	x1, x21
  40568c:	mov	x2, x22
  405690:	bl	401ad0 <memcpy@plt>
  405694:	strb	wzr, [x20, x24]
  405698:	ldr	x0, [x29, #24]
  40569c:	bl	401e50 <free@plt>
  4056a0:	mov	x0, x20
  4056a4:	ldp	x20, x19, [sp, #304]
  4056a8:	ldp	x22, x21, [sp, #288]
  4056ac:	ldp	x24, x23, [sp, #272]
  4056b0:	ldr	x28, [sp, #256]
  4056b4:	ldp	x29, x30, [sp, #240]
  4056b8:	add	sp, sp, #0x140
  4056bc:	ret
  4056c0:	sub	sp, sp, #0x60
  4056c4:	stp	x29, x30, [sp, #16]
  4056c8:	stp	x26, x25, [sp, #32]
  4056cc:	stp	x24, x23, [sp, #48]
  4056d0:	stp	x22, x21, [sp, #64]
  4056d4:	stp	x20, x19, [sp, #80]
  4056d8:	ldr	x23, [x0]
  4056dc:	add	x29, sp, #0x10
  4056e0:	ldrb	w8, [x23]
  4056e4:	cbz	w8, 4058a4 <ferror@plt+0x38e4>
  4056e8:	mov	x20, x0
  4056ec:	mov	x22, x1
  4056f0:	mov	x0, x23
  4056f4:	mov	x1, x2
  4056f8:	mov	w24, w3
  4056fc:	mov	x21, x2
  405700:	bl	401ea0 <strspn@plt>
  405704:	add	x19, x23, x0
  405708:	ldrb	w25, [x19]
  40570c:	cbz	x25, 4058a0 <ferror@plt+0x38e0>
  405710:	cbz	w24, 4057a0 <ferror@plt+0x37e0>
  405714:	cmp	w25, #0x3f
  405718:	b.hi	4057bc <ferror@plt+0x37fc>  // b.pmore
  40571c:	mov	w8, #0x1                   	// #1
  405720:	mov	x9, #0x1                   	// #1
  405724:	lsl	x8, x8, x25
  405728:	movk	x9, #0x84, lsl #32
  40572c:	and	x8, x8, x9
  405730:	cbz	x8, 4057bc <ferror@plt+0x37fc>
  405734:	sturb	w25, [x29, #-4]
  405738:	sturb	wzr, [x29, #-3]
  40573c:	mov	x24, x19
  405740:	ldrb	w9, [x24, #1]!
  405744:	cbz	w9, 40583c <ferror@plt+0x387c>
  405748:	add	x10, x0, x23
  40574c:	mov	x26, xzr
  405750:	mov	w8, wzr
  405754:	add	x23, x10, #0x2
  405758:	b	40577c <ferror@plt+0x37bc>
  40575c:	sxtb	w1, w9
  405760:	sub	x0, x29, #0x4
  405764:	bl	401eb0 <strchr@plt>
  405768:	cbnz	x0, 405850 <ferror@plt+0x3890>
  40576c:	mov	w8, wzr
  405770:	ldrb	w9, [x23, x26]
  405774:	add	x26, x26, #0x1
  405778:	cbz	w9, 40579c <ferror@plt+0x37dc>
  40577c:	cbnz	w8, 40576c <ferror@plt+0x37ac>
  405780:	and	w8, w9, #0xff
  405784:	cmp	w8, #0x5c
  405788:	b.ne	40575c <ferror@plt+0x379c>  // b.any
  40578c:	mov	w8, #0x1                   	// #1
  405790:	ldrb	w9, [x23, x26]
  405794:	add	x26, x26, #0x1
  405798:	cbnz	w9, 40577c <ferror@plt+0x37bc>
  40579c:	b	405854 <ferror@plt+0x3894>
  4057a0:	mov	x0, x19
  4057a4:	mov	x1, x21
  4057a8:	bl	401f40 <strcspn@plt>
  4057ac:	add	x8, x19, x0
  4057b0:	str	x0, [x22]
  4057b4:	str	x8, [x20]
  4057b8:	b	4058a8 <ferror@plt+0x38e8>
  4057bc:	add	x9, x0, x23
  4057c0:	mov	x24, xzr
  4057c4:	mov	w8, wzr
  4057c8:	add	x23, x9, #0x1
  4057cc:	b	4057f0 <ferror@plt+0x3830>
  4057d0:	sxtb	w1, w25
  4057d4:	mov	x0, x21
  4057d8:	bl	401eb0 <strchr@plt>
  4057dc:	cbnz	x0, 405848 <ferror@plt+0x3888>
  4057e0:	mov	w8, wzr
  4057e4:	ldrb	w25, [x23, x24]
  4057e8:	add	x24, x24, #0x1
  4057ec:	cbz	w25, 405810 <ferror@plt+0x3850>
  4057f0:	cbnz	w8, 4057e0 <ferror@plt+0x3820>
  4057f4:	and	w8, w25, #0xff
  4057f8:	cmp	w8, #0x5c
  4057fc:	b.ne	4057d0 <ferror@plt+0x3810>  // b.any
  405800:	mov	w8, #0x1                   	// #1
  405804:	ldrb	w25, [x23, x24]
  405808:	add	x24, x24, #0x1
  40580c:	cbnz	w25, 4057f0 <ferror@plt+0x3830>
  405810:	sub	w8, w24, w8
  405814:	sxtw	x8, w8
  405818:	str	x8, [x22]
  40581c:	add	x22, x19, x8
  405820:	ldrsb	w1, [x22]
  405824:	cbz	w1, 405834 <ferror@plt+0x3874>
  405828:	mov	x0, x21
  40582c:	bl	401eb0 <strchr@plt>
  405830:	cbz	x0, 4058a0 <ferror@plt+0x38e0>
  405834:	str	x22, [x20]
  405838:	b	4058a8 <ferror@plt+0x38e8>
  40583c:	mov	w8, wzr
  405840:	mov	w26, wzr
  405844:	b	405854 <ferror@plt+0x3894>
  405848:	mov	w8, wzr
  40584c:	b	405810 <ferror@plt+0x3850>
  405850:	mov	w8, wzr
  405854:	sub	w8, w26, w8
  405858:	sxtw	x23, w8
  40585c:	str	x23, [x22]
  405860:	add	x8, x23, x19
  405864:	ldrb	w8, [x8, #1]
  405868:	cbz	w8, 4058a0 <ferror@plt+0x38e0>
  40586c:	cmp	w8, w25
  405870:	b.ne	4058a0 <ferror@plt+0x38e0>  // b.any
  405874:	add	x8, x23, x19
  405878:	ldrsb	w1, [x8, #2]
  40587c:	cbz	w1, 40588c <ferror@plt+0x38cc>
  405880:	mov	x0, x21
  405884:	bl	401eb0 <strchr@plt>
  405888:	cbz	x0, 4058a0 <ferror@plt+0x38e0>
  40588c:	add	x8, x19, x23
  405890:	add	x8, x8, #0x2
  405894:	str	x8, [x20]
  405898:	mov	x19, x24
  40589c:	b	4058a8 <ferror@plt+0x38e8>
  4058a0:	str	x19, [x20]
  4058a4:	mov	x19, xzr
  4058a8:	mov	x0, x19
  4058ac:	ldp	x20, x19, [sp, #80]
  4058b0:	ldp	x22, x21, [sp, #64]
  4058b4:	ldp	x24, x23, [sp, #48]
  4058b8:	ldp	x26, x25, [sp, #32]
  4058bc:	ldp	x29, x30, [sp, #16]
  4058c0:	add	sp, sp, #0x60
  4058c4:	ret
  4058c8:	stp	x29, x30, [sp, #-32]!
  4058cc:	str	x19, [sp, #16]
  4058d0:	mov	x19, x0
  4058d4:	mov	x29, sp
  4058d8:	mov	x0, x19
  4058dc:	bl	401d00 <fgetc@plt>
  4058e0:	cmp	w0, #0xa
  4058e4:	b.eq	405900 <ferror@plt+0x3940>  // b.none
  4058e8:	cmn	w0, #0x1
  4058ec:	b.ne	4058d8 <ferror@plt+0x3918>  // b.any
  4058f0:	mov	w0, #0x1                   	// #1
  4058f4:	ldr	x19, [sp, #16]
  4058f8:	ldp	x29, x30, [sp], #32
  4058fc:	ret
  405900:	mov	w0, wzr
  405904:	ldr	x19, [sp, #16]
  405908:	ldp	x29, x30, [sp], #32
  40590c:	ret
  405910:	sub	sp, sp, #0xc0
  405914:	stp	x29, x30, [sp, #144]
  405918:	str	x21, [sp, #160]
  40591c:	stp	x20, x19, [sp, #176]
  405920:	add	x29, sp, #0x90
  405924:	stp	xzr, xzr, [sp]
  405928:	cbz	x0, 405fd4 <ferror@plt+0x4014>
  40592c:	mov	x19, x1
  405930:	cbz	x1, 405ff4 <ferror@plt+0x4034>
  405934:	mov	x20, x0
  405938:	mov	x0, xzr
  40593c:	bl	401c80 <time@plt>
  405940:	str	x0, [x29, #24]
  405944:	add	x0, x29, #0x18
  405948:	sub	x1, x29, #0x40
  40594c:	bl	401bb0 <localtime_r@plt>
  405950:	adrp	x1, 407000 <ferror@plt+0x5040>
  405954:	mov	w21, #0xffffffff            	// #-1
  405958:	add	x1, x1, #0x448
  40595c:	mov	x0, x20
  405960:	stur	w21, [x29, #-32]
  405964:	bl	401e10 <strcmp@plt>
  405968:	cbz	w0, 405a08 <ferror@plt+0x3a48>
  40596c:	adrp	x1, 407000 <ferror@plt+0x5040>
  405970:	add	x1, x1, #0x44c
  405974:	mov	x0, x20
  405978:	bl	401e10 <strcmp@plt>
  40597c:	cbz	w0, 4059d0 <ferror@plt+0x3a10>
  405980:	adrp	x1, 407000 <ferror@plt+0x5040>
  405984:	add	x1, x1, #0x452
  405988:	mov	x0, x20
  40598c:	bl	401e10 <strcmp@plt>
  405990:	cbz	w0, 4059dc <ferror@plt+0x3a1c>
  405994:	adrp	x1, 407000 <ferror@plt+0x5040>
  405998:	add	x1, x1, #0x45c
  40599c:	mov	x0, x20
  4059a0:	bl	401e10 <strcmp@plt>
  4059a4:	cbz	w0, 4059f0 <ferror@plt+0x3a30>
  4059a8:	ldrb	w8, [x20]
  4059ac:	cmp	w8, #0x2d
  4059b0:	b.eq	405a50 <ferror@plt+0x3a90>  // b.none
  4059b4:	cmp	w8, #0x2b
  4059b8:	b.ne	405a68 <ferror@plt+0x3aa8>  // b.any
  4059bc:	add	x0, x20, #0x1
  4059c0:	add	x1, sp, #0x8
  4059c4:	bl	406014 <ferror@plt+0x4054>
  4059c8:	tbz	w0, #31, 405a04 <ferror@plt+0x3a44>
  4059cc:	b	405a60 <ferror@plt+0x3aa0>
  4059d0:	stur	xzr, [x29, #-60]
  4059d4:	stur	wzr, [x29, #-64]
  4059d8:	b	405a04 <ferror@plt+0x3a44>
  4059dc:	ldur	w8, [x29, #-52]
  4059e0:	stur	xzr, [x29, #-60]
  4059e4:	stur	wzr, [x29, #-64]
  4059e8:	sub	w8, w8, #0x1
  4059ec:	b	405a00 <ferror@plt+0x3a40>
  4059f0:	ldur	w8, [x29, #-52]
  4059f4:	stur	xzr, [x29, #-60]
  4059f8:	stur	wzr, [x29, #-64]
  4059fc:	add	w8, w8, #0x1
  405a00:	stur	w8, [x29, #-52]
  405a04:	mov	w21, #0xffffffff            	// #-1
  405a08:	sub	x0, x29, #0x40
  405a0c:	bl	401da0 <mktime@plt>
  405a10:	cmn	x0, #0x1
  405a14:	str	x0, [x29, #24]
  405a18:	b.eq	405fa4 <ferror@plt+0x3fe4>  // b.none
  405a1c:	tbnz	w21, #31, 405a2c <ferror@plt+0x3a6c>
  405a20:	ldur	w8, [x29, #-40]
  405a24:	cmp	w8, w21
  405a28:	b.ne	405fa4 <ferror@plt+0x3fe4>  // b.any
  405a2c:	ldp	x9, x8, [sp]
  405a30:	mov	w10, #0x4240                	// #16960
  405a34:	movk	w10, #0xf, lsl #16
  405a38:	mov	w20, wzr
  405a3c:	madd	x8, x0, x10, x8
  405a40:	subs	x8, x8, x9
  405a44:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  405a48:	str	x8, [x19]
  405a4c:	b	405fa8 <ferror@plt+0x3fe8>
  405a50:	add	x0, x20, #0x1
  405a54:	mov	x1, sp
  405a58:	bl	406014 <ferror@plt+0x4054>
  405a5c:	tbz	w0, #31, 405a04 <ferror@plt+0x3a44>
  405a60:	mov	w20, w0
  405a64:	b	405fa8 <ferror@plt+0x3fe8>
  405a68:	mov	x0, x20
  405a6c:	bl	401b10 <strlen@plt>
  405a70:	subs	x1, x0, #0x4
  405a74:	b.cc	405a90 <ferror@plt+0x3ad0>  // b.lo, b.ul, b.last
  405a78:	add	x8, x20, x0
  405a7c:	ldur	w8, [x8, #-4]
  405a80:	mov	w9, #0x6120                	// #24864
  405a84:	movk	w9, #0x6f67, lsl #16
  405a88:	cmp	w8, w9
  405a8c:	b.eq	405c10 <ferror@plt+0x3c50>  // b.none
  405a90:	adrp	x1, 407000 <ferror@plt+0x5040>
  405a94:	add	x1, x1, #0x3b2
  405a98:	mov	w2, #0x6                   	// #6
  405a9c:	mov	x0, x20
  405aa0:	bl	401e70 <strncasecmp@plt>
  405aa4:	cbnz	w0, 405ac0 <ferror@plt+0x3b00>
  405aa8:	ldrb	w8, [x20, #6]
  405aac:	cmp	w8, #0x20
  405ab0:	b.ne	405ac0 <ferror@plt+0x3b00>  // b.any
  405ab4:	mov	x9, xzr
  405ab8:	mov	w8, #0x7                   	// #7
  405abc:	b	405d60 <ferror@plt+0x3da0>
  405ac0:	adrp	x1, 407000 <ferror@plt+0x5040>
  405ac4:	add	x1, x1, #0x3b9
  405ac8:	mov	w2, #0x3                   	// #3
  405acc:	mov	x0, x20
  405ad0:	bl	401e70 <strncasecmp@plt>
  405ad4:	cbnz	w0, 405af0 <ferror@plt+0x3b30>
  405ad8:	ldrb	w8, [x20, #3]
  405adc:	cmp	w8, #0x20
  405ae0:	b.ne	405af0 <ferror@plt+0x3b30>  // b.any
  405ae4:	mov	w8, #0x4                   	// #4
  405ae8:	mov	w9, #0x1                   	// #1
  405aec:	b	405d60 <ferror@plt+0x3da0>
  405af0:	adrp	x1, 407000 <ferror@plt+0x5040>
  405af4:	add	x1, x1, #0x3bd
  405af8:	mov	w2, #0x6                   	// #6
  405afc:	mov	x0, x20
  405b00:	bl	401e70 <strncasecmp@plt>
  405b04:	cbnz	w0, 405b20 <ferror@plt+0x3b60>
  405b08:	ldrb	w8, [x20, #6]
  405b0c:	cmp	w8, #0x20
  405b10:	b.ne	405b20 <ferror@plt+0x3b60>  // b.any
  405b14:	mov	w8, #0x7                   	// #7
  405b18:	mov	w9, #0x2                   	// #2
  405b1c:	b	405d60 <ferror@plt+0x3da0>
  405b20:	adrp	x1, 407000 <ferror@plt+0x5040>
  405b24:	add	x1, x1, #0x3c4
  405b28:	mov	w2, #0x3                   	// #3
  405b2c:	mov	x0, x20
  405b30:	bl	401e70 <strncasecmp@plt>
  405b34:	cbnz	w0, 405b50 <ferror@plt+0x3b90>
  405b38:	ldrb	w8, [x20, #3]
  405b3c:	cmp	w8, #0x20
  405b40:	b.ne	405b50 <ferror@plt+0x3b90>  // b.any
  405b44:	mov	w8, #0x4                   	// #4
  405b48:	mov	w9, #0x3                   	// #3
  405b4c:	b	405d60 <ferror@plt+0x3da0>
  405b50:	adrp	x1, 407000 <ferror@plt+0x5040>
  405b54:	add	x1, x1, #0x3c8
  405b58:	mov	w2, #0x7                   	// #7
  405b5c:	mov	x0, x20
  405b60:	bl	401e70 <strncasecmp@plt>
  405b64:	cbnz	w0, 405b80 <ferror@plt+0x3bc0>
  405b68:	ldrb	w8, [x20, #7]
  405b6c:	cmp	w8, #0x20
  405b70:	b.ne	405b80 <ferror@plt+0x3bc0>  // b.any
  405b74:	mov	w8, #0x8                   	// #8
  405b78:	mov	w9, #0x4                   	// #4
  405b7c:	b	405d60 <ferror@plt+0x3da0>
  405b80:	adrp	x1, 407000 <ferror@plt+0x5040>
  405b84:	add	x1, x1, #0x3d0
  405b88:	mov	w2, #0x3                   	// #3
  405b8c:	mov	x0, x20
  405b90:	bl	401e70 <strncasecmp@plt>
  405b94:	cbnz	w0, 405bb0 <ferror@plt+0x3bf0>
  405b98:	ldrb	w8, [x20, #3]
  405b9c:	cmp	w8, #0x20
  405ba0:	b.ne	405bb0 <ferror@plt+0x3bf0>  // b.any
  405ba4:	mov	w8, #0x4                   	// #4
  405ba8:	mov	w9, #0x5                   	// #5
  405bac:	b	405d60 <ferror@plt+0x3da0>
  405bb0:	adrp	x1, 407000 <ferror@plt+0x5040>
  405bb4:	add	x1, x1, #0x3d4
  405bb8:	mov	w2, #0x9                   	// #9
  405bbc:	mov	x0, x20
  405bc0:	bl	401e70 <strncasecmp@plt>
  405bc4:	cbnz	w0, 405be0 <ferror@plt+0x3c20>
  405bc8:	ldrb	w8, [x20, #9]
  405bcc:	cmp	w8, #0x20
  405bd0:	b.ne	405be0 <ferror@plt+0x3c20>  // b.any
  405bd4:	mov	w8, #0xa                   	// #10
  405bd8:	mov	w9, #0x6                   	// #6
  405bdc:	b	405d60 <ferror@plt+0x3da0>
  405be0:	adrp	x1, 407000 <ferror@plt+0x5040>
  405be4:	add	x1, x1, #0x3de
  405be8:	mov	w2, #0x3                   	// #3
  405bec:	mov	x0, x20
  405bf0:	bl	401e70 <strncasecmp@plt>
  405bf4:	cbnz	w0, 405c3c <ferror@plt+0x3c7c>
  405bf8:	ldrb	w8, [x20, #3]
  405bfc:	cmp	w8, #0x20
  405c00:	b.ne	405c3c <ferror@plt+0x3c7c>  // b.any
  405c04:	mov	w8, #0x4                   	// #4
  405c08:	mov	w9, #0x7                   	// #7
  405c0c:	b	405d60 <ferror@plt+0x3da0>
  405c10:	mov	x0, x20
  405c14:	bl	401e90 <strndup@plt>
  405c18:	cbz	x0, 405cfc <ferror@plt+0x3d3c>
  405c1c:	mov	x1, sp
  405c20:	mov	x21, x0
  405c24:	bl	406014 <ferror@plt+0x4054>
  405c28:	mov	w20, w0
  405c2c:	mov	x0, x21
  405c30:	bl	401e50 <free@plt>
  405c34:	tbz	w20, #31, 405a04 <ferror@plt+0x3a44>
  405c38:	b	405fa8 <ferror@plt+0x3fe8>
  405c3c:	adrp	x1, 407000 <ferror@plt+0x5040>
  405c40:	add	x1, x1, #0x3e2
  405c44:	mov	w2, #0x8                   	// #8
  405c48:	mov	x0, x20
  405c4c:	bl	401e70 <strncasecmp@plt>
  405c50:	cbnz	w0, 405c6c <ferror@plt+0x3cac>
  405c54:	ldrb	w8, [x20, #8]
  405c58:	cmp	w8, #0x20
  405c5c:	b.ne	405c6c <ferror@plt+0x3cac>  // b.any
  405c60:	mov	w8, #0x9                   	// #9
  405c64:	mov	w9, #0x8                   	// #8
  405c68:	b	405d60 <ferror@plt+0x3da0>
  405c6c:	adrp	x1, 407000 <ferror@plt+0x5040>
  405c70:	add	x1, x1, #0x3eb
  405c74:	mov	w2, #0x3                   	// #3
  405c78:	mov	x0, x20
  405c7c:	bl	401e70 <strncasecmp@plt>
  405c80:	cbnz	w0, 405c9c <ferror@plt+0x3cdc>
  405c84:	ldrb	w8, [x20, #3]
  405c88:	cmp	w8, #0x20
  405c8c:	b.ne	405c9c <ferror@plt+0x3cdc>  // b.any
  405c90:	mov	w8, #0x4                   	// #4
  405c94:	mov	w9, #0x9                   	// #9
  405c98:	b	405d60 <ferror@plt+0x3da0>
  405c9c:	adrp	x1, 407000 <ferror@plt+0x5040>
  405ca0:	add	x1, x1, #0x3ef
  405ca4:	mov	w2, #0x6                   	// #6
  405ca8:	mov	x0, x20
  405cac:	bl	401e70 <strncasecmp@plt>
  405cb0:	cbnz	w0, 405ccc <ferror@plt+0x3d0c>
  405cb4:	ldrb	w8, [x20, #6]
  405cb8:	cmp	w8, #0x20
  405cbc:	b.ne	405ccc <ferror@plt+0x3d0c>  // b.any
  405cc0:	mov	w8, #0x7                   	// #7
  405cc4:	mov	w9, #0xa                   	// #10
  405cc8:	b	405d60 <ferror@plt+0x3da0>
  405ccc:	adrp	x1, 407000 <ferror@plt+0x5040>
  405cd0:	add	x1, x1, #0x3f6
  405cd4:	mov	w2, #0x3                   	// #3
  405cd8:	mov	x0, x20
  405cdc:	bl	401e70 <strncasecmp@plt>
  405ce0:	cbnz	w0, 405d04 <ferror@plt+0x3d44>
  405ce4:	ldrb	w8, [x20, #3]
  405ce8:	cmp	w8, #0x20
  405cec:	b.ne	405d04 <ferror@plt+0x3d44>  // b.any
  405cf0:	mov	w8, #0x4                   	// #4
  405cf4:	mov	w9, #0xb                   	// #11
  405cf8:	b	405d60 <ferror@plt+0x3da0>
  405cfc:	mov	w20, #0xfffffff4            	// #-12
  405d00:	b	405fa8 <ferror@plt+0x3fe8>
  405d04:	adrp	x1, 407000 <ferror@plt+0x5040>
  405d08:	add	x1, x1, #0x3fa
  405d0c:	mov	w2, #0x8                   	// #8
  405d10:	mov	x0, x20
  405d14:	bl	401e70 <strncasecmp@plt>
  405d18:	cbnz	w0, 405d34 <ferror@plt+0x3d74>
  405d1c:	ldrb	w8, [x20, #8]
  405d20:	cmp	w8, #0x20
  405d24:	b.ne	405d34 <ferror@plt+0x3d74>  // b.any
  405d28:	mov	w8, #0x9                   	// #9
  405d2c:	mov	w9, #0xc                   	// #12
  405d30:	b	405d60 <ferror@plt+0x3da0>
  405d34:	adrp	x1, 407000 <ferror@plt+0x5040>
  405d38:	add	x1, x1, #0x403
  405d3c:	mov	w2, #0x3                   	// #3
  405d40:	mov	x0, x20
  405d44:	bl	401e70 <strncasecmp@plt>
  405d48:	cbnz	w0, 405fcc <ferror@plt+0x400c>
  405d4c:	ldrb	w8, [x20, #3]
  405d50:	cmp	w8, #0x20
  405d54:	b.ne	405fcc <ferror@plt+0x400c>  // b.any
  405d58:	mov	w8, #0x4                   	// #4
  405d5c:	mov	w9, #0xd                   	// #13
  405d60:	adrp	x10, 417000 <ferror@plt+0x15040>
  405d64:	add	x10, x10, #0xb48
  405d68:	add	x9, x10, x9, lsl #4
  405d6c:	ldr	w21, [x9, #8]
  405d70:	add	x20, x20, x8
  405d74:	ldp	q0, q1, [x29, #-64]
  405d78:	ldur	q2, [x29, #-32]
  405d7c:	ldur	x8, [x29, #-16]
  405d80:	adrp	x1, 407000 <ferror@plt+0x5040>
  405d84:	add	x1, x1, #0x46a
  405d88:	sub	x2, x29, #0x40
  405d8c:	mov	x0, x20
  405d90:	stp	q0, q1, [sp, #16]
  405d94:	str	q2, [sp, #48]
  405d98:	str	x8, [sp, #64]
  405d9c:	bl	401c20 <strptime@plt>
  405da0:	cbz	x0, 405dac <ferror@plt+0x3dec>
  405da4:	ldrb	w8, [x0]
  405da8:	cbz	w8, 405a08 <ferror@plt+0x3a48>
  405dac:	ldp	q0, q1, [sp, #16]
  405db0:	ldr	q2, [sp, #48]
  405db4:	ldr	x8, [sp, #64]
  405db8:	adrp	x1, 407000 <ferror@plt+0x5040>
  405dbc:	add	x1, x1, #0x47c
  405dc0:	sub	x2, x29, #0x40
  405dc4:	mov	x0, x20
  405dc8:	stp	q0, q1, [x29, #-64]
  405dcc:	stur	q2, [x29, #-32]
  405dd0:	stur	x8, [x29, #-16]
  405dd4:	bl	401c20 <strptime@plt>
  405dd8:	cbz	x0, 405de4 <ferror@plt+0x3e24>
  405ddc:	ldrb	w8, [x0]
  405de0:	cbz	w8, 405a08 <ferror@plt+0x3a48>
  405de4:	ldp	q0, q1, [sp, #16]
  405de8:	ldr	q2, [sp, #48]
  405dec:	ldr	x8, [sp, #64]
  405df0:	adrp	x1, 407000 <ferror@plt+0x5040>
  405df4:	add	x1, x1, #0x48e
  405df8:	sub	x2, x29, #0x40
  405dfc:	mov	x0, x20
  405e00:	stp	q0, q1, [x29, #-64]
  405e04:	stur	q2, [x29, #-32]
  405e08:	stur	x8, [x29, #-16]
  405e0c:	bl	401c20 <strptime@plt>
  405e10:	cbz	x0, 405e1c <ferror@plt+0x3e5c>
  405e14:	ldrb	w8, [x0]
  405e18:	cbz	w8, 405a08 <ferror@plt+0x3a48>
  405e1c:	ldp	q0, q1, [sp, #16]
  405e20:	ldr	q2, [sp, #48]
  405e24:	ldr	x8, [sp, #64]
  405e28:	adrp	x1, 407000 <ferror@plt+0x5040>
  405e2c:	add	x1, x1, #0x4a0
  405e30:	sub	x2, x29, #0x40
  405e34:	mov	x0, x20
  405e38:	stp	q0, q1, [x29, #-64]
  405e3c:	stur	q2, [x29, #-32]
  405e40:	stur	x8, [x29, #-16]
  405e44:	bl	401c20 <strptime@plt>
  405e48:	cbz	x0, 405e54 <ferror@plt+0x3e94>
  405e4c:	ldrb	w8, [x0]
  405e50:	cbz	w8, 405fc4 <ferror@plt+0x4004>
  405e54:	ldp	q0, q1, [sp, #16]
  405e58:	ldr	q2, [sp, #48]
  405e5c:	ldr	x8, [sp, #64]
  405e60:	adrp	x1, 407000 <ferror@plt+0x5040>
  405e64:	add	x1, x1, #0x4af
  405e68:	sub	x2, x29, #0x40
  405e6c:	mov	x0, x20
  405e70:	stp	q0, q1, [x29, #-64]
  405e74:	stur	q2, [x29, #-32]
  405e78:	stur	x8, [x29, #-16]
  405e7c:	bl	401c20 <strptime@plt>
  405e80:	cbz	x0, 405e8c <ferror@plt+0x3ecc>
  405e84:	ldrb	w8, [x0]
  405e88:	cbz	w8, 405fc4 <ferror@plt+0x4004>
  405e8c:	ldp	q0, q1, [sp, #16]
  405e90:	ldr	q2, [sp, #48]
  405e94:	ldr	x8, [sp, #64]
  405e98:	adrp	x1, 407000 <ferror@plt+0x5040>
  405e9c:	add	x1, x1, #0x4be
  405ea0:	sub	x2, x29, #0x40
  405ea4:	mov	x0, x20
  405ea8:	stp	q0, q1, [x29, #-64]
  405eac:	stur	q2, [x29, #-32]
  405eb0:	stur	x8, [x29, #-16]
  405eb4:	bl	401c20 <strptime@plt>
  405eb8:	cbz	x0, 405ec4 <ferror@plt+0x3f04>
  405ebc:	ldrb	w8, [x0]
  405ec0:	cbz	w8, 405fc0 <ferror@plt+0x4000>
  405ec4:	ldp	q0, q1, [sp, #16]
  405ec8:	ldr	q2, [sp, #48]
  405ecc:	ldr	x8, [sp, #64]
  405ed0:	adrp	x1, 407000 <ferror@plt+0x5040>
  405ed4:	add	x1, x1, #0x4c7
  405ed8:	sub	x2, x29, #0x40
  405edc:	mov	x0, x20
  405ee0:	stp	q0, q1, [x29, #-64]
  405ee4:	stur	q2, [x29, #-32]
  405ee8:	stur	x8, [x29, #-16]
  405eec:	bl	401c20 <strptime@plt>
  405ef0:	cbz	x0, 405efc <ferror@plt+0x3f3c>
  405ef4:	ldrb	w8, [x0]
  405ef8:	cbz	w8, 405fc0 <ferror@plt+0x4000>
  405efc:	ldp	q0, q1, [sp, #16]
  405f00:	ldr	q2, [sp, #48]
  405f04:	ldr	x8, [sp, #64]
  405f08:	adrp	x1, 407000 <ferror@plt+0x5040>
  405f0c:	add	x1, x1, #0x485
  405f10:	sub	x2, x29, #0x40
  405f14:	mov	x0, x20
  405f18:	stp	q0, q1, [x29, #-64]
  405f1c:	stur	q2, [x29, #-32]
  405f20:	stur	x8, [x29, #-16]
  405f24:	bl	401c20 <strptime@plt>
  405f28:	cbz	x0, 405f34 <ferror@plt+0x3f74>
  405f2c:	ldrb	w8, [x0]
  405f30:	cbz	w8, 405a08 <ferror@plt+0x3a48>
  405f34:	ldp	q0, q1, [sp, #16]
  405f38:	ldr	q2, [sp, #48]
  405f3c:	ldr	x8, [sp, #64]
  405f40:	adrp	x1, 407000 <ferror@plt+0x5040>
  405f44:	add	x1, x1, #0x4b8
  405f48:	sub	x2, x29, #0x40
  405f4c:	mov	x0, x20
  405f50:	stp	q0, q1, [x29, #-64]
  405f54:	stur	q2, [x29, #-32]
  405f58:	stur	x8, [x29, #-16]
  405f5c:	bl	401c20 <strptime@plt>
  405f60:	cbz	x0, 405f6c <ferror@plt+0x3fac>
  405f64:	ldrb	w8, [x0]
  405f68:	cbz	w8, 405fc4 <ferror@plt+0x4004>
  405f6c:	ldp	q0, q1, [sp, #16]
  405f70:	ldr	q2, [sp, #48]
  405f74:	ldr	x8, [sp, #64]
  405f78:	adrp	x1, 407000 <ferror@plt+0x5040>
  405f7c:	add	x1, x1, #0x4d0
  405f80:	sub	x2, x29, #0x40
  405f84:	mov	x0, x20
  405f88:	stp	q0, q1, [x29, #-64]
  405f8c:	stur	q2, [x29, #-32]
  405f90:	stur	x8, [x29, #-16]
  405f94:	bl	401c20 <strptime@plt>
  405f98:	cbz	x0, 405fa4 <ferror@plt+0x3fe4>
  405f9c:	ldrb	w8, [x0]
  405fa0:	cbz	w8, 405fc4 <ferror@plt+0x4004>
  405fa4:	mov	w20, #0xffffffea            	// #-22
  405fa8:	mov	w0, w20
  405fac:	ldp	x20, x19, [sp, #176]
  405fb0:	ldr	x21, [sp, #160]
  405fb4:	ldp	x29, x30, [sp, #144]
  405fb8:	add	sp, sp, #0xc0
  405fbc:	ret
  405fc0:	stur	xzr, [x29, #-60]
  405fc4:	stur	wzr, [x29, #-64]
  405fc8:	b	405a08 <ferror@plt+0x3a48>
  405fcc:	mov	w21, #0xffffffff            	// #-1
  405fd0:	b	405d74 <ferror@plt+0x3db4>
  405fd4:	adrp	x0, 407000 <ferror@plt+0x5040>
  405fd8:	adrp	x1, 407000 <ferror@plt+0x5040>
  405fdc:	adrp	x3, 407000 <ferror@plt+0x5040>
  405fe0:	add	x0, x0, #0x405
  405fe4:	add	x1, x1, #0x407
  405fe8:	add	x3, x3, #0x417
  405fec:	mov	w2, #0xc4                  	// #196
  405ff0:	bl	401f60 <__assert_fail@plt>
  405ff4:	adrp	x0, 407000 <ferror@plt+0x5040>
  405ff8:	adrp	x1, 407000 <ferror@plt+0x5040>
  405ffc:	adrp	x3, 407000 <ferror@plt+0x5040>
  406000:	add	x0, x0, #0x443
  406004:	add	x1, x1, #0x407
  406008:	add	x3, x3, #0x417
  40600c:	mov	w2, #0xc5                  	// #197
  406010:	bl	401f60 <__assert_fail@plt>
  406014:	sub	sp, sp, #0x80
  406018:	stp	x29, x30, [sp, #32]
  40601c:	stp	x28, x27, [sp, #48]
  406020:	stp	x26, x25, [sp, #64]
  406024:	stp	x24, x23, [sp, #80]
  406028:	stp	x22, x21, [sp, #96]
  40602c:	stp	x20, x19, [sp, #112]
  406030:	add	x29, sp, #0x20
  406034:	cbz	x0, 406204 <ferror@plt+0x4244>
  406038:	mov	x26, x1
  40603c:	cbz	x1, 406224 <ferror@plt+0x4264>
  406040:	adrp	x1, 407000 <ferror@plt+0x5040>
  406044:	add	x1, x1, #0x593
  406048:	mov	x20, x0
  40604c:	bl	401ea0 <strspn@plt>
  406050:	add	x23, x20, x0
  406054:	ldrb	w8, [x23]
  406058:	cbz	w8, 4061d0 <ferror@plt+0x4210>
  40605c:	bl	401f70 <__errno_location@plt>
  406060:	adrp	x21, 407000 <ferror@plt+0x5040>
  406064:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  406068:	mov	x20, x0
  40606c:	mov	x19, xzr
  406070:	add	x21, x21, #0x593
  406074:	movk	x28, #0xcccd
  406078:	sub	x1, x29, #0x8
  40607c:	mov	w2, #0xa                   	// #10
  406080:	mov	x0, x23
  406084:	str	wzr, [x20]
  406088:	bl	401b70 <strtoll@plt>
  40608c:	ldr	w8, [x20]
  406090:	cmp	w8, #0x1
  406094:	b.ge	4061f4 <ferror@plt+0x4234>  // b.tcont
  406098:	mov	x22, x0
  40609c:	tbnz	x0, #63, 4061fc <ferror@plt+0x423c>
  4060a0:	ldur	x25, [x29, #-8]
  4060a4:	ldrb	w8, [x25]
  4060a8:	cmp	w8, #0x2e
  4060ac:	b.ne	4060f0 <ferror@plt+0x4130>  // b.any
  4060b0:	add	x24, x25, #0x1
  4060b4:	sub	x1, x29, #0x8
  4060b8:	mov	w2, #0xa                   	// #10
  4060bc:	mov	x0, x24
  4060c0:	str	wzr, [x20]
  4060c4:	bl	401b70 <strtoll@plt>
  4060c8:	ldr	w8, [x20]
  4060cc:	cmp	w8, #0x1
  4060d0:	b.ge	4061f4 <ferror@plt+0x4234>  // b.tcont
  4060d4:	mov	x23, x0
  4060d8:	tbnz	x0, #63, 4061fc <ferror@plt+0x423c>
  4060dc:	ldur	x25, [x29, #-8]
  4060e0:	cmp	x25, x24
  4060e4:	b.eq	4061d0 <ferror@plt+0x4210>  // b.none
  4060e8:	sub	w27, w25, w24
  4060ec:	b	406100 <ferror@plt+0x4140>
  4060f0:	cmp	x25, x23
  4060f4:	b.eq	4061d0 <ferror@plt+0x4210>  // b.none
  4060f8:	mov	x23, xzr
  4060fc:	mov	w27, wzr
  406100:	mov	x0, x25
  406104:	mov	x1, x21
  406108:	bl	401ea0 <strspn@plt>
  40610c:	add	x24, x25, x0
  406110:	stur	x24, [x29, #-8]
  406114:	cbz	x25, 4061d0 <ferror@plt+0x4210>
  406118:	str	x19, [sp, #16]
  40611c:	adrp	x19, 417000 <ferror@plt+0x15040>
  406120:	mov	x21, xzr
  406124:	add	x19, x19, #0xc30
  406128:	b	40613c <ferror@plt+0x417c>
  40612c:	add	x21, x21, #0x1
  406130:	cmp	x21, #0x1c
  406134:	add	x19, x19, #0x10
  406138:	b.eq	4061d0 <ferror@plt+0x4210>  // b.none
  40613c:	ldur	x25, [x19, #-8]
  406140:	mov	x0, x25
  406144:	bl	401b10 <strlen@plt>
  406148:	cbz	x0, 40612c <ferror@plt+0x416c>
  40614c:	mov	x2, x0
  406150:	mov	x0, x24
  406154:	mov	x1, x25
  406158:	bl	401cd0 <strncmp@plt>
  40615c:	cbnz	w0, 40612c <ferror@plt+0x416c>
  406160:	ldr	x19, [x19]
  406164:	str	x26, [sp, #8]
  406168:	mul	x26, x19, x23
  40616c:	cbz	w27, 406180 <ferror@plt+0x41c0>
  406170:	umulh	x8, x26, x28
  406174:	subs	w27, w27, #0x1
  406178:	lsr	x26, x8, #3
  40617c:	b.ne	406170 <ferror@plt+0x41b0>  // b.any
  406180:	cmp	w21, #0x1c
  406184:	b.cs	4061d0 <ferror@plt+0x4210>  // b.hs, b.nlast
  406188:	mov	x0, x25
  40618c:	bl	401b10 <strlen@plt>
  406190:	ldr	x8, [sp, #16]
  406194:	adrp	x21, 407000 <ferror@plt+0x5040>
  406198:	add	x23, x24, x0
  40619c:	add	x21, x21, #0x593
  4061a0:	madd	x8, x19, x22, x8
  4061a4:	mov	x0, x23
  4061a8:	mov	x1, x21
  4061ac:	add	x19, x8, x26
  4061b0:	bl	401ea0 <strspn@plt>
  4061b4:	add	x23, x23, x0
  4061b8:	ldrb	w8, [x23]
  4061bc:	ldr	x26, [sp, #8]
  4061c0:	cbnz	w8, 406078 <ferror@plt+0x40b8>
  4061c4:	mov	w0, wzr
  4061c8:	str	x19, [x26]
  4061cc:	b	4061d4 <ferror@plt+0x4214>
  4061d0:	mov	w0, #0xffffffea            	// #-22
  4061d4:	ldp	x20, x19, [sp, #112]
  4061d8:	ldp	x22, x21, [sp, #96]
  4061dc:	ldp	x24, x23, [sp, #80]
  4061e0:	ldp	x26, x25, [sp, #64]
  4061e4:	ldp	x28, x27, [sp, #48]
  4061e8:	ldp	x29, x30, [sp, #32]
  4061ec:	add	sp, sp, #0x80
  4061f0:	ret
  4061f4:	neg	w0, w8
  4061f8:	b	4061d4 <ferror@plt+0x4214>
  4061fc:	mov	w0, #0xffffffde            	// #-34
  406200:	b	4061d4 <ferror@plt+0x4214>
  406204:	adrp	x0, 407000 <ferror@plt+0x5040>
  406208:	adrp	x1, 407000 <ferror@plt+0x5040>
  40620c:	adrp	x3, 407000 <ferror@plt+0x5040>
  406210:	add	x0, x0, #0x405
  406214:	add	x1, x1, #0x407
  406218:	add	x3, x3, #0x56d
  40621c:	mov	w2, #0x4d                  	// #77
  406220:	bl	401f60 <__assert_fail@plt>
  406224:	adrp	x0, 407000 <ferror@plt+0x5040>
  406228:	adrp	x1, 407000 <ferror@plt+0x5040>
  40622c:	adrp	x3, 407000 <ferror@plt+0x5040>
  406230:	add	x0, x0, #0x443
  406234:	add	x1, x1, #0x407
  406238:	add	x3, x3, #0x56d
  40623c:	mov	w2, #0x4e                  	// #78
  406240:	bl	401f60 <__assert_fail@plt>
  406244:	ldr	w8, [x0, #32]
  406248:	tbnz	w8, #31, 406254 <ferror@plt+0x4294>
  40624c:	ldr	w0, [x0, #40]
  406250:	ret
  406254:	mov	w0, wzr
  406258:	ret
  40625c:	sub	sp, sp, #0x70
  406260:	stp	x22, x21, [sp, #80]
  406264:	stp	x20, x19, [sp, #96]
  406268:	mov	x20, x3
  40626c:	mov	x21, x2
  406270:	mov	w22, w1
  406274:	mov	x19, x0
  406278:	stp	x29, x30, [sp, #64]
  40627c:	add	x29, sp, #0x40
  406280:	tbnz	w1, #6, 4062b0 <ferror@plt+0x42f0>
  406284:	add	x1, sp, #0x8
  406288:	mov	x0, x19
  40628c:	bl	401bb0 <localtime_r@plt>
  406290:	cbz	x0, 4062c0 <ferror@plt+0x4300>
  406294:	ldr	x1, [x19, #8]
  406298:	add	x0, sp, #0x8
  40629c:	mov	w2, w22
  4062a0:	mov	x3, x21
  4062a4:	mov	x4, x20
  4062a8:	bl	4062f0 <ferror@plt+0x4330>
  4062ac:	b	4062dc <ferror@plt+0x431c>
  4062b0:	add	x1, sp, #0x8
  4062b4:	mov	x0, x19
  4062b8:	bl	401d20 <gmtime_r@plt>
  4062bc:	cbnz	x0, 406294 <ferror@plt+0x42d4>
  4062c0:	adrp	x1, 407000 <ferror@plt+0x5040>
  4062c4:	add	x1, x1, #0x4dd
  4062c8:	mov	w2, #0x5                   	// #5
  4062cc:	bl	401f20 <dcgettext@plt>
  4062d0:	ldr	x1, [x19]
  4062d4:	bl	401ef0 <warnx@plt>
  4062d8:	mov	w0, #0xffffffff            	// #-1
  4062dc:	ldp	x20, x19, [sp, #96]
  4062e0:	ldp	x22, x21, [sp, #80]
  4062e4:	ldp	x29, x30, [sp, #64]
  4062e8:	add	sp, sp, #0x70
  4062ec:	ret
  4062f0:	stp	x29, x30, [sp, #-64]!
  4062f4:	str	x23, [sp, #16]
  4062f8:	stp	x22, x21, [sp, #32]
  4062fc:	stp	x20, x19, [sp, #48]
  406300:	mov	x19, x4
  406304:	mov	x20, x3
  406308:	mov	w22, w2
  40630c:	mov	x23, x1
  406310:	mov	x21, x0
  406314:	mov	x29, sp
  406318:	tbnz	w2, #0, 406354 <ferror@plt+0x4394>
  40631c:	tbz	w22, #1, 406398 <ferror@plt+0x43d8>
  406320:	ldp	w4, w3, [x21, #4]
  406324:	ldr	w5, [x21]
  406328:	adrp	x2, 407000 <ferror@plt+0x5040>
  40632c:	add	x2, x2, #0x5a7
  406330:	mov	x0, x20
  406334:	mov	x1, x19
  406338:	bl	401c30 <snprintf@plt>
  40633c:	tbnz	w0, #31, 406498 <ferror@plt+0x44d8>
  406340:	mov	w8, w0
  406344:	subs	x19, x19, x8
  406348:	b.cc	406498 <ferror@plt+0x44d8>  // b.lo, b.ul, b.last
  40634c:	add	x20, x20, x8
  406350:	b	406398 <ferror@plt+0x43d8>
  406354:	ldp	w9, w8, [x21, #16]
  406358:	ldr	w5, [x21, #12]
  40635c:	adrp	x2, 407000 <ferror@plt+0x5040>
  406360:	sxtw	x8, w8
  406364:	add	x3, x8, #0x76c
  406368:	add	w4, w9, #0x1
  40636c:	add	x2, x2, #0x598
  406370:	mov	x0, x20
  406374:	mov	x1, x19
  406378:	bl	401c30 <snprintf@plt>
  40637c:	tbnz	w0, #31, 406498 <ferror@plt+0x44d8>
  406380:	mov	w8, w0
  406384:	cmp	x8, x19
  406388:	b.hi	406498 <ferror@plt+0x44d8>  // b.pmore
  40638c:	sub	x19, x19, x8
  406390:	add	x20, x20, x8
  406394:	tbnz	w22, #1, 4063ec <ferror@plt+0x442c>
  406398:	tbnz	w22, #3, 4063ac <ferror@plt+0x43ec>
  40639c:	tbz	w22, #4, 4063d8 <ferror@plt+0x4418>
  4063a0:	adrp	x2, 407000 <ferror@plt+0x5040>
  4063a4:	add	x2, x2, #0x5bd
  4063a8:	b	4063b4 <ferror@plt+0x43f4>
  4063ac:	adrp	x2, 407000 <ferror@plt+0x5040>
  4063b0:	add	x2, x2, #0x5b6
  4063b4:	mov	x0, x20
  4063b8:	mov	x1, x19
  4063bc:	mov	x3, x23
  4063c0:	bl	401c30 <snprintf@plt>
  4063c4:	tbnz	w0, #31, 406498 <ferror@plt+0x44d8>
  4063c8:	mov	w8, w0
  4063cc:	subs	x19, x19, x8
  4063d0:	b.cc	406498 <ferror@plt+0x44d8>  // b.lo, b.ul, b.last
  4063d4:	add	x20, x20, x8
  4063d8:	tbz	w22, #2, 406490 <ferror@plt+0x44d0>
  4063dc:	ldr	w8, [x21, #32]
  4063e0:	tbnz	w8, #31, 40640c <ferror@plt+0x444c>
  4063e4:	ldr	w8, [x21, #40]
  4063e8:	b	406410 <ferror@plt+0x4450>
  4063ec:	cbz	x19, 406498 <ferror@plt+0x44d8>
  4063f0:	tst	w22, #0x20
  4063f4:	mov	w8, #0x54                  	// #84
  4063f8:	mov	w9, #0x20                  	// #32
  4063fc:	csel	w8, w9, w8, eq  // eq = none
  406400:	strb	w8, [x20], #1
  406404:	sub	x19, x19, #0x1
  406408:	b	406320 <ferror@plt+0x4360>
  40640c:	mov	w8, wzr
  406410:	mov	w9, #0x8889                	// #34953
  406414:	movk	w9, #0x8888, lsl #16
  406418:	mov	w10, #0xb3c5                	// #46021
  40641c:	movk	w10, #0x91a2, lsl #16
  406420:	smull	x11, w8, w9
  406424:	smull	x10, w8, w10
  406428:	lsr	x11, x11, #32
  40642c:	lsr	x10, x10, #32
  406430:	add	w11, w11, w8
  406434:	add	w8, w10, w8
  406438:	asr	w10, w11, #5
  40643c:	add	w10, w10, w11, lsr #31
  406440:	asr	w11, w8, #11
  406444:	add	w3, w11, w8, lsr #31
  406448:	smull	x8, w10, w9
  40644c:	lsr	x8, x8, #32
  406450:	add	w8, w8, w10
  406454:	asr	w9, w8, #5
  406458:	add	w8, w9, w8, lsr #31
  40645c:	mov	w9, #0x3c                  	// #60
  406460:	msub	w8, w8, w9, w10
  406464:	cmp	w8, #0x0
  406468:	adrp	x2, 407000 <ferror@plt+0x5040>
  40646c:	cneg	w4, w8, mi  // mi = first
  406470:	add	x2, x2, #0x5c4
  406474:	mov	x0, x20
  406478:	mov	x1, x19
  40647c:	bl	401c30 <snprintf@plt>
  406480:	tbnz	w0, #31, 406498 <ferror@plt+0x44d8>
  406484:	sxtw	x8, w0
  406488:	cmp	x19, x8
  40648c:	b.cc	406498 <ferror@plt+0x44d8>  // b.lo, b.ul, b.last
  406490:	mov	w0, wzr
  406494:	b	4064b4 <ferror@plt+0x44f4>
  406498:	adrp	x1, 407000 <ferror@plt+0x5040>
  40649c:	add	x1, x1, #0x5cf
  4064a0:	mov	w2, #0x5                   	// #5
  4064a4:	mov	x0, xzr
  4064a8:	bl	401f20 <dcgettext@plt>
  4064ac:	bl	401ef0 <warnx@plt>
  4064b0:	mov	w0, #0xffffffff            	// #-1
  4064b4:	ldp	x20, x19, [sp, #48]
  4064b8:	ldp	x22, x21, [sp, #32]
  4064bc:	ldr	x23, [sp, #16]
  4064c0:	ldp	x29, x30, [sp], #64
  4064c4:	ret
  4064c8:	mov	x4, x3
  4064cc:	mov	x3, x2
  4064d0:	mov	w2, w1
  4064d4:	mov	x1, xzr
  4064d8:	b	4062f0 <ferror@plt+0x4330>
  4064dc:	sub	sp, sp, #0x70
  4064e0:	stp	x22, x21, [sp, #80]
  4064e4:	stp	x20, x19, [sp, #96]
  4064e8:	mov	x20, x3
  4064ec:	mov	x21, x2
  4064f0:	mov	w22, w1
  4064f4:	mov	x19, x0
  4064f8:	stp	x29, x30, [sp, #64]
  4064fc:	add	x29, sp, #0x40
  406500:	tbnz	w1, #6, 406530 <ferror@plt+0x4570>
  406504:	add	x1, sp, #0x8
  406508:	mov	x0, x19
  40650c:	bl	401bb0 <localtime_r@plt>
  406510:	cbz	x0, 406540 <ferror@plt+0x4580>
  406514:	add	x0, sp, #0x8
  406518:	mov	x1, xzr
  40651c:	mov	w2, w22
  406520:	mov	x3, x21
  406524:	mov	x4, x20
  406528:	bl	4062f0 <ferror@plt+0x4330>
  40652c:	b	40655c <ferror@plt+0x459c>
  406530:	add	x1, sp, #0x8
  406534:	mov	x0, x19
  406538:	bl	401d20 <gmtime_r@plt>
  40653c:	cbnz	x0, 406514 <ferror@plt+0x4554>
  406540:	adrp	x1, 407000 <ferror@plt+0x5040>
  406544:	add	x1, x1, #0x4dd
  406548:	mov	w2, #0x5                   	// #5
  40654c:	bl	401f20 <dcgettext@plt>
  406550:	mov	x1, x19
  406554:	bl	401ef0 <warnx@plt>
  406558:	mov	w0, #0xffffffff            	// #-1
  40655c:	ldp	x20, x19, [sp, #96]
  406560:	ldp	x22, x21, [sp, #80]
  406564:	ldp	x29, x30, [sp, #64]
  406568:	add	sp, sp, #0x70
  40656c:	ret
  406570:	sub	sp, sp, #0xb0
  406574:	stp	x29, x30, [sp, #112]
  406578:	stp	x22, x21, [sp, #144]
  40657c:	stp	x20, x19, [sp, #160]
  406580:	ldr	x8, [x1]
  406584:	str	x23, [sp, #128]
  406588:	mov	x19, x4
  40658c:	mov	x20, x3
  406590:	mov	w21, w2
  406594:	mov	x22, x1
  406598:	mov	x23, x0
  40659c:	add	x29, sp, #0x70
  4065a0:	cbnz	x8, 4065b0 <ferror@plt+0x45f0>
  4065a4:	mov	x0, x22
  4065a8:	mov	x1, xzr
  4065ac:	bl	401d10 <gettimeofday@plt>
  4065b0:	add	x1, sp, #0x38
  4065b4:	mov	x0, x23
  4065b8:	bl	401bb0 <localtime_r@plt>
  4065bc:	mov	x1, sp
  4065c0:	mov	x0, x22
  4065c4:	bl	401bb0 <localtime_r@plt>
  4065c8:	ldr	w8, [sp, #76]
  4065cc:	ldr	w9, [sp, #20]
  4065d0:	cmp	w8, w9
  4065d4:	b.ne	406620 <ferror@plt+0x4660>  // b.any
  4065d8:	ldr	w10, [sp, #84]
  4065dc:	ldr	w11, [sp, #28]
  4065e0:	cmp	w10, w11
  4065e4:	b.ne	406620 <ferror@plt+0x4660>  // b.any
  4065e8:	ldp	w4, w3, [sp, #60]
  4065ec:	adrp	x2, 407000 <ferror@plt+0x5040>
  4065f0:	add	x2, x2, #0x5ac
  4065f4:	mov	x0, x20
  4065f8:	mov	x1, x19
  4065fc:	bl	401c30 <snprintf@plt>
  406600:	mov	w8, w0
  406604:	mov	w0, #0xffffffff            	// #-1
  406608:	tbnz	w8, #31, 406660 <ferror@plt+0x46a0>
  40660c:	sxtw	x8, w8
  406610:	cmp	x8, x19
  406614:	b.hi	406660 <ferror@plt+0x46a0>  // b.pmore
  406618:	mov	w0, wzr
  40661c:	b	406660 <ferror@plt+0x46a0>
  406620:	adrp	x10, 407000 <ferror@plt+0x5040>
  406624:	adrp	x11, 407000 <ferror@plt+0x5040>
  406628:	add	x10, x10, #0x4f7
  40662c:	add	x11, x11, #0x505
  406630:	tst	w21, #0x2
  406634:	adrp	x12, 407000 <ferror@plt+0x5040>
  406638:	add	x12, x12, #0x502
  40663c:	csel	x10, x11, x10, eq  // eq = none
  406640:	cmp	w8, w9
  406644:	csel	x2, x10, x12, eq  // eq = none
  406648:	add	x3, sp, #0x38
  40664c:	mov	x0, x20
  406650:	mov	x1, x19
  406654:	bl	401bd0 <strftime@plt>
  406658:	cmp	w0, #0x1
  40665c:	csetm	w0, lt  // lt = tstop
  406660:	ldp	x20, x19, [sp, #160]
  406664:	ldp	x22, x21, [sp, #144]
  406668:	ldr	x23, [sp, #128]
  40666c:	ldp	x29, x30, [sp, #112]
  406670:	add	sp, sp, #0xb0
  406674:	ret
  406678:	stp	x29, x30, [sp, #-64]!
  40667c:	mov	x29, sp
  406680:	stp	x19, x20, [sp, #16]
  406684:	adrp	x20, 417000 <ferror@plt+0x15040>
  406688:	add	x20, x20, #0xb40
  40668c:	stp	x21, x22, [sp, #32]
  406690:	adrp	x21, 417000 <ferror@plt+0x15040>
  406694:	add	x21, x21, #0xb38
  406698:	sub	x20, x20, x21
  40669c:	mov	w22, w0
  4066a0:	stp	x23, x24, [sp, #48]
  4066a4:	mov	x23, x1
  4066a8:	mov	x24, x2
  4066ac:	bl	401a90 <memcpy@plt-0x40>
  4066b0:	cmp	xzr, x20, asr #3
  4066b4:	b.eq	4066e0 <ferror@plt+0x4720>  // b.none
  4066b8:	asr	x20, x20, #3
  4066bc:	mov	x19, #0x0                   	// #0
  4066c0:	ldr	x3, [x21, x19, lsl #3]
  4066c4:	mov	x2, x24
  4066c8:	add	x19, x19, #0x1
  4066cc:	mov	x1, x23
  4066d0:	mov	w0, w22
  4066d4:	blr	x3
  4066d8:	cmp	x20, x19
  4066dc:	b.ne	4066c0 <ferror@plt+0x4700>  // b.any
  4066e0:	ldp	x19, x20, [sp, #16]
  4066e4:	ldp	x21, x22, [sp, #32]
  4066e8:	ldp	x23, x24, [sp, #48]
  4066ec:	ldp	x29, x30, [sp], #64
  4066f0:	ret
  4066f4:	nop
  4066f8:	ret
  4066fc:	nop
  406700:	adrp	x2, 418000 <ferror@plt+0x16040>
  406704:	mov	x1, #0x0                   	// #0
  406708:	ldr	x2, [x2, #648]
  40670c:	b	401bf0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406710 <.fini>:
  406710:	stp	x29, x30, [sp, #-16]!
  406714:	mov	x29, sp
  406718:	ldp	x29, x30, [sp], #16
  40671c:	ret
