#-----------------------------------------------------------
# PlanAhead v14.3
# Build 209282 by xbuild on Thu Oct 18 20:54:02 MDT 2012
# Start of session at: Tue Dec 11 20:01:47 2012
# Process ID: 7884
# Log file: C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/planAhead_run_1/planAhead.log
# Journal file: C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/pa.fromNcd.tcl}
# create_project -name elapsedtimens3 -dir "C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/planAhead_run_1" -part xc6slx16csg324-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/elapsedtimens3.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/s6EDPGA-v14/Chapter 2/elapsedtimens3} }
# set_property target_constrs_file "elapsedtimens3.ucf" [current_fileset -constrset]
Adding file 'C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/elapsedtimens3.ucf' to fileset 'constrs_1'
# add_files [list {elapsedtimens3.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.3 - ngc2edif P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.3 - ngc2edif P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design elapsedtimens3.ngc ...
WARNING:NetListWriters:298 - No output is written to elapsedtimens3.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file elapsedtimens3.edif ...
ngc2edif: Total memory usage is 73836 kilobytes

Parsing EDIF File [./planAhead_run_1/elapsedtimens3.data/cache/elapsedtimens3_ngc_6f5914f5.edif]
Finished Parsing EDIF File [./planAhead_run_1/elapsedtimens3.data/cache/elapsedtimens3_ngc_6f5914f5.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/elapsedtimens3.ucf]
Finished Parsing UCF File [C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/elapsedtimens3.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: d6d629ee
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 494.914 ; gain = 127.262
# read_xdl -file "C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/elapsedtimens3.ncd"
Release 14.3 - xdl P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx16.nph' in environment C:\Xilinx\14.3\ISE_DS\ISE\.
   "elapsedtimens3" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Successfully converted design 'C:\s6EDPGA-v14\Chapter 2\elapsedtimens3\elapsedtimens3.ncd' to 'C:\s6EDPGA-v14\Chapter 2\elapsedtimens3\elapsedtimens3.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/elapsedtimens3.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/elapsedtimens3.ncd
INFO: [Designutils 20-671] Placed 539 instances
read_xdl: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 500.063 ; gain = 1.504
# if {[catch {read_twx -name results_1 -file "C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/elapsedtimens3.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/s6EDPGA-v14/Chapter 2/elapsedtimens3/elapsedtimens3.twx\": $eInfo"
# }
exit
INFO: [Common 17-206] Exiting PlanAhead at Tue Dec 11 20:55:32 2012...
INFO: [Common 17-83] Releasing license: PlanAhead
