<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Host.cpp source code [llvm/llvm/lib/Support/Host.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="VendorSignatures "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Support/Host.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>Support</a>/<a href='Host.cpp.html'>Host.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- Host.cpp - Implement OS Host Concept --------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>//  This file implements the operating system Host concept.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../include/llvm/Support/Host.h.html">"llvm/Support/Host.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../include/llvm/Support/TargetParser.h.html">"llvm/Support/TargetParser.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/StringSwitch.h.html">"llvm/ADT/StringSwitch.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/Support/FileSystem.h.html">"llvm/Support/FileSystem.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/Support/MemoryBuffer.h.html">"llvm/Support/MemoryBuffer.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/assert.h.html">&lt;assert.h&gt;</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/string.h.html">&lt;string.h&gt;</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>// Include the platform-specific parts of this class.</i></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifdef</span> <span class="macro" data-ref="_M/LLVM_ON_UNIX">LLVM_ON_UNIX</span></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="Unix/Host.inc.html">"Unix/Host.inc"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="29">endif</span></u></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifdef</span> <span class="macro" data-ref="_M/_WIN32">_WIN32</span></u></td></tr>
<tr><th id="33">33</th><td><u>#include "Windows/Host.inc"</u></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="32">endif</span></u></td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="35">ifdef</span> <span class="macro" data-ref="_M/_MSC_VER">_MSC_VER</span></u></td></tr>
<tr><th id="36">36</th><td><u>#include &lt;intrin.h&gt;</u></td></tr>
<tr><th id="37">37</th><td><u>#<span data-ppcond="35">endif</span></u></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">if</span> defined(<span class="macro" data-ref="_M/__APPLE__">__APPLE__</span>) &amp;&amp; (defined(<span class="macro" data-ref="_M/__ppc__">__ppc__</span>) || defined(<span class="macro" data-ref="_M/__powerpc__">__powerpc__</span>))</u></td></tr>
<tr><th id="39">39</th><td><u>#include &lt;mach/host_info.h&gt;</u></td></tr>
<tr><th id="40">40</th><td><u>#include &lt;mach/mach.h&gt;</u></td></tr>
<tr><th id="41">41</th><td><u>#include &lt;mach/mach_host.h&gt;</u></td></tr>
<tr><th id="42">42</th><td><u>#include &lt;mach/machine.h&gt;</u></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="38">endif</span></u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "host-detection"</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="48">48</th><td><i>//</i></td></tr>
<tr><th id="49">49</th><td><i>//  Implementations of the CPU detection routines</i></td></tr>
<tr><th id="50">50</th><td><i>//</i></td></tr>
<tr><th id="51">51</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/Support/MemoryBuffer.h.html#llvm::MemoryBuffer" title='llvm::MemoryBuffer' data-ref="llvm::MemoryBuffer">MemoryBuffer</a>&gt;</td></tr>
<tr><th id="56">56</th><td>    <a class="macro" href="../../include/llvm/Support/Compiler.h.html#157" title="__attribute__((__unused__))" data-ref="_M/LLVM_ATTRIBUTE_UNUSED">LLVM_ATTRIBUTE_UNUSED</a> <dfn class="tu decl def" id="_ZL21getProcCpuinfoContentv" title='getProcCpuinfoContent' data-type='std::unique_ptr&lt;llvm::MemoryBuffer&gt; getProcCpuinfoContent()' data-ref="_ZL21getProcCpuinfoContentv">getProcCpuinfoContent</dfn>() {</td></tr>
<tr><th id="57">57</th><td>  <span class="namespace">llvm::</span><a class="type" href="../../include/llvm/Support/ErrorOr.h.html#llvm::ErrorOr" title='llvm::ErrorOr' data-ref="llvm::ErrorOr">ErrorOr</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/Support/MemoryBuffer.h.html#llvm::MemoryBuffer" title='llvm::MemoryBuffer' data-ref="llvm::MemoryBuffer">MemoryBuffer</a>&gt;&gt; <dfn class="local col8 decl" id="38Text" title='Text' data-type='llvm::ErrorOr&lt;std::unique_ptr&lt;llvm::MemoryBuffer&gt; &gt;' data-ref="38Text">Text</dfn> =</td></tr>
<tr><th id="58">58</th><td>      <span class="namespace">llvm::</span><a class="type" href="../../include/llvm/Support/MemoryBuffer.h.html#llvm::MemoryBuffer" title='llvm::MemoryBuffer' data-ref="llvm::MemoryBuffer">MemoryBuffer</a>::<a class="ref" href="../../include/llvm/Support/MemoryBuffer.h.html#_ZN4llvm12MemoryBuffer15getFileAsStreamERKNS_5TwineE" title='llvm::MemoryBuffer::getFileAsStream' data-ref="_ZN4llvm12MemoryBuffer15getFileAsStreamERKNS_5TwineE">getFileAsStream</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"/proc/cpuinfo"</q>);</td></tr>
<tr><th id="59">59</th><td>  <b>if</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/system_error.html#std::error_code" title='std::error_code' data-ref="std::error_code">error_code</a> <a class="ref fake" href="../../../../include/c++/7/system_error.html#_ZNKSt10error_codecvbEv" title='std::error_code::operator bool' data-ref="_ZNKSt10error_codecvbEv"></a><dfn class="local col9 decl" id="39EC" title='EC' data-type='std::error_code' data-ref="39EC"><a class="local col9 ref" href="#39EC" title='EC' data-ref="39EC">EC</a></dfn> = <a class="local col8 ref" href="#38Text" title='Text' data-ref="38Text">Text</a>.<a class="ref" href="../../include/llvm/Support/ErrorOr.h.html#_ZNK4llvm7ErrorOr8getErrorEv" title='llvm::ErrorOr::getError' data-ref="_ZNK4llvm7ErrorOr8getErrorEv">getError</a>()) {</td></tr>
<tr><th id="60">60</th><td>    <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't read "</q></td></tr>
<tr><th id="61">61</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/proc/cpuinfo: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col9 ref" href="#39EC" title='EC' data-ref="39EC">EC</a>.<a class="ref" href="../../../../include/c++/7/system_error.html#_ZNKSt10error_code7messageEv" title='std::error_code::message' data-ref="_ZNKSt10error_code7messageEv">message</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="62">62</th><td>    <b>return</b> <a class="ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EDn" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EDn"></a><b>nullptr</b>;</td></tr>
<tr><th id="63">63</th><td>  }</td></tr>
<tr><th id="64">64</th><td>  <b>return</b> <a class="ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/ErrorOr.h.html#_ZN4llvm7ErrorOrdeEv" title='llvm::ErrorOr::operator*' data-ref="_ZN4llvm7ErrorOrdeEv">*</a><a class="local col8 ref" href="#38Text" title='Text' data-ref="38Text">Text</a></span>);</td></tr>
<tr><th id="65">65</th><td>}</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <span class="namespace">sys::detail::</span><dfn class="decl def" id="_ZN4llvm3sys6detail24getHostCPUNameForPowerPCENS_9StringRefE" title='llvm::sys::detail::getHostCPUNameForPowerPC' data-ref="_ZN4llvm3sys6detail24getHostCPUNameForPowerPCENS_9StringRefE">getHostCPUNameForPowerPC</dfn>(<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="40ProcCpuinfoContent" title='ProcCpuinfoContent' data-type='llvm::StringRef' data-ref="40ProcCpuinfoContent">ProcCpuinfoContent</dfn>) {</td></tr>
<tr><th id="68">68</th><td>  <i>// Access to the Processor Version Register (PVR) on PowerPC is privileged,</i></td></tr>
<tr><th id="69">69</th><td><i>  // and so we must use an operating-system interface to determine the current</i></td></tr>
<tr><th id="70">70</th><td><i>  // processor type. On Linux, this is exposed through the /proc/cpuinfo file.</i></td></tr>
<tr><th id="71">71</th><td>  <em>const</em> <em>char</em> *<dfn class="local col1 decl" id="41generic" title='generic' data-type='const char *' data-ref="41generic">generic</dfn> = <q>"generic"</q>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i>// The cpu line is second (after the 'processor: 0' line), so if this</i></td></tr>
<tr><th id="74">74</th><td><i>  // buffer is too small then something has changed (or is wrong).</i></td></tr>
<tr><th id="75">75</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>::<a class="typedef" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef::const_iterator" title='llvm::StringRef::const_iterator' data-type='const char *' data-ref="llvm::StringRef::const_iterator">const_iterator</a> <dfn class="local col2 decl" id="42CPUInfoStart" title='CPUInfoStart' data-type='StringRef::const_iterator' data-ref="42CPUInfoStart">CPUInfoStart</dfn> = <a class="local col0 ref" href="#40ProcCpuinfoContent" title='ProcCpuinfoContent' data-ref="40ProcCpuinfoContent">ProcCpuinfoContent</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5beginEv" title='llvm::StringRef::begin' data-ref="_ZNK4llvm9StringRef5beginEv">begin</a>();</td></tr>
<tr><th id="76">76</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>::<a class="typedef" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef::const_iterator" title='llvm::StringRef::const_iterator' data-type='const char *' data-ref="llvm::StringRef::const_iterator">const_iterator</a> <dfn class="local col3 decl" id="43CPUInfoEnd" title='CPUInfoEnd' data-type='StringRef::const_iterator' data-ref="43CPUInfoEnd">CPUInfoEnd</dfn> = <a class="local col0 ref" href="#40ProcCpuinfoContent" title='ProcCpuinfoContent' data-ref="40ProcCpuinfoContent">ProcCpuinfoContent</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3endEv" title='llvm::StringRef::end' data-ref="_ZNK4llvm9StringRef3endEv">end</a>();</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>::<a class="typedef" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef::const_iterator" title='llvm::StringRef::const_iterator' data-type='const char *' data-ref="llvm::StringRef::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="44CIP" title='CIP' data-type='StringRef::const_iterator' data-ref="44CIP">CIP</dfn> = <a class="local col2 ref" href="#42CPUInfoStart" title='CPUInfoStart' data-ref="42CPUInfoStart">CPUInfoStart</a>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>::<a class="typedef" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef::const_iterator" title='llvm::StringRef::const_iterator' data-type='const char *' data-ref="llvm::StringRef::const_iterator">const_iterator</a> <dfn class="local col5 decl" id="45CPUStart" title='CPUStart' data-type='StringRef::const_iterator' data-ref="45CPUStart">CPUStart</dfn> = <var>0</var>;</td></tr>
<tr><th id="81">81</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col6 decl" id="46CPULen" title='CPULen' data-type='size_t' data-ref="46CPULen">CPULen</dfn> = <var>0</var>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i>// We need to find the first line which starts with cpu, spaces, and a colon.</i></td></tr>
<tr><th id="84">84</th><td><i>  // After the colon, there may be some additional spaces and then the cpu type.</i></td></tr>
<tr><th id="85">85</th><td>  <b>while</b> (<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> &lt; <a class="local col3 ref" href="#43CPUInfoEnd" title='CPUInfoEnd' data-ref="43CPUInfoEnd">CPUInfoEnd</a> &amp;&amp; <a class="local col5 ref" href="#45CPUStart" title='CPUStart' data-ref="45CPUStart">CPUStart</a> == <var>0</var>) {</td></tr>
<tr><th id="86">86</th><td>    <b>if</b> (<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> &lt; <a class="local col3 ref" href="#43CPUInfoEnd" title='CPUInfoEnd' data-ref="43CPUInfoEnd">CPUInfoEnd</a> &amp;&amp; *<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> == <kbd>'\n'</kbd>)</td></tr>
<tr><th id="87">87</th><td>      ++<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>    <b>if</b> (<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> &lt; <a class="local col3 ref" href="#43CPUInfoEnd" title='CPUInfoEnd' data-ref="43CPUInfoEnd">CPUInfoEnd</a> &amp;&amp; *<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> == <kbd>'c'</kbd>) {</td></tr>
<tr><th id="90">90</th><td>      ++<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a>;</td></tr>
<tr><th id="91">91</th><td>      <b>if</b> (<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> &lt; <a class="local col3 ref" href="#43CPUInfoEnd" title='CPUInfoEnd' data-ref="43CPUInfoEnd">CPUInfoEnd</a> &amp;&amp; *<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> == <kbd>'p'</kbd>) {</td></tr>
<tr><th id="92">92</th><td>        ++<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a>;</td></tr>
<tr><th id="93">93</th><td>        <b>if</b> (<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> &lt; <a class="local col3 ref" href="#43CPUInfoEnd" title='CPUInfoEnd' data-ref="43CPUInfoEnd">CPUInfoEnd</a> &amp;&amp; *<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> == <kbd>'u'</kbd>) {</td></tr>
<tr><th id="94">94</th><td>          ++<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a>;</td></tr>
<tr><th id="95">95</th><td>          <b>while</b> (<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> &lt; <a class="local col3 ref" href="#43CPUInfoEnd" title='CPUInfoEnd' data-ref="43CPUInfoEnd">CPUInfoEnd</a> &amp;&amp; (*<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> == <kbd>' '</kbd> || *<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> == <kbd>'\t'</kbd>))</td></tr>
<tr><th id="96">96</th><td>            ++<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>          <b>if</b> (<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> &lt; <a class="local col3 ref" href="#43CPUInfoEnd" title='CPUInfoEnd' data-ref="43CPUInfoEnd">CPUInfoEnd</a> &amp;&amp; *<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> == <kbd>':'</kbd>) {</td></tr>
<tr><th id="99">99</th><td>            ++<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a>;</td></tr>
<tr><th id="100">100</th><td>            <b>while</b> (<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> &lt; <a class="local col3 ref" href="#43CPUInfoEnd" title='CPUInfoEnd' data-ref="43CPUInfoEnd">CPUInfoEnd</a> &amp;&amp; (*<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> == <kbd>' '</kbd> || *<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> == <kbd>'\t'</kbd>))</td></tr>
<tr><th id="101">101</th><td>              ++<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>            <b>if</b> (<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> &lt; <a class="local col3 ref" href="#43CPUInfoEnd" title='CPUInfoEnd' data-ref="43CPUInfoEnd">CPUInfoEnd</a>) {</td></tr>
<tr><th id="104">104</th><td>              <a class="local col5 ref" href="#45CPUStart" title='CPUStart' data-ref="45CPUStart">CPUStart</a> = <a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a>;</td></tr>
<tr><th id="105">105</th><td>              <b>while</b> (<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> &lt; <a class="local col3 ref" href="#43CPUInfoEnd" title='CPUInfoEnd' data-ref="43CPUInfoEnd">CPUInfoEnd</a> &amp;&amp; (*<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> != <kbd>' '</kbd> &amp;&amp; *<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> != <kbd>'\t'</kbd> &amp;&amp;</td></tr>
<tr><th id="106">106</th><td>                                          *<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> != <kbd>','</kbd> &amp;&amp; *<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> != <kbd>'\n'</kbd>))</td></tr>
<tr><th id="107">107</th><td>                ++<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a>;</td></tr>
<tr><th id="108">108</th><td>              <a class="local col6 ref" href="#46CPULen" title='CPULen' data-ref="46CPULen">CPULen</a> = <a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> - <a class="local col5 ref" href="#45CPUStart" title='CPUStart' data-ref="45CPUStart">CPUStart</a>;</td></tr>
<tr><th id="109">109</th><td>            }</td></tr>
<tr><th id="110">110</th><td>          }</td></tr>
<tr><th id="111">111</th><td>        }</td></tr>
<tr><th id="112">112</th><td>      }</td></tr>
<tr><th id="113">113</th><td>    }</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>    <b>if</b> (<a class="local col5 ref" href="#45CPUStart" title='CPUStart' data-ref="45CPUStart">CPUStart</a> == <var>0</var>)</td></tr>
<tr><th id="116">116</th><td>      <b>while</b> (<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> &lt; <a class="local col3 ref" href="#43CPUInfoEnd" title='CPUInfoEnd' data-ref="43CPUInfoEnd">CPUInfoEnd</a> &amp;&amp; *<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a> != <kbd>'\n'</kbd>)</td></tr>
<tr><th id="117">117</th><td>        ++<a class="local col4 ref" href="#44CIP" title='CIP' data-ref="44CIP">CIP</a>;</td></tr>
<tr><th id="118">118</th><td>  }</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <b>if</b> (<a class="local col5 ref" href="#45CPUStart" title='CPUStart' data-ref="45CPUStart">CPUStart</a> == <var>0</var>)</td></tr>
<tr><th id="121">121</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col1 ref" href="#41generic" title='generic' data-ref="41generic">generic</a>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="type" href="../../include/llvm/ADT/StringSwitch.h.html#llvm::StringSwitch" title='llvm::StringSwitch' data-ref="llvm::StringSwitch">StringSwitch</a>&lt;<em>const</em> <em>char</em> *&gt;<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitchC1ENS_9StringRefE" title='llvm::StringSwitch::StringSwitch&lt;T, R&gt;' data-ref="_ZN4llvm12StringSwitchC1ENS_9StringRefE">(</a><a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKcm" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKcm">(</a><a class="local col5 ref" href="#45CPUStart" title='CPUStart' data-ref="45CPUStart">CPUStart</a>, <a class="local col6 ref" href="#46CPULen" title='CPULen' data-ref="46CPULen">CPULen</a>))</td></tr>
<tr><th id="124">124</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"604e"</q>, <q>"604e"</q>)</td></tr>
<tr><th id="125">125</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"604"</q>, <q>"604"</q>)</td></tr>
<tr><th id="126">126</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"7400"</q>, <q>"7400"</q>)</td></tr>
<tr><th id="127">127</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"7410"</q>, <q>"7400"</q>)</td></tr>
<tr><th id="128">128</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"7447"</q>, <q>"7400"</q>)</td></tr>
<tr><th id="129">129</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"7455"</q>, <q>"7450"</q>)</td></tr>
<tr><th id="130">130</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"G4"</q>, <q>"g4"</q>)</td></tr>
<tr><th id="131">131</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"POWER4"</q>, <q>"970"</q>)</td></tr>
<tr><th id="132">132</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"PPC970FX"</q>, <q>"970"</q>)</td></tr>
<tr><th id="133">133</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"PPC970MP"</q>, <q>"970"</q>)</td></tr>
<tr><th id="134">134</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"G5"</q>, <q>"g5"</q>)</td></tr>
<tr><th id="135">135</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"POWER5"</q>, <q>"g5"</q>)</td></tr>
<tr><th id="136">136</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"A2"</q>, <q>"a2"</q>)</td></tr>
<tr><th id="137">137</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"POWER6"</q>, <q>"pwr6"</q>)</td></tr>
<tr><th id="138">138</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"POWER7"</q>, <q>"pwr7"</q>)</td></tr>
<tr><th id="139">139</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"POWER8"</q>, <q>"pwr8"</q>)</td></tr>
<tr><th id="140">140</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"POWER8E"</q>, <q>"pwr8"</q>)</td></tr>
<tr><th id="141">141</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"POWER8NVL"</q>, <q>"pwr8"</q>)</td></tr>
<tr><th id="142">142</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"POWER9"</q>, <q>"pwr9"</q>)</td></tr>
<tr><th id="143">143</th><td>      .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch7DefaultET_" title='llvm::StringSwitch::Default' data-ref="_ZN4llvm12StringSwitch7DefaultET_">Default</a>(<a class="local col1 ref" href="#41generic" title='generic' data-ref="41generic">generic</a>);</td></tr>
<tr><th id="144">144</th><td>}</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <span class="namespace">sys::detail::</span><dfn class="decl def" id="_ZN4llvm3sys6detail20getHostCPUNameForARMENS_9StringRefE" title='llvm::sys::detail::getHostCPUNameForARM' data-ref="_ZN4llvm3sys6detail20getHostCPUNameForARMENS_9StringRefE">getHostCPUNameForARM</dfn>(<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="47ProcCpuinfoContent" title='ProcCpuinfoContent' data-type='llvm::StringRef' data-ref="47ProcCpuinfoContent">ProcCpuinfoContent</dfn>) {</td></tr>
<tr><th id="147">147</th><td>  <i>// The cpuid register on arm is not accessible from user space. On Linux,</i></td></tr>
<tr><th id="148">148</th><td><i>  // it is exposed through the /proc/cpuinfo file.</i></td></tr>
<tr><th id="149">149</th><td><i></i></td></tr>
<tr><th id="150">150</th><td><i>  // Read 32 lines from /proc/cpuinfo, which should contain the CPU part line</i></td></tr>
<tr><th id="151">151</th><td><i>  // in all cases.</i></td></tr>
<tr><th id="152">152</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>, <var>32</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="48Lines" title='Lines' data-type='SmallVector&lt;llvm::StringRef, 32&gt;' data-ref="48Lines">Lines</dfn>;</td></tr>
<tr><th id="153">153</th><td>  <a class="local col7 ref" href="#47ProcCpuinfoContent" title='ProcCpuinfoContent' data-ref="47ProcCpuinfoContent">ProcCpuinfoContent</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EES0_ib" title='llvm::StringRef::split' data-ref="_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EES0_ib">split</a>(<span class='refarg'><a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a></span>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\n"</q>);</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i>// Look for the CPU implementer line.</i></td></tr>
<tr><th id="156">156</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col9 decl" id="49Implementer" title='Implementer' data-type='llvm::StringRef' data-ref="49Implementer">Implementer</dfn>;</td></tr>
<tr><th id="157">157</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col0 decl" id="50Hardware" title='Hardware' data-type='llvm::StringRef' data-ref="50Hardware">Hardware</dfn>;</td></tr>
<tr><th id="158">158</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="51I" title='I' data-type='unsigned int' data-ref="51I">I</dfn> = <var>0</var>, <dfn class="local col2 decl" id="52E" title='E' data-type='unsigned int' data-ref="52E">E</dfn> = <a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#51I" title='I' data-ref="51I">I</a> != <a class="local col2 ref" href="#52E" title='E' data-ref="52E">E</a>; ++<a class="local col1 ref" href="#51I" title='I' data-ref="51I">I</a>) {</td></tr>
<tr><th id="159">159</th><td>    <b>if</b> (<a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#51I" title='I' data-ref="51I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CPU implementer"</q>))</td></tr>
<tr><th id="160">160</th><td>      <a class="local col9 ref" href="#49Implementer" title='Implementer' data-ref="49Implementer">Implementer</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#51I" title='I' data-ref="51I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef6substrEmm" title='llvm::StringRef::substr' data-ref="_ZNK4llvm9StringRef6substrEmm">substr</a>(<var>15</var>).<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5ltrimES0_" title='llvm::StringRef::ltrim' data-ref="_ZNK4llvm9StringRef5ltrimES0_">ltrim</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\t :"</q>);</td></tr>
<tr><th id="161">161</th><td>    <b>if</b> (<a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#51I" title='I' data-ref="51I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hardware"</q>))</td></tr>
<tr><th id="162">162</th><td>      <a class="local col0 ref" href="#50Hardware" title='Hardware' data-ref="50Hardware">Hardware</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#51I" title='I' data-ref="51I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef6substrEmm" title='llvm::StringRef::substr' data-ref="_ZNK4llvm9StringRef6substrEmm">substr</a>(<var>8</var>).<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5ltrimES0_" title='llvm::StringRef::ltrim' data-ref="_ZNK4llvm9StringRef5ltrimES0_">ltrim</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\t :"</q>);</td></tr>
<tr><th id="163">163</th><td>  }</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#49Implementer" title='Implementer' data-ref="49Implementer">Implementer</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"0x41"</q>) { <i>// ARM Ltd.</i></td></tr>
<tr><th id="166">166</th><td>    <i>// MSM8992/8994 may give cpu part for the core that the kernel is running on,</i></td></tr>
<tr><th id="167">167</th><td><i>    // which is undeterministic and wrong. Always return cortex-a53 for these SoC.</i></td></tr>
<tr><th id="168">168</th><td>    <b>if</b> (<a class="local col0 ref" href="#50Hardware" title='Hardware' data-ref="50Hardware">Hardware</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef8endswithES0_" title='llvm::StringRef::endswith' data-ref="_ZNK4llvm9StringRef8endswithES0_">endswith</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"MSM8994"</q>) || <a class="local col0 ref" href="#50Hardware" title='Hardware' data-ref="50Hardware">Hardware</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef8endswithES0_" title='llvm::StringRef::endswith' data-ref="_ZNK4llvm9StringRef8endswithES0_">endswith</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"MSM8996"</q>))</td></tr>
<tr><th id="169">169</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"cortex-a53"</q>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>    <i>// Look for the CPU part line.</i></td></tr>
<tr><th id="173">173</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="53I" title='I' data-type='unsigned int' data-ref="53I">I</dfn> = <var>0</var>, <dfn class="local col4 decl" id="54E" title='E' data-type='unsigned int' data-ref="54E">E</dfn> = <a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> != <a class="local col4 ref" href="#54E" title='E' data-ref="54E">E</a>; ++<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>)</td></tr>
<tr><th id="174">174</th><td>      <b>if</b> (<a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CPU part"</q>))</td></tr>
<tr><th id="175">175</th><td>        <i>// The CPU part is a 3 digit hexadecimal number with a 0x prefix. The</i></td></tr>
<tr><th id="176">176</th><td><i>        // values correspond to the "Part number" in the CP15/c0 register. The</i></td></tr>
<tr><th id="177">177</th><td><i>        // contents are specified in the various processor manuals.</i></td></tr>
<tr><th id="178">178</th><td>        <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="type" href="../../include/llvm/ADT/StringSwitch.h.html#llvm::StringSwitch" title='llvm::StringSwitch' data-ref="llvm::StringSwitch">StringSwitch</a>&lt;<em>const</em> <em>char</em> *&gt;<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitchC1ENS_9StringRefE" title='llvm::StringSwitch::StringSwitch&lt;T, R&gt;' data-ref="_ZN4llvm12StringSwitchC1ENS_9StringRefE">(</a><a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef6substrEmm" title='llvm::StringRef::substr' data-ref="_ZNK4llvm9StringRef6substrEmm">substr</a>(<var>8</var>).<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5ltrimES0_" title='llvm::StringRef::ltrim' data-ref="_ZNK4llvm9StringRef5ltrimES0_">ltrim</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\t :"</q>))</td></tr>
<tr><th id="179">179</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x926"</q>, <q>"arm926ej-s"</q>)</td></tr>
<tr><th id="180">180</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xb02"</q>, <q>"mpcore"</q>)</td></tr>
<tr><th id="181">181</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xb36"</q>, <q>"arm1136j-s"</q>)</td></tr>
<tr><th id="182">182</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xb56"</q>, <q>"arm1156t2-s"</q>)</td></tr>
<tr><th id="183">183</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xb76"</q>, <q>"arm1176jz-s"</q>)</td></tr>
<tr><th id="184">184</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xc08"</q>, <q>"cortex-a8"</q>)</td></tr>
<tr><th id="185">185</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xc09"</q>, <q>"cortex-a9"</q>)</td></tr>
<tr><th id="186">186</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xc0f"</q>, <q>"cortex-a15"</q>)</td></tr>
<tr><th id="187">187</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xc20"</q>, <q>"cortex-m0"</q>)</td></tr>
<tr><th id="188">188</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xc23"</q>, <q>"cortex-m3"</q>)</td></tr>
<tr><th id="189">189</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xc24"</q>, <q>"cortex-m4"</q>)</td></tr>
<tr><th id="190">190</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xd04"</q>, <q>"cortex-a35"</q>)</td></tr>
<tr><th id="191">191</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xd03"</q>, <q>"cortex-a53"</q>)</td></tr>
<tr><th id="192">192</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xd07"</q>, <q>"cortex-a57"</q>)</td></tr>
<tr><th id="193">193</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xd08"</q>, <q>"cortex-a72"</q>)</td></tr>
<tr><th id="194">194</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xd09"</q>, <q>"cortex-a73"</q>)</td></tr>
<tr><th id="195">195</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xd0a"</q>, <q>"cortex-a75"</q>)</td></tr>
<tr><th id="196">196</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xd0b"</q>, <q>"cortex-a76"</q>)</td></tr>
<tr><th id="197">197</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch7DefaultET_" title='llvm::StringSwitch::Default' data-ref="_ZN4llvm12StringSwitch7DefaultET_">Default</a>(<q>"generic"</q>);</td></tr>
<tr><th id="198">198</th><td>  }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#49Implementer" title='Implementer' data-ref="49Implementer">Implementer</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"0x42"</q> || <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#49Implementer" title='Implementer' data-ref="49Implementer">Implementer</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"0x43"</q>) { <i>// Broadcom | Cavium.</i></td></tr>
<tr><th id="201">201</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="55I" title='I' data-type='unsigned int' data-ref="55I">I</dfn> = <var>0</var>, <dfn class="local col6 decl" id="56E" title='E' data-type='unsigned int' data-ref="56E">E</dfn> = <a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a> != <a class="local col6 ref" href="#56E" title='E' data-ref="56E">E</a>; ++<a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a>) {</td></tr>
<tr><th id="202">202</th><td>      <b>if</b> (<a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CPU part"</q>)) {</td></tr>
<tr><th id="203">203</th><td>        <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="type" href="../../include/llvm/ADT/StringSwitch.h.html#llvm::StringSwitch" title='llvm::StringSwitch' data-ref="llvm::StringSwitch">StringSwitch</a>&lt;<em>const</em> <em>char</em> *&gt;<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitchC1ENS_9StringRefE" title='llvm::StringSwitch::StringSwitch&lt;T, R&gt;' data-ref="_ZN4llvm12StringSwitchC1ENS_9StringRefE">(</a><a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#55I" title='I' data-ref="55I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef6substrEmm" title='llvm::StringRef::substr' data-ref="_ZNK4llvm9StringRef6substrEmm">substr</a>(<var>8</var>).<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5ltrimES0_" title='llvm::StringRef::ltrim' data-ref="_ZNK4llvm9StringRef5ltrimES0_">ltrim</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\t :"</q>))</td></tr>
<tr><th id="204">204</th><td>          .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x516"</q>, <q>"thunderx2t99"</q>)</td></tr>
<tr><th id="205">205</th><td>          .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x0516"</q>, <q>"thunderx2t99"</q>)</td></tr>
<tr><th id="206">206</th><td>          .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xaf"</q>, <q>"thunderx2t99"</q>)</td></tr>
<tr><th id="207">207</th><td>          .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x0af"</q>, <q>"thunderx2t99"</q>)</td></tr>
<tr><th id="208">208</th><td>          .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xa1"</q>, <q>"thunderxt88"</q>)</td></tr>
<tr><th id="209">209</th><td>          .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x0a1"</q>, <q>"thunderxt88"</q>)</td></tr>
<tr><th id="210">210</th><td>          .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch7DefaultET_" title='llvm::StringSwitch::Default' data-ref="_ZN4llvm12StringSwitch7DefaultET_">Default</a>(<q>"generic"</q>);</td></tr>
<tr><th id="211">211</th><td>      }</td></tr>
<tr><th id="212">212</th><td>    }</td></tr>
<tr><th id="213">213</th><td>  }</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#49Implementer" title='Implementer' data-ref="49Implementer">Implementer</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"0x48"</q>) <i>// HiSilicon Technologies, Inc.</i></td></tr>
<tr><th id="216">216</th><td>    <i>// Look for the CPU part line.</i></td></tr>
<tr><th id="217">217</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="57I" title='I' data-type='unsigned int' data-ref="57I">I</dfn> = <var>0</var>, <dfn class="local col8 decl" id="58E" title='E' data-type='unsigned int' data-ref="58E">E</dfn> = <a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col7 ref" href="#57I" title='I' data-ref="57I">I</a> != <a class="local col8 ref" href="#58E" title='E' data-ref="58E">E</a>; ++<a class="local col7 ref" href="#57I" title='I' data-ref="57I">I</a>)</td></tr>
<tr><th id="218">218</th><td>      <b>if</b> (<a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#57I" title='I' data-ref="57I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CPU part"</q>))</td></tr>
<tr><th id="219">219</th><td>        <i>// The CPU part is a 3 digit hexadecimal number with a 0x prefix. The</i></td></tr>
<tr><th id="220">220</th><td><i>        // values correspond to the "Part number" in the CP15/c0 register. The</i></td></tr>
<tr><th id="221">221</th><td><i>        // contents are specified in the various processor manuals.</i></td></tr>
<tr><th id="222">222</th><td>        <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="type" href="../../include/llvm/ADT/StringSwitch.h.html#llvm::StringSwitch" title='llvm::StringSwitch' data-ref="llvm::StringSwitch">StringSwitch</a>&lt;<em>const</em> <em>char</em> *&gt;<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitchC1ENS_9StringRefE" title='llvm::StringSwitch::StringSwitch&lt;T, R&gt;' data-ref="_ZN4llvm12StringSwitchC1ENS_9StringRefE">(</a><a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#57I" title='I' data-ref="57I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef6substrEmm" title='llvm::StringRef::substr' data-ref="_ZNK4llvm9StringRef6substrEmm">substr</a>(<var>8</var>).<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5ltrimES0_" title='llvm::StringRef::ltrim' data-ref="_ZNK4llvm9StringRef5ltrimES0_">ltrim</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\t :"</q>))</td></tr>
<tr><th id="223">223</th><td>          .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xd01"</q>, <q>"tsv110"</q>)</td></tr>
<tr><th id="224">224</th><td>          .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch7DefaultET_" title='llvm::StringSwitch::Default' data-ref="_ZN4llvm12StringSwitch7DefaultET_">Default</a>(<q>"generic"</q>);</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#49Implementer" title='Implementer' data-ref="49Implementer">Implementer</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"0x51"</q>) <i>// Qualcomm Technologies, Inc.</i></td></tr>
<tr><th id="227">227</th><td>    <i>// Look for the CPU part line.</i></td></tr>
<tr><th id="228">228</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="59I" title='I' data-type='unsigned int' data-ref="59I">I</dfn> = <var>0</var>, <dfn class="local col0 decl" id="60E" title='E' data-type='unsigned int' data-ref="60E">E</dfn> = <a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a> != <a class="local col0 ref" href="#60E" title='E' data-ref="60E">E</a>; ++<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a>)</td></tr>
<tr><th id="229">229</th><td>      <b>if</b> (<a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CPU part"</q>))</td></tr>
<tr><th id="230">230</th><td>        <i>// The CPU part is a 3 digit hexadecimal number with a 0x prefix. The</i></td></tr>
<tr><th id="231">231</th><td><i>        // values correspond to the "Part number" in the CP15/c0 register. The</i></td></tr>
<tr><th id="232">232</th><td><i>        // contents are specified in the various processor manuals.</i></td></tr>
<tr><th id="233">233</th><td>        <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="type" href="../../include/llvm/ADT/StringSwitch.h.html#llvm::StringSwitch" title='llvm::StringSwitch' data-ref="llvm::StringSwitch">StringSwitch</a>&lt;<em>const</em> <em>char</em> *&gt;<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitchC1ENS_9StringRefE" title='llvm::StringSwitch::StringSwitch&lt;T, R&gt;' data-ref="_ZN4llvm12StringSwitchC1ENS_9StringRefE">(</a><a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef6substrEmm" title='llvm::StringRef::substr' data-ref="_ZNK4llvm9StringRef6substrEmm">substr</a>(<var>8</var>).<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5ltrimES0_" title='llvm::StringRef::ltrim' data-ref="_ZNK4llvm9StringRef5ltrimES0_">ltrim</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\t :"</q>))</td></tr>
<tr><th id="234">234</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x06f"</q>, <q>"krait"</q>) <i>// APQ8064</i></td></tr>
<tr><th id="235">235</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x201"</q>, <q>"kryo"</q>)</td></tr>
<tr><th id="236">236</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x205"</q>, <q>"kryo"</q>)</td></tr>
<tr><th id="237">237</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x211"</q>, <q>"kryo"</q>)</td></tr>
<tr><th id="238">238</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x800"</q>, <q>"cortex-a73"</q>)</td></tr>
<tr><th id="239">239</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x801"</q>, <q>"cortex-a73"</q>)</td></tr>
<tr><th id="240">240</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x802"</q>, <q>"cortex-a73"</q>)</td></tr>
<tr><th id="241">241</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x803"</q>, <q>"cortex-a73"</q>)</td></tr>
<tr><th id="242">242</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x804"</q>, <q>"cortex-a73"</q>)</td></tr>
<tr><th id="243">243</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0x805"</q>, <q>"cortex-a73"</q>)</td></tr>
<tr><th id="244">244</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xc00"</q>, <q>"falkor"</q>)</td></tr>
<tr><th id="245">245</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"0xc01"</q>, <q>"saphira"</q>)</td></tr>
<tr><th id="246">246</th><td>            .<a class="ref" href="../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch7DefaultET_" title='llvm::StringSwitch::Default' data-ref="_ZN4llvm12StringSwitch7DefaultET_">Default</a>(<q>"generic"</q>);</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#49Implementer" title='Implementer' data-ref="49Implementer">Implementer</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"0x53"</q>) { <i>// Samsung Electronics Co., Ltd.</i></td></tr>
<tr><th id="249">249</th><td>    <i>// The Exynos chips have a convoluted ID scheme that doesn't seem to follow</i></td></tr>
<tr><th id="250">250</th><td><i>    // any predictive pattern across variants and parts.</i></td></tr>
<tr><th id="251">251</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="61Variant" title='Variant' data-type='unsigned int' data-ref="61Variant">Variant</dfn> = <var>0</var>, <dfn class="local col2 decl" id="62Part" title='Part' data-type='unsigned int' data-ref="62Part">Part</dfn> = <var>0</var>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>    <i>// Look for the CPU variant line, whose value is a 1 digit hexadecimal</i></td></tr>
<tr><th id="254">254</th><td><i>    // number, corresponding to the Variant bits in the CP15/C0 register.</i></td></tr>
<tr><th id="255">255</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="63I" title='I' data-type='llvm::StringRef' data-ref="63I">I</dfn> : <a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a>)</td></tr>
<tr><th id="256">256</th><td>      <b>if</b> (<a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRef13consume_frontES0_" title='llvm::StringRef::consume_front' data-ref="_ZN4llvm9StringRef13consume_frontES0_">consume_front</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CPU variant"</q>))</td></tr>
<tr><th id="257">257</th><td>        <a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5ltrimES0_" title='llvm::StringRef::ltrim' data-ref="_ZNK4llvm9StringRef5ltrimES0_">ltrim</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\t :"</q>).<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>0</var>, <span class='refarg'><a class="local col1 ref" href="#61Variant" title='Variant' data-ref="61Variant">Variant</a></span>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>    <i>// Look for the CPU part line, whose value is a 3 digit hexadecimal</i></td></tr>
<tr><th id="260">260</th><td><i>    // number, corresponding to the PartNum bits in the CP15/C0 register.</i></td></tr>
<tr><th id="261">261</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="64I" title='I' data-type='llvm::StringRef' data-ref="64I">I</dfn> : <a class="local col8 ref" href="#48Lines" title='Lines' data-ref="48Lines">Lines</a>)</td></tr>
<tr><th id="262">262</th><td>      <b>if</b> (<a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRef13consume_frontES0_" title='llvm::StringRef::consume_front' data-ref="_ZN4llvm9StringRef13consume_frontES0_">consume_front</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CPU part"</q>))</td></tr>
<tr><th id="263">263</th><td>        <a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5ltrimES0_" title='llvm::StringRef::ltrim' data-ref="_ZNK4llvm9StringRef5ltrimES0_">ltrim</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\t :"</q>).<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>0</var>, <span class='refarg'><a class="local col2 ref" href="#62Part" title='Part' data-ref="62Part">Part</a></span>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="65Exynos" title='Exynos' data-type='unsigned int' data-ref="65Exynos">Exynos</dfn> = (<a class="local col1 ref" href="#61Variant" title='Variant' data-ref="61Variant">Variant</a> &lt;&lt; <var>12</var>) | <a class="local col2 ref" href="#62Part" title='Part' data-ref="62Part">Part</a>;</td></tr>
<tr><th id="266">266</th><td>    <b>switch</b> (<a class="local col5 ref" href="#65Exynos" title='Exynos' data-ref="65Exynos">Exynos</a>) {</td></tr>
<tr><th id="267">267</th><td>    <b>default</b>:</td></tr>
<tr><th id="268">268</th><td>      <i>// Default by falling through to Exynos M1.</i></td></tr>
<tr><th id="269">269</th><td>      <a class="macro" href="../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>    <b>case</b> <var>0x1001</var>:</td></tr>
<tr><th id="272">272</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"exynos-m1"</q>;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>    <b>case</b> <var>0x4001</var>:</td></tr>
<tr><th id="275">275</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"exynos-m2"</q>;</td></tr>
<tr><th id="276">276</th><td>    }</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"generic"</q>;</td></tr>
<tr><th id="280">280</th><td>}</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <span class="namespace">sys::detail::</span><dfn class="decl def" id="_ZN4llvm3sys6detail22getHostCPUNameForS390xENS_9StringRefE" title='llvm::sys::detail::getHostCPUNameForS390x' data-ref="_ZN4llvm3sys6detail22getHostCPUNameForS390xENS_9StringRefE">getHostCPUNameForS390x</dfn>(<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="66ProcCpuinfoContent" title='ProcCpuinfoContent' data-type='llvm::StringRef' data-ref="66ProcCpuinfoContent">ProcCpuinfoContent</dfn>) {</td></tr>
<tr><th id="283">283</th><td>  <i>// STIDP is a privileged operation, so use /proc/cpuinfo instead.</i></td></tr>
<tr><th id="284">284</th><td><i></i></td></tr>
<tr><th id="285">285</th><td><i>  // The "processor 0:" line comes after a fair amount of other information,</i></td></tr>
<tr><th id="286">286</th><td><i>  // including a cache breakdown, but this should be plenty.</i></td></tr>
<tr><th id="287">287</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>, <var>32</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="67Lines" title='Lines' data-type='SmallVector&lt;llvm::StringRef, 32&gt;' data-ref="67Lines">Lines</dfn>;</td></tr>
<tr><th id="288">288</th><td>  <a class="local col6 ref" href="#66ProcCpuinfoContent" title='ProcCpuinfoContent' data-ref="66ProcCpuinfoContent">ProcCpuinfoContent</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EES0_ib" title='llvm::StringRef::split' data-ref="_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EES0_ib">split</a>(<span class='refarg'><a class="local col7 ref" href="#67Lines" title='Lines' data-ref="67Lines">Lines</a></span>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\n"</q>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i>// Look for the CPU features.</i></td></tr>
<tr><th id="291">291</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>, <var>32</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="68CPUFeatures" title='CPUFeatures' data-type='SmallVector&lt;llvm::StringRef, 32&gt;' data-ref="68CPUFeatures">CPUFeatures</dfn>;</td></tr>
<tr><th id="292">292</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="69I" title='I' data-type='unsigned int' data-ref="69I">I</dfn> = <var>0</var>, <dfn class="local col0 decl" id="70E" title='E' data-type='unsigned int' data-ref="70E">E</dfn> = <a class="local col7 ref" href="#67Lines" title='Lines' data-ref="67Lines">Lines</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a> != <a class="local col0 ref" href="#70E" title='E' data-ref="70E">E</a>; ++<a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a>)</td></tr>
<tr><th id="293">293</th><td>    <b>if</b> (<a class="local col7 ref" href="#67Lines" title='Lines' data-ref="67Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"features"</q>)) {</td></tr>
<tr><th id="294">294</th><td>      <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col1 decl" id="71Pos" title='Pos' data-type='size_t' data-ref="71Pos">Pos</dfn> = <a class="local col7 ref" href="#67Lines" title='Lines' data-ref="67Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4findES0_m" title='llvm::StringRef::find' data-ref="_ZNK4llvm9StringRef4findES0_m">find</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>":"</q>);</td></tr>
<tr><th id="295">295</th><td>      <b>if</b> (<a class="local col1 ref" href="#71Pos" title='Pos' data-ref="71Pos">Pos</a> != <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>::<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef::npos" title='llvm::StringRef::npos' data-ref="llvm::StringRef::npos">npos</a>) {</td></tr>
<tr><th id="296">296</th><td>        <a class="local col7 ref" href="#67Lines" title='Lines' data-ref="67Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10drop_frontEm" title='llvm::StringRef::drop_front' data-ref="_ZNK4llvm9StringRef10drop_frontEm">drop_front</a>(<a class="local col1 ref" href="#71Pos" title='Pos' data-ref="71Pos">Pos</a> + <var>1</var>).<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib" title='llvm::StringRef::split' data-ref="_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib">split</a>(<span class='refarg'><a class="local col8 ref" href="#68CPUFeatures" title='CPUFeatures' data-ref="68CPUFeatures">CPUFeatures</a></span>, <kbd>' '</kbd>);</td></tr>
<tr><th id="297">297</th><td>        <b>break</b>;</td></tr>
<tr><th id="298">298</th><td>      }</td></tr>
<tr><th id="299">299</th><td>    }</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <i>// We need to check for the presence of vector support independently of</i></td></tr>
<tr><th id="302">302</th><td><i>  // the machine type, since we may only use the vector register set when</i></td></tr>
<tr><th id="303">303</th><td><i>  // supported by the kernel (and hypervisor).</i></td></tr>
<tr><th id="304">304</th><td>  <em>bool</em> <dfn class="local col2 decl" id="72HaveVectorSupport" title='HaveVectorSupport' data-type='bool' data-ref="72HaveVectorSupport">HaveVectorSupport</dfn> = <b>false</b>;</td></tr>
<tr><th id="305">305</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="73I" title='I' data-type='unsigned int' data-ref="73I">I</dfn> = <var>0</var>, <dfn class="local col4 decl" id="74E" title='E' data-type='unsigned int' data-ref="74E">E</dfn> = <a class="local col8 ref" href="#68CPUFeatures" title='CPUFeatures' data-ref="68CPUFeatures">CPUFeatures</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col3 ref" href="#73I" title='I' data-ref="73I">I</a> != <a class="local col4 ref" href="#74E" title='E' data-ref="74E">E</a>; ++<a class="local col3 ref" href="#73I" title='I' data-ref="73I">I</a>) {</td></tr>
<tr><th id="306">306</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#68CPUFeatures" title='CPUFeatures' data-ref="68CPUFeatures">CPUFeatures</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#73I" title='I' data-ref="73I">I</a>]</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"vx"</q>)</td></tr>
<tr><th id="307">307</th><td>      <a class="local col2 ref" href="#72HaveVectorSupport" title='HaveVectorSupport' data-ref="72HaveVectorSupport">HaveVectorSupport</a> = <b>true</b>;</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i>// Now check the processor machine type.</i></td></tr>
<tr><th id="311">311</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="75I" title='I' data-type='unsigned int' data-ref="75I">I</dfn> = <var>0</var>, <dfn class="local col6 decl" id="76E" title='E' data-type='unsigned int' data-ref="76E">E</dfn> = <a class="local col7 ref" href="#67Lines" title='Lines' data-ref="67Lines">Lines</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#75I" title='I' data-ref="75I">I</a> != <a class="local col6 ref" href="#76E" title='E' data-ref="76E">E</a>; ++<a class="local col5 ref" href="#75I" title='I' data-ref="75I">I</a>) {</td></tr>
<tr><th id="312">312</th><td>    <b>if</b> (<a class="local col7 ref" href="#67Lines" title='Lines' data-ref="67Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#75I" title='I' data-ref="75I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"processor "</q>)) {</td></tr>
<tr><th id="313">313</th><td>      <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col7 decl" id="77Pos" title='Pos' data-type='size_t' data-ref="77Pos">Pos</dfn> = <a class="local col7 ref" href="#67Lines" title='Lines' data-ref="67Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#75I" title='I' data-ref="75I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4findES0_m" title='llvm::StringRef::find' data-ref="_ZNK4llvm9StringRef4findES0_m">find</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"machine = "</q>);</td></tr>
<tr><th id="314">314</th><td>      <b>if</b> (<a class="local col7 ref" href="#77Pos" title='Pos' data-ref="77Pos">Pos</a> != <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>::<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef::npos" title='llvm::StringRef::npos' data-ref="llvm::StringRef::npos">npos</a>) {</td></tr>
<tr><th id="315">315</th><td>        <a class="local col7 ref" href="#77Pos" title='Pos' data-ref="77Pos">Pos</a> += <b>sizeof</b>(<q>"machine = "</q>) - <var>1</var>;</td></tr>
<tr><th id="316">316</th><td>        <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="78Id" title='Id' data-type='unsigned int' data-ref="78Id">Id</dfn>;</td></tr>
<tr><th id="317">317</th><td>        <b>if</b> (!<a class="local col7 ref" href="#67Lines" title='Lines' data-ref="67Lines">Lines</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#75I" title='I' data-ref="75I">I</a>]</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10drop_frontEm" title='llvm::StringRef::drop_front' data-ref="_ZNK4llvm9StringRef10drop_frontEm">drop_front</a>(<a class="local col7 ref" href="#77Pos" title='Pos' data-ref="77Pos">Pos</a>).<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>10</var>, <span class='refarg'><a class="local col8 ref" href="#78Id" title='Id' data-ref="78Id">Id</a></span>)) {</td></tr>
<tr><th id="318">318</th><td>          <b>if</b> (<a class="local col8 ref" href="#78Id" title='Id' data-ref="78Id">Id</a> &gt;= <var>3906</var> &amp;&amp; <a class="local col2 ref" href="#72HaveVectorSupport" title='HaveVectorSupport' data-ref="72HaveVectorSupport">HaveVectorSupport</a>)</td></tr>
<tr><th id="319">319</th><td>            <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"z14"</q>;</td></tr>
<tr><th id="320">320</th><td>          <b>if</b> (<a class="local col8 ref" href="#78Id" title='Id' data-ref="78Id">Id</a> &gt;= <var>2964</var> &amp;&amp; <a class="local col2 ref" href="#72HaveVectorSupport" title='HaveVectorSupport' data-ref="72HaveVectorSupport">HaveVectorSupport</a>)</td></tr>
<tr><th id="321">321</th><td>            <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"z13"</q>;</td></tr>
<tr><th id="322">322</th><td>          <b>if</b> (<a class="local col8 ref" href="#78Id" title='Id' data-ref="78Id">Id</a> &gt;= <var>2827</var>)</td></tr>
<tr><th id="323">323</th><td>            <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"zEC12"</q>;</td></tr>
<tr><th id="324">324</th><td>          <b>if</b> (<a class="local col8 ref" href="#78Id" title='Id' data-ref="78Id">Id</a> &gt;= <var>2817</var>)</td></tr>
<tr><th id="325">325</th><td>            <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"z196"</q>;</td></tr>
<tr><th id="326">326</th><td>        }</td></tr>
<tr><th id="327">327</th><td>      }</td></tr>
<tr><th id="328">328</th><td>      <b>break</b>;</td></tr>
<tr><th id="329">329</th><td>    }</td></tr>
<tr><th id="330">330</th><td>  }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"generic"</q>;</td></tr>
<tr><th id="333">333</th><td>}</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <span class="namespace">sys::detail::</span><dfn class="decl def" id="_ZN4llvm3sys6detail20getHostCPUNameForBPFEv" title='llvm::sys::detail::getHostCPUNameForBPF' data-ref="_ZN4llvm3sys6detail20getHostCPUNameForBPFEv">getHostCPUNameForBPF</dfn>() {</td></tr>
<tr><th id="336">336</th><td><u>#<span data-ppcond="336">if</span> !defined(<span class="macro" data-ref="_M/__linux__">__linux__</span>) || !defined(<span class="macro" data-ref="_M/__x86_64__">__x86_64__</span>)</u></td></tr>
<tr><th id="337">337</th><td>  <b>return</b> <q>"generic"</q>;</td></tr>
<tr><th id="338">338</th><td><u>#<span data-ppcond="336">else</span></u></td></tr>
<tr><th id="339">339</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="79v3_insns" title='v3_insns' data-type='uint8_t [40]' data-ref="79v3_insns">v3_insns</dfn>[<var>40</var>] <b>__attribute__</b> ((aligned (<var>8</var>))) =</td></tr>
<tr><th id="340">340</th><td>      <i>/* BPF_MOV64_IMM(BPF_REG_0, 0) */</i></td></tr>
<tr><th id="341">341</th><td>    { <var>0xb7</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>,</td></tr>
<tr><th id="342">342</th><td>      <i>/* BPF_MOV64_IMM(BPF_REG_2, 1) */</i></td></tr>
<tr><th id="343">343</th><td>      <var>0xb7</var>, <var>0x2</var>, <var>0x0</var>, <var>0x0</var>, <var>0x1</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>,</td></tr>
<tr><th id="344">344</th><td>      <i>/* BPF_JMP32_REG(BPF_JLT, BPF_REG_0, BPF_REG_2, 1) */</i></td></tr>
<tr><th id="345">345</th><td>      <var>0xae</var>, <var>0x20</var>, <var>0x1</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>,</td></tr>
<tr><th id="346">346</th><td>      <i>/* BPF_MOV64_IMM(BPF_REG_0, 1) */</i></td></tr>
<tr><th id="347">347</th><td>      <var>0xb7</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x1</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>,</td></tr>
<tr><th id="348">348</th><td>      <i>/* BPF_EXIT_INSN() */</i></td></tr>
<tr><th id="349">349</th><td>      <var>0x95</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var> };</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="80v2_insns" title='v2_insns' data-type='uint8_t [40]' data-ref="80v2_insns">v2_insns</dfn>[<var>40</var>] <b>__attribute__</b> ((aligned (<var>8</var>))) =</td></tr>
<tr><th id="352">352</th><td>      <i>/* BPF_MOV64_IMM(BPF_REG_0, 0) */</i></td></tr>
<tr><th id="353">353</th><td>    { <var>0xb7</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>,</td></tr>
<tr><th id="354">354</th><td>      <i>/* BPF_MOV64_IMM(BPF_REG_2, 1) */</i></td></tr>
<tr><th id="355">355</th><td>      <var>0xb7</var>, <var>0x2</var>, <var>0x0</var>, <var>0x0</var>, <var>0x1</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>,</td></tr>
<tr><th id="356">356</th><td>      <i>/* BPF_JMP_REG(BPF_JLT, BPF_REG_0, BPF_REG_2, 1) */</i></td></tr>
<tr><th id="357">357</th><td>      <var>0xad</var>, <var>0x20</var>, <var>0x1</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>,</td></tr>
<tr><th id="358">358</th><td>      <i>/* BPF_MOV64_IMM(BPF_REG_0, 1) */</i></td></tr>
<tr><th id="359">359</th><td>      <var>0xb7</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x1</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>,</td></tr>
<tr><th id="360">360</th><td>      <i>/* BPF_EXIT_INSN() */</i></td></tr>
<tr><th id="361">361</th><td>      <var>0x95</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var>, <var>0x0</var> };</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <b>struct</b> <dfn class="local col1 type" id="81bpf_prog_load_attr" title='bpf_prog_load_attr' data-ref="81bpf_prog_load_attr"><a class="local col1 type" href="#81bpf_prog_load_attr" title='bpf_prog_load_attr' data-ref="81bpf_prog_load_attr">bpf_prog_load_attr</a></dfn> {</td></tr>
<tr><th id="364">364</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="82prog_type" title='prog_type' data-type='uint32_t' data-ref="82prog_type">prog_type</dfn>;</td></tr>
<tr><th id="365">365</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="83insn_cnt" title='insn_cnt' data-type='uint32_t' data-ref="83insn_cnt">insn_cnt</dfn>;</td></tr>
<tr><th id="366">366</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="84insns" title='insns' data-type='uint64_t' data-ref="84insns">insns</dfn>;</td></tr>
<tr><th id="367">367</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="85license" title='license' data-type='uint64_t' data-ref="85license">license</dfn>;</td></tr>
<tr><th id="368">368</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="86log_level" title='log_level' data-type='uint32_t' data-ref="86log_level">log_level</dfn>;</td></tr>
<tr><th id="369">369</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="87log_size" title='log_size' data-type='uint32_t' data-ref="87log_size">log_size</dfn>;</td></tr>
<tr><th id="370">370</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="88log_buf" title='log_buf' data-type='uint64_t' data-ref="88log_buf">log_buf</dfn>;</td></tr>
<tr><th id="371">371</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="89kern_version" title='kern_version' data-type='uint32_t' data-ref="89kern_version">kern_version</dfn>;</td></tr>
<tr><th id="372">372</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="90prog_flags" title='prog_flags' data-type='uint32_t' data-ref="90prog_flags">prog_flags</dfn>;</td></tr>
<tr><th id="373">373</th><td>  } <dfn class="local col1 decl" id="91attr" title='attr' data-type='struct bpf_prog_load_attr' data-ref="91attr">attr</dfn> = {};</td></tr>
<tr><th id="374">374</th><td>  <a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>.<a class="local col2 ref" href="#82prog_type" title='prog_type' data-ref="82prog_type">prog_type</a> = <var>1</var>; <i>/* BPF_PROG_TYPE_SOCKET_FILTER */</i></td></tr>
<tr><th id="375">375</th><td>  <a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>.<a class="local col3 ref" href="#83insn_cnt" title='insn_cnt' data-ref="83insn_cnt">insn_cnt</a> = <var>5</var>;</td></tr>
<tr><th id="376">376</th><td>  <a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>.<a class="local col4 ref" href="#84insns" title='insns' data-ref="84insns">insns</a> = (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<a class="local col9 ref" href="#79v3_insns" title='v3_insns' data-ref="79v3_insns">v3_insns</a>;</td></tr>
<tr><th id="377">377</th><td>  <a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>.<a class="local col5 ref" href="#85license" title='license' data-ref="85license">license</a> = (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<q>"DUMMY"</q>;</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <em>int</em> <dfn class="local col2 decl" id="92fd" title='fd' data-type='int' data-ref="92fd">fd</dfn> = <a class="ref" href="../../../../include/unistd.h.html#syscall" title='syscall' data-ref="syscall">syscall</a>(<var>321</var> <i>/* __NR_bpf */</i>, <var>5</var> <i>/* BPF_PROG_LOAD */</i>, &amp;<a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>,</td></tr>
<tr><th id="380">380</th><td>                   <b>sizeof</b>(<a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>));</td></tr>
<tr><th id="381">381</th><td>  <b>if</b> (<a class="local col2 ref" href="#92fd" title='fd' data-ref="92fd">fd</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="382">382</th><td>    <a class="ref" href="../../../../include/unistd.h.html#close" title='close' data-ref="close">close</a>(<a class="local col2 ref" href="#92fd" title='fd' data-ref="92fd">fd</a>);</td></tr>
<tr><th id="383">383</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"v3"</q>;</td></tr>
<tr><th id="384">384</th><td>  }</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <i>/* Clear the whole attr in case its content changed by syscall. */</i></td></tr>
<tr><th id="387">387</th><td>  <a class="ref" href="../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(&amp;<a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>, <var>0</var>, <b>sizeof</b>(<a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>));</td></tr>
<tr><th id="388">388</th><td>  <a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>.<a class="local col2 ref" href="#82prog_type" title='prog_type' data-ref="82prog_type">prog_type</a> = <var>1</var>; <i>/* BPF_PROG_TYPE_SOCKET_FILTER */</i></td></tr>
<tr><th id="389">389</th><td>  <a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>.<a class="local col3 ref" href="#83insn_cnt" title='insn_cnt' data-ref="83insn_cnt">insn_cnt</a> = <var>5</var>;</td></tr>
<tr><th id="390">390</th><td>  <a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>.<a class="local col4 ref" href="#84insns" title='insns' data-ref="84insns">insns</a> = (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<a class="local col0 ref" href="#80v2_insns" title='v2_insns' data-ref="80v2_insns">v2_insns</a>;</td></tr>
<tr><th id="391">391</th><td>  <a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>.<a class="local col5 ref" href="#85license" title='license' data-ref="85license">license</a> = (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<q>"DUMMY"</q>;</td></tr>
<tr><th id="392">392</th><td>  <a class="local col2 ref" href="#92fd" title='fd' data-ref="92fd">fd</a> = <a class="ref" href="../../../../include/unistd.h.html#syscall" title='syscall' data-ref="syscall">syscall</a>(<var>321</var> <i>/* __NR_bpf */</i>, <var>5</var> <i>/* BPF_PROG_LOAD */</i>, &amp;<a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>, <b>sizeof</b>(<a class="local col1 ref" href="#91attr" title='attr' data-ref="91attr">attr</a>));</td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (<a class="local col2 ref" href="#92fd" title='fd' data-ref="92fd">fd</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="394">394</th><td>    <a class="ref" href="../../../../include/unistd.h.html#close" title='close' data-ref="close">close</a>(<a class="local col2 ref" href="#92fd" title='fd' data-ref="92fd">fd</a>);</td></tr>
<tr><th id="395">395</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"v2"</q>;</td></tr>
<tr><th id="396">396</th><td>  }</td></tr>
<tr><th id="397">397</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"v1"</q>;</td></tr>
<tr><th id="398">398</th><td><u>#<span data-ppcond="336">endif</span></u></td></tr>
<tr><th id="399">399</th><td>}</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><u>#<span data-ppcond="401">if</span> defined(<span class="macro" data-ref="_M/__i386__">__i386__</span>) || defined(<span class="macro" data-ref="_M/_M_IX86">_M_IX86</span>) || \</u></td></tr>
<tr><th id="402">402</th><td><u>    defined(<span class="macro" data-ref="_M/__x86_64__">__x86_64__</span>) || defined(<span class="macro" data-ref="_M/_M_X64">_M_X64</span>)</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><b>enum</b> <dfn class="type def" id="VendorSignatures" title='VendorSignatures' data-ref="VendorSignatures">VendorSignatures</dfn> {</td></tr>
<tr><th id="405">405</th><td>  <dfn class="enum" id="VendorSignatures::SIG_INTEL" title='VendorSignatures::SIG_INTEL' data-ref="VendorSignatures::SIG_INTEL">SIG_INTEL</dfn> = <var>0x756e6547</var> <i>/* Genu */</i>,</td></tr>
<tr><th id="406">406</th><td>  <dfn class="enum" id="VendorSignatures::SIG_AMD" title='VendorSignatures::SIG_AMD' data-ref="VendorSignatures::SIG_AMD">SIG_AMD</dfn> = <var>0x68747541</var> <i>/* Auth */</i></td></tr>
<tr><th id="407">407</th><td>};</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><i  data-doc="_ZL16isCpuIdSupportedv">// The check below for i386 was copied from clang's cpuid.h (__get_cpuid_max).</i></td></tr>
<tr><th id="410">410</th><td><i  data-doc="_ZL16isCpuIdSupportedv">// Check motivated by bug reports for OpenSSL crashing on CPUs without CPUID</i></td></tr>
<tr><th id="411">411</th><td><i  data-doc="_ZL16isCpuIdSupportedv">// support. Consequently, for i386, the presence of CPUID is checked first</i></td></tr>
<tr><th id="412">412</th><td><i  data-doc="_ZL16isCpuIdSupportedv">// via the corresponding eflags bit.</i></td></tr>
<tr><th id="413">413</th><td><i  data-doc="_ZL16isCpuIdSupportedv">// Removal of cpuid.h header motivated by PR30384</i></td></tr>
<tr><th id="414">414</th><td><i  data-doc="_ZL16isCpuIdSupportedv">// Header cpuid.h and method __get_cpuid_max are not used in llvm, clang, openmp</i></td></tr>
<tr><th id="415">415</th><td><i  data-doc="_ZL16isCpuIdSupportedv">// or test-suite, but are used in external projects e.g. libstdcxx</i></td></tr>
<tr><th id="416">416</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isCpuIdSupportedv" title='isCpuIdSupported' data-type='bool isCpuIdSupported()' data-ref="_ZL16isCpuIdSupportedv">isCpuIdSupported</dfn>() {</td></tr>
<tr><th id="417">417</th><td><u>#<span data-ppcond="417">if</span> defined(<span class="macro" data-ref="_M/__GNUC__">__GNUC__</span>) || defined(<span class="macro" data-ref="_M/__clang__">__clang__</span>)</u></td></tr>
<tr><th id="418">418</th><td><u>#<span data-ppcond="418">if</span> defined(<span class="macro" data-ref="_M/__i386__">__i386__</span>)</u></td></tr>
<tr><th id="419">419</th><td>  <em>int</em> __cpuid_supported;</td></tr>
<tr><th id="420">420</th><td>  <b>__asm__</b>(<q>"  pushfl\n"</q></td></tr>
<tr><th id="421">421</th><td>          <q>"  popl   %%eax\n"</q></td></tr>
<tr><th id="422">422</th><td>          <q>"  movl   %%eax,%%ecx\n"</q></td></tr>
<tr><th id="423">423</th><td>          <q>"  xorl   $0x00200000,%%eax\n"</q></td></tr>
<tr><th id="424">424</th><td>          <q>"  pushl  %%eax\n"</q></td></tr>
<tr><th id="425">425</th><td>          <q>"  popfl\n"</q></td></tr>
<tr><th id="426">426</th><td>          <q>"  pushfl\n"</q></td></tr>
<tr><th id="427">427</th><td>          <q>"  popl   %%eax\n"</q></td></tr>
<tr><th id="428">428</th><td>          <q>"  movl   $0,%0\n"</q></td></tr>
<tr><th id="429">429</th><td>          <q>"  cmpl   %%eax,%%ecx\n"</q></td></tr>
<tr><th id="430">430</th><td>          <q>"  je     1f\n"</q></td></tr>
<tr><th id="431">431</th><td>          <q>"  movl   $1,%0\n"</q></td></tr>
<tr><th id="432">432</th><td>          <q>"1:"</q></td></tr>
<tr><th id="433">433</th><td>          : <q>"=r"</q>(__cpuid_supported)</td></tr>
<tr><th id="434">434</th><td>          :</td></tr>
<tr><th id="435">435</th><td>          : <q>"eax"</q>, <q>"ecx"</q>);</td></tr>
<tr><th id="436">436</th><td>  <b>if</b> (!__cpuid_supported)</td></tr>
<tr><th id="437">437</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="438">438</th><td><u>#<span data-ppcond="418">endif</span></u></td></tr>
<tr><th id="439">439</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="440">440</th><td><u>#<span data-ppcond="417">endif</span></u></td></tr>
<tr><th id="441">441</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="442">442</th><td>}</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><i class="doc" data-doc="_ZL18getX86CpuIDAndInfojPjS_S_S_">/// getX86CpuIDAndInfo - Execute the specified cpuid and return the 4 values in</i></td></tr>
<tr><th id="445">445</th><td><i class="doc" data-doc="_ZL18getX86CpuIDAndInfojPjS_S_S_">/// the specified arguments.  If we can't run cpuid on the host, return true.</i></td></tr>
<tr><th id="446">446</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18getX86CpuIDAndInfojPjS_S_S_" title='getX86CpuIDAndInfo' data-type='bool getX86CpuIDAndInfo(unsigned int value, unsigned int * rEAX, unsigned int * rEBX, unsigned int * rECX, unsigned int * rEDX)' data-ref="_ZL18getX86CpuIDAndInfojPjS_S_S_">getX86CpuIDAndInfo</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="93value" title='value' data-type='unsigned int' data-ref="93value">value</dfn>, <em>unsigned</em> *<dfn class="local col4 decl" id="94rEAX" title='rEAX' data-type='unsigned int *' data-ref="94rEAX">rEAX</dfn>, <em>unsigned</em> *<dfn class="local col5 decl" id="95rEBX" title='rEBX' data-type='unsigned int *' data-ref="95rEBX">rEBX</dfn>,</td></tr>
<tr><th id="447">447</th><td>                               <em>unsigned</em> *<dfn class="local col6 decl" id="96rECX" title='rECX' data-type='unsigned int *' data-ref="96rECX">rECX</dfn>, <em>unsigned</em> *<dfn class="local col7 decl" id="97rEDX" title='rEDX' data-type='unsigned int *' data-ref="97rEDX">rEDX</dfn>) {</td></tr>
<tr><th id="448">448</th><td><u>#<span data-ppcond="448">if</span> defined(<span class="macro" data-ref="_M/__GNUC__">__GNUC__</span>) || defined(<span class="macro" data-ref="_M/__clang__">__clang__</span>)</u></td></tr>
<tr><th id="449">449</th><td><u>#<span data-ppcond="449">if</span> defined(<span class="macro" data-ref="_M/__x86_64__">__x86_64__</span>)</u></td></tr>
<tr><th id="450">450</th><td>  <i>// gcc doesn't know cpuid would clobber ebx/rbx. Preserve it manually.</i></td></tr>
<tr><th id="451">451</th><td><i>  // FIXME: should we save this for Clang?</i></td></tr>
<tr><th id="452">452</th><td>  <b>__asm__</b>(<q>"movq\t%%rbx, %%rsi\n\t"</q></td></tr>
<tr><th id="453">453</th><td>          <q>"cpuid\n\t"</q></td></tr>
<tr><th id="454">454</th><td>          <q>"xchgq\t%%rbx, %%rsi\n\t"</q></td></tr>
<tr><th id="455">455</th><td>          : <q>"=a"</q>(*<a class="local col4 ref" href="#94rEAX" title='rEAX' data-ref="94rEAX">rEAX</a>), <q>"=S"</q>(*<a class="local col5 ref" href="#95rEBX" title='rEBX' data-ref="95rEBX">rEBX</a>), <q>"=c"</q>(*<a class="local col6 ref" href="#96rECX" title='rECX' data-ref="96rECX">rECX</a>), <q>"=d"</q>(*<a class="local col7 ref" href="#97rEDX" title='rEDX' data-ref="97rEDX">rEDX</a>)</td></tr>
<tr><th id="456">456</th><td>          : <q>"a"</q>(<a class="local col3 ref" href="#93value" title='value' data-ref="93value">value</a>));</td></tr>
<tr><th id="457">457</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="458">458</th><td><u>#<span data-ppcond="449">elif</span> defined(__i386__)</u></td></tr>
<tr><th id="459">459</th><td>  <b>__asm__</b>(<q>"movl\t%%ebx, %%esi\n\t"</q></td></tr>
<tr><th id="460">460</th><td>          <q>"cpuid\n\t"</q></td></tr>
<tr><th id="461">461</th><td>          <q>"xchgl\t%%ebx, %%esi\n\t"</q></td></tr>
<tr><th id="462">462</th><td>          : <q>"=a"</q>(*rEAX), <q>"=S"</q>(*rEBX), <q>"=c"</q>(*rECX), <q>"=d"</q>(*rEDX)</td></tr>
<tr><th id="463">463</th><td>          : <q>"a"</q>(value));</td></tr>
<tr><th id="464">464</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="465">465</th><td><u>#else</u></td></tr>
<tr><th id="466">466</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="467">467</th><td><u>#<span data-ppcond="449">endif</span></u></td></tr>
<tr><th id="468">468</th><td><u>#<span data-ppcond="448">elif</span> defined(_MSC_VER)</u></td></tr>
<tr><th id="469">469</th><td>  <i>// The MSVC intrinsic is portable across x86 and x64.</i></td></tr>
<tr><th id="470">470</th><td>  <em>int</em> registers[<var>4</var>];</td></tr>
<tr><th id="471">471</th><td>  __cpuid(registers, value);</td></tr>
<tr><th id="472">472</th><td>  *rEAX = registers[<var>0</var>];</td></tr>
<tr><th id="473">473</th><td>  *rEBX = registers[<var>1</var>];</td></tr>
<tr><th id="474">474</th><td>  *rECX = registers[<var>2</var>];</td></tr>
<tr><th id="475">475</th><td>  *rEDX = registers[<var>3</var>];</td></tr>
<tr><th id="476">476</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="477">477</th><td><u>#else</u></td></tr>
<tr><th id="478">478</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="479">479</th><td><u>#<span data-ppcond="448">endif</span></u></td></tr>
<tr><th id="480">480</th><td>}</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><i class="doc" data-doc="_ZL20getX86CpuIDAndInfoExjjPjS_S_S_">/// getX86CpuIDAndInfoEx - Execute the specified cpuid with subleaf and return</i></td></tr>
<tr><th id="483">483</th><td><i class="doc" data-doc="_ZL20getX86CpuIDAndInfoExjjPjS_S_S_">/// the 4 values in the specified arguments.  If we can't run cpuid on the host,</i></td></tr>
<tr><th id="484">484</th><td><i class="doc" data-doc="_ZL20getX86CpuIDAndInfoExjjPjS_S_S_">/// return true.</i></td></tr>
<tr><th id="485">485</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20getX86CpuIDAndInfoExjjPjS_S_S_" title='getX86CpuIDAndInfoEx' data-type='bool getX86CpuIDAndInfoEx(unsigned int value, unsigned int subleaf, unsigned int * rEAX, unsigned int * rEBX, unsigned int * rECX, unsigned int * rEDX)' data-ref="_ZL20getX86CpuIDAndInfoExjjPjS_S_S_">getX86CpuIDAndInfoEx</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="98value" title='value' data-type='unsigned int' data-ref="98value">value</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="99subleaf" title='subleaf' data-type='unsigned int' data-ref="99subleaf">subleaf</dfn>,</td></tr>
<tr><th id="486">486</th><td>                                 <em>unsigned</em> *<dfn class="local col0 decl" id="100rEAX" title='rEAX' data-type='unsigned int *' data-ref="100rEAX">rEAX</dfn>, <em>unsigned</em> *<dfn class="local col1 decl" id="101rEBX" title='rEBX' data-type='unsigned int *' data-ref="101rEBX">rEBX</dfn>, <em>unsigned</em> *<dfn class="local col2 decl" id="102rECX" title='rECX' data-type='unsigned int *' data-ref="102rECX">rECX</dfn>,</td></tr>
<tr><th id="487">487</th><td>                                 <em>unsigned</em> *<dfn class="local col3 decl" id="103rEDX" title='rEDX' data-type='unsigned int *' data-ref="103rEDX">rEDX</dfn>) {</td></tr>
<tr><th id="488">488</th><td><u>#<span data-ppcond="488">if</span> defined(<span class="macro" data-ref="_M/__GNUC__">__GNUC__</span>) || defined(<span class="macro" data-ref="_M/__clang__">__clang__</span>)</u></td></tr>
<tr><th id="489">489</th><td><u>#<span data-ppcond="489">if</span> defined(<span class="macro" data-ref="_M/__x86_64__">__x86_64__</span>)</u></td></tr>
<tr><th id="490">490</th><td>  <i>// gcc doesn't know cpuid would clobber ebx/rbx. Preserve it manually.</i></td></tr>
<tr><th id="491">491</th><td><i>  // FIXME: should we save this for Clang?</i></td></tr>
<tr><th id="492">492</th><td>  <b>__asm__</b>(<q>"movq\t%%rbx, %%rsi\n\t"</q></td></tr>
<tr><th id="493">493</th><td>          <q>"cpuid\n\t"</q></td></tr>
<tr><th id="494">494</th><td>          <q>"xchgq\t%%rbx, %%rsi\n\t"</q></td></tr>
<tr><th id="495">495</th><td>          : <q>"=a"</q>(*<a class="local col0 ref" href="#100rEAX" title='rEAX' data-ref="100rEAX">rEAX</a>), <q>"=S"</q>(*<a class="local col1 ref" href="#101rEBX" title='rEBX' data-ref="101rEBX">rEBX</a>), <q>"=c"</q>(*<a class="local col2 ref" href="#102rECX" title='rECX' data-ref="102rECX">rECX</a>), <q>"=d"</q>(*<a class="local col3 ref" href="#103rEDX" title='rEDX' data-ref="103rEDX">rEDX</a>)</td></tr>
<tr><th id="496">496</th><td>          : <q>"a"</q>(<a class="local col8 ref" href="#98value" title='value' data-ref="98value">value</a>), <q>"c"</q>(<a class="local col9 ref" href="#99subleaf" title='subleaf' data-ref="99subleaf">subleaf</a>));</td></tr>
<tr><th id="497">497</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="498">498</th><td><u>#<span data-ppcond="489">elif</span> defined(__i386__)</u></td></tr>
<tr><th id="499">499</th><td>  <b>__asm__</b>(<q>"movl\t%%ebx, %%esi\n\t"</q></td></tr>
<tr><th id="500">500</th><td>          <q>"cpuid\n\t"</q></td></tr>
<tr><th id="501">501</th><td>          <q>"xchgl\t%%ebx, %%esi\n\t"</q></td></tr>
<tr><th id="502">502</th><td>          : <q>"=a"</q>(*rEAX), <q>"=S"</q>(*rEBX), <q>"=c"</q>(*rECX), <q>"=d"</q>(*rEDX)</td></tr>
<tr><th id="503">503</th><td>          : <q>"a"</q>(value), <q>"c"</q>(subleaf));</td></tr>
<tr><th id="504">504</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="505">505</th><td><u>#else</u></td></tr>
<tr><th id="506">506</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="507">507</th><td><u>#<span data-ppcond="489">endif</span></u></td></tr>
<tr><th id="508">508</th><td><u>#<span data-ppcond="488">elif</span> defined(_MSC_VER)</u></td></tr>
<tr><th id="509">509</th><td>  <em>int</em> registers[<var>4</var>];</td></tr>
<tr><th id="510">510</th><td>  __cpuidex(registers, value, subleaf);</td></tr>
<tr><th id="511">511</th><td>  *rEAX = registers[<var>0</var>];</td></tr>
<tr><th id="512">512</th><td>  *rEBX = registers[<var>1</var>];</td></tr>
<tr><th id="513">513</th><td>  *rECX = registers[<var>2</var>];</td></tr>
<tr><th id="514">514</th><td>  *rEDX = registers[<var>3</var>];</td></tr>
<tr><th id="515">515</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="516">516</th><td><u>#else</u></td></tr>
<tr><th id="517">517</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="518">518</th><td><u>#<span data-ppcond="488">endif</span></u></td></tr>
<tr><th id="519">519</th><td>}</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><i  data-doc="_ZL10getX86XCR0PjS_">// Read control register 0 (XCR0). Used to detect features such as AVX.</i></td></tr>
<tr><th id="522">522</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10getX86XCR0PjS_" title='getX86XCR0' data-type='bool getX86XCR0(unsigned int * rEAX, unsigned int * rEDX)' data-ref="_ZL10getX86XCR0PjS_">getX86XCR0</dfn>(<em>unsigned</em> *<dfn class="local col4 decl" id="104rEAX" title='rEAX' data-type='unsigned int *' data-ref="104rEAX">rEAX</dfn>, <em>unsigned</em> *<dfn class="local col5 decl" id="105rEDX" title='rEDX' data-type='unsigned int *' data-ref="105rEDX">rEDX</dfn>) {</td></tr>
<tr><th id="523">523</th><td><u>#<span data-ppcond="523">if</span> defined(<span class="macro" data-ref="_M/__GNUC__">__GNUC__</span>) || defined(<span class="macro" data-ref="_M/__clang__">__clang__</span>)</u></td></tr>
<tr><th id="524">524</th><td>  <i>// Check xgetbv; this uses a .byte sequence instead of the instruction</i></td></tr>
<tr><th id="525">525</th><td><i>  // directly because older assemblers do not include support for xgetbv and</i></td></tr>
<tr><th id="526">526</th><td><i>  // there is no easy way to conditionally compile based on the assembler used.</i></td></tr>
<tr><th id="527">527</th><td>  <b>__asm__</b>(<q>".byte 0x0f, 0x01, 0xd0"</q> : <q>"=a"</q>(*<a class="local col4 ref" href="#104rEAX" title='rEAX' data-ref="104rEAX">rEAX</a>), <q>"=d"</q>(*<a class="local col5 ref" href="#105rEDX" title='rEDX' data-ref="105rEDX">rEDX</a>) : <q>"c"</q>(<var>0</var>));</td></tr>
<tr><th id="528">528</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="529">529</th><td><u>#<span data-ppcond="523">elif</span> defined(_MSC_FULL_VER) &amp;&amp; defined(_XCR_XFEATURE_ENABLED_MASK)</u></td></tr>
<tr><th id="530">530</th><td>  <em>unsigned</em> <em>long</em> <em>long</em> Result = _xgetbv(_XCR_XFEATURE_ENABLED_MASK);</td></tr>
<tr><th id="531">531</th><td>  *rEAX = Result;</td></tr>
<tr><th id="532">532</th><td>  *rEDX = Result &gt;&gt; <var>32</var>;</td></tr>
<tr><th id="533">533</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="534">534</th><td><u>#else</u></td></tr>
<tr><th id="535">535</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="536">536</th><td><u>#<span data-ppcond="523">endif</span></u></td></tr>
<tr><th id="537">537</th><td>}</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL20detectX86FamilyModeljPjS_" title='detectX86FamilyModel' data-type='void detectX86FamilyModel(unsigned int EAX, unsigned int * Family, unsigned int * Model)' data-ref="_ZL20detectX86FamilyModeljPjS_">detectX86FamilyModel</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="106EAX" title='EAX' data-type='unsigned int' data-ref="106EAX">EAX</dfn>, <em>unsigned</em> *<dfn class="local col7 decl" id="107Family" title='Family' data-type='unsigned int *' data-ref="107Family">Family</dfn>,</td></tr>
<tr><th id="540">540</th><td>                                 <em>unsigned</em> *<dfn class="local col8 decl" id="108Model" title='Model' data-type='unsigned int *' data-ref="108Model">Model</dfn>) {</td></tr>
<tr><th id="541">541</th><td>  *<a class="local col7 ref" href="#107Family" title='Family' data-ref="107Family">Family</a> = (<a class="local col6 ref" href="#106EAX" title='EAX' data-ref="106EAX">EAX</a> &gt;&gt; <var>8</var>) &amp; <var>0xf</var>; <i>// Bits 8 - 11</i></td></tr>
<tr><th id="542">542</th><td>  *<a class="local col8 ref" href="#108Model" title='Model' data-ref="108Model">Model</a> = (<a class="local col6 ref" href="#106EAX" title='EAX' data-ref="106EAX">EAX</a> &gt;&gt; <var>4</var>) &amp; <var>0xf</var>;  <i>// Bits 4 - 7</i></td></tr>
<tr><th id="543">543</th><td>  <b>if</b> (*<a class="local col7 ref" href="#107Family" title='Family' data-ref="107Family">Family</a> == <var>6</var> || *<a class="local col7 ref" href="#107Family" title='Family' data-ref="107Family">Family</a> == <var>0xf</var>) {</td></tr>
<tr><th id="544">544</th><td>    <b>if</b> (*<a class="local col7 ref" href="#107Family" title='Family' data-ref="107Family">Family</a> == <var>0xf</var>)</td></tr>
<tr><th id="545">545</th><td>      <i>// Examine extended family ID if family ID is F.</i></td></tr>
<tr><th id="546">546</th><td>      *<a class="local col7 ref" href="#107Family" title='Family' data-ref="107Family">Family</a> += (<a class="local col6 ref" href="#106EAX" title='EAX' data-ref="106EAX">EAX</a> &gt;&gt; <var>20</var>) &amp; <var>0xff</var>; <i>// Bits 20 - 27</i></td></tr>
<tr><th id="547">547</th><td>    <i>// Examine extended model ID if family ID is 6 or F.</i></td></tr>
<tr><th id="548">548</th><td>    *<a class="local col8 ref" href="#108Model" title='Model' data-ref="108Model">Model</a> += ((<a class="local col6 ref" href="#106EAX" title='EAX' data-ref="106EAX">EAX</a> &gt;&gt; <var>16</var>) &amp; <var>0xf</var>) &lt;&lt; <var>4</var>; <i>// Bits 16 - 19</i></td></tr>
<tr><th id="549">549</th><td>  }</td></tr>
<tr><th id="550">550</th><td>}</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="553">553</th><td><dfn class="tu decl def" id="_ZL31getIntelProcessorTypeAndSubtypejjjjjjPjS_" title='getIntelProcessorTypeAndSubtype' data-type='void getIntelProcessorTypeAndSubtype(unsigned int Family, unsigned int Model, unsigned int Brand_id, unsigned int Features, unsigned int Features2, unsigned int Features3, unsigned int * Type, unsigned int * Subtype)' data-ref="_ZL31getIntelProcessorTypeAndSubtypejjjjjjPjS_">getIntelProcessorTypeAndSubtype</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="109Family" title='Family' data-type='unsigned int' data-ref="109Family">Family</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="110Model" title='Model' data-type='unsigned int' data-ref="110Model">Model</dfn>,</td></tr>
<tr><th id="554">554</th><td>                                <em>unsigned</em> <dfn class="local col1 decl" id="111Brand_id" title='Brand_id' data-type='unsigned int' data-ref="111Brand_id">Brand_id</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="112Features" title='Features' data-type='unsigned int' data-ref="112Features">Features</dfn>,</td></tr>
<tr><th id="555">555</th><td>                                <em>unsigned</em> <dfn class="local col3 decl" id="113Features2" title='Features2' data-type='unsigned int' data-ref="113Features2">Features2</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="114Features3" title='Features3' data-type='unsigned int' data-ref="114Features3">Features3</dfn>,</td></tr>
<tr><th id="556">556</th><td>                                <em>unsigned</em> *<dfn class="local col5 decl" id="115Type" title='Type' data-type='unsigned int *' data-ref="115Type">Type</dfn>, <em>unsigned</em> *<dfn class="local col6 decl" id="116Subtype" title='Subtype' data-type='unsigned int *' data-ref="116Subtype">Subtype</dfn>) {</td></tr>
<tr><th id="557">557</th><td>  <b>if</b> (<a class="local col1 ref" href="#111Brand_id" title='Brand_id' data-ref="111Brand_id">Brand_id</a> != <var>0</var>)</td></tr>
<tr><th id="558">558</th><td>    <b>return</b>;</td></tr>
<tr><th id="559">559</th><td>  <b>switch</b> (<a class="local col9 ref" href="#109Family" title='Family' data-ref="109Family">Family</a>) {</td></tr>
<tr><th id="560">560</th><td>  <b>case</b> <var>3</var>:</td></tr>
<tr><th id="561">561</th><td>    *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#53" title='llvm::X86::ProcessorTypes::INTEL_i386' data-ref="llvm::X86::ProcessorTypes::INTEL_i386">INTEL_i386</a>;</td></tr>
<tr><th id="562">562</th><td>    <b>break</b>;</td></tr>
<tr><th id="563">563</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="564">564</th><td>    *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#54" title='llvm::X86::ProcessorTypes::INTEL_i486' data-ref="llvm::X86::ProcessorTypes::INTEL_i486">INTEL_i486</a>;</td></tr>
<tr><th id="565">565</th><td>    <b>break</b>;</td></tr>
<tr><th id="566">566</th><td>  <b>case</b> <var>5</var>:</td></tr>
<tr><th id="567">567</th><td>    <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#128" title='llvm::X86::ProcessorFeatures::FEATURE_MMX' data-ref="llvm::X86::ProcessorFeatures::FEATURE_MMX">FEATURE_MMX</a>)) {</td></tr>
<tr><th id="568">568</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#56" title='llvm::X86::ProcessorTypes::INTEL_PENTIUM_MMX' data-ref="llvm::X86::ProcessorTypes::INTEL_PENTIUM_MMX">INTEL_PENTIUM_MMX</a>;</td></tr>
<tr><th id="569">569</th><td>      <b>break</b>;</td></tr>
<tr><th id="570">570</th><td>    }</td></tr>
<tr><th id="571">571</th><td>    *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#55" title='llvm::X86::ProcessorTypes::INTEL_PENTIUM' data-ref="llvm::X86::ProcessorTypes::INTEL_PENTIUM">INTEL_PENTIUM</a>;</td></tr>
<tr><th id="572">572</th><td>    <b>break</b>;</td></tr>
<tr><th id="573">573</th><td>  <b>case</b> <var>6</var>:</td></tr>
<tr><th id="574">574</th><td>    <b>switch</b> (<a class="local col0 ref" href="#110Model" title='Model' data-ref="110Model">Model</a>) {</td></tr>
<tr><th id="575">575</th><td>    <b>case</b> <var>0x01</var>: <i>// Pentium Pro processor</i></td></tr>
<tr><th id="576">576</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#57" title='llvm::X86::ProcessorTypes::INTEL_PENTIUM_PRO' data-ref="llvm::X86::ProcessorTypes::INTEL_PENTIUM_PRO">INTEL_PENTIUM_PRO</a>;</td></tr>
<tr><th id="577">577</th><td>      <b>break</b>;</td></tr>
<tr><th id="578">578</th><td>    <b>case</b> <var>0x03</var>: <i>// Intel Pentium II OverDrive processor, Pentium II processor,</i></td></tr>
<tr><th id="579">579</th><td>               <i>// model 03</i></td></tr>
<tr><th id="580">580</th><td>    <b>case</b> <var>0x05</var>: <i>// Pentium II processor, model 05, Pentium II Xeon processor,</i></td></tr>
<tr><th id="581">581</th><td>               <i>// model 05, and Intel Celeron processor, model 05</i></td></tr>
<tr><th id="582">582</th><td>    <b>case</b> <var>0x06</var>: <i>// Celeron processor, model 06</i></td></tr>
<tr><th id="583">583</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#58" title='llvm::X86::ProcessorTypes::INTEL_PENTIUM_II' data-ref="llvm::X86::ProcessorTypes::INTEL_PENTIUM_II">INTEL_PENTIUM_II</a>;</td></tr>
<tr><th id="584">584</th><td>      <b>break</b>;</td></tr>
<tr><th id="585">585</th><td>    <b>case</b> <var>0x07</var>: <i>// Pentium III processor, model 07, and Pentium III Xeon</i></td></tr>
<tr><th id="586">586</th><td>               <i>// processor, model 07</i></td></tr>
<tr><th id="587">587</th><td>    <b>case</b> <var>0x08</var>: <i>// Pentium III processor, model 08, Pentium III Xeon processor,</i></td></tr>
<tr><th id="588">588</th><td>               <i>// model 08, and Celeron processor, model 08</i></td></tr>
<tr><th id="589">589</th><td>    <b>case</b> <var>0x0a</var>: <i>// Pentium III Xeon processor, model 0Ah</i></td></tr>
<tr><th id="590">590</th><td>    <b>case</b> <var>0x0b</var>: <i>// Pentium III processor, model 0Bh</i></td></tr>
<tr><th id="591">591</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#59" title='llvm::X86::ProcessorTypes::INTEL_PENTIUM_III' data-ref="llvm::X86::ProcessorTypes::INTEL_PENTIUM_III">INTEL_PENTIUM_III</a>;</td></tr>
<tr><th id="592">592</th><td>      <b>break</b>;</td></tr>
<tr><th id="593">593</th><td>    <b>case</b> <var>0x09</var>: <i>// Intel Pentium M processor, Intel Celeron M processor model 09.</i></td></tr>
<tr><th id="594">594</th><td>    <b>case</b> <var>0x0d</var>: <i>// Intel Pentium M processor, Intel Celeron M processor, model</i></td></tr>
<tr><th id="595">595</th><td>               <i>// 0Dh. All processors are manufactured using the 90 nm process.</i></td></tr>
<tr><th id="596">596</th><td>    <b>case</b> <var>0x15</var>: <i>// Intel EP80579 Integrated Processor and Intel EP80579</i></td></tr>
<tr><th id="597">597</th><td>               <i>// Integrated Processor with Intel QuickAssist Technology</i></td></tr>
<tr><th id="598">598</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#61" title='llvm::X86::ProcessorTypes::INTEL_PENTIUM_M' data-ref="llvm::X86::ProcessorTypes::INTEL_PENTIUM_M">INTEL_PENTIUM_M</a>;</td></tr>
<tr><th id="599">599</th><td>      <b>break</b>;</td></tr>
<tr><th id="600">600</th><td>    <b>case</b> <var>0x0e</var>: <i>// Intel Core Duo processor, Intel Core Solo processor, model</i></td></tr>
<tr><th id="601">601</th><td>               <i>// 0Eh. All processors are manufactured using the 65 nm process.</i></td></tr>
<tr><th id="602">602</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#62" title='llvm::X86::ProcessorTypes::INTEL_CORE_DUO' data-ref="llvm::X86::ProcessorTypes::INTEL_CORE_DUO">INTEL_CORE_DUO</a>;</td></tr>
<tr><th id="603">603</th><td>      <b>break</b>;   <i>// yonah</i></td></tr>
<tr><th id="604">604</th><td>    <b>case</b> <var>0x0f</var>: <i>// Intel Core 2 Duo processor, Intel Core 2 Duo mobile</i></td></tr>
<tr><th id="605">605</th><td>               <i>// processor, Intel Core 2 Quad processor, Intel Core 2 Quad</i></td></tr>
<tr><th id="606">606</th><td><i>               // mobile processor, Intel Core 2 Extreme processor, Intel</i></td></tr>
<tr><th id="607">607</th><td><i>               // Pentium Dual-Core processor, Intel Xeon processor, model</i></td></tr>
<tr><th id="608">608</th><td><i>               // 0Fh. All processors are manufactured using the 65 nm process.</i></td></tr>
<tr><th id="609">609</th><td>    <b>case</b> <var>0x16</var>: <i>// Intel Celeron processor model 16h. All processors are</i></td></tr>
<tr><th id="610">610</th><td>               <i>// manufactured using the 65 nm process</i></td></tr>
<tr><th id="611">611</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#39" title='llvm::X86::ProcessorTypes::INTEL_CORE2' data-ref="llvm::X86::ProcessorTypes::INTEL_CORE2">INTEL_CORE2</a>; <i>// "core2"</i></td></tr>
<tr><th id="612">612</th><td>      *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#108" title='llvm::X86::ProcessorSubtypes::INTEL_CORE2_65' data-ref="llvm::X86::ProcessorSubtypes::INTEL_CORE2_65">INTEL_CORE2_65</a>;</td></tr>
<tr><th id="613">613</th><td>      <b>break</b>;</td></tr>
<tr><th id="614">614</th><td>    <b>case</b> <var>0x17</var>: <i>// Intel Core 2 Extreme processor, Intel Xeon processor, model</i></td></tr>
<tr><th id="615">615</th><td>               <i>// 17h. All processors are manufactured using the 45 nm process.</i></td></tr>
<tr><th id="616">616</th><td><i>               //</i></td></tr>
<tr><th id="617">617</th><td><i>               // 45nm: Penryn , Wolfdale, Yorkfield (XE)</i></td></tr>
<tr><th id="618">618</th><td>    <b>case</b> <var>0x1d</var>: <i>// Intel Xeon processor MP. All processors are manufactured using</i></td></tr>
<tr><th id="619">619</th><td>               <i>// the 45 nm process.</i></td></tr>
<tr><th id="620">620</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#39" title='llvm::X86::ProcessorTypes::INTEL_CORE2' data-ref="llvm::X86::ProcessorTypes::INTEL_CORE2">INTEL_CORE2</a>; <i>// "penryn"</i></td></tr>
<tr><th id="621">621</th><td>      *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#109" title='llvm::X86::ProcessorSubtypes::INTEL_CORE2_45' data-ref="llvm::X86::ProcessorSubtypes::INTEL_CORE2_45">INTEL_CORE2_45</a>;</td></tr>
<tr><th id="622">622</th><td>      <b>break</b>;</td></tr>
<tr><th id="623">623</th><td>    <b>case</b> <var>0x1a</var>: <i>// Intel Core i7 processor and Intel Xeon processor. All</i></td></tr>
<tr><th id="624">624</th><td>               <i>// processors are manufactured using the 45 nm process.</i></td></tr>
<tr><th id="625">625</th><td>    <b>case</b> <var>0x1e</var>: <i>// Intel(R) Core(TM) i7 CPU         870  @ 2.93GHz.</i></td></tr>
<tr><th id="626">626</th><td>               <i>// As found in a Summer 2010 model iMac.</i></td></tr>
<tr><th id="627">627</th><td>    <b>case</b> <var>0x1f</var>:</td></tr>
<tr><th id="628">628</th><td>    <b>case</b> <var>0x2e</var>:             <i>// Nehalem EX</i></td></tr>
<tr><th id="629">629</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>; <i>// "nehalem"</i></td></tr>
<tr><th id="630">630</th><td>      *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#86" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_NEHALEM' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_NEHALEM">INTEL_COREI7_NEHALEM</a>;</td></tr>
<tr><th id="631">631</th><td>      <b>break</b>;</td></tr>
<tr><th id="632">632</th><td>    <b>case</b> <var>0x25</var>: <i>// Intel Core i7, laptop version.</i></td></tr>
<tr><th id="633">633</th><td>    <b>case</b> <var>0x2c</var>: <i>// Intel Core i7 processor and Intel Xeon processor. All</i></td></tr>
<tr><th id="634">634</th><td>               <i>// processors are manufactured using the 32 nm process.</i></td></tr>
<tr><th id="635">635</th><td>    <b>case</b> <var>0x2f</var>: <i>// Westmere EX</i></td></tr>
<tr><th id="636">636</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>; <i>// "westmere"</i></td></tr>
<tr><th id="637">637</th><td>      *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#87" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_WESTMERE' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_WESTMERE">INTEL_COREI7_WESTMERE</a>;</td></tr>
<tr><th id="638">638</th><td>      <b>break</b>;</td></tr>
<tr><th id="639">639</th><td>    <b>case</b> <var>0x2a</var>: <i>// Intel Core i7 processor. All processors are manufactured</i></td></tr>
<tr><th id="640">640</th><td>               <i>// using the 32 nm process.</i></td></tr>
<tr><th id="641">641</th><td>    <b>case</b> <var>0x2d</var>:</td></tr>
<tr><th id="642">642</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>; <i>//"sandybridge"</i></td></tr>
<tr><th id="643">643</th><td>      *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#88" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_SANDYBRIDGE' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_SANDYBRIDGE">INTEL_COREI7_SANDYBRIDGE</a>;</td></tr>
<tr><th id="644">644</th><td>      <b>break</b>;</td></tr>
<tr><th id="645">645</th><td>    <b>case</b> <var>0x3a</var>:</td></tr>
<tr><th id="646">646</th><td>    <b>case</b> <var>0x3e</var>:             <i>// Ivy Bridge EP</i></td></tr>
<tr><th id="647">647</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>; <i>// "ivybridge"</i></td></tr>
<tr><th id="648">648</th><td>      *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#97" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_IVYBRIDGE' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_IVYBRIDGE">INTEL_COREI7_IVYBRIDGE</a>;</td></tr>
<tr><th id="649">649</th><td>      <b>break</b>;</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>    <i>// Haswell:</i></td></tr>
<tr><th id="652">652</th><td>    <b>case</b> <var>0x3c</var>:</td></tr>
<tr><th id="653">653</th><td>    <b>case</b> <var>0x3f</var>:</td></tr>
<tr><th id="654">654</th><td>    <b>case</b> <var>0x45</var>:</td></tr>
<tr><th id="655">655</th><td>    <b>case</b> <var>0x46</var>:</td></tr>
<tr><th id="656">656</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>; <i>// "haswell"</i></td></tr>
<tr><th id="657">657</th><td>      *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#98" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_HASWELL' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_HASWELL">INTEL_COREI7_HASWELL</a>;</td></tr>
<tr><th id="658">658</th><td>      <b>break</b>;</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>    <i>// Broadwell:</i></td></tr>
<tr><th id="661">661</th><td>    <b>case</b> <var>0x3d</var>:</td></tr>
<tr><th id="662">662</th><td>    <b>case</b> <var>0x47</var>:</td></tr>
<tr><th id="663">663</th><td>    <b>case</b> <var>0x4f</var>:</td></tr>
<tr><th id="664">664</th><td>    <b>case</b> <var>0x56</var>:</td></tr>
<tr><th id="665">665</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>; <i>// "broadwell"</i></td></tr>
<tr><th id="666">666</th><td>      *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#99" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_BROADWELL' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_BROADWELL">INTEL_COREI7_BROADWELL</a>;</td></tr>
<tr><th id="667">667</th><td>      <b>break</b>;</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>    <i>// Skylake:</i></td></tr>
<tr><th id="670">670</th><td>    <b>case</b> <var>0x4e</var>:              <i>// Skylake mobile</i></td></tr>
<tr><th id="671">671</th><td>    <b>case</b> <var>0x5e</var>:              <i>// Skylake desktop</i></td></tr>
<tr><th id="672">672</th><td>    <b>case</b> <var>0x8e</var>:              <i>// Kaby Lake mobile</i></td></tr>
<tr><th id="673">673</th><td>    <b>case</b> <var>0x9e</var>:              <i>// Kaby Lake desktop</i></td></tr>
<tr><th id="674">674</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>; <i>// "skylake"</i></td></tr>
<tr><th id="675">675</th><td>      *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#100" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_SKYLAKE' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_SKYLAKE">INTEL_COREI7_SKYLAKE</a>;</td></tr>
<tr><th id="676">676</th><td>      <b>break</b>;</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>    <i>// Skylake Xeon:</i></td></tr>
<tr><th id="679">679</th><td>    <b>case</b> <var>0x55</var>:</td></tr>
<tr><th id="680">680</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="681">681</th><td>      <b>if</b> (<a class="local col4 ref" href="#114Features3" title='Features3' data-ref="114Features3">Features3</a> &amp; (<var>1</var> &lt;&lt; (<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#169" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512BF16' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512BF16">FEATURE_AVX512BF16</a> - <var>64</var>)))</td></tr>
<tr><th id="682">682</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#114" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_COOPERLAKE' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_COOPERLAKE">INTEL_COREI7_COOPERLAKE</a>; <i>// "cooperlake"</i></td></tr>
<tr><th id="683">683</th><td>      <b>else</b> <b>if</b> (<a class="local col3 ref" href="#113Features2" title='Features2' data-ref="113Features2">Features2</a> &amp; (<var>1</var> &lt;&lt; (<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#161" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512VNNI' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512VNNI">FEATURE_AVX512VNNI</a> - <var>32</var>)))</td></tr>
<tr><th id="684">684</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#106" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_CASCADELAKE' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_CASCADELAKE">INTEL_COREI7_CASCADELAKE</a>; <i>// "cascadelake"</i></td></tr>
<tr><th id="685">685</th><td>      <b>else</b></td></tr>
<tr><th id="686">686</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#101" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_SKYLAKE_AVX512' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_SKYLAKE_AVX512">INTEL_COREI7_SKYLAKE_AVX512</a>; <i>// "skylake-avx512"</i></td></tr>
<tr><th id="687">687</th><td>      <b>break</b>;</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>    <i>// Cannonlake:</i></td></tr>
<tr><th id="690">690</th><td>    <b>case</b> <var>0x66</var>:</td></tr>
<tr><th id="691">691</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="692">692</th><td>      *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#102" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_CANNONLAKE' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_CANNONLAKE">INTEL_COREI7_CANNONLAKE</a>; <i>// "cannonlake"</i></td></tr>
<tr><th id="693">693</th><td>      <b>break</b>;</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>    <i>// Icelake:</i></td></tr>
<tr><th id="696">696</th><td>    <b>case</b> <var>0x7d</var>:</td></tr>
<tr><th id="697">697</th><td>    <b>case</b> <var>0x7e</var>:</td></tr>
<tr><th id="698">698</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="699">699</th><td>      *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#103" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_ICELAKE_CLIENT' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_ICELAKE_CLIENT">INTEL_COREI7_ICELAKE_CLIENT</a>; <i>// "icelake-client"</i></td></tr>
<tr><th id="700">700</th><td>      <b>break</b>;</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>    <i>// Icelake Xeon:</i></td></tr>
<tr><th id="703">703</th><td>    <b>case</b> <var>0x6a</var>:</td></tr>
<tr><th id="704">704</th><td>    <b>case</b> <var>0x6c</var>:</td></tr>
<tr><th id="705">705</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="706">706</th><td>      *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#104" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_ICELAKE_SERVER' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_ICELAKE_SERVER">INTEL_COREI7_ICELAKE_SERVER</a>; <i>// "icelake-server"</i></td></tr>
<tr><th id="707">707</th><td>      <b>break</b>;</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>    <b>case</b> <var>0x1c</var>: <i>// Most 45 nm Intel Atom processors</i></td></tr>
<tr><th id="710">710</th><td>    <b>case</b> <var>0x26</var>: <i>// 45 nm Atom Lincroft</i></td></tr>
<tr><th id="711">711</th><td>    <b>case</b> <var>0x27</var>: <i>// 32 nm Atom Medfield</i></td></tr>
<tr><th id="712">712</th><td>    <b>case</b> <var>0x35</var>: <i>// 32 nm Atom Midview</i></td></tr>
<tr><th id="713">713</th><td>    <b>case</b> <var>0x36</var>: <i>// 32 nm Atom Midview</i></td></tr>
<tr><th id="714">714</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#38" title='llvm::X86::ProcessorTypes::INTEL_BONNELL' data-ref="llvm::X86::ProcessorTypes::INTEL_BONNELL">INTEL_BONNELL</a>;</td></tr>
<tr><th id="715">715</th><td>      <b>break</b>; <i>// "bonnell"</i></td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>    <i>// Atom Silvermont codes from the Intel software optimization guide.</i></td></tr>
<tr><th id="718">718</th><td>    <b>case</b> <var>0x37</var>:</td></tr>
<tr><th id="719">719</th><td>    <b>case</b> <var>0x4a</var>:</td></tr>
<tr><th id="720">720</th><td>    <b>case</b> <var>0x4d</var>:</td></tr>
<tr><th id="721">721</th><td>    <b>case</b> <var>0x5a</var>:</td></tr>
<tr><th id="722">722</th><td>    <b>case</b> <var>0x5d</var>:</td></tr>
<tr><th id="723">723</th><td>    <b>case</b> <var>0x4c</var>: <i>// really airmont</i></td></tr>
<tr><th id="724">724</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#43" title='llvm::X86::ProcessorTypes::INTEL_SILVERMONT' data-ref="llvm::X86::ProcessorTypes::INTEL_SILVERMONT">INTEL_SILVERMONT</a>;</td></tr>
<tr><th id="725">725</th><td>      <b>break</b>; <i>// "silvermont"</i></td></tr>
<tr><th id="726">726</th><td>    <i>// Goldmont:</i></td></tr>
<tr><th id="727">727</th><td>    <b>case</b> <var>0x5c</var>: <i>// Apollo Lake</i></td></tr>
<tr><th id="728">728</th><td>    <b>case</b> <var>0x5f</var>: <i>// Denverton</i></td></tr>
<tr><th id="729">729</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#49" title='llvm::X86::ProcessorTypes::INTEL_GOLDMONT' data-ref="llvm::X86::ProcessorTypes::INTEL_GOLDMONT">INTEL_GOLDMONT</a>;</td></tr>
<tr><th id="730">730</th><td>      <b>break</b>; <i>// "goldmont"</i></td></tr>
<tr><th id="731">731</th><td>    <b>case</b> <var>0x7a</var>:</td></tr>
<tr><th id="732">732</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#50" title='llvm::X86::ProcessorTypes::INTEL_GOLDMONT_PLUS' data-ref="llvm::X86::ProcessorTypes::INTEL_GOLDMONT_PLUS">INTEL_GOLDMONT_PLUS</a>;</td></tr>
<tr><th id="733">733</th><td>      <b>break</b>;</td></tr>
<tr><th id="734">734</th><td>    <b>case</b> <var>0x86</var>:</td></tr>
<tr><th id="735">735</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#51" title='llvm::X86::ProcessorTypes::INTEL_TREMONT' data-ref="llvm::X86::ProcessorTypes::INTEL_TREMONT">INTEL_TREMONT</a>;</td></tr>
<tr><th id="736">736</th><td>      <b>break</b>;</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>    <b>case</b> <var>0x57</var>:</td></tr>
<tr><th id="739">739</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#44" title='llvm::X86::ProcessorTypes::INTEL_KNL' data-ref="llvm::X86::ProcessorTypes::INTEL_KNL">INTEL_KNL</a>; <i>// knl</i></td></tr>
<tr><th id="740">740</th><td>      <b>break</b>;</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>    <b>case</b> <var>0x85</var>:</td></tr>
<tr><th id="743">743</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#48" title='llvm::X86::ProcessorTypes::INTEL_KNM' data-ref="llvm::X86::ProcessorTypes::INTEL_KNM">INTEL_KNM</a>; <i>// knm</i></td></tr>
<tr><th id="744">744</th><td>      <b>break</b>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>    <b>default</b>: <i>// Unknown family 6 CPU, try to guess.</i></td></tr>
<tr><th id="747">747</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#158" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512VBMI2' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512VBMI2">FEATURE_AVX512VBMI2</a>)) {</td></tr>
<tr><th id="748">748</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="749">749</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#103" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_ICELAKE_CLIENT' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_ICELAKE_CLIENT">INTEL_COREI7_ICELAKE_CLIENT</a>;</td></tr>
<tr><th id="750">750</th><td>        <b>break</b>;</td></tr>
<tr><th id="751">751</th><td>      }</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#153" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512VBMI' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512VBMI">FEATURE_AVX512VBMI</a>)) {</td></tr>
<tr><th id="754">754</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="755">755</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#102" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_CANNONLAKE' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_CANNONLAKE">INTEL_COREI7_CANNONLAKE</a>;</td></tr>
<tr><th id="756">756</th><td>        <b>break</b>;</td></tr>
<tr><th id="757">757</th><td>      }</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>      <b>if</b> (<a class="local col4 ref" href="#114Features3" title='Features3' data-ref="114Features3">Features3</a> &amp; (<var>1</var> &lt;&lt; (<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#169" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512BF16' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512BF16">FEATURE_AVX512BF16</a> - <var>64</var>))) {</td></tr>
<tr><th id="760">760</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="761">761</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#114" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_COOPERLAKE' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_COOPERLAKE">INTEL_COREI7_COOPERLAKE</a>;</td></tr>
<tr><th id="762">762</th><td>        <b>break</b>;</td></tr>
<tr><th id="763">763</th><td>      }</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>      <b>if</b> (<a class="local col3 ref" href="#113Features2" title='Features2' data-ref="113Features2">Features2</a> &amp; (<var>1</var> &lt;&lt; (<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#161" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512VNNI' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512VNNI">FEATURE_AVX512VNNI</a> - <var>32</var>))) {</td></tr>
<tr><th id="766">766</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="767">767</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#106" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_CASCADELAKE' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_CASCADELAKE">INTEL_COREI7_CASCADELAKE</a>;</td></tr>
<tr><th id="768">768</th><td>        <b>break</b>;</td></tr>
<tr><th id="769">769</th><td>      }</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#147" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512VL' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512VL">FEATURE_AVX512VL</a>)) {</td></tr>
<tr><th id="772">772</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="773">773</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#101" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_SKYLAKE_AVX512' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_SKYLAKE_AVX512">INTEL_COREI7_SKYLAKE_AVX512</a>;</td></tr>
<tr><th id="774">774</th><td>        <b>break</b>;</td></tr>
<tr><th id="775">775</th><td>      }</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#151" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512ER' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512ER">FEATURE_AVX512ER</a>)) {</td></tr>
<tr><th id="778">778</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#44" title='llvm::X86::ProcessorTypes::INTEL_KNL' data-ref="llvm::X86::ProcessorTypes::INTEL_KNL">INTEL_KNL</a>; <i>// knl</i></td></tr>
<tr><th id="779">779</th><td>        <b>break</b>;</td></tr>
<tr><th id="780">780</th><td>      }</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>      <b>if</b> (<a class="local col4 ref" href="#114Features3" title='Features3' data-ref="114Features3">Features3</a> &amp; (<var>1</var> &lt;&lt; (<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#167" title='llvm::X86::ProcessorFeatures::FEATURE_CLFLUSHOPT' data-ref="llvm::X86::ProcessorFeatures::FEATURE_CLFLUSHOPT">FEATURE_CLFLUSHOPT</a> - <var>64</var>))) {</td></tr>
<tr><th id="783">783</th><td>        <b>if</b> (<a class="local col4 ref" href="#114Features3" title='Features3' data-ref="114Features3">Features3</a> &amp; (<var>1</var> &lt;&lt; (<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#168" title='llvm::X86::ProcessorFeatures::FEATURE_SHA' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SHA">FEATURE_SHA</a> - <var>64</var>))) {</td></tr>
<tr><th id="784">784</th><td>          *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#49" title='llvm::X86::ProcessorTypes::INTEL_GOLDMONT' data-ref="llvm::X86::ProcessorTypes::INTEL_GOLDMONT">INTEL_GOLDMONT</a>;</td></tr>
<tr><th id="785">785</th><td>        } <b>else</b> {</td></tr>
<tr><th id="786">786</th><td>          *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="787">787</th><td>          *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#100" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_SKYLAKE' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_SKYLAKE">INTEL_COREI7_SKYLAKE</a>;</td></tr>
<tr><th id="788">788</th><td>        }</td></tr>
<tr><th id="789">789</th><td>        <b>break</b>;</td></tr>
<tr><th id="790">790</th><td>      }</td></tr>
<tr><th id="791">791</th><td>      <b>if</b> (<a class="local col4 ref" href="#114Features3" title='Features3' data-ref="114Features3">Features3</a> &amp; (<var>1</var> &lt;&lt; (<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#165" title='llvm::X86::ProcessorFeatures::FEATURE_ADX' data-ref="llvm::X86::ProcessorFeatures::FEATURE_ADX">FEATURE_ADX</a> - <var>64</var>))) {</td></tr>
<tr><th id="792">792</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="793">793</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#99" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_BROADWELL' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_BROADWELL">INTEL_COREI7_BROADWELL</a>;</td></tr>
<tr><th id="794">794</th><td>        <b>break</b>;</td></tr>
<tr><th id="795">795</th><td>      }</td></tr>
<tr><th id="796">796</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#137" title='llvm::X86::ProcessorFeatures::FEATURE_AVX2' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX2">FEATURE_AVX2</a>)) {</td></tr>
<tr><th id="797">797</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="798">798</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#98" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_HASWELL' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_HASWELL">INTEL_COREI7_HASWELL</a>;</td></tr>
<tr><th id="799">799</th><td>        <b>break</b>;</td></tr>
<tr><th id="800">800</th><td>      }</td></tr>
<tr><th id="801">801</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#136" title='llvm::X86::ProcessorFeatures::FEATURE_AVX' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX">FEATURE_AVX</a>)) {</td></tr>
<tr><th id="802">802</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="803">803</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#88" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_SANDYBRIDGE' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_SANDYBRIDGE">INTEL_COREI7_SANDYBRIDGE</a>;</td></tr>
<tr><th id="804">804</th><td>        <b>break</b>;</td></tr>
<tr><th id="805">805</th><td>      }</td></tr>
<tr><th id="806">806</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#135" title='llvm::X86::ProcessorFeatures::FEATURE_SSE4_2' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE4_2">FEATURE_SSE4_2</a>)) {</td></tr>
<tr><th id="807">807</th><td>        <b>if</b> (<a class="local col4 ref" href="#114Features3" title='Features3' data-ref="114Features3">Features3</a> &amp; (<var>1</var> &lt;&lt; (<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#164" title='llvm::X86::ProcessorFeatures::FEATURE_MOVBE' data-ref="llvm::X86::ProcessorFeatures::FEATURE_MOVBE">FEATURE_MOVBE</a> - <var>64</var>))) {</td></tr>
<tr><th id="808">808</th><td>          *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#43" title='llvm::X86::ProcessorTypes::INTEL_SILVERMONT' data-ref="llvm::X86::ProcessorTypes::INTEL_SILVERMONT">INTEL_SILVERMONT</a>;</td></tr>
<tr><th id="809">809</th><td>        } <b>else</b> {</td></tr>
<tr><th id="810">810</th><td>          *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#40" title='llvm::X86::ProcessorTypes::INTEL_COREI7' data-ref="llvm::X86::ProcessorTypes::INTEL_COREI7">INTEL_COREI7</a>;</td></tr>
<tr><th id="811">811</th><td>          *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#86" title='llvm::X86::ProcessorSubtypes::INTEL_COREI7_NEHALEM' data-ref="llvm::X86::ProcessorSubtypes::INTEL_COREI7_NEHALEM">INTEL_COREI7_NEHALEM</a>;</td></tr>
<tr><th id="812">812</th><td>        }</td></tr>
<tr><th id="813">813</th><td>        <b>break</b>;</td></tr>
<tr><th id="814">814</th><td>      }</td></tr>
<tr><th id="815">815</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#134" title='llvm::X86::ProcessorFeatures::FEATURE_SSE4_1' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE4_1">FEATURE_SSE4_1</a>)) {</td></tr>
<tr><th id="816">816</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#39" title='llvm::X86::ProcessorTypes::INTEL_CORE2' data-ref="llvm::X86::ProcessorTypes::INTEL_CORE2">INTEL_CORE2</a>; <i>// "penryn"</i></td></tr>
<tr><th id="817">817</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#109" title='llvm::X86::ProcessorSubtypes::INTEL_CORE2_45' data-ref="llvm::X86::ProcessorSubtypes::INTEL_CORE2_45">INTEL_CORE2_45</a>;</td></tr>
<tr><th id="818">818</th><td>        <b>break</b>;</td></tr>
<tr><th id="819">819</th><td>      }</td></tr>
<tr><th id="820">820</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#133" title='llvm::X86::ProcessorFeatures::FEATURE_SSSE3' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSSE3">FEATURE_SSSE3</a>)) {</td></tr>
<tr><th id="821">821</th><td>        <b>if</b> (<a class="local col4 ref" href="#114Features3" title='Features3' data-ref="114Features3">Features3</a> &amp; (<var>1</var> &lt;&lt; (<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#164" title='llvm::X86::ProcessorFeatures::FEATURE_MOVBE' data-ref="llvm::X86::ProcessorFeatures::FEATURE_MOVBE">FEATURE_MOVBE</a> - <var>64</var>))) {</td></tr>
<tr><th id="822">822</th><td>          *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#38" title='llvm::X86::ProcessorTypes::INTEL_BONNELL' data-ref="llvm::X86::ProcessorTypes::INTEL_BONNELL">INTEL_BONNELL</a>; <i>// "bonnell"</i></td></tr>
<tr><th id="823">823</th><td>        } <b>else</b> {</td></tr>
<tr><th id="824">824</th><td>          *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#39" title='llvm::X86::ProcessorTypes::INTEL_CORE2' data-ref="llvm::X86::ProcessorTypes::INTEL_CORE2">INTEL_CORE2</a>; <i>// "core2"</i></td></tr>
<tr><th id="825">825</th><td>          *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#108" title='llvm::X86::ProcessorSubtypes::INTEL_CORE2_65' data-ref="llvm::X86::ProcessorSubtypes::INTEL_CORE2_65">INTEL_CORE2_65</a>;</td></tr>
<tr><th id="826">826</th><td>        }</td></tr>
<tr><th id="827">827</th><td>        <b>break</b>;</td></tr>
<tr><th id="828">828</th><td>      }</td></tr>
<tr><th id="829">829</th><td>      <b>if</b> (<a class="local col4 ref" href="#114Features3" title='Features3' data-ref="114Features3">Features3</a> &amp; (<var>1</var> &lt;&lt; (<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#166" title='llvm::X86::ProcessorFeatures::FEATURE_EM64T' data-ref="llvm::X86::ProcessorFeatures::FEATURE_EM64T">FEATURE_EM64T</a> - <var>64</var>))) {</td></tr>
<tr><th id="830">830</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#39" title='llvm::X86::ProcessorTypes::INTEL_CORE2' data-ref="llvm::X86::ProcessorTypes::INTEL_CORE2">INTEL_CORE2</a>; <i>// "core2"</i></td></tr>
<tr><th id="831">831</th><td>        *<a class="local col6 ref" href="#116Subtype" title='Subtype' data-ref="116Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#108" title='llvm::X86::ProcessorSubtypes::INTEL_CORE2_65' data-ref="llvm::X86::ProcessorSubtypes::INTEL_CORE2_65">INTEL_CORE2_65</a>;</td></tr>
<tr><th id="832">832</th><td>        <b>break</b>;</td></tr>
<tr><th id="833">833</th><td>      }</td></tr>
<tr><th id="834">834</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#132" title='llvm::X86::ProcessorFeatures::FEATURE_SSE3' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE3">FEATURE_SSE3</a>)) {</td></tr>
<tr><th id="835">835</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#62" title='llvm::X86::ProcessorTypes::INTEL_CORE_DUO' data-ref="llvm::X86::ProcessorTypes::INTEL_CORE_DUO">INTEL_CORE_DUO</a>;</td></tr>
<tr><th id="836">836</th><td>        <b>break</b>;</td></tr>
<tr><th id="837">837</th><td>      }</td></tr>
<tr><th id="838">838</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#131" title='llvm::X86::ProcessorFeatures::FEATURE_SSE2' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE2">FEATURE_SSE2</a>)) {</td></tr>
<tr><th id="839">839</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#61" title='llvm::X86::ProcessorTypes::INTEL_PENTIUM_M' data-ref="llvm::X86::ProcessorTypes::INTEL_PENTIUM_M">INTEL_PENTIUM_M</a>;</td></tr>
<tr><th id="840">840</th><td>        <b>break</b>;</td></tr>
<tr><th id="841">841</th><td>      }</td></tr>
<tr><th id="842">842</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#130" title='llvm::X86::ProcessorFeatures::FEATURE_SSE' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE">FEATURE_SSE</a>)) {</td></tr>
<tr><th id="843">843</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#59" title='llvm::X86::ProcessorTypes::INTEL_PENTIUM_III' data-ref="llvm::X86::ProcessorTypes::INTEL_PENTIUM_III">INTEL_PENTIUM_III</a>;</td></tr>
<tr><th id="844">844</th><td>        <b>break</b>;</td></tr>
<tr><th id="845">845</th><td>      }</td></tr>
<tr><th id="846">846</th><td>      <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#128" title='llvm::X86::ProcessorFeatures::FEATURE_MMX' data-ref="llvm::X86::ProcessorFeatures::FEATURE_MMX">FEATURE_MMX</a>)) {</td></tr>
<tr><th id="847">847</th><td>        *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#58" title='llvm::X86::ProcessorTypes::INTEL_PENTIUM_II' data-ref="llvm::X86::ProcessorTypes::INTEL_PENTIUM_II">INTEL_PENTIUM_II</a>;</td></tr>
<tr><th id="848">848</th><td>        <b>break</b>;</td></tr>
<tr><th id="849">849</th><td>      }</td></tr>
<tr><th id="850">850</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#57" title='llvm::X86::ProcessorTypes::INTEL_PENTIUM_PRO' data-ref="llvm::X86::ProcessorTypes::INTEL_PENTIUM_PRO">INTEL_PENTIUM_PRO</a>;</td></tr>
<tr><th id="851">851</th><td>      <b>break</b>;</td></tr>
<tr><th id="852">852</th><td>    }</td></tr>
<tr><th id="853">853</th><td>    <b>break</b>;</td></tr>
<tr><th id="854">854</th><td>  <b>case</b> <var>15</var>: {</td></tr>
<tr><th id="855">855</th><td>    <b>if</b> (<a class="local col4 ref" href="#114Features3" title='Features3' data-ref="114Features3">Features3</a> &amp; (<var>1</var> &lt;&lt; (<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#166" title='llvm::X86::ProcessorFeatures::FEATURE_EM64T' data-ref="llvm::X86::ProcessorFeatures::FEATURE_EM64T">FEATURE_EM64T</a> - <var>64</var>))) {</td></tr>
<tr><th id="856">856</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#63" title='llvm::X86::ProcessorTypes::INTEL_NOCONA' data-ref="llvm::X86::ProcessorTypes::INTEL_NOCONA">INTEL_NOCONA</a>;</td></tr>
<tr><th id="857">857</th><td>      <b>break</b>;</td></tr>
<tr><th id="858">858</th><td>    }</td></tr>
<tr><th id="859">859</th><td>    <b>if</b> (<a class="local col2 ref" href="#112Features" title='Features' data-ref="112Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#132" title='llvm::X86::ProcessorFeatures::FEATURE_SSE3' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE3">FEATURE_SSE3</a>)) {</td></tr>
<tr><th id="860">860</th><td>      *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#64" title='llvm::X86::ProcessorTypes::INTEL_PRESCOTT' data-ref="llvm::X86::ProcessorTypes::INTEL_PRESCOTT">INTEL_PRESCOTT</a>;</td></tr>
<tr><th id="861">861</th><td>      <b>break</b>;</td></tr>
<tr><th id="862">862</th><td>    }</td></tr>
<tr><th id="863">863</th><td>    *<a class="local col5 ref" href="#115Type" title='Type' data-ref="115Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#60" title='llvm::X86::ProcessorTypes::INTEL_PENTIUM_IV' data-ref="llvm::X86::ProcessorTypes::INTEL_PENTIUM_IV">INTEL_PENTIUM_IV</a>;</td></tr>
<tr><th id="864">864</th><td>    <b>break</b>;</td></tr>
<tr><th id="865">865</th><td>  }</td></tr>
<tr><th id="866">866</th><td>  <b>default</b>:</td></tr>
<tr><th id="867">867</th><td>    <b>break</b>; <i>/*"generic"*/</i></td></tr>
<tr><th id="868">868</th><td>  }</td></tr>
<tr><th id="869">869</th><td>}</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL29getAMDProcessorTypeAndSubtypejjjPjS_" title='getAMDProcessorTypeAndSubtype' data-type='void getAMDProcessorTypeAndSubtype(unsigned int Family, unsigned int Model, unsigned int Features, unsigned int * Type, unsigned int * Subtype)' data-ref="_ZL29getAMDProcessorTypeAndSubtypejjjPjS_">getAMDProcessorTypeAndSubtype</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="117Family" title='Family' data-type='unsigned int' data-ref="117Family">Family</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="118Model" title='Model' data-type='unsigned int' data-ref="118Model">Model</dfn>,</td></tr>
<tr><th id="872">872</th><td>                                          <em>unsigned</em> <dfn class="local col9 decl" id="119Features" title='Features' data-type='unsigned int' data-ref="119Features">Features</dfn>, <em>unsigned</em> *<dfn class="local col0 decl" id="120Type" title='Type' data-type='unsigned int *' data-ref="120Type">Type</dfn>,</td></tr>
<tr><th id="873">873</th><td>                                          <em>unsigned</em> *<dfn class="local col1 decl" id="121Subtype" title='Subtype' data-type='unsigned int *' data-ref="121Subtype">Subtype</dfn>) {</td></tr>
<tr><th id="874">874</th><td>  <i>// FIXME: this poorly matches the generated SubtargetFeatureKV table.  There</i></td></tr>
<tr><th id="875">875</th><td><i>  // appears to be no way to generate the wide variety of AMD-specific targets</i></td></tr>
<tr><th id="876">876</th><td><i>  // from the information returned from CPUID.</i></td></tr>
<tr><th id="877">877</th><td>  <b>switch</b> (<a class="local col7 ref" href="#117Family" title='Family' data-ref="117Family">Family</a>) {</td></tr>
<tr><th id="878">878</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="879">879</th><td>    *<a class="local col0 ref" href="#120Type" title='Type' data-ref="120Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#65" title='llvm::X86::ProcessorTypes::AMD_i486' data-ref="llvm::X86::ProcessorTypes::AMD_i486">AMD_i486</a>;</td></tr>
<tr><th id="880">880</th><td>    <b>break</b>;</td></tr>
<tr><th id="881">881</th><td>  <b>case</b> <var>5</var>:</td></tr>
<tr><th id="882">882</th><td>    *<a class="local col0 ref" href="#120Type" title='Type' data-ref="120Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#66" title='llvm::X86::ProcessorTypes::AMDPENTIUM' data-ref="llvm::X86::ProcessorTypes::AMDPENTIUM">AMDPENTIUM</a>;</td></tr>
<tr><th id="883">883</th><td>    <b>switch</b> (<a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a>) {</td></tr>
<tr><th id="884">884</th><td>    <b>case</b> <var>6</var>:</td></tr>
<tr><th id="885">885</th><td>    <b>case</b> <var>7</var>:</td></tr>
<tr><th id="886">886</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#110" title='llvm::X86::ProcessorSubtypes::AMDPENTIUM_K6' data-ref="llvm::X86::ProcessorSubtypes::AMDPENTIUM_K6">AMDPENTIUM_K6</a>;</td></tr>
<tr><th id="887">887</th><td>      <b>break</b>; <i>// "k6"</i></td></tr>
<tr><th id="888">888</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="889">889</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#111" title='llvm::X86::ProcessorSubtypes::AMDPENTIUM_K62' data-ref="llvm::X86::ProcessorSubtypes::AMDPENTIUM_K62">AMDPENTIUM_K62</a>;</td></tr>
<tr><th id="890">890</th><td>      <b>break</b>; <i>// "k6-2"</i></td></tr>
<tr><th id="891">891</th><td>    <b>case</b> <var>9</var>:</td></tr>
<tr><th id="892">892</th><td>    <b>case</b> <var>13</var>:</td></tr>
<tr><th id="893">893</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#112" title='llvm::X86::ProcessorSubtypes::AMDPENTIUM_K63' data-ref="llvm::X86::ProcessorSubtypes::AMDPENTIUM_K63">AMDPENTIUM_K63</a>;</td></tr>
<tr><th id="894">894</th><td>      <b>break</b>; <i>// "k6-3"</i></td></tr>
<tr><th id="895">895</th><td>    <b>case</b> <var>10</var>:</td></tr>
<tr><th id="896">896</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#113" title='llvm::X86::ProcessorSubtypes::AMDPENTIUM_GEODE' data-ref="llvm::X86::ProcessorSubtypes::AMDPENTIUM_GEODE">AMDPENTIUM_GEODE</a>;</td></tr>
<tr><th id="897">897</th><td>      <b>break</b>; <i>// "geode"</i></td></tr>
<tr><th id="898">898</th><td>    }</td></tr>
<tr><th id="899">899</th><td>    <b>break</b>;</td></tr>
<tr><th id="900">900</th><td>  <b>case</b> <var>6</var>:</td></tr>
<tr><th id="901">901</th><td>    <b>if</b> (<a class="local col9 ref" href="#119Features" title='Features' data-ref="119Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#130" title='llvm::X86::ProcessorFeatures::FEATURE_SSE' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE">FEATURE_SSE</a>)) {</td></tr>
<tr><th id="902">902</th><td>      *<a class="local col0 ref" href="#120Type" title='Type' data-ref="120Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#68" title='llvm::X86::ProcessorTypes::AMD_ATHLON_XP' data-ref="llvm::X86::ProcessorTypes::AMD_ATHLON_XP">AMD_ATHLON_XP</a>;</td></tr>
<tr><th id="903">903</th><td>      <b>break</b>; <i>// "athlon-xp"</i></td></tr>
<tr><th id="904">904</th><td>    }</td></tr>
<tr><th id="905">905</th><td>    *<a class="local col0 ref" href="#120Type" title='Type' data-ref="120Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#67" title='llvm::X86::ProcessorTypes::AMD_ATHLON' data-ref="llvm::X86::ProcessorTypes::AMD_ATHLON">AMD_ATHLON</a>;</td></tr>
<tr><th id="906">906</th><td>    <b>break</b>; <i>// "athlon"</i></td></tr>
<tr><th id="907">907</th><td>  <b>case</b> <var>15</var>:</td></tr>
<tr><th id="908">908</th><td>    <b>if</b> (<a class="local col9 ref" href="#119Features" title='Features' data-ref="119Features">Features</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#132" title='llvm::X86::ProcessorFeatures::FEATURE_SSE3' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE3">FEATURE_SSE3</a>)) {</td></tr>
<tr><th id="909">909</th><td>      *<a class="local col0 ref" href="#120Type" title='Type' data-ref="120Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#70" title='llvm::X86::ProcessorTypes::AMD_K8SSE3' data-ref="llvm::X86::ProcessorTypes::AMD_K8SSE3">AMD_K8SSE3</a>;</td></tr>
<tr><th id="910">910</th><td>      <b>break</b>; <i>// "k8-sse3"</i></td></tr>
<tr><th id="911">911</th><td>    }</td></tr>
<tr><th id="912">912</th><td>    *<a class="local col0 ref" href="#120Type" title='Type' data-ref="120Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#69" title='llvm::X86::ProcessorTypes::AMD_K8' data-ref="llvm::X86::ProcessorTypes::AMD_K8">AMD_K8</a>;</td></tr>
<tr><th id="913">913</th><td>    <b>break</b>; <i>// "k8"</i></td></tr>
<tr><th id="914">914</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="915">915</th><td>    *<a class="local col0 ref" href="#120Type" title='Type' data-ref="120Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#41" title='llvm::X86::ProcessorTypes::AMDFAM10H' data-ref="llvm::X86::ProcessorTypes::AMDFAM10H">AMDFAM10H</a>; <i>// "amdfam10"</i></td></tr>
<tr><th id="916">916</th><td>    <b>switch</b> (<a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a>) {</td></tr>
<tr><th id="917">917</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="918">918</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#89" title='llvm::X86::ProcessorSubtypes::AMDFAM10H_BARCELONA' data-ref="llvm::X86::ProcessorSubtypes::AMDFAM10H_BARCELONA">AMDFAM10H_BARCELONA</a>;</td></tr>
<tr><th id="919">919</th><td>      <b>break</b>;</td></tr>
<tr><th id="920">920</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="921">921</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#90" title='llvm::X86::ProcessorSubtypes::AMDFAM10H_SHANGHAI' data-ref="llvm::X86::ProcessorSubtypes::AMDFAM10H_SHANGHAI">AMDFAM10H_SHANGHAI</a>;</td></tr>
<tr><th id="922">922</th><td>      <b>break</b>;</td></tr>
<tr><th id="923">923</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="924">924</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#91" title='llvm::X86::ProcessorSubtypes::AMDFAM10H_ISTANBUL' data-ref="llvm::X86::ProcessorSubtypes::AMDFAM10H_ISTANBUL">AMDFAM10H_ISTANBUL</a>;</td></tr>
<tr><th id="925">925</th><td>      <b>break</b>;</td></tr>
<tr><th id="926">926</th><td>    }</td></tr>
<tr><th id="927">927</th><td>    <b>break</b>;</td></tr>
<tr><th id="928">928</th><td>  <b>case</b> <var>20</var>:</td></tr>
<tr><th id="929">929</th><td>    *<a class="local col0 ref" href="#120Type" title='Type' data-ref="120Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#45" title='llvm::X86::ProcessorTypes::AMD_BTVER1' data-ref="llvm::X86::ProcessorTypes::AMD_BTVER1">AMD_BTVER1</a>;</td></tr>
<tr><th id="930">930</th><td>    <b>break</b>; <i>// "btver1";</i></td></tr>
<tr><th id="931">931</th><td>  <b>case</b> <var>21</var>:</td></tr>
<tr><th id="932">932</th><td>    *<a class="local col0 ref" href="#120Type" title='Type' data-ref="120Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#42" title='llvm::X86::ProcessorTypes::AMDFAM15H' data-ref="llvm::X86::ProcessorTypes::AMDFAM15H">AMDFAM15H</a>;</td></tr>
<tr><th id="933">933</th><td>    <b>if</b> (<a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a> &gt;= <var>0x60</var> &amp;&amp; <a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a> &lt;= <var>0x7f</var>) {</td></tr>
<tr><th id="934">934</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#95" title='llvm::X86::ProcessorSubtypes::AMDFAM15H_BDVER4' data-ref="llvm::X86::ProcessorSubtypes::AMDFAM15H_BDVER4">AMDFAM15H_BDVER4</a>;</td></tr>
<tr><th id="935">935</th><td>      <b>break</b>; <i>// "bdver4"; 60h-7Fh: Excavator</i></td></tr>
<tr><th id="936">936</th><td>    }</td></tr>
<tr><th id="937">937</th><td>    <b>if</b> (<a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a> &gt;= <var>0x30</var> &amp;&amp; <a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a> &lt;= <var>0x3f</var>) {</td></tr>
<tr><th id="938">938</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#94" title='llvm::X86::ProcessorSubtypes::AMDFAM15H_BDVER3' data-ref="llvm::X86::ProcessorSubtypes::AMDFAM15H_BDVER3">AMDFAM15H_BDVER3</a>;</td></tr>
<tr><th id="939">939</th><td>      <b>break</b>; <i>// "bdver3"; 30h-3Fh: Steamroller</i></td></tr>
<tr><th id="940">940</th><td>    }</td></tr>
<tr><th id="941">941</th><td>    <b>if</b> ((<a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a> &gt;= <var>0x10</var> &amp;&amp; <a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a> &lt;= <var>0x1f</var>) || <a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a> == <var>0x02</var>) {</td></tr>
<tr><th id="942">942</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#93" title='llvm::X86::ProcessorSubtypes::AMDFAM15H_BDVER2' data-ref="llvm::X86::ProcessorSubtypes::AMDFAM15H_BDVER2">AMDFAM15H_BDVER2</a>;</td></tr>
<tr><th id="943">943</th><td>      <b>break</b>; <i>// "bdver2"; 02h, 10h-1Fh: Piledriver</i></td></tr>
<tr><th id="944">944</th><td>    }</td></tr>
<tr><th id="945">945</th><td>    <b>if</b> (<a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a> &lt;= <var>0x0f</var>) {</td></tr>
<tr><th id="946">946</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#92" title='llvm::X86::ProcessorSubtypes::AMDFAM15H_BDVER1' data-ref="llvm::X86::ProcessorSubtypes::AMDFAM15H_BDVER1">AMDFAM15H_BDVER1</a>;</td></tr>
<tr><th id="947">947</th><td>      <b>break</b>; <i>// "bdver1"; 00h-0Fh: Bulldozer</i></td></tr>
<tr><th id="948">948</th><td>    }</td></tr>
<tr><th id="949">949</th><td>    <b>break</b>;</td></tr>
<tr><th id="950">950</th><td>  <b>case</b> <var>22</var>:</td></tr>
<tr><th id="951">951</th><td>    *<a class="local col0 ref" href="#120Type" title='Type' data-ref="120Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#46" title='llvm::X86::ProcessorTypes::AMD_BTVER2' data-ref="llvm::X86::ProcessorTypes::AMD_BTVER2">AMD_BTVER2</a>;</td></tr>
<tr><th id="952">952</th><td>    <b>break</b>; <i>// "btver2"</i></td></tr>
<tr><th id="953">953</th><td>  <b>case</b> <var>23</var>:</td></tr>
<tr><th id="954">954</th><td>    *<a class="local col0 ref" href="#120Type" title='Type' data-ref="120Type">Type</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#47" title='llvm::X86::ProcessorTypes::AMDFAM17H' data-ref="llvm::X86::ProcessorTypes::AMDFAM17H">AMDFAM17H</a>;</td></tr>
<tr><th id="955">955</th><td>    <b>if</b> (<a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a> &gt;= <var>0x30</var> &amp;&amp; <a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a> &lt;= <var>0x3f</var>) {</td></tr>
<tr><th id="956">956</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#105" title='llvm::X86::ProcessorSubtypes::AMDFAM17H_ZNVER2' data-ref="llvm::X86::ProcessorSubtypes::AMDFAM17H_ZNVER2">AMDFAM17H_ZNVER2</a>;</td></tr>
<tr><th id="957">957</th><td>      <b>break</b>; <i>// "znver2"; 30h-3fh: Zen2</i></td></tr>
<tr><th id="958">958</th><td>    }</td></tr>
<tr><th id="959">959</th><td>    <b>if</b> (<a class="local col8 ref" href="#118Model" title='Model' data-ref="118Model">Model</a> &lt;= <var>0x0f</var>) {</td></tr>
<tr><th id="960">960</th><td>      *<a class="local col1 ref" href="#121Subtype" title='Subtype' data-ref="121Subtype">Subtype</a> = <span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#96" title='llvm::X86::ProcessorSubtypes::AMDFAM17H_ZNVER1' data-ref="llvm::X86::ProcessorSubtypes::AMDFAM17H_ZNVER1">AMDFAM17H_ZNVER1</a>;</td></tr>
<tr><th id="961">961</th><td>      <b>break</b>; <i>// "znver1"; 00h-0Fh: Zen1</i></td></tr>
<tr><th id="962">962</th><td>    }</td></tr>
<tr><th id="963">963</th><td>    <b>break</b>;</td></tr>
<tr><th id="964">964</th><td>  <b>default</b>:</td></tr>
<tr><th id="965">965</th><td>    <b>break</b>; <i>// "generic"</i></td></tr>
<tr><th id="966">966</th><td>  }</td></tr>
<tr><th id="967">967</th><td>}</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL20getAvailableFeaturesjjjPjS_S_" title='getAvailableFeatures' data-type='void getAvailableFeatures(unsigned int ECX, unsigned int EDX, unsigned int MaxLeaf, unsigned int * FeaturesOut, unsigned int * Features2Out, unsigned int * Features3Out)' data-ref="_ZL20getAvailableFeaturesjjjPjS_S_">getAvailableFeatures</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="122ECX" title='ECX' data-type='unsigned int' data-ref="122ECX">ECX</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="123EDX" title='EDX' data-type='unsigned int' data-ref="123EDX">EDX</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="124MaxLeaf" title='MaxLeaf' data-type='unsigned int' data-ref="124MaxLeaf">MaxLeaf</dfn>,</td></tr>
<tr><th id="970">970</th><td>                                 <em>unsigned</em> *<dfn class="local col5 decl" id="125FeaturesOut" title='FeaturesOut' data-type='unsigned int *' data-ref="125FeaturesOut">FeaturesOut</dfn>, <em>unsigned</em> *<dfn class="local col6 decl" id="126Features2Out" title='Features2Out' data-type='unsigned int *' data-ref="126Features2Out">Features2Out</dfn>,</td></tr>
<tr><th id="971">971</th><td>                                 <em>unsigned</em> *<dfn class="local col7 decl" id="127Features3Out" title='Features3Out' data-type='unsigned int *' data-ref="127Features3Out">Features3Out</dfn>) {</td></tr>
<tr><th id="972">972</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="128Features" title='Features' data-type='unsigned int' data-ref="128Features">Features</dfn> = <var>0</var>;</td></tr>
<tr><th id="973">973</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="129Features2" title='Features2' data-type='unsigned int' data-ref="129Features2">Features2</dfn> = <var>0</var>;</td></tr>
<tr><th id="974">974</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="130Features3" title='Features3' data-type='unsigned int' data-ref="130Features3">Features3</dfn> = <var>0</var>;</td></tr>
<tr><th id="975">975</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131EAX" title='EAX' data-type='unsigned int' data-ref="131EAX">EAX</dfn>, <dfn class="local col2 decl" id="132EBX" title='EBX' data-type='unsigned int' data-ref="132EBX">EBX</dfn>;</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>  <em>auto</em> <dfn class="local col3 decl" id="133setFeature" title='setFeature' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Support/Host.cpp:977:21)' data-ref="133setFeature">setFeature</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col4 decl" id="134F" title='F' data-type='unsigned int' data-ref="134F">F</dfn>) {</td></tr>
<tr><th id="978">978</th><td>    <b>if</b> (<a class="local col4 ref" href="#134F" title='F' data-ref="134F">F</a> &lt; <var>32</var>)</td></tr>
<tr><th id="979">979</th><td>      <a class="local col8 ref" href="#128Features" title='Features' data-ref="128Features">Features</a> |= <var>1U</var> &lt;&lt; (<a class="local col4 ref" href="#134F" title='F' data-ref="134F">F</a> &amp; <var>0x1f</var>);</td></tr>
<tr><th id="980">980</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#134F" title='F' data-ref="134F">F</a> &lt; <var>64</var>)</td></tr>
<tr><th id="981">981</th><td>      <a class="local col9 ref" href="#129Features2" title='Features2' data-ref="129Features2">Features2</a> |= <var>1U</var> &lt;&lt; ((<a class="local col4 ref" href="#134F" title='F' data-ref="134F">F</a> - <var>32</var>) &amp; <var>0x1f</var>);</td></tr>
<tr><th id="982">982</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#134F" title='F' data-ref="134F">F</a> &lt; <var>96</var>)</td></tr>
<tr><th id="983">983</th><td>      <a class="local col0 ref" href="#130Features3" title='Features3' data-ref="130Features3">Features3</a> |= <var>1U</var> &lt;&lt; ((<a class="local col4 ref" href="#134F" title='F' data-ref="134F">F</a> - <var>64</var>) &amp; <var>0x1f</var>);</td></tr>
<tr><th id="984">984</th><td>    <b>else</b></td></tr>
<tr><th id="985">985</th><td>      <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected FeatureBit&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Support/Host.cpp&quot;, 985)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected FeatureBit"</q>);</td></tr>
<tr><th id="986">986</th><td>  };</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  <b>if</b> ((<a class="local col3 ref" href="#123EDX" title='EDX' data-ref="123EDX">EDX</a> &gt;&gt; <var>15</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="989">989</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#127" title='llvm::X86::ProcessorFeatures::FEATURE_CMOV' data-ref="llvm::X86::ProcessorFeatures::FEATURE_CMOV">FEATURE_CMOV</a>);</td></tr>
<tr><th id="990">990</th><td>  <b>if</b> ((<a class="local col3 ref" href="#123EDX" title='EDX' data-ref="123EDX">EDX</a> &gt;&gt; <var>23</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="991">991</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#128" title='llvm::X86::ProcessorFeatures::FEATURE_MMX' data-ref="llvm::X86::ProcessorFeatures::FEATURE_MMX">FEATURE_MMX</a>);</td></tr>
<tr><th id="992">992</th><td>  <b>if</b> ((<a class="local col3 ref" href="#123EDX" title='EDX' data-ref="123EDX">EDX</a> &gt;&gt; <var>25</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="993">993</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#130" title='llvm::X86::ProcessorFeatures::FEATURE_SSE' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE">FEATURE_SSE</a>);</td></tr>
<tr><th id="994">994</th><td>  <b>if</b> ((<a class="local col3 ref" href="#123EDX" title='EDX' data-ref="123EDX">EDX</a> &gt;&gt; <var>26</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="995">995</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#131" title='llvm::X86::ProcessorFeatures::FEATURE_SSE2' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE2">FEATURE_SSE2</a>);</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <b>if</b> ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>0</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="998">998</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#132" title='llvm::X86::ProcessorFeatures::FEATURE_SSE3' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE3">FEATURE_SSE3</a>);</td></tr>
<tr><th id="999">999</th><td>  <b>if</b> ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>1</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="1000">1000</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#146" title='llvm::X86::ProcessorFeatures::FEATURE_PCLMUL' data-ref="llvm::X86::ProcessorFeatures::FEATURE_PCLMUL">FEATURE_PCLMUL</a>);</td></tr>
<tr><th id="1001">1001</th><td>  <b>if</b> ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>9</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="1002">1002</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#133" title='llvm::X86::ProcessorFeatures::FEATURE_SSSE3' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSSE3">FEATURE_SSSE3</a>);</td></tr>
<tr><th id="1003">1003</th><td>  <b>if</b> ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>12</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="1004">1004</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#141" title='llvm::X86::ProcessorFeatures::FEATURE_FMA' data-ref="llvm::X86::ProcessorFeatures::FEATURE_FMA">FEATURE_FMA</a>);</td></tr>
<tr><th id="1005">1005</th><td>  <b>if</b> ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>19</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="1006">1006</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#134" title='llvm::X86::ProcessorFeatures::FEATURE_SSE4_1' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE4_1">FEATURE_SSE4_1</a>);</td></tr>
<tr><th id="1007">1007</th><td>  <b>if</b> ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>20</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="1008">1008</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#135" title='llvm::X86::ProcessorFeatures::FEATURE_SSE4_2' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE4_2">FEATURE_SSE4_2</a>);</td></tr>
<tr><th id="1009">1009</th><td>  <b>if</b> ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>23</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="1010">1010</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#129" title='llvm::X86::ProcessorFeatures::FEATURE_POPCNT' data-ref="llvm::X86::ProcessorFeatures::FEATURE_POPCNT">FEATURE_POPCNT</a>);</td></tr>
<tr><th id="1011">1011</th><td>  <b>if</b> ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>25</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="1012">1012</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#145" title='llvm::X86::ProcessorFeatures::FEATURE_AES' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AES">FEATURE_AES</a>);</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td>  <b>if</b> ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>22</var>) &amp; <var>1</var>)</td></tr>
<tr><th id="1015">1015</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#164" title='llvm::X86::ProcessorFeatures::FEATURE_MOVBE' data-ref="llvm::X86::ProcessorFeatures::FEATURE_MOVBE">FEATURE_MOVBE</a>);</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>  <i>// If CPUID indicates support for XSAVE, XRESTORE and AVX, and XGETBV</i></td></tr>
<tr><th id="1018">1018</th><td><i>  // indicates that the AVX registers will be saved and restored on context</i></td></tr>
<tr><th id="1019">1019</th><td><i>  // switch, then we have full AVX support.</i></td></tr>
<tr><th id="1020">1020</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="135AVXBits" title='AVXBits' data-type='const unsigned int' data-ref="135AVXBits">AVXBits</dfn> = (<var>1</var> &lt;&lt; <var>27</var>) | (<var>1</var> &lt;&lt; <var>28</var>);</td></tr>
<tr><th id="1021">1021</th><td>  <em>bool</em> <dfn class="local col6 decl" id="136HasAVX" title='HasAVX' data-type='bool' data-ref="136HasAVX">HasAVX</dfn> = ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &amp; <a class="local col5 ref" href="#135AVXBits" title='AVXBits' data-ref="135AVXBits">AVXBits</a>) == <a class="local col5 ref" href="#135AVXBits" title='AVXBits' data-ref="135AVXBits">AVXBits</a>) &amp;&amp; !<a class="tu ref" href="#_ZL10getX86XCR0PjS_" title='getX86XCR0' data-use='c' data-ref="_ZL10getX86XCR0PjS_">getX86XCR0</a>(&amp;<a class="local col1 ref" href="#131EAX" title='EAX' data-ref="131EAX">EAX</a>, &amp;<a class="local col3 ref" href="#123EDX" title='EDX' data-ref="123EDX">EDX</a>) &amp;&amp;</td></tr>
<tr><th id="1022">1022</th><td>                ((<a class="local col1 ref" href="#131EAX" title='EAX' data-ref="131EAX">EAX</a> &amp; <var>0x6</var>) == <var>0x6</var>);</td></tr>
<tr><th id="1023">1023</th><td>  <em>bool</em> <dfn class="local col7 decl" id="137HasAVX512Save" title='HasAVX512Save' data-type='bool' data-ref="137HasAVX512Save">HasAVX512Save</dfn> = <a class="local col6 ref" href="#136HasAVX" title='HasAVX' data-ref="136HasAVX">HasAVX</a> &amp;&amp; ((<a class="local col1 ref" href="#131EAX" title='EAX' data-ref="131EAX">EAX</a> &amp; <var>0xe0</var>) == <var>0xe0</var>);</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td>  <b>if</b> (<a class="local col6 ref" href="#136HasAVX" title='HasAVX' data-ref="136HasAVX">HasAVX</a>)</td></tr>
<tr><th id="1026">1026</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#136" title='llvm::X86::ProcessorFeatures::FEATURE_AVX' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX">FEATURE_AVX</a>);</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <em>bool</em> <dfn class="local col8 decl" id="138HasLeaf7" title='HasLeaf7' data-type='bool' data-ref="138HasLeaf7">HasLeaf7</dfn> =</td></tr>
<tr><th id="1029">1029</th><td>      <a class="local col4 ref" href="#124MaxLeaf" title='MaxLeaf' data-ref="124MaxLeaf">MaxLeaf</a> &gt;= <var>0x7</var> &amp;&amp; !<a class="tu ref" href="#_ZL20getX86CpuIDAndInfoExjjPjS_S_S_" title='getX86CpuIDAndInfoEx' data-use='c' data-ref="_ZL20getX86CpuIDAndInfoExjjPjS_S_S_">getX86CpuIDAndInfoEx</a>(<var>0x7</var>, <var>0x0</var>, &amp;<a class="local col1 ref" href="#131EAX" title='EAX' data-ref="131EAX">EAX</a>, &amp;<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a>, &amp;<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a>, &amp;<a class="local col3 ref" href="#123EDX" title='EDX' data-ref="123EDX">EDX</a>);</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>))</td></tr>
<tr><th id="1032">1032</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#143" title='llvm::X86::ProcessorFeatures::FEATURE_BMI' data-ref="llvm::X86::ProcessorFeatures::FEATURE_BMI">FEATURE_BMI</a>);</td></tr>
<tr><th id="1033">1033</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>5</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#136HasAVX" title='HasAVX' data-ref="136HasAVX">HasAVX</a>)</td></tr>
<tr><th id="1034">1034</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#137" title='llvm::X86::ProcessorFeatures::FEATURE_AVX2' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX2">FEATURE_AVX2</a>);</td></tr>
<tr><th id="1035">1035</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>9</var>) &amp; <var>1</var>))</td></tr>
<tr><th id="1036">1036</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#144" title='llvm::X86::ProcessorFeatures::FEATURE_BMI2' data-ref="llvm::X86::ProcessorFeatures::FEATURE_BMI2">FEATURE_BMI2</a>);</td></tr>
<tr><th id="1037">1037</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>16</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1038">1038</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#142" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512F' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512F">FEATURE_AVX512F</a>);</td></tr>
<tr><th id="1039">1039</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>17</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1040">1040</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#149" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512DQ' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512DQ">FEATURE_AVX512DQ</a>);</td></tr>
<tr><th id="1041">1041</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>19</var>) &amp; <var>1</var>))</td></tr>
<tr><th id="1042">1042</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#165" title='llvm::X86::ProcessorFeatures::FEATURE_ADX' data-ref="llvm::X86::ProcessorFeatures::FEATURE_ADX">FEATURE_ADX</a>);</td></tr>
<tr><th id="1043">1043</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>21</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1044">1044</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#154" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512IFMA' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512IFMA">FEATURE_AVX512IFMA</a>);</td></tr>
<tr><th id="1045">1045</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>23</var>) &amp; <var>1</var>))</td></tr>
<tr><th id="1046">1046</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#167" title='llvm::X86::ProcessorFeatures::FEATURE_CLFLUSHOPT' data-ref="llvm::X86::ProcessorFeatures::FEATURE_CLFLUSHOPT">FEATURE_CLFLUSHOPT</a>);</td></tr>
<tr><th id="1047">1047</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>26</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1048">1048</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#152" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512PF' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512PF">FEATURE_AVX512PF</a>);</td></tr>
<tr><th id="1049">1049</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>27</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1050">1050</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#151" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512ER' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512ER">FEATURE_AVX512ER</a>);</td></tr>
<tr><th id="1051">1051</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>28</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1052">1052</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#150" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512CD' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512CD">FEATURE_AVX512CD</a>);</td></tr>
<tr><th id="1053">1053</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>29</var>) &amp; <var>1</var>))</td></tr>
<tr><th id="1054">1054</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#168" title='llvm::X86::ProcessorFeatures::FEATURE_SHA' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SHA">FEATURE_SHA</a>);</td></tr>
<tr><th id="1055">1055</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>30</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1056">1056</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#148" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512BW' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512BW">FEATURE_AVX512BW</a>);</td></tr>
<tr><th id="1057">1057</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a> &gt;&gt; <var>31</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1058">1058</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#147" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512VL' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512VL">FEATURE_AVX512VL</a>);</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>1</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1061">1061</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#153" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512VBMI' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512VBMI">FEATURE_AVX512VBMI</a>);</td></tr>
<tr><th id="1062">1062</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>6</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1063">1063</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#158" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512VBMI2' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512VBMI2">FEATURE_AVX512VBMI2</a>);</td></tr>
<tr><th id="1064">1064</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>8</var>) &amp; <var>1</var>))</td></tr>
<tr><th id="1065">1065</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#159" title='llvm::X86::ProcessorFeatures::FEATURE_GFNI' data-ref="llvm::X86::ProcessorFeatures::FEATURE_GFNI">FEATURE_GFNI</a>);</td></tr>
<tr><th id="1066">1066</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>10</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#136HasAVX" title='HasAVX' data-ref="136HasAVX">HasAVX</a>)</td></tr>
<tr><th id="1067">1067</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#160" title='llvm::X86::ProcessorFeatures::FEATURE_VPCLMULQDQ' data-ref="llvm::X86::ProcessorFeatures::FEATURE_VPCLMULQDQ">FEATURE_VPCLMULQDQ</a>);</td></tr>
<tr><th id="1068">1068</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>11</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1069">1069</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#161" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512VNNI' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512VNNI">FEATURE_AVX512VNNI</a>);</td></tr>
<tr><th id="1070">1070</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>12</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1071">1071</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#162" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512BITALG' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512BITALG">FEATURE_AVX512BITALG</a>);</td></tr>
<tr><th id="1072">1072</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>14</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1073">1073</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#157" title='llvm::X86::ProcessorFeatures::FEATURE_AVX512VPOPCNTDQ' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX512VPOPCNTDQ">FEATURE_AVX512VPOPCNTDQ</a>);</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col3 ref" href="#123EDX" title='EDX' data-ref="123EDX">EDX</a> &gt;&gt; <var>2</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1076">1076</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#155" title='llvm::X86::ProcessorFeatures::FEATURE_AVX5124VNNIW' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX5124VNNIW">FEATURE_AVX5124VNNIW</a>);</td></tr>
<tr><th id="1077">1077</th><td>  <b>if</b> (<a class="local col8 ref" href="#138HasLeaf7" title='HasLeaf7' data-ref="138HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col3 ref" href="#123EDX" title='EDX' data-ref="123EDX">EDX</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col7 ref" href="#137HasAVX512Save" title='HasAVX512Save' data-ref="137HasAVX512Save">HasAVX512Save</a>)</td></tr>
<tr><th id="1078">1078</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#156" title='llvm::X86::ProcessorFeatures::FEATURE_AVX5124FMAPS' data-ref="llvm::X86::ProcessorFeatures::FEATURE_AVX5124FMAPS">FEATURE_AVX5124FMAPS</a>);</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="139MaxExtLevel" title='MaxExtLevel' data-type='unsigned int' data-ref="139MaxExtLevel">MaxExtLevel</dfn>;</td></tr>
<tr><th id="1081">1081</th><td>  <a class="tu ref" href="#_ZL18getX86CpuIDAndInfojPjS_S_S_" title='getX86CpuIDAndInfo' data-use='c' data-ref="_ZL18getX86CpuIDAndInfojPjS_S_S_">getX86CpuIDAndInfo</a>(<var>0x80000000</var>, &amp;<a class="local col9 ref" href="#139MaxExtLevel" title='MaxExtLevel' data-ref="139MaxExtLevel">MaxExtLevel</a>, &amp;<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a>, &amp;<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a>, &amp;<a class="local col3 ref" href="#123EDX" title='EDX' data-ref="123EDX">EDX</a>);</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>  <em>bool</em> <dfn class="local col0 decl" id="140HasExtLeaf1" title='HasExtLeaf1' data-type='bool' data-ref="140HasExtLeaf1">HasExtLeaf1</dfn> = <a class="local col9 ref" href="#139MaxExtLevel" title='MaxExtLevel' data-ref="139MaxExtLevel">MaxExtLevel</a> &gt;= <var>0x80000001</var> &amp;&amp;</td></tr>
<tr><th id="1084">1084</th><td>                     !<a class="tu ref" href="#_ZL18getX86CpuIDAndInfojPjS_S_S_" title='getX86CpuIDAndInfo' data-use='c' data-ref="_ZL18getX86CpuIDAndInfojPjS_S_S_">getX86CpuIDAndInfo</a>(<var>0x80000001</var>, &amp;<a class="local col1 ref" href="#131EAX" title='EAX' data-ref="131EAX">EAX</a>, &amp;<a class="local col2 ref" href="#132EBX" title='EBX' data-ref="132EBX">EBX</a>, &amp;<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a>, &amp;<a class="local col3 ref" href="#123EDX" title='EDX' data-ref="123EDX">EDX</a>);</td></tr>
<tr><th id="1085">1085</th><td>  <b>if</b> (<a class="local col0 ref" href="#140HasExtLeaf1" title='HasExtLeaf1' data-ref="140HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>6</var>) &amp; <var>1</var>))</td></tr>
<tr><th id="1086">1086</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#138" title='llvm::X86::ProcessorFeatures::FEATURE_SSE4_A' data-ref="llvm::X86::ProcessorFeatures::FEATURE_SSE4_A">FEATURE_SSE4_A</a>);</td></tr>
<tr><th id="1087">1087</th><td>  <b>if</b> (<a class="local col0 ref" href="#140HasExtLeaf1" title='HasExtLeaf1' data-ref="140HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>11</var>) &amp; <var>1</var>))</td></tr>
<tr><th id="1088">1088</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#140" title='llvm::X86::ProcessorFeatures::FEATURE_XOP' data-ref="llvm::X86::ProcessorFeatures::FEATURE_XOP">FEATURE_XOP</a>);</td></tr>
<tr><th id="1089">1089</th><td>  <b>if</b> (<a class="local col0 ref" href="#140HasExtLeaf1" title='HasExtLeaf1' data-ref="140HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col2 ref" href="#122ECX" title='ECX' data-ref="122ECX">ECX</a> &gt;&gt; <var>16</var>) &amp; <var>1</var>))</td></tr>
<tr><th id="1090">1090</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#139" title='llvm::X86::ProcessorFeatures::FEATURE_FMA4' data-ref="llvm::X86::ProcessorFeatures::FEATURE_FMA4">FEATURE_FMA4</a>);</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td>  <b>if</b> (<a class="local col0 ref" href="#140HasExtLeaf1" title='HasExtLeaf1' data-ref="140HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col3 ref" href="#123EDX" title='EDX' data-ref="123EDX">EDX</a> &gt;&gt; <var>29</var>) &amp; <var>1</var>))</td></tr>
<tr><th id="1093">1093</th><td>    <a class="local col3 ref" href="#133setFeature" title='setFeature' data-ref="133setFeature">setFeature</a>(<span class="namespace">X86::</span><a class="enum" href="../../include/llvm/Support/X86TargetParser.def.html#166" title='llvm::X86::ProcessorFeatures::FEATURE_EM64T' data-ref="llvm::X86::ProcessorFeatures::FEATURE_EM64T">FEATURE_EM64T</a>);</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td>  *<a class="local col5 ref" href="#125FeaturesOut" title='FeaturesOut' data-ref="125FeaturesOut">FeaturesOut</a>  = <a class="local col8 ref" href="#128Features" title='Features' data-ref="128Features">Features</a>;</td></tr>
<tr><th id="1096">1096</th><td>  *<a class="local col6 ref" href="#126Features2Out" title='Features2Out' data-ref="126Features2Out">Features2Out</a> = <a class="local col9 ref" href="#129Features2" title='Features2' data-ref="129Features2">Features2</a>;</td></tr>
<tr><th id="1097">1097</th><td>  *<a class="local col7 ref" href="#127Features3Out" title='Features3Out' data-ref="127Features3Out">Features3Out</a> = <a class="local col0 ref" href="#130Features3" title='Features3' data-ref="130Features3">Features3</a>;</td></tr>
<tr><th id="1098">1098</th><td>}</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td><a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <span class="namespace">sys::</span><dfn class="decl def" id="_ZN4llvm3sys14getHostCPUNameEv" title='llvm::sys::getHostCPUName' data-ref="_ZN4llvm3sys14getHostCPUNameEv">getHostCPUName</dfn>() {</td></tr>
<tr><th id="1101">1101</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="141EAX" title='EAX' data-type='unsigned int' data-ref="141EAX">EAX</dfn> = <var>0</var>, <dfn class="local col2 decl" id="142EBX" title='EBX' data-type='unsigned int' data-ref="142EBX">EBX</dfn> = <var>0</var>, <dfn class="local col3 decl" id="143ECX" title='ECX' data-type='unsigned int' data-ref="143ECX">ECX</dfn> = <var>0</var>, <dfn class="local col4 decl" id="144EDX" title='EDX' data-type='unsigned int' data-ref="144EDX">EDX</dfn> = <var>0</var>;</td></tr>
<tr><th id="1102">1102</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="145MaxLeaf" title='MaxLeaf' data-type='unsigned int' data-ref="145MaxLeaf">MaxLeaf</dfn>, <dfn class="local col6 decl" id="146Vendor" title='Vendor' data-type='unsigned int' data-ref="146Vendor">Vendor</dfn>;</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><u>#<span data-ppcond="1104">if</span> defined(<span class="macro" data-ref="_M/__GNUC__">__GNUC__</span>) || defined(<span class="macro" data-ref="_M/__clang__">__clang__</span>)</u></td></tr>
<tr><th id="1105">1105</th><td>  <i>//FIXME: include cpuid.h from clang or copy __get_cpuid_max here</i></td></tr>
<tr><th id="1106">1106</th><td><i>  // and simplify it to not invoke __cpuid (like cpu_model.c in</i></td></tr>
<tr><th id="1107">1107</th><td><i>  // compiler-rt/lib/builtins/cpu_model.c?</i></td></tr>
<tr><th id="1108">1108</th><td><i>  // Opting for the second option.</i></td></tr>
<tr><th id="1109">1109</th><td>  <b>if</b>(!<a class="tu ref" href="#_ZL16isCpuIdSupportedv" title='isCpuIdSupported' data-use='c' data-ref="_ZL16isCpuIdSupportedv">isCpuIdSupported</a>())</td></tr>
<tr><th id="1110">1110</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"generic"</q>;</td></tr>
<tr><th id="1111">1111</th><td><u>#<span data-ppcond="1104">endif</span></u></td></tr>
<tr><th id="1112">1112</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18getX86CpuIDAndInfojPjS_S_S_" title='getX86CpuIDAndInfo' data-use='c' data-ref="_ZL18getX86CpuIDAndInfojPjS_S_S_">getX86CpuIDAndInfo</a>(<var>0</var>, &amp;<a class="local col5 ref" href="#145MaxLeaf" title='MaxLeaf' data-ref="145MaxLeaf">MaxLeaf</a>, &amp;<a class="local col6 ref" href="#146Vendor" title='Vendor' data-ref="146Vendor">Vendor</a>, &amp;<a class="local col3 ref" href="#143ECX" title='ECX' data-ref="143ECX">ECX</a>, &amp;<a class="local col4 ref" href="#144EDX" title='EDX' data-ref="144EDX">EDX</a>) || <a class="local col5 ref" href="#145MaxLeaf" title='MaxLeaf' data-ref="145MaxLeaf">MaxLeaf</a> &lt; <var>1</var>)</td></tr>
<tr><th id="1113">1113</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"generic"</q>;</td></tr>
<tr><th id="1114">1114</th><td>  <a class="tu ref" href="#_ZL18getX86CpuIDAndInfojPjS_S_S_" title='getX86CpuIDAndInfo' data-use='c' data-ref="_ZL18getX86CpuIDAndInfojPjS_S_S_">getX86CpuIDAndInfo</a>(<var>0x1</var>, &amp;<a class="local col1 ref" href="#141EAX" title='EAX' data-ref="141EAX">EAX</a>, &amp;<a class="local col2 ref" href="#142EBX" title='EBX' data-ref="142EBX">EBX</a>, &amp;<a class="local col3 ref" href="#143ECX" title='ECX' data-ref="143ECX">ECX</a>, &amp;<a class="local col4 ref" href="#144EDX" title='EDX' data-ref="144EDX">EDX</a>);</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="147Brand_id" title='Brand_id' data-type='unsigned int' data-ref="147Brand_id">Brand_id</dfn> = <a class="local col2 ref" href="#142EBX" title='EBX' data-ref="142EBX">EBX</a> &amp; <var>0xff</var>;</td></tr>
<tr><th id="1117">1117</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="148Family" title='Family' data-type='unsigned int' data-ref="148Family">Family</dfn> = <var>0</var>, <dfn class="local col9 decl" id="149Model" title='Model' data-type='unsigned int' data-ref="149Model">Model</dfn> = <var>0</var>;</td></tr>
<tr><th id="1118">1118</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="150Features" title='Features' data-type='unsigned int' data-ref="150Features">Features</dfn> = <var>0</var>, <dfn class="local col1 decl" id="151Features2" title='Features2' data-type='unsigned int' data-ref="151Features2">Features2</dfn> = <var>0</var>, <dfn class="local col2 decl" id="152Features3" title='Features3' data-type='unsigned int' data-ref="152Features3">Features3</dfn> = <var>0</var>;</td></tr>
<tr><th id="1119">1119</th><td>  <a class="tu ref" href="#_ZL20detectX86FamilyModeljPjS_" title='detectX86FamilyModel' data-use='c' data-ref="_ZL20detectX86FamilyModeljPjS_">detectX86FamilyModel</a>(<a class="local col1 ref" href="#141EAX" title='EAX' data-ref="141EAX">EAX</a>, &amp;<a class="local col8 ref" href="#148Family" title='Family' data-ref="148Family">Family</a>, &amp;<a class="local col9 ref" href="#149Model" title='Model' data-ref="149Model">Model</a>);</td></tr>
<tr><th id="1120">1120</th><td>  <a class="tu ref" href="#_ZL20getAvailableFeaturesjjjPjS_S_" title='getAvailableFeatures' data-use='c' data-ref="_ZL20getAvailableFeaturesjjjPjS_S_">getAvailableFeatures</a>(<a class="local col3 ref" href="#143ECX" title='ECX' data-ref="143ECX">ECX</a>, <a class="local col4 ref" href="#144EDX" title='EDX' data-ref="144EDX">EDX</a>, <a class="local col5 ref" href="#145MaxLeaf" title='MaxLeaf' data-ref="145MaxLeaf">MaxLeaf</a>, &amp;<a class="local col0 ref" href="#150Features" title='Features' data-ref="150Features">Features</a>, &amp;<a class="local col1 ref" href="#151Features2" title='Features2' data-ref="151Features2">Features2</a>, &amp;<a class="local col2 ref" href="#152Features3" title='Features3' data-ref="152Features3">Features3</a>);</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="153Type" title='Type' data-type='unsigned int' data-ref="153Type">Type</dfn> = <var>0</var>;</td></tr>
<tr><th id="1123">1123</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="154Subtype" title='Subtype' data-type='unsigned int' data-ref="154Subtype">Subtype</dfn> = <var>0</var>;</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td>  <b>if</b> (<a class="local col6 ref" href="#146Vendor" title='Vendor' data-ref="146Vendor">Vendor</a> == <a class="enum" href="#VendorSignatures::SIG_INTEL" title='VendorSignatures::SIG_INTEL' data-ref="VendorSignatures::SIG_INTEL">SIG_INTEL</a>) {</td></tr>
<tr><th id="1126">1126</th><td>    <a class="tu ref" href="#_ZL31getIntelProcessorTypeAndSubtypejjjjjjPjS_" title='getIntelProcessorTypeAndSubtype' data-use='c' data-ref="_ZL31getIntelProcessorTypeAndSubtypejjjjjjPjS_">getIntelProcessorTypeAndSubtype</a>(<a class="local col8 ref" href="#148Family" title='Family' data-ref="148Family">Family</a>, <a class="local col9 ref" href="#149Model" title='Model' data-ref="149Model">Model</a>, <a class="local col7 ref" href="#147Brand_id" title='Brand_id' data-ref="147Brand_id">Brand_id</a>, <a class="local col0 ref" href="#150Features" title='Features' data-ref="150Features">Features</a>,</td></tr>
<tr><th id="1127">1127</th><td>                                    <a class="local col1 ref" href="#151Features2" title='Features2' data-ref="151Features2">Features2</a>, <a class="local col2 ref" href="#152Features3" title='Features3' data-ref="152Features3">Features3</a>, &amp;<a class="local col3 ref" href="#153Type" title='Type' data-ref="153Type">Type</a>, &amp;<a class="local col4 ref" href="#154Subtype" title='Subtype' data-ref="154Subtype">Subtype</a>);</td></tr>
<tr><th id="1128">1128</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#146Vendor" title='Vendor' data-ref="146Vendor">Vendor</a> == <a class="enum" href="#VendorSignatures::SIG_AMD" title='VendorSignatures::SIG_AMD' data-ref="VendorSignatures::SIG_AMD">SIG_AMD</a>) {</td></tr>
<tr><th id="1129">1129</th><td>    <a class="tu ref" href="#_ZL29getAMDProcessorTypeAndSubtypejjjPjS_" title='getAMDProcessorTypeAndSubtype' data-use='c' data-ref="_ZL29getAMDProcessorTypeAndSubtypejjjPjS_">getAMDProcessorTypeAndSubtype</a>(<a class="local col8 ref" href="#148Family" title='Family' data-ref="148Family">Family</a>, <a class="local col9 ref" href="#149Model" title='Model' data-ref="149Model">Model</a>, <a class="local col0 ref" href="#150Features" title='Features' data-ref="150Features">Features</a>, &amp;<a class="local col3 ref" href="#153Type" title='Type' data-ref="153Type">Type</a>, &amp;<a class="local col4 ref" href="#154Subtype" title='Subtype' data-ref="154Subtype">Subtype</a>);</td></tr>
<tr><th id="1130">1130</th><td>  }</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>  <i>// Check subtypes first since those are more specific.</i></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/X86_CPU_SUBTYPE" data-ref="_M/X86_CPU_SUBTYPE">X86_CPU_SUBTYPE</dfn>(ARCHNAME, ENUM) \</u></td></tr>
<tr><th id="1134">1134</th><td><u>  if (Subtype == X86::ENUM) \</u></td></tr>
<tr><th id="1135">1135</th><td><u>    return ARCHNAME;</u></td></tr>
<tr><th id="1136">1136</th><td><u>#include <a href="../../include/llvm/Support/X86TargetParser.def.html">"llvm/Support/X86TargetParser.def"</a></u></td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>  <i>// Now check types.</i></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/X86_CPU_TYPE" data-ref="_M/X86_CPU_TYPE">X86_CPU_TYPE</dfn>(ARCHNAME, ENUM) \</u></td></tr>
<tr><th id="1140">1140</th><td><u>  if (Type == X86::ENUM) \</u></td></tr>
<tr><th id="1141">1141</th><td><u>    return ARCHNAME;</u></td></tr>
<tr><th id="1142">1142</th><td><u>#include <a href="../../include/llvm/Support/X86TargetParser.def.html">"llvm/Support/X86TargetParser.def"</a></u></td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"generic"</q>;</td></tr>
<tr><th id="1145">1145</th><td>}</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td><u>#<span data-ppcond="401">elif</span> defined(__APPLE__) &amp;&amp; (defined(__ppc__) || defined(__powerpc__))</u></td></tr>
<tr><th id="1148">1148</th><td>StringRef sys::getHostCPUName() {</td></tr>
<tr><th id="1149">1149</th><td>  host_basic_info_data_t hostInfo;</td></tr>
<tr><th id="1150">1150</th><td>  mach_msg_type_number_t infoCount;</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>  infoCount = HOST_BASIC_INFO_COUNT;</td></tr>
<tr><th id="1153">1153</th><td>  mach_port_t hostPort = mach_host_self();</td></tr>
<tr><th id="1154">1154</th><td>  host_info(hostPort, HOST_BASIC_INFO, (host_info_t)&amp;hostInfo,</td></tr>
<tr><th id="1155">1155</th><td>            &amp;infoCount);</td></tr>
<tr><th id="1156">1156</th><td>  mach_port_deallocate(mach_task_self(), hostPort);</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>  <b>if</b> (hostInfo.cpu_type != CPU_TYPE_POWERPC)</td></tr>
<tr><th id="1159">1159</th><td>    <b>return</b> <q>"generic"</q>;</td></tr>
<tr><th id="1160">1160</th><td></td></tr>
<tr><th id="1161">1161</th><td>  <b>switch</b> (hostInfo.cpu_subtype) {</td></tr>
<tr><th id="1162">1162</th><td>  <b>case</b> CPU_SUBTYPE_POWERPC_601:</td></tr>
<tr><th id="1163">1163</th><td>    <b>return</b> <q>"601"</q>;</td></tr>
<tr><th id="1164">1164</th><td>  <b>case</b> CPU_SUBTYPE_POWERPC_602:</td></tr>
<tr><th id="1165">1165</th><td>    <b>return</b> <q>"602"</q>;</td></tr>
<tr><th id="1166">1166</th><td>  <b>case</b> CPU_SUBTYPE_POWERPC_603:</td></tr>
<tr><th id="1167">1167</th><td>    <b>return</b> <q>"603"</q>;</td></tr>
<tr><th id="1168">1168</th><td>  <b>case</b> CPU_SUBTYPE_POWERPC_603e:</td></tr>
<tr><th id="1169">1169</th><td>    <b>return</b> <q>"603e"</q>;</td></tr>
<tr><th id="1170">1170</th><td>  <b>case</b> CPU_SUBTYPE_POWERPC_603ev:</td></tr>
<tr><th id="1171">1171</th><td>    <b>return</b> <q>"603ev"</q>;</td></tr>
<tr><th id="1172">1172</th><td>  <b>case</b> CPU_SUBTYPE_POWERPC_604:</td></tr>
<tr><th id="1173">1173</th><td>    <b>return</b> <q>"604"</q>;</td></tr>
<tr><th id="1174">1174</th><td>  <b>case</b> CPU_SUBTYPE_POWERPC_604e:</td></tr>
<tr><th id="1175">1175</th><td>    <b>return</b> <q>"604e"</q>;</td></tr>
<tr><th id="1176">1176</th><td>  <b>case</b> CPU_SUBTYPE_POWERPC_620:</td></tr>
<tr><th id="1177">1177</th><td>    <b>return</b> <q>"620"</q>;</td></tr>
<tr><th id="1178">1178</th><td>  <b>case</b> CPU_SUBTYPE_POWERPC_750:</td></tr>
<tr><th id="1179">1179</th><td>    <b>return</b> <q>"750"</q>;</td></tr>
<tr><th id="1180">1180</th><td>  <b>case</b> CPU_SUBTYPE_POWERPC_7400:</td></tr>
<tr><th id="1181">1181</th><td>    <b>return</b> <q>"7400"</q>;</td></tr>
<tr><th id="1182">1182</th><td>  <b>case</b> CPU_SUBTYPE_POWERPC_7450:</td></tr>
<tr><th id="1183">1183</th><td>    <b>return</b> <q>"7450"</q>;</td></tr>
<tr><th id="1184">1184</th><td>  <b>case</b> CPU_SUBTYPE_POWERPC_970:</td></tr>
<tr><th id="1185">1185</th><td>    <b>return</b> <q>"970"</q>;</td></tr>
<tr><th id="1186">1186</th><td>  <b>default</b>:;</td></tr>
<tr><th id="1187">1187</th><td>  }</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td>  <b>return</b> <q>"generic"</q>;</td></tr>
<tr><th id="1190">1190</th><td>}</td></tr>
<tr><th id="1191">1191</th><td><u>#elif defined(__linux__) &amp;&amp; (defined(__ppc__) || defined(__powerpc__))</u></td></tr>
<tr><th id="1192">1192</th><td>StringRef sys::getHostCPUName() {</td></tr>
<tr><th id="1193">1193</th><td>  std::unique_ptr&lt;llvm::MemoryBuffer&gt; P = getProcCpuinfoContent();</td></tr>
<tr><th id="1194">1194</th><td>  StringRef Content = P ? P-&gt;getBuffer() : <q>""</q>;</td></tr>
<tr><th id="1195">1195</th><td>  <b>return</b> detail::getHostCPUNameForPowerPC(Content);</td></tr>
<tr><th id="1196">1196</th><td>}</td></tr>
<tr><th id="1197">1197</th><td><u>#elif defined(__linux__) &amp;&amp; (defined(__arm__) || defined(__aarch64__))</u></td></tr>
<tr><th id="1198">1198</th><td>StringRef sys::getHostCPUName() {</td></tr>
<tr><th id="1199">1199</th><td>  std::unique_ptr&lt;llvm::MemoryBuffer&gt; P = getProcCpuinfoContent();</td></tr>
<tr><th id="1200">1200</th><td>  StringRef Content = P ? P-&gt;getBuffer() : <q>""</q>;</td></tr>
<tr><th id="1201">1201</th><td>  <b>return</b> detail::getHostCPUNameForARM(Content);</td></tr>
<tr><th id="1202">1202</th><td>}</td></tr>
<tr><th id="1203">1203</th><td><u>#elif defined(__linux__) &amp;&amp; defined(__s390x__)</u></td></tr>
<tr><th id="1204">1204</th><td>StringRef sys::getHostCPUName() {</td></tr>
<tr><th id="1205">1205</th><td>  std::unique_ptr&lt;llvm::MemoryBuffer&gt; P = getProcCpuinfoContent();</td></tr>
<tr><th id="1206">1206</th><td>  StringRef Content = P ? P-&gt;getBuffer() : <q>""</q>;</td></tr>
<tr><th id="1207">1207</th><td>  <b>return</b> detail::getHostCPUNameForS390x(Content);</td></tr>
<tr><th id="1208">1208</th><td>}</td></tr>
<tr><th id="1209">1209</th><td><u>#else</u></td></tr>
<tr><th id="1210">1210</th><td>StringRef sys::getHostCPUName() { <b>return</b> <q>"generic"</q>; }</td></tr>
<tr><th id="1211">1211</th><td><u>#<span data-ppcond="401">endif</span></u></td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td><u>#<span data-ppcond="1213">if</span> defined(<span class="macro" data-ref="_M/__linux__">__linux__</span>) &amp;&amp; defined(<span class="macro" data-ref="_M/__x86_64__">__x86_64__</span>)</u></td></tr>
<tr><th id="1214">1214</th><td><i  data-doc="_ZL27computeHostNumPhysicalCoresv">// On Linux, the number of physical cores can be computed from /proc/cpuinfo,</i></td></tr>
<tr><th id="1215">1215</th><td><i  data-doc="_ZL27computeHostNumPhysicalCoresv">// using the number of unique physical/core id pairs. The following</i></td></tr>
<tr><th id="1216">1216</th><td><i  data-doc="_ZL27computeHostNumPhysicalCoresv">// implementation reads the /proc/cpuinfo format on an x86_64 system.</i></td></tr>
<tr><th id="1217">1217</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL27computeHostNumPhysicalCoresv" title='computeHostNumPhysicalCores' data-type='int computeHostNumPhysicalCores()' data-ref="_ZL27computeHostNumPhysicalCoresv">computeHostNumPhysicalCores</dfn>() {</td></tr>
<tr><th id="1218">1218</th><td>  <i>// Read /proc/cpuinfo as a stream (until EOF reached). It cannot be</i></td></tr>
<tr><th id="1219">1219</th><td><i>  // mmapped because it appears to have 0 size.</i></td></tr>
<tr><th id="1220">1220</th><td>  <span class="namespace">llvm::</span><a class="type" href="../../include/llvm/Support/ErrorOr.h.html#llvm::ErrorOr" title='llvm::ErrorOr' data-ref="llvm::ErrorOr">ErrorOr</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/Support/MemoryBuffer.h.html#llvm::MemoryBuffer" title='llvm::MemoryBuffer' data-ref="llvm::MemoryBuffer">MemoryBuffer</a>&gt;&gt; <dfn class="local col5 decl" id="155Text" title='Text' data-type='llvm::ErrorOr&lt;std::unique_ptr&lt;llvm::MemoryBuffer&gt; &gt;' data-ref="155Text">Text</dfn> =</td></tr>
<tr><th id="1221">1221</th><td>      <span class="namespace">llvm::</span><a class="type" href="../../include/llvm/Support/MemoryBuffer.h.html#llvm::MemoryBuffer" title='llvm::MemoryBuffer' data-ref="llvm::MemoryBuffer">MemoryBuffer</a>::<a class="ref" href="../../include/llvm/Support/MemoryBuffer.h.html#_ZN4llvm12MemoryBuffer15getFileAsStreamERKNS_5TwineE" title='llvm::MemoryBuffer::getFileAsStream' data-ref="_ZN4llvm12MemoryBuffer15getFileAsStreamERKNS_5TwineE">getFileAsStream</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"/proc/cpuinfo"</q>);</td></tr>
<tr><th id="1222">1222</th><td>  <b>if</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/system_error.html#std::error_code" title='std::error_code' data-ref="std::error_code">error_code</a> <a class="ref fake" href="../../../../include/c++/7/system_error.html#_ZNKSt10error_codecvbEv" title='std::error_code::operator bool' data-ref="_ZNKSt10error_codecvbEv"></a><dfn class="local col6 decl" id="156EC" title='EC' data-type='std::error_code' data-ref="156EC"><a class="local col6 ref" href="#156EC" title='EC' data-ref="156EC">EC</a></dfn> = <a class="local col5 ref" href="#155Text" title='Text' data-ref="155Text">Text</a>.<a class="ref" href="../../include/llvm/Support/ErrorOr.h.html#_ZNK4llvm7ErrorOr8getErrorEv" title='llvm::ErrorOr::getError' data-ref="_ZNK4llvm7ErrorOr8getErrorEv">getError</a>()) {</td></tr>
<tr><th id="1223">1223</th><td>    <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't read "</q></td></tr>
<tr><th id="1224">1224</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"/proc/cpuinfo: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#156EC" title='EC' data-ref="156EC">EC</a>.<a class="ref" href="../../../../include/c++/7/system_error.html#_ZNKSt10error_code7messageEv" title='std::error_code::message' data-ref="_ZNKSt10error_code7messageEv">message</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1225">1225</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1226">1226</th><td>  }</td></tr>
<tr><th id="1227">1227</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="157strs" title='strs' data-type='SmallVector&lt;llvm::StringRef, 8&gt;' data-ref="157strs">strs</dfn>;</td></tr>
<tr><th id="1228">1228</th><td>  (<a class="ref" href="../../include/llvm/Support/ErrorOr.h.html#_ZN4llvm7ErrorOrdeEv" title='llvm::ErrorOr::operator*' data-ref="_ZN4llvm7ErrorOrdeEv">*</a><a class="local col5 ref" href="#155Text" title='Text' data-ref="155Text">Text</a>)<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../include/llvm/Support/MemoryBuffer.h.html#_ZNK4llvm12MemoryBuffer9getBufferEv" title='llvm::MemoryBuffer::getBuffer' data-ref="_ZNK4llvm12MemoryBuffer9getBufferEv">getBuffer</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EES0_ib" title='llvm::StringRef::split' data-ref="_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EES0_ib">split</a>(<span class='refarg'><a class="local col7 ref" href="#157strs" title='strs' data-ref="157strs">strs</a></span>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"\n"</q>, <i>/*MaxSplit=*/</i>-<var>1</var>,</td></tr>
<tr><th id="1229">1229</th><td>                             <i>/*KeepEmpty=*/</i><b>false</b>);</td></tr>
<tr><th id="1230">1230</th><td>  <em>int</em> <dfn class="local col8 decl" id="158CurPhysicalId" title='CurPhysicalId' data-type='int' data-ref="158CurPhysicalId">CurPhysicalId</dfn> = -<var>1</var>;</td></tr>
<tr><th id="1231">1231</th><td>  <em>int</em> <dfn class="local col9 decl" id="159CurCoreId" title='CurCoreId' data-type='int' data-ref="159CurCoreId">CurCoreId</dfn> = -<var>1</var>;</td></tr>
<tr><th id="1232">1232</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>int</em>&gt;, <var>32</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col0 decl" id="160UniqueItems" title='UniqueItems' data-type='SmallSet&lt;std::pair&lt;int, int&gt;, 32&gt;' data-ref="160UniqueItems">UniqueItems</dfn>;</td></tr>
<tr><th id="1233">1233</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="161Line" title='Line' data-type='llvm::StringRef &amp;' data-ref="161Line">Line</dfn> : <a class="local col7 ref" href="#157strs" title='strs' data-ref="157strs">strs</a>) {</td></tr>
<tr><th id="1234">1234</th><td>    <a class="local col1 ref" href="#161Line" title='Line' data-ref="161Line">Line</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="local col1 ref" href="#161Line" title='Line' data-ref="161Line">Line</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4trimES0_" title='llvm::StringRef::trim' data-ref="_ZNK4llvm9StringRef4trimES0_">trim</a>();</td></tr>
<tr><th id="1235">1235</th><td>    <b>if</b> (!<a class="local col1 ref" href="#161Line" title='Line' data-ref="161Line">Line</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"physical id"</q>) &amp;&amp; !<a class="local col1 ref" href="#161Line" title='Line' data-ref="161Line">Line</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"core id"</q>))</td></tr>
<tr><th id="1236">1236</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1237">1237</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>, <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>&gt; <dfn class="local col2 decl" id="162Data" title='Data' data-type='std::pair&lt;StringRef, StringRef&gt;' data-ref="162Data">Data</dfn> = <a class="local col1 ref" href="#161Line" title='Line' data-ref="161Line">Line</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5splitEc" title='llvm::StringRef::split' data-ref="_ZNK4llvm9StringRef5splitEc">split</a>(<kbd>':'</kbd>);</td></tr>
<tr><th id="1238">1238</th><td>    <em>auto</em> <dfn class="local col3 decl" id="163Name" title='Name' data-type='llvm::StringRef' data-ref="163Name">Name</dfn> = <a class="local col2 ref" href="#162Data" title='Data' data-ref="162Data">Data</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::StringRef, llvm::StringRef&gt;::first' data-ref="std::pair::first">first</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4trimES0_" title='llvm::StringRef::trim' data-ref="_ZNK4llvm9StringRef4trimES0_">trim</a>();</td></tr>
<tr><th id="1239">1239</th><td>    <em>auto</em> <dfn class="local col4 decl" id="164Val" title='Val' data-type='llvm::StringRef' data-ref="164Val">Val</dfn> = <a class="local col2 ref" href="#162Data" title='Data' data-ref="162Data">Data</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::StringRef, llvm::StringRef&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4trimES0_" title='llvm::StringRef::trim' data-ref="_ZNK4llvm9StringRef4trimES0_">trim</a>();</td></tr>
<tr><th id="1240">1240</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col3 ref" href="#163Name" title='Name' data-ref="163Name">Name</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"physical id"</q>) {</td></tr>
<tr><th id="1241">1241</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurPhysicalId == -1 &amp;&amp; &quot;Expected a core id before seeing another physical id&quot;) ? void (0) : __assert_fail (&quot;CurPhysicalId == -1 &amp;&amp; \&quot;Expected a core id before seeing another physical id\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Support/Host.cpp&quot;, 1242, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#158CurPhysicalId" title='CurPhysicalId' data-ref="158CurPhysicalId">CurPhysicalId</a> == -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="1242">1242</th><td>             <q>"Expected a core id before seeing another physical id"</q>);</td></tr>
<tr><th id="1243">1243</th><td>      <a class="local col4 ref" href="#164Val" title='Val' data-ref="164Val">Val</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>10</var>, <span class='refarg'><a class="local col8 ref" href="#158CurPhysicalId" title='CurPhysicalId' data-ref="158CurPhysicalId">CurPhysicalId</a></span>);</td></tr>
<tr><th id="1244">1244</th><td>    }</td></tr>
<tr><th id="1245">1245</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col3 ref" href="#163Name" title='Name' data-ref="163Name">Name</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"core id"</q>) {</td></tr>
<tr><th id="1246">1246</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurCoreId == -1 &amp;&amp; &quot;Expected a physical id before seeing another core id&quot;) ? void (0) : __assert_fail (&quot;CurCoreId == -1 &amp;&amp; \&quot;Expected a physical id before seeing another core id\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Support/Host.cpp&quot;, 1247, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#159CurCoreId" title='CurCoreId' data-ref="159CurCoreId">CurCoreId</a> == -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="1247">1247</th><td>             <q>"Expected a physical id before seeing another core id"</q>);</td></tr>
<tr><th id="1248">1248</th><td>      <a class="local col4 ref" href="#164Val" title='Val' data-ref="164Val">Val</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>10</var>, <span class='refarg'><a class="local col9 ref" href="#159CurCoreId" title='CurCoreId' data-ref="159CurCoreId">CurCoreId</a></span>);</td></tr>
<tr><th id="1249">1249</th><td>    }</td></tr>
<tr><th id="1250">1250</th><td>    <b>if</b> (<a class="local col8 ref" href="#158CurPhysicalId" title='CurPhysicalId' data-ref="158CurPhysicalId">CurPhysicalId</a> != -<var>1</var> &amp;&amp; <a class="local col9 ref" href="#159CurCoreId" title='CurCoreId' data-ref="159CurCoreId">CurCoreId</a> != -<var>1</var>) {</td></tr>
<tr><th id="1251">1251</th><td>      <a class="local col0 ref" href="#160UniqueItems" title='UniqueItems' data-ref="160UniqueItems">UniqueItems</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col8 ref" href="#158CurPhysicalId" title='CurPhysicalId' data-ref="158CurPhysicalId">CurPhysicalId</a></span>, <span class='refarg'><a class="local col9 ref" href="#159CurCoreId" title='CurCoreId' data-ref="159CurCoreId">CurCoreId</a></span>));</td></tr>
<tr><th id="1252">1252</th><td>      <a class="local col8 ref" href="#158CurPhysicalId" title='CurPhysicalId' data-ref="158CurPhysicalId">CurPhysicalId</a> = -<var>1</var>;</td></tr>
<tr><th id="1253">1253</th><td>      <a class="local col9 ref" href="#159CurCoreId" title='CurCoreId' data-ref="159CurCoreId">CurCoreId</a> = -<var>1</var>;</td></tr>
<tr><th id="1254">1254</th><td>    }</td></tr>
<tr><th id="1255">1255</th><td>  }</td></tr>
<tr><th id="1256">1256</th><td>  <b>return</b> <a class="local col0 ref" href="#160UniqueItems" title='UniqueItems' data-ref="160UniqueItems">UniqueItems</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet4sizeEv" title='llvm::SmallSet::size' data-ref="_ZNK4llvm8SmallSet4sizeEv">size</a>();</td></tr>
<tr><th id="1257">1257</th><td>}</td></tr>
<tr><th id="1258">1258</th><td><u>#<span data-ppcond="1213">elif</span> defined(__APPLE__) &amp;&amp; defined(__x86_64__)</u></td></tr>
<tr><th id="1259">1259</th><td><u>#include &lt;sys/param.h&gt;</u></td></tr>
<tr><th id="1260">1260</th><td><u>#include &lt;sys/sysctl.h&gt;</u></td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td><i>// Gets the number of *physical cores* on the machine.</i></td></tr>
<tr><th id="1263">1263</th><td><em>static</em> <em>int</em> computeHostNumPhysicalCores() {</td></tr>
<tr><th id="1264">1264</th><td>  uint32_t count;</td></tr>
<tr><th id="1265">1265</th><td>  size_t len = <b>sizeof</b>(count);</td></tr>
<tr><th id="1266">1266</th><td>  sysctlbyname(<q>"hw.physicalcpu"</q>, &amp;count, &amp;len, NULL, <var>0</var>);</td></tr>
<tr><th id="1267">1267</th><td>  <b>if</b> (count &lt; <var>1</var>) {</td></tr>
<tr><th id="1268">1268</th><td>    <em>int</em> nm[<var>2</var>];</td></tr>
<tr><th id="1269">1269</th><td>    nm[<var>0</var>] = CTL_HW;</td></tr>
<tr><th id="1270">1270</th><td>    nm[<var>1</var>] = HW_AVAILCPU;</td></tr>
<tr><th id="1271">1271</th><td>    sysctl(nm, <var>2</var>, &amp;count, &amp;len, NULL, <var>0</var>);</td></tr>
<tr><th id="1272">1272</th><td>    <b>if</b> (count &lt; <var>1</var>)</td></tr>
<tr><th id="1273">1273</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1274">1274</th><td>  }</td></tr>
<tr><th id="1275">1275</th><td>  <b>return</b> count;</td></tr>
<tr><th id="1276">1276</th><td>}</td></tr>
<tr><th id="1277">1277</th><td><u>#else</u></td></tr>
<tr><th id="1278">1278</th><td><i>// On other systems, return -1 to indicate unknown.</i></td></tr>
<tr><th id="1279">1279</th><td><em>static</em> <em>int</em> computeHostNumPhysicalCores() { <b>return</b> -<var>1</var>; }</td></tr>
<tr><th id="1280">1280</th><td><u>#<span data-ppcond="1213">endif</span></u></td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td><em>int</em> <span class="namespace">sys::</span><dfn class="decl def" id="_ZN4llvm3sys23getHostNumPhysicalCoresEv" title='llvm::sys::getHostNumPhysicalCores' data-ref="_ZN4llvm3sys23getHostNumPhysicalCoresEv">getHostNumPhysicalCores</dfn>() {</td></tr>
<tr><th id="1283">1283</th><td>  <em>static</em> <em>int</em> <dfn class="local col5 decl" id="165NumCores" title='NumCores' data-type='int' data-ref="165NumCores">NumCores</dfn> = <a class="tu ref" href="#_ZL27computeHostNumPhysicalCoresv" title='computeHostNumPhysicalCores' data-use='c' data-ref="_ZL27computeHostNumPhysicalCoresv">computeHostNumPhysicalCores</a>();</td></tr>
<tr><th id="1284">1284</th><td>  <b>return</b> <a class="local col5 ref" href="#165NumCores" title='NumCores' data-ref="165NumCores">NumCores</a>;</td></tr>
<tr><th id="1285">1285</th><td>}</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td><u>#<span data-ppcond="1287">if</span> defined(<span class="macro" data-ref="_M/__i386__">__i386__</span>) || defined(<span class="macro" data-ref="_M/_M_IX86">_M_IX86</span>) || \</u></td></tr>
<tr><th id="1288">1288</th><td><u>    defined(<span class="macro" data-ref="_M/__x86_64__">__x86_64__</span>) || defined(<span class="macro" data-ref="_M/_M_X64">_M_X64</span>)</u></td></tr>
<tr><th id="1289">1289</th><td><em>bool</em> <span class="namespace">sys::</span><dfn class="decl def" id="_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE" title='llvm::sys::getHostCPUFeatures' data-ref="_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE">getHostCPUFeatures</dfn>(<a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>bool</em>&gt; &amp;<dfn class="local col6 decl" id="166Features" title='Features' data-type='StringMap&lt;bool&gt; &amp;' data-ref="166Features">Features</dfn>) {</td></tr>
<tr><th id="1290">1290</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167EAX" title='EAX' data-type='unsigned int' data-ref="167EAX">EAX</dfn> = <var>0</var>, <dfn class="local col8 decl" id="168EBX" title='EBX' data-type='unsigned int' data-ref="168EBX">EBX</dfn> = <var>0</var>, <dfn class="local col9 decl" id="169ECX" title='ECX' data-type='unsigned int' data-ref="169ECX">ECX</dfn> = <var>0</var>, <dfn class="local col0 decl" id="170EDX" title='EDX' data-type='unsigned int' data-ref="170EDX">EDX</dfn> = <var>0</var>;</td></tr>
<tr><th id="1291">1291</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="171MaxLevel" title='MaxLevel' data-type='unsigned int' data-ref="171MaxLevel">MaxLevel</dfn>;</td></tr>
<tr><th id="1292">1292</th><td>  <b>union</b> {</td></tr>
<tr><th id="1293">1293</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="172u" title='u' data-type='unsigned int [3]' data-ref="172u">u</dfn>[<var>3</var>];</td></tr>
<tr><th id="1294">1294</th><td>    <em>char</em> <dfn class="local col3 decl" id="173c" title='c' data-type='char [12]' data-ref="173c">c</dfn>[<var>12</var>];</td></tr>
<tr><th id="1295">1295</th><td>  } <dfn class="local col4 decl" id="174text" title='text' data-type='union (anonymous union at /root/cheri/llvm-project/llvm/lib/Support/Host.cpp:1292:3)' data-ref="174text">text</dfn>;</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL18getX86CpuIDAndInfojPjS_S_S_" title='getX86CpuIDAndInfo' data-use='c' data-ref="_ZL18getX86CpuIDAndInfojPjS_S_S_">getX86CpuIDAndInfo</a>(<var>0</var>, &amp;<a class="local col1 ref" href="#171MaxLevel" title='MaxLevel' data-ref="171MaxLevel">MaxLevel</a>, <a class="local col4 ref" href="#174text" title='text' data-ref="174text">text</a>.<a class="local col2 ref" href="#172u" title='u' data-ref="172u">u</a> + <var>0</var>, <a class="local col4 ref" href="#174text" title='text' data-ref="174text">text</a>.<a class="local col2 ref" href="#172u" title='u' data-ref="172u">u</a> + <var>2</var>, <a class="local col4 ref" href="#174text" title='text' data-ref="174text">text</a>.<a class="local col2 ref" href="#172u" title='u' data-ref="172u">u</a> + <var>1</var>) ||</td></tr>
<tr><th id="1298">1298</th><td>      <a class="local col1 ref" href="#171MaxLevel" title='MaxLevel' data-ref="171MaxLevel">MaxLevel</a> &lt; <var>1</var>)</td></tr>
<tr><th id="1299">1299</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td>  <a class="tu ref" href="#_ZL18getX86CpuIDAndInfojPjS_S_S_" title='getX86CpuIDAndInfo' data-use='c' data-ref="_ZL18getX86CpuIDAndInfojPjS_S_S_">getX86CpuIDAndInfo</a>(<var>1</var>, &amp;<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a>, &amp;<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a>, &amp;<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a>, &amp;<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a>);</td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"cx8"</q>]</a>    = (<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a> &gt;&gt;  <var>8</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1304">1304</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"cmov"</q>]</a>   = (<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a> &gt;&gt; <var>15</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1305">1305</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"mmx"</q>]</a>    = (<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a> &gt;&gt; <var>23</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1306">1306</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"fxsr"</q>]</a>   = (<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a> &gt;&gt; <var>24</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1307">1307</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"sse"</q>]</a>    = (<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a> &gt;&gt; <var>25</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1308">1308</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"sse2"</q>]</a>   = (<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a> &gt;&gt; <var>26</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"sse3"</q>]</a>   = (<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>0</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1311">1311</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"pclmul"</q>]</a> = (<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>1</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1312">1312</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ssse3"</q>]</a>  = (<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>9</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1313">1313</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"cx16"</q>]</a>   = (<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>13</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1314">1314</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"sse4.1"</q>]</a> = (<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>19</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1315">1315</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"sse4.2"</q>]</a> = (<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>20</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1316">1316</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"movbe"</q>]</a>  = (<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>22</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1317">1317</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"popcnt"</q>]</a> = (<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>23</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1318">1318</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"aes"</q>]</a>    = (<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>25</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1319">1319</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"rdrnd"</q>]</a>  = (<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>30</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1320">1320</th><td></td></tr>
<tr><th id="1321">1321</th><td>  <i>// If CPUID indicates support for XSAVE, XRESTORE and AVX, and XGETBV</i></td></tr>
<tr><th id="1322">1322</th><td><i>  // indicates that the AVX registers will be saved and restored on context</i></td></tr>
<tr><th id="1323">1323</th><td><i>  // switch, then we have full AVX support.</i></td></tr>
<tr><th id="1324">1324</th><td>  <em>bool</em> <dfn class="local col5 decl" id="175HasAVXSave" title='HasAVXSave' data-type='bool' data-ref="175HasAVXSave">HasAVXSave</dfn> = ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>27</var>) &amp; <var>1</var>) &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>28</var>) &amp; <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="1325">1325</th><td>                    !<a class="tu ref" href="#_ZL10getX86XCR0PjS_" title='getX86XCR0' data-use='c' data-ref="_ZL10getX86XCR0PjS_">getX86XCR0</a>(&amp;<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a>, &amp;<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a>) &amp;&amp; ((<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a> &amp; <var>0x6</var>) == <var>0x6</var>);</td></tr>
<tr><th id="1326">1326</th><td>  <i>// AVX512 requires additional context to be saved by the OS.</i></td></tr>
<tr><th id="1327">1327</th><td>  <em>bool</em> <dfn class="local col6 decl" id="176HasAVX512Save" title='HasAVX512Save' data-type='bool' data-ref="176HasAVX512Save">HasAVX512Save</dfn> = <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a> &amp;&amp; ((<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a> &amp; <var>0xe0</var>) == <var>0xe0</var>);</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx"</q>]</a>   = <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a>;</td></tr>
<tr><th id="1330">1330</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"fma"</q>]</a>   = ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>12</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a>;</td></tr>
<tr><th id="1331">1331</th><td>  <i>// Only enable XSAVE if OS has enabled support for saving YMM state.</i></td></tr>
<tr><th id="1332">1332</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"xsave"</q>]</a> = ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>26</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a>;</td></tr>
<tr><th id="1333">1333</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"f16c"</q>]</a>  = ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>29</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a>;</td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="177MaxExtLevel" title='MaxExtLevel' data-type='unsigned int' data-ref="177MaxExtLevel">MaxExtLevel</dfn>;</td></tr>
<tr><th id="1336">1336</th><td>  <a class="tu ref" href="#_ZL18getX86CpuIDAndInfojPjS_S_S_" title='getX86CpuIDAndInfo' data-use='c' data-ref="_ZL18getX86CpuIDAndInfojPjS_S_S_">getX86CpuIDAndInfo</a>(<var>0x80000000</var>, &amp;<a class="local col7 ref" href="#177MaxExtLevel" title='MaxExtLevel' data-ref="177MaxExtLevel">MaxExtLevel</a>, &amp;<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a>, &amp;<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a>, &amp;<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a>);</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>  <em>bool</em> <dfn class="local col8 decl" id="178HasExtLeaf1" title='HasExtLeaf1' data-type='bool' data-ref="178HasExtLeaf1">HasExtLeaf1</dfn> = <a class="local col7 ref" href="#177MaxExtLevel" title='MaxExtLevel' data-ref="177MaxExtLevel">MaxExtLevel</a> &gt;= <var>0x80000001</var> &amp;&amp;</td></tr>
<tr><th id="1339">1339</th><td>                     !<a class="tu ref" href="#_ZL18getX86CpuIDAndInfojPjS_S_S_" title='getX86CpuIDAndInfo' data-use='c' data-ref="_ZL18getX86CpuIDAndInfojPjS_S_S_">getX86CpuIDAndInfo</a>(<var>0x80000001</var>, &amp;<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a>, &amp;<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a>, &amp;<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a>, &amp;<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a>);</td></tr>
<tr><th id="1340">1340</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"sahf"</q>]</a>   = <a class="local col8 ref" href="#178HasExtLeaf1" title='HasExtLeaf1' data-ref="178HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>0</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1341">1341</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"lzcnt"</q>]</a>  = <a class="local col8 ref" href="#178HasExtLeaf1" title='HasExtLeaf1' data-ref="178HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>5</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1342">1342</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"sse4a"</q>]</a>  = <a class="local col8 ref" href="#178HasExtLeaf1" title='HasExtLeaf1' data-ref="178HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>6</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1343">1343</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"prfchw"</q>]</a> = <a class="local col8 ref" href="#178HasExtLeaf1" title='HasExtLeaf1' data-ref="178HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>8</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1344">1344</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"xop"</q>]</a>    = <a class="local col8 ref" href="#178HasExtLeaf1" title='HasExtLeaf1' data-ref="178HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>11</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a>;</td></tr>
<tr><th id="1345">1345</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"lwp"</q>]</a>    = <a class="local col8 ref" href="#178HasExtLeaf1" title='HasExtLeaf1' data-ref="178HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>15</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1346">1346</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"fma4"</q>]</a>   = <a class="local col8 ref" href="#178HasExtLeaf1" title='HasExtLeaf1' data-ref="178HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>16</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a>;</td></tr>
<tr><th id="1347">1347</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"tbm"</q>]</a>    = <a class="local col8 ref" href="#178HasExtLeaf1" title='HasExtLeaf1' data-ref="178HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>21</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1348">1348</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"mwaitx"</q>]</a> = <a class="local col8 ref" href="#178HasExtLeaf1" title='HasExtLeaf1' data-ref="178HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>29</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"64bit"</q>]</a>  = <a class="local col8 ref" href="#178HasExtLeaf1" title='HasExtLeaf1' data-ref="178HasExtLeaf1">HasExtLeaf1</a> &amp;&amp; ((<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a> &gt;&gt; <var>29</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td>  <i>// Miscellaneous memory related features, detected by</i></td></tr>
<tr><th id="1353">1353</th><td><i>  // using the 0x80000008 leaf of the CPUID instruction</i></td></tr>
<tr><th id="1354">1354</th><td>  <em>bool</em> <dfn class="local col9 decl" id="179HasExtLeaf8" title='HasExtLeaf8' data-type='bool' data-ref="179HasExtLeaf8">HasExtLeaf8</dfn> = <a class="local col7 ref" href="#177MaxExtLevel" title='MaxExtLevel' data-ref="177MaxExtLevel">MaxExtLevel</a> &gt;= <var>0x80000008</var> &amp;&amp;</td></tr>
<tr><th id="1355">1355</th><td>                     !<a class="tu ref" href="#_ZL18getX86CpuIDAndInfojPjS_S_S_" title='getX86CpuIDAndInfo' data-use='c' data-ref="_ZL18getX86CpuIDAndInfojPjS_S_S_">getX86CpuIDAndInfo</a>(<var>0x80000008</var>, &amp;<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a>, &amp;<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a>, &amp;<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a>, &amp;<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a>);</td></tr>
<tr><th id="1356">1356</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"clzero"</q>]</a>   = <a class="local col9 ref" href="#179HasExtLeaf8" title='HasExtLeaf8' data-ref="179HasExtLeaf8">HasExtLeaf8</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>0</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1357">1357</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"wbnoinvd"</q>]</a> = <a class="local col9 ref" href="#179HasExtLeaf8" title='HasExtLeaf8' data-ref="179HasExtLeaf8">HasExtLeaf8</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>9</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td>  <em>bool</em> <dfn class="local col0 decl" id="180HasLeaf7" title='HasLeaf7' data-type='bool' data-ref="180HasLeaf7">HasLeaf7</dfn> =</td></tr>
<tr><th id="1360">1360</th><td>      <a class="local col1 ref" href="#171MaxLevel" title='MaxLevel' data-ref="171MaxLevel">MaxLevel</a> &gt;= <var>7</var> &amp;&amp; !<a class="tu ref" href="#_ZL20getX86CpuIDAndInfoExjjPjS_S_S_" title='getX86CpuIDAndInfoEx' data-use='c' data-ref="_ZL20getX86CpuIDAndInfoExjjPjS_S_S_">getX86CpuIDAndInfoEx</a>(<var>0x7</var>, <var>0x0</var>, &amp;<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a>, &amp;<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a>, &amp;<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a>, &amp;<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a>);</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"fsgsbase"</q>]</a>   = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt;  <var>0</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1363">1363</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"sgx"</q>]</a>        = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt;  <var>2</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1364">1364</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"bmi"</q>]</a>        = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt;  <var>3</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1365">1365</th><td>  <i>// AVX2 is only supported if we have the OS save support from AVX.</i></td></tr>
<tr><th id="1366">1366</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx2"</q>]</a>       = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt;  <var>5</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a>;</td></tr>
<tr><th id="1367">1367</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"bmi2"</q>]</a>       = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt;  <var>8</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1368">1368</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"invpcid"</q>]</a>    = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>10</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1369">1369</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"rtm"</q>]</a>        = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>11</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1370">1370</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"mpx"</q>]</a>        = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>14</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1371">1371</th><td>  <i>// AVX512 is only supported if the OS supports the context save for it.</i></td></tr>
<tr><th id="1372">1372</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512f"</q>]</a>    = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>16</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1373">1373</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512dq"</q>]</a>   = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>17</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1374">1374</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"rdseed"</q>]</a>     = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>18</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1375">1375</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"adx"</q>]</a>        = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>19</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1376">1376</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512ifma"</q>]</a> = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>21</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1377">1377</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"clflushopt"</q>]</a> = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>23</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1378">1378</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"clwb"</q>]</a>       = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>24</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1379">1379</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512pf"</q>]</a>   = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>26</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1380">1380</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512er"</q>]</a>   = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>27</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1381">1381</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512cd"</q>]</a>   = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>28</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1382">1382</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"sha"</q>]</a>        = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>29</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1383">1383</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512bw"</q>]</a>   = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>30</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1384">1384</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512vl"</q>]</a>   = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>31</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"prefetchwt1"</q>]</a>     = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>0</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1387">1387</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512vbmi"</q>]</a>      = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>1</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1388">1388</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"pku"</q>]</a>             = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>4</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1389">1389</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"waitpkg"</q>]</a>         = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>5</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1390">1390</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512vbmi2"</q>]</a>     = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>6</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1391">1391</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"shstk"</q>]</a>           = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>7</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1392">1392</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"gfni"</q>]</a>            = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>8</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1393">1393</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"vaes"</q>]</a>            = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt;  <var>9</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a>;</td></tr>
<tr><th id="1394">1394</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"vpclmulqdq"</q>]</a>      = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>10</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a>;</td></tr>
<tr><th id="1395">1395</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512vnni"</q>]</a>      = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>11</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1396">1396</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512bitalg"</q>]</a>    = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>12</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1397">1397</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512vpopcntdq"</q>]</a> = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>14</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1398">1398</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"rdpid"</q>]</a>           = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>22</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1399">1399</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"cldemote"</q>]</a>        = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>25</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1400">1400</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"movdiri"</q>]</a>         = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>27</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1401">1401</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"movdir64b"</q>]</a>       = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>28</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1402">1402</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"enqcmd"</q>]</a>          = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a> &gt;&gt; <var>29</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1403">1403</th><td></td></tr>
<tr><th id="1404">1404</th><td>  <i>// There are two CPUID leafs which information associated with the pconfig</i></td></tr>
<tr><th id="1405">1405</th><td><i>  // instruction:</i></td></tr>
<tr><th id="1406">1406</th><td><i>  // EAX=0x7, ECX=0x0 indicates the availability of the instruction (via the 18th</i></td></tr>
<tr><th id="1407">1407</th><td><i>  // bit of EDX), while the EAX=0x1b leaf returns information on the</i></td></tr>
<tr><th id="1408">1408</th><td><i>  // availability of specific pconfig leafs.</i></td></tr>
<tr><th id="1409">1409</th><td><i>  // The target feature here only refers to the the first of these two.</i></td></tr>
<tr><th id="1410">1410</th><td><i>  // Users might need to check for the availability of specific pconfig</i></td></tr>
<tr><th id="1411">1411</th><td><i>  // leaves using cpuid, since that information is ignored while</i></td></tr>
<tr><th id="1412">1412</th><td><i>  // detecting features using the "-march=native" flag.</i></td></tr>
<tr><th id="1413">1413</th><td><i>  // For more info, see X86 ISA docs.</i></td></tr>
<tr><th id="1414">1414</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"pconfig"</q>]</a> = <a class="local col0 ref" href="#180HasLeaf7" title='HasLeaf7' data-ref="180HasLeaf7">HasLeaf7</a> &amp;&amp; ((<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a> &gt;&gt; <var>18</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1415">1415</th><td>  <em>bool</em> <dfn class="local col1 decl" id="181HasLeaf7Subleaf1" title='HasLeaf7Subleaf1' data-type='bool' data-ref="181HasLeaf7Subleaf1">HasLeaf7Subleaf1</dfn> =</td></tr>
<tr><th id="1416">1416</th><td>      <a class="local col1 ref" href="#171MaxLevel" title='MaxLevel' data-ref="171MaxLevel">MaxLevel</a> &gt;= <var>7</var> &amp;&amp; !<a class="tu ref" href="#_ZL20getX86CpuIDAndInfoExjjPjS_S_S_" title='getX86CpuIDAndInfoEx' data-use='c' data-ref="_ZL20getX86CpuIDAndInfoExjjPjS_S_S_">getX86CpuIDAndInfoEx</a>(<var>0x7</var>, <var>0x1</var>, &amp;<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a>, &amp;<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a>, &amp;<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a>, &amp;<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a>);</td></tr>
<tr><th id="1417">1417</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"avx512bf16"</q>]</a> = <a class="local col1 ref" href="#181HasLeaf7Subleaf1" title='HasLeaf7Subleaf1' data-ref="181HasLeaf7Subleaf1">HasLeaf7Subleaf1</a> &amp;&amp; ((<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a> &gt;&gt; <var>5</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col6 ref" href="#176HasAVX512Save" title='HasAVX512Save' data-ref="176HasAVX512Save">HasAVX512Save</a>;</td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td>  <em>bool</em> <dfn class="local col2 decl" id="182HasLeafD" title='HasLeafD' data-type='bool' data-ref="182HasLeafD">HasLeafD</dfn> = <a class="local col1 ref" href="#171MaxLevel" title='MaxLevel' data-ref="171MaxLevel">MaxLevel</a> &gt;= <var>0xd</var> &amp;&amp;</td></tr>
<tr><th id="1420">1420</th><td>                  !<a class="tu ref" href="#_ZL20getX86CpuIDAndInfoExjjPjS_S_S_" title='getX86CpuIDAndInfoEx' data-use='c' data-ref="_ZL20getX86CpuIDAndInfoExjjPjS_S_S_">getX86CpuIDAndInfoEx</a>(<var>0xd</var>, <var>0x1</var>, &amp;<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a>, &amp;<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a>, &amp;<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a>, &amp;<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a>);</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td>  <i>// Only enable XSAVE if OS has enabled support for saving YMM state.</i></td></tr>
<tr><th id="1423">1423</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"xsaveopt"</q>]</a> = <a class="local col2 ref" href="#182HasLeafD" title='HasLeafD' data-ref="182HasLeafD">HasLeafD</a> &amp;&amp; ((<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a> &gt;&gt; <var>0</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a>;</td></tr>
<tr><th id="1424">1424</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"xsavec"</q>]</a>   = <a class="local col2 ref" href="#182HasLeafD" title='HasLeafD' data-ref="182HasLeafD">HasLeafD</a> &amp;&amp; ((<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a> &gt;&gt; <var>1</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a>;</td></tr>
<tr><th id="1425">1425</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"xsaves"</q>]</a>   = <a class="local col2 ref" href="#182HasLeafD" title='HasLeafD' data-ref="182HasLeafD">HasLeafD</a> &amp;&amp; ((<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>) &amp;&amp; <a class="local col5 ref" href="#175HasAVXSave" title='HasAVXSave' data-ref="175HasAVXSave">HasAVXSave</a>;</td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td>  <em>bool</em> <dfn class="local col3 decl" id="183HasLeaf14" title='HasLeaf14' data-type='bool' data-ref="183HasLeaf14">HasLeaf14</dfn> = <a class="local col1 ref" href="#171MaxLevel" title='MaxLevel' data-ref="171MaxLevel">MaxLevel</a> &gt;= <var>0x14</var> &amp;&amp;</td></tr>
<tr><th id="1428">1428</th><td>                  !<a class="tu ref" href="#_ZL20getX86CpuIDAndInfoExjjPjS_S_S_" title='getX86CpuIDAndInfoEx' data-use='c' data-ref="_ZL20getX86CpuIDAndInfoExjjPjS_S_S_">getX86CpuIDAndInfoEx</a>(<var>0x14</var>, <var>0x0</var>, &amp;<a class="local col7 ref" href="#167EAX" title='EAX' data-ref="167EAX">EAX</a>, &amp;<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a>, &amp;<a class="local col9 ref" href="#169ECX" title='ECX' data-ref="169ECX">ECX</a>, &amp;<a class="local col0 ref" href="#170EDX" title='EDX' data-ref="170EDX">EDX</a>);</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td>  <a class="local col6 ref" href="#166Features" title='Features' data-ref="166Features">Features</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ptwrite"</q>]</a> = <a class="local col3 ref" href="#183HasLeaf14" title='HasLeaf14' data-ref="183HasLeaf14">HasLeaf14</a> &amp;&amp; ((<a class="local col8 ref" href="#168EBX" title='EBX' data-ref="168EBX">EBX</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>);</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1433">1433</th><td>}</td></tr>
<tr><th id="1434">1434</th><td><u>#<span data-ppcond="1287">elif</span> defined(__linux__) &amp;&amp; (defined(__arm__) || defined(__aarch64__))</u></td></tr>
<tr><th id="1435">1435</th><td><em>bool</em> sys::getHostCPUFeatures(StringMap&lt;<em>bool</em>&gt; &amp;Features) {</td></tr>
<tr><th id="1436">1436</th><td>  std::unique_ptr&lt;llvm::MemoryBuffer&gt; P = getProcCpuinfoContent();</td></tr>
<tr><th id="1437">1437</th><td>  <b>if</b> (!P)</td></tr>
<tr><th id="1438">1438</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td>  SmallVector&lt;StringRef, <var>32</var>&gt; Lines;</td></tr>
<tr><th id="1441">1441</th><td>  P-&gt;getBuffer().split(Lines, <q>"\n"</q>);</td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td>  SmallVector&lt;StringRef, <var>32</var>&gt; CPUFeatures;</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>  <i>// Look for the CPU features.</i></td></tr>
<tr><th id="1446">1446</th><td>  <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = Lines.size(); I != E; ++I)</td></tr>
<tr><th id="1447">1447</th><td>    <b>if</b> (Lines[I].startswith(<q>"Features"</q>)) {</td></tr>
<tr><th id="1448">1448</th><td>      Lines[I].split(CPUFeatures, <kbd>' '</kbd>);</td></tr>
<tr><th id="1449">1449</th><td>      <b>break</b>;</td></tr>
<tr><th id="1450">1450</th><td>    }</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td><u>#if defined(__aarch64__)</u></td></tr>
<tr><th id="1453">1453</th><td>  <i>// Keep track of which crypto features we have seen</i></td></tr>
<tr><th id="1454">1454</th><td>  <b>enum</b> { CAP_AES = <var>0x1</var>, CAP_PMULL = <var>0x2</var>, CAP_SHA1 = <var>0x4</var>, CAP_SHA2 = <var>0x8</var> };</td></tr>
<tr><th id="1455">1455</th><td>  uint32_t crypto = <var>0</var>;</td></tr>
<tr><th id="1456">1456</th><td><u>#endif</u></td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>  <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = CPUFeatures.size(); I != E; ++I) {</td></tr>
<tr><th id="1459">1459</th><td>    StringRef LLVMFeatureStr = StringSwitch&lt;StringRef&gt;(CPUFeatures[I])</td></tr>
<tr><th id="1460">1460</th><td><u>#if defined(__aarch64__)</u></td></tr>
<tr><th id="1461">1461</th><td>                                   .Case(<q>"asimd"</q>, <q>"neon"</q>)</td></tr>
<tr><th id="1462">1462</th><td>                                   .Case(<q>"fp"</q>, <q>"fp-armv8"</q>)</td></tr>
<tr><th id="1463">1463</th><td>                                   .Case(<q>"crc32"</q>, <q>"crc"</q>)</td></tr>
<tr><th id="1464">1464</th><td><u>#else</u></td></tr>
<tr><th id="1465">1465</th><td>                                   .Case(<q>"half"</q>, <q>"fp16"</q>)</td></tr>
<tr><th id="1466">1466</th><td>                                   .Case(<q>"neon"</q>, <q>"neon"</q>)</td></tr>
<tr><th id="1467">1467</th><td>                                   .Case(<q>"vfpv3"</q>, <q>"vfp3"</q>)</td></tr>
<tr><th id="1468">1468</th><td>                                   .Case(<q>"vfpv3d16"</q>, <q>"d16"</q>)</td></tr>
<tr><th id="1469">1469</th><td>                                   .Case(<q>"vfpv4"</q>, <q>"vfp4"</q>)</td></tr>
<tr><th id="1470">1470</th><td>                                   .Case(<q>"idiva"</q>, <q>"hwdiv-arm"</q>)</td></tr>
<tr><th id="1471">1471</th><td>                                   .Case(<q>"idivt"</q>, <q>"hwdiv"</q>)</td></tr>
<tr><th id="1472">1472</th><td><u>#endif</u></td></tr>
<tr><th id="1473">1473</th><td>                                   .Default(<q>""</q>);</td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td><u>#if defined(__aarch64__)</u></td></tr>
<tr><th id="1476">1476</th><td>    <i>// We need to check crypto separately since we need all of the crypto</i></td></tr>
<tr><th id="1477">1477</th><td><i>    // extensions to enable the subtarget feature</i></td></tr>
<tr><th id="1478">1478</th><td>    <b>if</b> (CPUFeatures[I] == <q>"aes"</q>)</td></tr>
<tr><th id="1479">1479</th><td>      crypto |= CAP_AES;</td></tr>
<tr><th id="1480">1480</th><td>    <b>else</b> <b>if</b> (CPUFeatures[I] == <q>"pmull"</q>)</td></tr>
<tr><th id="1481">1481</th><td>      crypto |= CAP_PMULL;</td></tr>
<tr><th id="1482">1482</th><td>    <b>else</b> <b>if</b> (CPUFeatures[I] == <q>"sha1"</q>)</td></tr>
<tr><th id="1483">1483</th><td>      crypto |= CAP_SHA1;</td></tr>
<tr><th id="1484">1484</th><td>    <b>else</b> <b>if</b> (CPUFeatures[I] == <q>"sha2"</q>)</td></tr>
<tr><th id="1485">1485</th><td>      crypto |= CAP_SHA2;</td></tr>
<tr><th id="1486">1486</th><td><u>#endif</u></td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td>    <b>if</b> (LLVMFeatureStr != <q>""</q>)</td></tr>
<tr><th id="1489">1489</th><td>      Features[LLVMFeatureStr] = <b>true</b>;</td></tr>
<tr><th id="1490">1490</th><td>  }</td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td><u>#if defined(__aarch64__)</u></td></tr>
<tr><th id="1493">1493</th><td>  <i>// If we have all crypto bits we can add the feature</i></td></tr>
<tr><th id="1494">1494</th><td>  <b>if</b> (crypto == (CAP_AES | CAP_PMULL | CAP_SHA1 | CAP_SHA2))</td></tr>
<tr><th id="1495">1495</th><td>    Features[<q>"crypto"</q>] = <b>true</b>;</td></tr>
<tr><th id="1496">1496</th><td><u>#endif</u></td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1499">1499</th><td>}</td></tr>
<tr><th id="1500">1500</th><td><u>#else</u></td></tr>
<tr><th id="1501">1501</th><td><em>bool</em> sys::getHostCPUFeatures(StringMap&lt;<em>bool</em>&gt; &amp;Features) { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="1502">1502</th><td><u>#<span data-ppcond="1287">endif</span></u></td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td><span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <span class="namespace">sys::</span><dfn class="decl def" id="_ZN4llvm3sys16getProcessTripleEv" title='llvm::sys::getProcessTriple' data-ref="_ZN4llvm3sys16getProcessTripleEv">getProcessTriple</dfn>() {</td></tr>
<tr><th id="1505">1505</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col4 decl" id="184TargetTripleString" title='TargetTripleString' data-type='std::string' data-ref="184TargetTripleString">TargetTripleString</dfn> = <a class="ref" href="Unix/Host.inc.html#_ZL21updateTripleOSVersionNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='updateTripleOSVersion' data-ref="_ZL21updateTripleOSVersionNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">updateTripleOSVersion</a>(<span class="macro" title="&quot;x86_64-unknown-linux-gnu&quot;" data-ref="_M/LLVM_HOST_TRIPLE">LLVM_HOST_TRIPLE</span>);</td></tr>
<tr><th id="1506">1506</th><td>  <a class="type" href="../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> <dfn class="local col5 decl" id="185PT" title='PT' data-type='llvm::Triple' data-ref="185PT">PT</dfn><a class="ref" href="../../include/llvm/ADT/Triple.h.html#_ZN4llvm6TripleC1ERKNS_5TwineE" title='llvm::Triple::Triple' data-ref="_ZN4llvm6TripleC1ERKNS_5TwineE">(</a><a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="type" href="../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="ref" href="../../include/llvm/ADT/Triple.h.html#_ZN4llvm6Triple9normalizeENS_9StringRefE" title='llvm::Triple::normalize' data-ref="_ZN4llvm6Triple9normalizeENS_9StringRefE">normalize</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col4 ref" href="#184TargetTripleString" title='TargetTripleString' data-ref="184TargetTripleString">TargetTripleString</a>));</td></tr>
<tr><th id="1507">1507</th><td></td></tr>
<tr><th id="1508">1508</th><td>  <b>if</b> (<b>sizeof</b>(<em>void</em> *) == <var>8</var> &amp;&amp; <a class="local col5 ref" href="#185PT" title='PT' data-ref="185PT">PT</a>.<a class="ref" href="../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isArch32BitEv" title='llvm::Triple::isArch32Bit' data-ref="_ZNK4llvm6Triple11isArch32BitEv">isArch32Bit</a>())</td></tr>
<tr><th id="1509">1509</th><td>    <a class="local col5 ref" href="#185PT" title='PT' data-ref="185PT">PT</a> <a class="ref" href="../../include/llvm/ADT/Triple.h.html#43" title='llvm::Triple::operator=' data-ref="_ZN4llvm6TripleaSEOS0_">=</a> <a class="local col5 ref" href="#185PT" title='PT' data-ref="185PT">PT</a>.<a class="ref" href="../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple19get64BitArchVariantEv" title='llvm::Triple::get64BitArchVariant' data-ref="_ZNK4llvm6Triple19get64BitArchVariantEv">get64BitArchVariant</a>();</td></tr>
<tr><th id="1510">1510</th><td>  <b>if</b> (<b>sizeof</b>(<em>void</em> *) == <var>4</var> &amp;&amp; <a class="local col5 ref" href="#185PT" title='PT' data-ref="185PT">PT</a>.<a class="ref" href="../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isArch64BitEv" title='llvm::Triple::isArch64Bit' data-ref="_ZNK4llvm6Triple11isArch64BitEv">isArch64Bit</a>())</td></tr>
<tr><th id="1511">1511</th><td>    <a class="local col5 ref" href="#185PT" title='PT' data-ref="185PT">PT</a> <a class="ref" href="../../include/llvm/ADT/Triple.h.html#43" title='llvm::Triple::operator=' data-ref="_ZN4llvm6TripleaSEOS0_">=</a> <a class="local col5 ref" href="#185PT" title='PT' data-ref="185PT">PT</a>.<a class="ref" href="../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple19get32BitArchVariantEv" title='llvm::Triple::get32BitArchVariant' data-ref="_ZNK4llvm6Triple19get32BitArchVariantEv">get32BitArchVariant</a>();</td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td>  <b>return</b> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE"></a><a class="local col5 ref" href="#185PT" title='PT' data-ref="185PT">PT</a>.<a class="ref" href="../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple3strEv" title='llvm::Triple::str' data-ref="_ZNK4llvm6Triple3strEv">str</a>();</td></tr>
<tr><th id="1514">1514</th><td>}</td></tr>
<tr><th id="1515">1515</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
