{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756967878572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756967878572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  4 13:37:58 2025 " "Processing started: Thu Sep  4 13:37:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756967878572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967878572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_Pipeline -c RISCV_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_Pipeline -c RISCV_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967878572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756967878739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756967878739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/writeback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967883393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967883393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967883394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967883394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967883395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967883395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967883396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967883396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967883397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967883397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967883398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967883398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967883399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967883399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_readW top.v(137) " "Verilog HDL Implicit Net warning at top.v(137): created implicit net for \"data_readW\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756967883399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs1D top.v(161) " "Verilog HDL Implicit Net warning at top.v(161): created implicit net for \"rs1D\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756967883399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs2D top.v(162) " "Verilog HDL Implicit Net warning at top.v(162): created implicit net for \"rs2D\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756967883399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluselE decode.v(197) " "Verilog HDL Implicit Net warning at decode.v(197): created implicit net for \"aluselE\"" {  } { { "decode.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756967883399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756967883412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:u_fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:u_fetch\"" {  } { { "top.v" "u_fetch" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756967883440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:u_decode " "Elaborating entity \"decode\" for hierarchy \"decode:u_decode\"" {  } { { "top.v" "u_decode" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756967883456 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluselE decode.v(197) " "Verilog HDL or VHDL warning at decode.v(197): object \"aluselE\" assigned a value but never read" {  } { { "decode.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756967883456 "|top|decode:u_decode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i decode.v(110) " "Verilog HDL Always Construct warning at decode.v(110): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1756967883461 "|top|decode:u_decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 decode.v(197) " "Verilog HDL assignment warning at decode.v(197): truncated value with size 3 to match size of target (1)" {  } { { "decode.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756967883464 "|top|decode:u_decode"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUselE decode.v(13) " "Output port \"ALUselE\" at decode.v(13) has no driver" {  } { { "decode.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/decode.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756967883468 "|top|decode:u_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:u_execute " "Elaborating entity \"execute\" for hierarchy \"execute:u_execute\"" {  } { { "top.v" "u_execute" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756967883517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:u_memory " "Elaborating entity \"memory\" for hierarchy \"memory:u_memory\"" {  } { { "top.v" "u_memory" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756967883530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:u_hazard_unit " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:u_hazard_unit\"" {  } { { "top.v" "u_hazard_unit" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756967883542 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "decode:u_decode\|pc4D_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"decode:u_decode\|pc4D_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756967884353 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756967884353 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 30 " "Parameter WIDTH set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756967884353 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967884353 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1756967884353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode:u_decode\|altshift_taps:pc4D_reg_rtl_0 " "Elaborated megafunction instantiation \"decode:u_decode\|altshift_taps:pc4D_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756967884503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode:u_decode\|altshift_taps:pc4D_reg_rtl_0 " "Instantiated megafunction \"decode:u_decode\|altshift_taps:pc4D_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756967884504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756967884504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 30 " "Parameter \"WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756967884504 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756967884504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_akm " "Found entity 1: shift_taps_akm" {  } { { "db/shift_taps_akm.tdf" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/shift_taps_akm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967884547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967884547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p861 " "Found entity 1: altsyncram_p861" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/altsyncram_p861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967884581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967884581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967884622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967884622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967884654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967884654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967884685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967884685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756967884713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967884713 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1756967884842 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_akm.tdf" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/db/shift_taps_akm.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1756967884864 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1756967884864 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[0\] GND " "Pin \"data_readM\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[1\] GND " "Pin \"data_readM\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[2\] GND " "Pin \"data_readM\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[3\] GND " "Pin \"data_readM\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[4\] GND " "Pin \"data_readM\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[5\] GND " "Pin \"data_readM\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[6\] GND " "Pin \"data_readM\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[7\] GND " "Pin \"data_readM\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[8\] GND " "Pin \"data_readM\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[9\] GND " "Pin \"data_readM\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[10\] GND " "Pin \"data_readM\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[11\] GND " "Pin \"data_readM\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[12\] GND " "Pin \"data_readM\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[13\] GND " "Pin \"data_readM\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[14\] GND " "Pin \"data_readM\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[15\] GND " "Pin \"data_readM\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[16\] GND " "Pin \"data_readM\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[17\] GND " "Pin \"data_readM\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[18\] GND " "Pin \"data_readM\[18\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[19\] GND " "Pin \"data_readM\[19\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[20\] GND " "Pin \"data_readM\[20\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[21\] GND " "Pin \"data_readM\[21\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[22\] GND " "Pin \"data_readM\[22\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[23\] GND " "Pin \"data_readM\[23\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[24\] GND " "Pin \"data_readM\[24\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[25\] GND " "Pin \"data_readM\[25\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[26\] GND " "Pin \"data_readM\[26\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[27\] GND " "Pin \"data_readM\[27\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[28\] GND " "Pin \"data_readM\[28\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[29\] GND " "Pin \"data_readM\[29\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[30\] GND " "Pin \"data_readM\[30\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_readM\[31\] GND " "Pin \"data_readM\[31\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756967885127 "|top|data_readM[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1756967885127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756967885224 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756967886088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756967886088 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "65 " "Design contains 65 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_we " "No output dependent on input pin \"dmem_we\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_we"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[0\] " "No output dependent on input pin \"dmem_addr\[0\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[1\] " "No output dependent on input pin \"dmem_addr\[1\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[2\] " "No output dependent on input pin \"dmem_addr\[2\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[3\] " "No output dependent on input pin \"dmem_addr\[3\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[4\] " "No output dependent on input pin \"dmem_addr\[4\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[5\] " "No output dependent on input pin \"dmem_addr\[5\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[6\] " "No output dependent on input pin \"dmem_addr\[6\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[7\] " "No output dependent on input pin \"dmem_addr\[7\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[8\] " "No output dependent on input pin \"dmem_addr\[8\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[9\] " "No output dependent on input pin \"dmem_addr\[9\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[10\] " "No output dependent on input pin \"dmem_addr\[10\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[11\] " "No output dependent on input pin \"dmem_addr\[11\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[12\] " "No output dependent on input pin \"dmem_addr\[12\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[13\] " "No output dependent on input pin \"dmem_addr\[13\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[14\] " "No output dependent on input pin \"dmem_addr\[14\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[15\] " "No output dependent on input pin \"dmem_addr\[15\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[16\] " "No output dependent on input pin \"dmem_addr\[16\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[17\] " "No output dependent on input pin \"dmem_addr\[17\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[18\] " "No output dependent on input pin \"dmem_addr\[18\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[19\] " "No output dependent on input pin \"dmem_addr\[19\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[20\] " "No output dependent on input pin \"dmem_addr\[20\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[21\] " "No output dependent on input pin \"dmem_addr\[21\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[22\] " "No output dependent on input pin \"dmem_addr\[22\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[23\] " "No output dependent on input pin \"dmem_addr\[23\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[24\] " "No output dependent on input pin \"dmem_addr\[24\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[25\] " "No output dependent on input pin \"dmem_addr\[25\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[26\] " "No output dependent on input pin \"dmem_addr\[26\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[27\] " "No output dependent on input pin \"dmem_addr\[27\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[28\] " "No output dependent on input pin \"dmem_addr\[28\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[29\] " "No output dependent on input pin \"dmem_addr\[29\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[30\] " "No output dependent on input pin \"dmem_addr\[30\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_addr\[31\] " "No output dependent on input pin \"dmem_addr\[31\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[0\] " "No output dependent on input pin \"dmem_wdata\[0\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[1\] " "No output dependent on input pin \"dmem_wdata\[1\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[2\] " "No output dependent on input pin \"dmem_wdata\[2\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[3\] " "No output dependent on input pin \"dmem_wdata\[3\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[4\] " "No output dependent on input pin \"dmem_wdata\[4\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[5\] " "No output dependent on input pin \"dmem_wdata\[5\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[6\] " "No output dependent on input pin \"dmem_wdata\[6\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[7\] " "No output dependent on input pin \"dmem_wdata\[7\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[8\] " "No output dependent on input pin \"dmem_wdata\[8\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[9\] " "No output dependent on input pin \"dmem_wdata\[9\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[10\] " "No output dependent on input pin \"dmem_wdata\[10\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[11\] " "No output dependent on input pin \"dmem_wdata\[11\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[12\] " "No output dependent on input pin \"dmem_wdata\[12\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[13\] " "No output dependent on input pin \"dmem_wdata\[13\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[14\] " "No output dependent on input pin \"dmem_wdata\[14\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[15\] " "No output dependent on input pin \"dmem_wdata\[15\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[16\] " "No output dependent on input pin \"dmem_wdata\[16\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[17\] " "No output dependent on input pin \"dmem_wdata\[17\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[18\] " "No output dependent on input pin \"dmem_wdata\[18\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[19\] " "No output dependent on input pin \"dmem_wdata\[19\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[20\] " "No output dependent on input pin \"dmem_wdata\[20\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[21\] " "No output dependent on input pin \"dmem_wdata\[21\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[22\] " "No output dependent on input pin \"dmem_wdata\[22\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[23\] " "No output dependent on input pin \"dmem_wdata\[23\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[24\] " "No output dependent on input pin \"dmem_wdata\[24\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[25\] " "No output dependent on input pin \"dmem_wdata\[25\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[26\] " "No output dependent on input pin \"dmem_wdata\[26\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[27\] " "No output dependent on input pin \"dmem_wdata\[27\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[28\] " "No output dependent on input pin \"dmem_wdata\[28\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[29\] " "No output dependent on input pin \"dmem_wdata\[29\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[30\] " "No output dependent on input pin \"dmem_wdata\[30\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dmem_wdata\[31\] " "No output dependent on input pin \"dmem_wdata\[31\]\"" {  } { { "top.v" "" { Text "C:/QuestaSim_Project/RISC-V-5-stage-Pipeline/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756967886224 "|top|dmem_wdata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1756967886224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3244 " "Implemented 3244 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Implemented 99 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756967886225 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756967886225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3051 " "Implemented 3051 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756967886225 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1756967886225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756967886225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756967886243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  4 13:38:06 2025 " "Processing ended: Thu Sep  4 13:38:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756967886243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756967886243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756967886243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756967886243 ""}
