<dec f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='546' type='2'/>
<doc f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='546'>// 2</doc>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMCInstLower.cpp' l='185' u='r' c='_ZL31lowerRISCVVMachineInstrToMCInstPKN4llvm12MachineInstrERNS_6MCInstE'/>
