;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 36
	DJN -1, @-20
	SUB -207, <-120
	SPL 0, <402
	SUB @-127, 100
	CMP @127, 106
	DJN 0, <-22
	SLT #0, <-50
	MOV @121, 106
	JMN -1, @-20
	ADD 270, 66
	SUB @121, 103
	SLT <60, <2
	DAT #270, #66
	DAT #270, #66
	SUB #0, <-50
	SUB @-127, 100
	CMP @-628, 180
	MOV @0, @2
	MOV @0, @2
	CMP @-628, 180
	CMP @-628, 180
	SUB #132, @9
	SUB #132, @9
	SLT 210, 60
	SUB @127, 106
	ADD @127, 106
	JMP -1, @-21
	ADD @127, 106
	SUB @127, 106
	JMP -7, @-20
	SLT @121, 106
	SUB @121, 103
	SPL 0, <-22
	JMP -7, @-20
	MOV -7, <-20
	SUB @127, 106
	SUB @121, 103
	SPL 0, <-22
	SUB @127, 106
	ADD #270, <1
	DJN -1, @-20
	ADD #270, <1
	DJN -1, @-20
	CMP -207, <-120
	MOV @0, @2
	CMP -207, <-120
