# Example Linearly Wired Circuits
## Circuits
```
// LOG : Starting NetList 
// (Port output logic "out" (Port input logic "left" (Port input logic "right" (Gate "n1" (GateB nand (Shim output (Var out)) (Shim input (Var left)) (Shim input (Var right))) (Stop)))))
// LOG : Parsing Successful
// (Port output logic (Port input logic (Port input logic (Gate (GateB nand (Var 2) (Var 1) (Var 0)) Stop))))
// LOG : Type Checking Complete
// LOG : Soundness Check Complete
digraph G {
3 [label="IN(1) INPUT : logic"];
2 [label="IN(1) INPUT : logic"];
1 [label="OUT(1) OUTPUT : logic"];
4 [label="(2, 1) nand"];
	2 -> 4;
	3 -> 4;
	4 -> 1;
}

// LOG : BYE
```
## Verilator
```
```
