// Seed: 3019785767
module module_0;
  wire id_1;
  logic [7:0] id_2;
  assign id_1 = id_2[1];
  wire id_3, id_4;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire id_5 = id_2[1];
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    output tri1  id_2,
    input  wand  id_3
);
  module_0 modCall_1 ();
  supply1 id_5 = id_0;
  integer id_6 = id_6;
  always $display(~-1);
  buf primCall (id_1, id_3);
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  supply1 id_3;
  assign id_1 = id_1;
  assign id_1 = id_1 + id_1 + id_3;
  wire id_4 = id_1;
  assign id_3 = id_4;
  wire id_5;
endmodule
