;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	ADD 30, 9
	SUB #72, @201
	ADD <313, 76
	SPL @72, #200
	SPL @72, #200
	SPL 0, <2
	SPL 0, <2
	SUB 20, -190
	SUB #-600, <0
	SUB @-127, 100
	SUB #72, @201
	SUB @-127, 100
	ADD 30, 9
	CMP 20, -190
	SUB @-127, 100
	SUB 12, @19
	ADD 30, 9
	SLT 30, 9
	SUB @-127, 100
	ADD 30, 9
	SLT 30, 9
	SUB @-127, 100
	SUB -200, 900
	SUB @121, 103
	SUB @127, 106
	DJN -1, @-20
	SUB -207, <-120
	SPL -200, <-332
	SUB @127, 106
	SLT 12, @10
	SUB -207, <-120
	SLT 12, @10
	SLT 12, @10
	JMN @72, #200
	ADD #270, <1
	CMP -207, <-120
	ADD #270, <1
	ADD #270, <1
	SPL 0, <332
	SPL 0, <332
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
	JMN 0, <2
