{"url": "https://www.ics.uci.edu/~copper/publications.html", "content": "<html>\n<head>\n   <title>Publications page</title>\n</head>\n<body bgcolor=\"white\" text = \"black\" link=\"blue\" vlink=\"blue\" alink=\"red\">\n\n\n<br>\n\n\n<br>\n\n<h1>\n<p><b><font color=\"#B11111\">Selected Publications</font></b></h1>\n\n<br>\n\n\n<h2>\nConference Papers\n</h2>\n\n<!--\n<li>\n<a href=\"publications/\">\"\"</a>,\n<br>\n\n<br>\n\n<p>\n</li>\n-->\n  \n<ul>\n\n<li>\n<a href=\"publications/ishpc_wt.pdf\">\"Integrated I-cache Way Predictor and Branch Target Buffer to Reduce Energy Consumption\"</a>, <br>\nW. Tang, A. Veidenbaum, A.Nicolau, R. Gupta,\n<br>\nInternational Symposium on High Performance Computing, May 2002.\n<p>\n</li>\n  \n<li>\n<a href=\"publications/copperDATE02.pdf\">\"Profile-based Dynamic Voltage Scheduling using Program Checkpoints in the COPPER Framework\"</a>,\n<br>\nAna Azevedo, Ilya Issenin, Radu Cornea Rajesh Gupta, Nikil Dutt, Alex Veidenbaum, Alex Nicolau,\n<br>\nDesign Automation and Test in Europe, March 2002.\n<p>\n</li>\n\n<li>\n<a href=\"publications/400halambi.ps\">\"An Efficient Compiler Technique for Code Size Reduction using Reduced Bit-width ISAs\"</a>,\n<br>\nAshok Halambi, Aviral Shrivastava, Partha Biswas, Nikil Dutt, Alex Nicolau,\n<br>\nDesign Automation and Test in Europe, March 2002.\n<p>\n</li>\n\n<li>\n<a href=\"publications/date02.ps\">\"Memory System Connectivity Exploration\"</a>,\n<br>\nPeter Grun, Nikil Dutt, Alex Nicolau,\n<br>\nDesign Automation and Test in Europe, March 2002.\n<p>\n</li>\n\n<li>\n<a href=\"publications/date2002.pdf\">\"Automatic Verification of In-Order Execution in Microprocessors with Fragmented Pipelines and Multicycle Functional Units\"</a>,\n<br>\nPrabhat Mishra, Hiroyuki Tomiyama, Nikil Dutt, and Alex Nicolau,\n<br>\nDesign Automation and Test in Europe, March 2002.\n<p>\n</li>\n    \n<li>\n<a href=\"publications/date_wt.pdf\">\"Power Savings in Embedded Processors through Decode Filter Cache\"</a>,\n<br>\nW. Tang, R. Gupta, A. Nicolau,\n<br>\nDesign Automation & Test in Europe, March 2002.\n<p>\n</li>\n\n<li>\n<a href=\"publications/vlsiaspdac02.pdf\">\"Automatic Modeling and Validation of Pipeline Specifications driven by an Architecture Description Language\"</a>,\n<br>\nPrabhat Mishra, Hiroyuki Tomiyama, Ashok Halambi, Peter Grun, Nikil Dutt, and Alex Nicolau,\n<br>\n7th Asia and South Pacific Design Automation Conference & 15th International Conference on VLSI Design, January 2002.\n<p>\n</li>\n\n<li>\n<a href=\"publications/hldvt2001.pdf\">\"Automatic Validation of Pipeline Specifications\"</a>,\n<br>\nPrabhat Mishra, Nikil Dutt, and Alex Nicolau,\n<br>\nSixth IEEE International Workshop on High Level Design Validation and Test, November 2001.\n<p>\n</li>\n\n<li>\n<a href=\"publications/asicon.pdf\">\"Architectural Adaptation for Power and Performance\"</a>, <br>\nWeiyu Tang, Alexander V. Veidenbaum, Rajesh Gupta,\n<br>\nInternational Conference on ASIC, Oct. 2001.\n<p>\n</li>\n    \n<li>\n<a href=\"publications/sasimi2001.pdf\">\"Architecture Description Language driven Design Space Exploration in the Presence of CoProcessors\"</a>,\n<br>\nPrabhat Mishra, Frederic Rousseau, Nikil Dutt, and Alex Nicolau,\n<br>\nTenth Workshop on Synthesis And System Integration of Mixed Technologies, October 2001.\n<p>\n</li>\n\n<li>\n<a href=\"publications/iccd01.pdf\"> \"Design of a Predictive Filter Cache for Energy Savings in High Performance Processor Architectures\"</a>,\n<br>\nWeiyu Tang, Rajesh Gupta, Alexandru Nicolau,\n<br>\nInternational Conference on Computer Design, Sep. 2001.\n<p>\n</li>\n    \n<li>\n<a href=\"publications/isss01.ps\">\"APEX: Access Pattern based Memory Architecture Exploration\"</a>,\n<br>\nPeter Grun, Nikil Dutt, Alex Nicolau,\n<br>\n14th International Symposium on System Synthesis, September 2001.\n<p>\n</li>\n\n<li>\n<a href=\"publications/isss2001.pdf\">\"Functional Abstraction driven Design Space Exploration of Heterogeneous Programmable Architectures\"</a>,\n<br>\nPrabhat Mishra, Nikil Dutt, and Alex Nicolau,\n<br>\n14th International Symposium on System Synthesis, October 2001.\n<p>\n</li>\n\n<li>\n<a href=\"publications/final.ps\">\"Low Power Address Encoding using Self-Organizing Lists\"</a>,\n<br>\nMahesh Mamidipaka, Dan Hirschberg, Nikil Dutt,\n<br>\nInternational Symposium on Low Power Electronics and Design, August 2001.\n<p>\n</li>\n\n<li>\n<a href=\"publications/btb.pdf\"> \"Simultaneous Way-footprint Prediction and Branch Prediction for Energy Savings in Set-associative Instruction Caches\"</a>,\n<br>\nWeiyu Tang, Rajesh Gupta, Alexandru Nicolau, Alexander V. Veidenbaum,\n<br>\nIEEE Workshop on Power Management for Real-Time and Embedded Systems, May 2001.\n<p>\n</li>\n    \n<li>\n<a href=\"publications/copperIWIA01.pdf\"> \"Architectural and Compiler Strategies for Dynamic Power Management in the COPPER Project\"</a>,\n<br>\nAna Azevedo, Radu Cornea, Ilya Issenin, Rajesh Gupta, Nikil Dutt, Alex Nicolau, Alex Veidenbaum,\n<br>\nIWIA 2001 International Workshop on Innovative Architecture, Maui, Haiwai, January, 2001.\n<p>\n</li>\n\n<li>\n<a href=\"publications/iwia.ps\"> \"Energy Efficient Instruction Cache for Wide-issue Processors\"</a>,\n<br>\nA. Badulescu, A. Veidenbaum,\n<br>\nIWIA 2001 International Workshop on Innovative Architecture, Maui, Haiwai, January 2001.\n<p>\n</li>\n    \n\n</ul>\n\n\n<br>\n<h2>\nTechnical Reports\n</h2>\n\n<ul>\n\n<li>\n\"Profile-based Dynamic Voltage Scheduling using Program Checkpoints in the COPPER Framework\",\n<br>\nAna Azevedo, Ilya Issenin, Radu Cornea Rajesh Gupta, Nikil Dutt, Alex Veidenbaum, Alex Nicolau.\n<p>\n</li>\n\n<ul>\n\n<!--\n<h3>\nLow Power 2</h3>\n\n<ul>\n\n<li>\nauthors, \"Title\" Conference, Date .</li>\n\n<li>\nauthors, <a href=\"paper\"> \"Title\" </a>, Conference, Date.</li>\n</ul>\n-->\n\n\n\n\n</body>\n</html>\n", "encoding": "ascii"}