==20864== Cachegrind, a cache and branch-prediction profiler
==20864== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20864== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20864== Command: ./srr-large
==20864== 
--20864-- warning: L3 cache found, using its data for the LL simulation.
--20864-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20864-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20864== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20864== (see section Limitations in user manual)
==20864== NOTE: further instances of this message will not be shown
==20864== 
==20864== I   refs:      919,217,731,559
==20864== I1  misses:              1,560
==20864== LLi misses:              1,557
==20864== I1  miss rate:            0.00%
==20864== LLi miss rate:            0.00%
==20864== 
==20864== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20864== D1  misses:        257,440,009  (    247,263,503 rd   +      10,176,506 wr)
==20864== LLd misses:         23,133,760  (     22,116,888 rd   +       1,016,872 wr)
==20864== D1  miss rate:             0.1% (            0.1%     +             0.0%  )
==20864== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20864== 
==20864== LL refs:           257,441,569  (    247,265,063 rd   +      10,176,506 wr)
==20864== LL misses:          23,135,317  (     22,118,445 rd   +       1,016,872 wr)
==20864== LL miss rate:              0.0% (            0.0%     +             0.0%  )
