Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 23:07:16 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_461_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 Delay1No14_instance/Y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.686ns (18.836%)  route 2.956ns (81.164%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 6.813 - 4.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.413ns (routing 1.147ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.153ns (routing 1.043ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=47915, routed)       2.413     3.364    Delay1No14_instance/clk_IBUF_BUFG
    SLICE_X212Y306       FDCE                                         r  Delay1No14_instance/Y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y306       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.442 r  Delay1No14_instance/Y_reg[13]/Q
                         net (fo=4, routed)           0.758     4.200    Delay1No14_instance/Q[13]
    SLICE_X221Y310       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     4.289 r  Delay1No14_instance/geqOp_carry_i_10__1/O
                         net (fo=1, routed)           0.008     4.297    Sum10_2_impl_instance/FPAddSubOp_instance/S[6]
    SLICE_X221Y310       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.412 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.438    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X221Y311       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.453 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.479    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X221Y312       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.531 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.342     4.873    Delay1No14_instance/CO[0]
    SLICE_X224Y312       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.923 r  Delay1No14_instance/shiftedFracY_d1[32]_i_5__1/O
                         net (fo=3, routed)           0.094     5.017    Delay1No14_instance/Sum10_2_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X224Y313       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.140 r  Delay1No14_instance/shiftedFracY_d1[49]_i_6__1/O
                         net (fo=1, routed)           0.491     5.631    Delay1No14_instance/shiftedFracY_d1[49]_i_6__1_n_0
    SLICE_X220Y313       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     5.668 r  Delay1No14_instance/shiftedFracY_d1[49]_i_3__1/O
                         net (fo=2, routed)           0.048     5.716    Delay1No14_instance/Sum10_2_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X220Y313       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.755 r  Delay1No14_instance/shiftedFracY_d1[33]_i_3__1/O
                         net (fo=48, routed)          0.613     6.368    Delay1No15_instance/shiftVal__5[1]
    SLICE_X223Y310       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     6.419 r  Delay1No15_instance/shiftedFracY_d1[4]_i_1__1/O
                         net (fo=2, routed)           0.483     6.902    Delay1No14_instance/Y_reg[26]_0[0]
    SLICE_X220Y310       LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     6.939 r  Delay1No14_instance/shiftedFracY_d1[20]_i_1__1/O
                         net (fo=1, routed)           0.067     7.006    Sum10_2_impl_instance/FPAddSubOp_instance/D[9]
    SLICE_X220Y310       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=47915, routed)       2.153     6.813    Sum10_2_impl_instance/FPAddSubOp_instance/clk
    SLICE_X220Y310       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.464     7.277    
                         clock uncertainty           -0.035     7.242    
    SLICE_X220Y310       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     7.267    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  0.261    




