vlib work
vlib activehdl

vlib activehdl/xilinx_vip
vlib activehdl/xil_defaultlib
vlib activehdl/xpm
vlib activehdl/axis_infrastructure_v1_1_0
vlib activehdl/fifo_generator_v13_2_2
vlib activehdl/axis_data_fifo_v1_1_18
vlib activehdl/lib_cdc_v1_0_2
vlib activehdl/lib_pkg_v1_0_2
vlib activehdl/lib_fifo_v1_0_11
vlib activehdl/blk_mem_gen_v8_4_1
vlib activehdl/lib_bmg_v1_0_10
vlib activehdl/lib_srl_fifo_v1_0_2
vlib activehdl/axi_datamover_v5_1_19
vlib activehdl/axi_vdma_v6_3_5
vlib activehdl/axi_infrastructure_v1_1_0
vlib activehdl/smartconnect_v1_0
vlib activehdl/axi_protocol_checker_v2_0_3
vlib activehdl/axi_vip_v1_1_3
vlib activehdl/processing_system7_vip_v1_0_5
vlib activehdl/proc_sys_reset_v5_0_12
vlib activehdl/xlconstant_v1_1_5
vlib activehdl/axi_lite_ipif_v3_0_4
vlib activehdl/v_tc_v6_1_12
vlib activehdl/v_vid_in_axi4s_v4_0_8
vlib activehdl/v_axi4s_vid_out_v4_0_9
vlib activehdl/xlconcat_v2_1_1
vlib activehdl/generic_baseblocks_v2_1_0
vlib activehdl/axi_data_fifo_v2_1_16
vlib activehdl/axi_register_slice_v2_1_17
vlib activehdl/axi_protocol_converter_v2_1_17

vmap xilinx_vip activehdl/xilinx_vip
vmap xil_defaultlib activehdl/xil_defaultlib
vmap xpm activehdl/xpm
vmap axis_infrastructure_v1_1_0 activehdl/axis_infrastructure_v1_1_0
vmap fifo_generator_v13_2_2 activehdl/fifo_generator_v13_2_2
vmap axis_data_fifo_v1_1_18 activehdl/axis_data_fifo_v1_1_18
vmap lib_cdc_v1_0_2 activehdl/lib_cdc_v1_0_2
vmap lib_pkg_v1_0_2 activehdl/lib_pkg_v1_0_2
vmap lib_fifo_v1_0_11 activehdl/lib_fifo_v1_0_11
vmap blk_mem_gen_v8_4_1 activehdl/blk_mem_gen_v8_4_1
vmap lib_bmg_v1_0_10 activehdl/lib_bmg_v1_0_10
vmap lib_srl_fifo_v1_0_2 activehdl/lib_srl_fifo_v1_0_2
vmap axi_datamover_v5_1_19 activehdl/axi_datamover_v5_1_19
vmap axi_vdma_v6_3_5 activehdl/axi_vdma_v6_3_5
vmap axi_infrastructure_v1_1_0 activehdl/axi_infrastructure_v1_1_0
vmap smartconnect_v1_0 activehdl/smartconnect_v1_0
vmap axi_protocol_checker_v2_0_3 activehdl/axi_protocol_checker_v2_0_3
vmap axi_vip_v1_1_3 activehdl/axi_vip_v1_1_3
vmap processing_system7_vip_v1_0_5 activehdl/processing_system7_vip_v1_0_5
vmap proc_sys_reset_v5_0_12 activehdl/proc_sys_reset_v5_0_12
vmap xlconstant_v1_1_5 activehdl/xlconstant_v1_1_5
vmap axi_lite_ipif_v3_0_4 activehdl/axi_lite_ipif_v3_0_4
vmap v_tc_v6_1_12 activehdl/v_tc_v6_1_12
vmap v_vid_in_axi4s_v4_0_8 activehdl/v_vid_in_axi4s_v4_0_8
vmap v_axi4s_vid_out_v4_0_9 activehdl/v_axi4s_vid_out_v4_0_9
vmap xlconcat_v2_1_1 activehdl/xlconcat_v2_1_1
vmap generic_baseblocks_v2_1_0 activehdl/generic_baseblocks_v2_1_0
vmap axi_data_fifo_v2_1_16 activehdl/axi_data_fifo_v2_1_16
vmap axi_register_slice_v2_1_17 activehdl/axi_register_slice_v2_1_17
vmap axi_protocol_converter_v2_1_17 activehdl/axi_protocol_converter_v2_1_17

vlog -work xilinx_vip  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93 \
"D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/system/ipshared/40b8/hdl/LineBuffer.vhd" \
"../../../bd/system/ipshared/40b8/hdl/AXI_BayerToRGB.vhd" \
"../../../bd/system/ip/system_AXI_BayerToRGB_1_0/sim/system_AXI_BayerToRGB_1_0.vhd" \
"../../../bd/system/ip/system_DVIClocking_0_0/sim/system_DVIClocking_0_0.vhd" \

vlog -work axis_infrastructure_v1_1_0  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

vlog -work fifo_generator_v13_2_2  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_2 -93 \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_2  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/fifo_generator_v13_2_rfs.v" \

vlog -work axis_data_fifo_v1_1_18  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_data_fifo_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/sim/line_buffer.v" \

vcom -work xil_defaultlib -93 \
"../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/sim/ila_rxclk_lane.vhd" \
"../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/sim/ila_rxclk.vhd" \
"../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/sim/ila_vidclk.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/sim/cdc_fifo.v" \

vcom -work xil_defaultlib -93 \
"../../../bd/system/ipshared/af9b/hdl/SyncAsync.vhd" \
"../../../bd/system/ipshared/af9b/hdl/SimpleFIFO.vhd" \
"../../../bd/system/ipshared/af9b/hdl/SyncAsyncReset.vhd" \
"../../../bd/system/ipshared/af9b/hdl/CRC16_behavioral.vhd" \
"../../../bd/system/ipshared/af9b/hdl/ECC.vhd" \
"../../../bd/system/ipshared/af9b/hdl/DebugLib.vhd" \
"../../../bd/system/ipshared/af9b/hdl/LM.vhd" \
"../../../bd/system/ipshared/af9b/hdl/LLP.vhd" \
"../../../bd/system/ipshared/af9b/hdl/MIPI_CSI_2_RX_v1_0_S_AXI_LITE.vhd" \
"../../../bd/system/ipshared/af9b/hdl/MIPI_CSI2_Rx.vhd" \
"../../../bd/system/ipshared/af9b/hdl/MIPI_CSI2_RxTop.vhd" \
"../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/sim/system_MIPI_CSI_2_RX_0_0.vhd" \
"../../../bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/sim/ila_sfen_rxclk.vhd" \
"../../../bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/sim/ila_sfen_refclk.vhd" \
"../../../bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/sim/ila_scnn_refclk.vhd" \
"../../../bd/system/ipshared/ead7/hdl/DPHY_Pkg.vhd" \
"../../../bd/system/ipshared/ead7/hdl/DebugLib.vhd" \
"../../../bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd" \
"../../../bd/system/ipshared/ead7/hdl/GlitchFilter.vhd" \
"../../../bd/system/ipshared/ead7/hdl/HS_Clocking.vhd" \
"../../../bd/system/ipshared/ead7/hdl/InputBuffer.vhd" \
"../../../bd/system/ipshared/ead7/hdl/DPHY_LaneSFEN.vhd" \
"../../../bd/system/ipshared/ead7/hdl/DPHY_LaneSCNN.vhd" \
"../../../bd/system/ipshared/ead7/hdl/S_AXI_Lite.vhd" \
"../../../bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd" \
"../../../bd/system/ip/system_MIPI_D_PHY_RX_0_0/sim/system_MIPI_D_PHY_RX_0_0.vhd" \

vcom -work lib_cdc_v1_0_2 -93 \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work lib_pkg_v1_0_2 -93 \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vcom -work lib_fifo_v1_0_11 -93 \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd" \

vlog -work blk_mem_gen_v8_4_1  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/67d8/simulation/blk_mem_gen_v8_4.v" \

vcom -work lib_bmg_v1_0_10 -93 \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_2 -93 \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_19 -93 \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vlog -work axi_vdma_v6_3_5  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.v" \

vcom -work axi_vdma_v6_3_5 -93 \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/system/ip/system_axi_vdma_0_0/sim/system_axi_vdma_0_0.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \

vlog -work axi_infrastructure_v1_1_0  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/sc_util_v1_0_vl_rfs.sv" \

vlog -work axi_protocol_checker_v2_0_3  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/03a9/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" \

vlog -work axi_vip_v1_1_3  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b9a8/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work processing_system7_vip_v1_0_5  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \

vcom -work xil_defaultlib -93 \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/ClockGen.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/SyncAsync.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/SyncAsyncReset.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/DVI_Constants.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/OutputSERDES.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/TMDS_Encoder.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/rgb2dvi.vhd" \
"../../../bd/system/ip/system_rgb2dvi_0_0/sim/system_rgb2dvi_0_0.vhd" \

vcom -work proc_sys_reset_v5_0_12 -93 \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/system/ip/system_rst_clk_wiz_0_50M_0/sim/system_rst_clk_wiz_0_50M_0.vhd" \
"../../../bd/system/ip/system_rst_vid_clk_dyn_0/sim/system_rst_vid_clk_dyn_0.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/sim/bd_919a.v" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5160/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_919a_s00a2s_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/acc2/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_919a_m00s2a_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_919a_m01s2a_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_919a_m02s2a_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_47/sim/bd_919a_m03s2a_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_54/sim/bd_919a_m04s2a_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/28cb/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_60/sim/bd_919a_m04e_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_55/sim/bd_919a_m04arn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_56/sim/bd_919a_m04rn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_57/sim/bd_919a_m04awn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_58/sim/bd_919a_m04wn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_59/sim/bd_919a_m04bn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_53/sim/bd_919a_m03e_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_48/sim/bd_919a_m03arn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_49/sim/bd_919a_m03rn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_50/sim/bd_919a_m03awn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_51/sim/bd_919a_m03wn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_52/sim/bd_919a_m03bn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_919a_m02e_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_919a_m02arn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_919a_m02rn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_919a_m02awn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_919a_m02wn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_919a_m02bn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_919a_m01e_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_919a_m01arn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_919a_m01rn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_919a_m01awn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_919a_m01wn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_919a_m01bn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_919a_m00e_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_919a_m00arn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_919a_m00rn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_919a_m00awn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_919a_m00wn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_919a_m00bn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_919a_sarn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_919a_srn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_919a_sawn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_919a_swn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_919a_sbn_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/afa8/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_919a_s00mmu_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/4521/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_919a_s00tr_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/d1fc/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_919a_s00sic_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/4e7b/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_919a_arinsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_919a_rinsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_919a_awinsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_919a_winsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_919a_binsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_919a_aroutsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_919a_routsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_919a_awoutsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_919a_woutsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_919a_boutsw_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_919a_arni_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_919a_rni_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_919a_awni_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_919a_wni_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_919a_bni_0.sv" \

vlog -work xlconstant_v1_1_5  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_919a_one_0.v" \

vcom -work xil_defaultlib -93 \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_919a_psr_aclk_0.vhd" \
"../../../bd/system/ip/system_smartconnect_0_0/sim/system_smartconnect_0_0.vhd" \

vcom -work axi_lite_ipif_v3_0_4 -93 \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work v_tc_v6_1_12 -93 \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/6694/hdl/v_tc_v6_1_vh_rfs.vhd" \

vlog -work v_vid_in_axi4s_v4_0_8  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/d987/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \

vlog -work v_axi4s_vid_out_v4_0_9  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_mmcm_pll_drp.v" \

vcom -work xil_defaultlib -93 \
"../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_conv_funs_pkg.vhd" \
"../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_proc_common_pkg.vhd" \
"../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_ipif_pkg.vhd" \
"../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_family_support.vhd" \
"../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_family.vhd" \
"../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_soft_reset.vhd" \
"../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_pselect_f.vhd" \
"../../../bd/system/ip/system_video_dynclk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_video_dynclk_0_address_decoder.vhd" \
"../../../bd/system/ip/system_video_dynclk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_video_dynclk_0_slave_attachment.vhd" \
"../../../bd/system/ip/system_video_dynclk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_video_dynclk_0_axi_lite_ipif.vhd" \
"../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_clk_wiz_drp.vhd" \
"../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_axi_clk_config.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_clk_wiz.v" \
"../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0.v" \

vcom -work xil_defaultlib -93 \
"../../../bd/system/ip/system_vtg_0/sim/system_vtg_0.vhd" \

vlog -work xlconcat_v2_1_1  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \

vcom -work xil_defaultlib -93 \
"../../../bd/system/sim/system.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/add_2749.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/bitwise_and.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Block_proc642.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/convert_fp_to_8b770.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438_Bloc.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438_Loop.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438_Loop_1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Block.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_s.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_s.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_s.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/erode.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/erode437.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_1_cent.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_1_cent_Rg6.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent_VhK.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_channels.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_micro_roi.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andKfY.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andLf8.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andMgi.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel432.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel433.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel434.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w1_d1_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w2_d1_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d1_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d1_A_x.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x0.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d3_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d2_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d2_A_x.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d4_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x0.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x3.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A_x.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d2_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d4_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A_x.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A_x0.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d3_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d4_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d2_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d2_A_x.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d3_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A_x.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A_x0.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x0.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x3.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w28_d2_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w28_d3_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w29_d2_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d1_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x0.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w48_d2_A.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_12th_segment.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_12th_segment_Loo.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Bloc.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Bloc_1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_entr.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Loop.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh_Bloc.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh_Loop.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_ce1iI.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_li0iy.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_li2iS.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_exg_image.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_last_centroids.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_last_centroids_L.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases_hiFfa.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases_smGfk.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl_linWhU.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_max_from_channel.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetatBew.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetatBew_memcore.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_3.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_3.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_113.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_weed_mask.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Inverse.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Inverse_xf_divisiwdI.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_PgM.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_7jG.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_hbi.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_QgW.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Yie.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Zio.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mux_bbk.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mux_yd2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivNgs.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivpcA.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivqcK.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivrcU.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivXh4.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivbak.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivHfu.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivOgC.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/is_crop_or_furrow.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge_Block_crit_e.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge_Loop_Read_Mat_s.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge_Loop_Write_Mat.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/minMaxLoc.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/minMaxLoc435.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/minMaxLoc436.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/OtsuThreshold.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_b_dc_s.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_g_dc_s.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_r_dc_s.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read765.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read779.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read_r.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/remark_crop_lines.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/remark_crop_linesCeG.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resize_2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear_eOg.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/scaleCompute.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas3i2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas4jc.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas5jm.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_classif.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/segment_image.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_add_274bll.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaAem.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicabkb.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaEe0.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicalbW.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaocq.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicasc4.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_erode43bnm.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_extracttde.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_12tbpm.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_cenJfO.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_crobqm.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_vegbjl.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_merge_L9j0.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_merge_U0.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_remark_bom.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_resize_bsm.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_resizeNbkl.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_sectorsbrm.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_segmentbml.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xfChann8jQ.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplicud.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDupliDeQ.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplimb6.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplincg.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplizec.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xfMat2Abtn.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Threshold.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_Block.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_entry.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write797.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_r.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFarithm_proc_2811.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelCombine.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelExtractKern.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate637.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate645.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode790.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode790_buf_0_V.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode793.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode793_buf_0_V.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfExtractPixels.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfExtractPixels_1.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFHistogramKernel.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFHistogramKerneludo.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfMat2AXIvideo.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFMinMaxLocKernel.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel_HistxdS.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabck.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabfk.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabgk.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabhl.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabil.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScale_s.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFUDivAreaUp_2.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfUDivResize.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/zero_0_180_320_1_s.vhd" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app.vhd" \
"../../../bd/system/ip/system_ip_accel_app_0_0/sim/system_ip_accel_app_0_0.vhd" \

vlog -work generic_baseblocks_v2_1_0  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_16  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_17  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work axi_protocol_converter_v2_1_17  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" "+incdir+../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

vlog -work xil_defaultlib \
"glbl.v"

