IP Upgrade report for de2i_150_qsys_pcie
Thu Sep 06 20:39:23 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Thu Sep 06 20:39:23 2018           ;
; Quartus Prime Version        ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                ; de2i_150_qsys_pcie                          ;
; Top-level Entity Name        ; de2i_150_qsys_pcie                          ;
; Family                       ; Cyclone IV GX                               ;
+------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                               ;
+---------------+----------------+---------+-------------------------------------------+----------------------+-------------------------------------------+---------+
; Entity Name   ; Component Name ; Version ; Original Source File                      ; Generation File Path ; New Source File                           ; Message ;
+---------------+----------------+---------+-------------------------------------------+----------------------+-------------------------------------------+---------+
; de2i_150_qsys ; Qsys           ; 17.1    ; de2i_150_qsys/synthesis/de2i_150_qsys.qip ; de2i_150_qsys.qsys   ; de2i_150_qsys/synthesis/de2i_150_qsys.qip ;         ;
+---------------+----------------+---------+-------------------------------------------+----------------------+-------------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "de2i_150_qsys.qsys" to "de2i_150_qsys.BAK.qsys"
Info (11902): Backing up file "de2i_150_qsys/synthesis/de2i_150_qsys.v" to "de2i_150_qsys.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "de2i_150_qsys.qsys"
Info: 2018.09.06.20:36:44 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2018.09.06.20:36:44 Info: Finished upgrading the ip cores
Info: 2018.09.06.20:37:06 Info: Saving generation log to C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys
Info: 2018.09.06.20:37:06 Info: Starting: Create simulation model
Info: 2018.09.06.20:37:06 Info: qsys-generate C:\Users\TungLT\Desktop\PCIE_Display\de2i_150_qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\TungLT\Desktop\PCIE_Display\de2i_150_qsys\simulation --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Info: 2018.09.06.20:37:06 Info: Loading PCIE_Display
Info: 2018.09.06.20:37:06 Info: Reading input file
Info: 2018.09.06.20:37:06 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2018.09.06.20:37:06 Info: Parameterizing module alt_vip_itc_0
Info: 2018.09.06.20:37:06 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2018.09.06.20:37:06 Info: Parameterizing module alt_vip_vfr_0
Info: 2018.09.06.20:37:06 Info: Adding altpll_qsys [altpll 17.1]
Info: 2018.09.06.20:37:06 Info: Parameterizing module altpll_qsys
Info: 2018.09.06.20:37:06 Info: Adding clk_50 [clock_source 17.1]
Info: 2018.09.06.20:37:06 Info: Parameterizing module clk_50
Info: 2018.09.06.20:37:06 Info: Adding dma_read_master [dma_read_master 17.1]
Info: 2018.09.06.20:37:06 Info: Parameterizing module dma_read_master
Info: 2018.09.06.20:37:06 Info: Adding dma_write_master [dma_write_master 17.1]
Info: 2018.09.06.20:37:06 Info: Parameterizing module dma_write_master
Info: 2018.09.06.20:37:06 Info: Adding modular_sgdma_dispatcher [modular_sgdma_dispatcher 17.1]
Info: 2018.09.06.20:37:06 Info: Parameterizing module modular_sgdma_dispatcher
Info: 2018.09.06.20:37:06 Info: Adding pcie_ip [altera_pcie_hard_ip 17.1]
Info: 2018.09.06.20:37:06 Info: Parameterizing module pcie_ip
Info: 2018.09.06.20:37:06 Info: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Info: 2018.09.06.20:37:06 Info: Parameterizing module sdram
Info: 2018.09.06.20:37:06 Info: Building connections
Info: 2018.09.06.20:37:06 Info: Parameterizing connections
Info: 2018.09.06.20:37:06 Info: Validating
Info: 2018.09.06.20:37:08 Info: Done reading input file
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl
Info: 2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 10 -bit Avalon-MM address
Info: 2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 26 -bit Avalon-MM address
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 17.1)
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 17.1), "avalon_clk" (altera_clock_bridge 17.1)
Info: 2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 25
Info: 2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: 2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: 2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Info: 2018.09.06.20:37:10 Info: de2i_150_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Warning: 2018.09.06.20:37:10 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master
Info: 2018.09.06.20:37:11 Info: de2i_150_qsys: Generating de2i_150_qsys "de2i_150_qsys" for SIM_VERILOG
Info: 2018.09.06.20:37:14 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: 2018.09.06.20:37:14 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: 2018.09.06.20:37:14 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: 2018.09.06.20:37:14 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: 2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has address signal 32 bit wide, but the slave is 5 bit wide.
Info: 2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: 2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: 2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has readdata signal 64 bit wide, but the slave is 32 bit wide.
Info: 2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has writedata signal 64 bit wide, but the slave is 32 bit wide.
Info: 2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has burstcount signal 7 bit wide, but the slave is 0 bit wide.
Info: 2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has byteenable signal 8 bit wide, but the slave is 0 bit wide.
Info: 2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because they have different clock source.
Info: 2018.09.06.20:37:16 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: 2018.09.06.20:37:16 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: 2018.09.06.20:37:25 Info: alt_vip_itc_0: "de2i_150_qsys" instantiated alt_vip_itc "alt_vip_itc_0"
Info: 2018.09.06.20:37:29 Info: alt_vip_vfr_0: Generating Verilog simulation model
Warning: 2018.09.06.20:37:52 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning: 2018.09.06.20:37:52 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "alt_vipvfr131_prc_read_master" File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for "master_clock" File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for "master_reset" File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object "wdata_fifo_wrusedw" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object "wdata_fifo_full" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object "wdata_fifo_almost_full" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object "wdata_fifo_empty" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object "wdata_fifo_almost_empty" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object "wdata_fifo_wrreq" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object "wdata_fifo_data" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object "wdata_fifo_rdreq" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object "wdata_fifo_q" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object "wdata_fifo_empty_next" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object "rdata_fifo_full" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object "rdata_fifo_almost_full" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object "rdata_fifo_rdusedw" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object "rdata_fifo_almost_empty" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object "cmd_fifo_wrusedw" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object "cmd_fifo_almost_full" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object "cmd_fifo_rdusedw" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object "cmd_fifo_almost_empty" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "writing" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "reading" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object "wdata_en" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal "byte_enable_next" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable "byte_enable", which holds its previous value in one or more paths through the process File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object "ram_fifo_empty" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object "logic_fifo_full" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable "control_data", which holds its previous value in one or more paths through the always construct File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Net "control_header_state[8..7]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Net "control_header_state[5..4]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Net "control_header_state[2..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Net "control_header_data[8..7]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Net "control_header_data[5..4]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Warning: 2018.09.06.20:37:52 Warning: Net "control_header_data[2..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap
Info: 2018.09.06.20:37:52 Info: alt_vip_vfr_0: Generated simulation model de2i_150_qsys_alt_vip_vfr_0.vo
Info: 2018.09.06.20:37:52 Info: alt_vip_vfr_0: "de2i_150_qsys" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: 2018.09.06.20:37:53 Info: altpll_qsys: Generating Verilog simulation model
Warning: 2018.09.06.20:38:12 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: 2018.09.06.20:38:12 Info: altpll_qsys: Generated simulation model de2i_150_qsys_altpll_qsys.vo
Info: 2018.09.06.20:38:12 Info: altpll_qsys: "de2i_150_qsys" instantiated altpll "altpll_qsys"
Info: 2018.09.06.20:38:12 Info: dma_read_master: "de2i_150_qsys" instantiated dma_read_master "dma_read_master"
Info: 2018.09.06.20:38:12 Info: dma_write_master: "de2i_150_qsys" instantiated dma_write_master "dma_write_master"
Info: 2018.09.06.20:38:12 Info: modular_sgdma_dispatcher: "de2i_150_qsys" instantiated modular_sgdma_dispatcher "modular_sgdma_dispatcher"
Info: 2018.09.06.20:38:13 Info: pcie_ip: "de2i_150_qsys" instantiated altera_pcie_hard_ip "pcie_ip"
Info: 2018.09.06.20:38:13 Info: sdram: Starting RTL generation for module 'de2i_150_qsys_sdram'
Info: 2018.09.06.20:38:13 Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2i_150_qsys_sdram --dir=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0017_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0017_sdram_gen//de2i_150_qsys_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0017_sdram_gen
Info: 2018.09.06.20:38:14 Info: sdram: Done RTL generation for module 'de2i_150_qsys_sdram'
Info: 2018.09.06.20:38:14 Info: sdram: "de2i_150_qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: 2018.09.06.20:38:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.09.06.20:38:16 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.09.06.20:38:17 Info: mm_interconnect_0: "de2i_150_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.09.06.20:38:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.09.06.20:38:19 Info: mm_interconnect_1: "de2i_150_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2018.09.06.20:38:20 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.09.06.20:38:21 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.09.06.20:38:21 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.09.06.20:38:23 Info: mm_interconnect_2: "de2i_150_qsys" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2018.09.06.20:38:23 Info: irq_mapper: "de2i_150_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: 2018.09.06.20:38:23 Info: rst_controller: "de2i_150_qsys" instantiated altera_reset_controller "rst_controller"
Info: 2018.09.06.20:38:23 Info: pcie_internal_hip: "pcie_ip" instantiated altera_pcie_internal_hard_ip_qsys "pcie_internal_hip"
Info: 2018.09.06.20:38:23 Info: altgx_internal: Family: Cyclone IV GX
Info: 2018.09.06.20:38:23 Info: altgx_internal: Subprotocol: Gen 1-x1
Info: 2018.09.06.20:38:23 Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal_inst.v
Info: 2018.09.06.20:38:26 Info: altgx_internal: Generating Verilog simulation model
Warning: 2018.09.06.20:38:47 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning: 2018.09.06.20:38:47 Warning: Output port "rx_patterndetect[0]" at de2i_150_qsys_pcie_ip_altgx_internal_inst.v(105) has no driver File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0023_sopcqmap
Warning: 2018.09.06.20:38:47 Warning: Output port "rx_syncstatus[0]" at de2i_150_qsys_pcie_ip_altgx_internal_inst.v(106) has no driver File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0023_sopcqmap
Info: 2018.09.06.20:38:47 Info: altgx_internal: Generated simulation model de2i_150_qsys_pcie_ip_altgx_internal.vo
Info: 2018.09.06.20:38:47 Info: altgx_internal: "pcie_ip" instantiated altera_pcie_internal_altgx "altgx_internal"
Info: 2018.09.06.20:38:47 Info: reset_controller_internal: "pcie_ip" instantiated altera_pcie_internal_reset_controller_qsys "reset_controller_internal"
Info: 2018.09.06.20:38:47 Info: pipe_interface_internal: "pcie_ip" instantiated altera_pcie_internal_pipe_interface_qsys "pipe_interface_internal"
Info: 2018.09.06.20:38:47 Info: dma_read_master_Data_Read_Master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "dma_read_master_Data_Read_Master_translator"
Info: 2018.09.06.20:38:47 Info: sdram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_s1_translator"
Info: 2018.09.06.20:38:47 Info: dma_read_master_Data_Read_Master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "dma_read_master_Data_Read_Master_agent"
Info: 2018.09.06.20:38:47 Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: 2018.09.06.20:38:47 Info: sdram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_agent_rsp_fifo"
Info: 2018.09.06.20:38:47 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.09.06.20:38:47 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2018.09.06.20:38:47 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2018.09.06.20:38:47 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2018.09.06.20:38:47 Info: dma_read_master_Data_Read_Master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "dma_read_master_Data_Read_Master_limiter"
Info: 2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules
Info: 2018.09.06.20:38:47 Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: 2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules
Info: 2018.09.06.20:38:47 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.09.06.20:38:47 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2018.09.06.20:38:47 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2018.09.06.20:38:47 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.09.06.20:38:47 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules
Info: 2018.09.06.20:38:47 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.09.06.20:38:47 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules
Info: 2018.09.06.20:38:47 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules
Info: 2018.09.06.20:38:47 Info: pcie_ip_txs_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "pcie_ip_txs_cmd_width_adapter"
Info: 2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules
Info: 2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules
Info: 2018.09.06.20:38:47 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules
Info: 2018.09.06.20:38:48 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.09.06.20:38:48 Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2018.09.06.20:38:48 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2018.09.06.20:38:48 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2018.09.06.20:38:48 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.09.06.20:38:48 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.09.06.20:38:48 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules
Info: 2018.09.06.20:38:48 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.09.06.20:38:48 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.09.06.20:38:48 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules
Info: 2018.09.06.20:38:48 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2018.09.06.20:38:48 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: 2018.09.06.20:38:48 Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: 2018.09.06.20:38:48 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.09.06.20:38:48 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.09.06.20:38:48 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules
Info: 2018.09.06.20:38:48 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.09.06.20:38:48 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.09.06.20:38:48 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules
Info: 2018.09.06.20:38:49 Info: avalon_st_adapter_001: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2018.09.06.20:38:49 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.09.06.20:38:49 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2018.09.06.20:38:49 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2018.09.06.20:38:49 Info: de2i_150_qsys: Done "de2i_150_qsys" with 58 modules, 142 files
Info: 2018.09.06.20:38:49 Info: qsys-generate succeeded.
Info: 2018.09.06.20:38:49 Info: Finished: Create simulation model
Info: 2018.09.06.20:38:49 Info: Starting: Create Modelsim Project.
Info: 2018.09.06.20:38:49 Info: sim-script-gen --spd=C:\Users\TungLT\Desktop\PCIE_Display\de2i_150_qsys\de2i_150_qsys.spd --output-directory=C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation
Info: 2018.09.06.20:38:49 Info: Doing: ip-make-simscript --spd=C:\Users\TungLT\Desktop\PCIE_Display\de2i_150_qsys\de2i_150_qsys.spd --output-directory=C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation
Info: 2018.09.06.20:38:50 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation
Info: 2018.09.06.20:38:50 Info:     mentor
Info: 2018.09.06.20:38:50 Info: Generating the following file(s) for VCS simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation
Info: 2018.09.06.20:38:50 Info:     synopsys/vcs
Info: 2018.09.06.20:38:50 Info: Generating the following file(s) for VCSMX simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation
Info: 2018.09.06.20:38:50 Info:     synopsys/vcsmx
Info: 2018.09.06.20:38:50 Info:     synopsys/vcsmx
Info: 2018.09.06.20:38:50 Info: Generating the following file(s) for NCSIM simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation
Info: 2018.09.06.20:38:50 Info:     cadence
Info: 2018.09.06.20:38:50 Info:     cadence
Info: 2018.09.06.20:38:50 Info:     cadence
Info: 2018.09.06.20:38:50 Info:     42 .cds.lib files in cadence/cds_libs
Info: 2018.09.06.20:38:50 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation
Info: 2018.09.06.20:38:50 Info:     aldec
Info: 2018.09.06.20:38:50 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation
Info: 2018.09.06.20:38:50 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2018.09.06.20:38:50 Info: Finished: Create Modelsim Project.
Info: 2018.09.06.20:38:50 Info: Starting: Create block symbol file (.bsf)
Info: 2018.09.06.20:38:50 Info: qsys-generate C:\Users\TungLT\Desktop\PCIE_Display\de2i_150_qsys.qsys --block-symbol-file --output-directory=C:\Users\TungLT\Desktop\PCIE_Display\de2i_150_qsys --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Info: 2018.09.06.20:38:50 Info: Loading PCIE_Display
Info: 2018.09.06.20:38:50 Info: Reading input file
Info: 2018.09.06.20:38:50 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2018.09.06.20:38:50 Info: Parameterizing module alt_vip_itc_0
Info: 2018.09.06.20:38:50 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2018.09.06.20:38:50 Info: Parameterizing module alt_vip_vfr_0
Info: 2018.09.06.20:38:50 Info: Adding altpll_qsys [altpll 17.1]
Info: 2018.09.06.20:38:50 Info: Parameterizing module altpll_qsys
Info: 2018.09.06.20:38:50 Info: Adding clk_50 [clock_source 17.1]
Info: 2018.09.06.20:38:50 Info: Parameterizing module clk_50
Info: 2018.09.06.20:38:50 Info: Adding dma_read_master [dma_read_master 17.1]
Info: 2018.09.06.20:38:50 Info: Parameterizing module dma_read_master
Info: 2018.09.06.20:38:50 Info: Adding dma_write_master [dma_write_master 17.1]
Info: 2018.09.06.20:38:50 Info: Parameterizing module dma_write_master
Info: 2018.09.06.20:38:50 Info: Adding modular_sgdma_dispatcher [modular_sgdma_dispatcher 17.1]
Info: 2018.09.06.20:38:50 Info: Parameterizing module modular_sgdma_dispatcher
Info: 2018.09.06.20:38:50 Info: Adding pcie_ip [altera_pcie_hard_ip 17.1]
Info: 2018.09.06.20:38:50 Info: Parameterizing module pcie_ip
Info: 2018.09.06.20:38:50 Info: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Info: 2018.09.06.20:38:50 Info: Parameterizing module sdram
Info: 2018.09.06.20:38:50 Info: Building connections
Info: 2018.09.06.20:38:50 Info: Parameterizing connections
Info: 2018.09.06.20:38:50 Info: Validating
Info: 2018.09.06.20:38:51 Info: Done reading input file
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl
Info: 2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 10 -bit Avalon-MM address
Info: 2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 26 -bit Avalon-MM address
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 17.1)
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "avalon_clk" (altera_clock_bridge 17.1), "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 17.1)
Info: 2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 25
Info: 2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: 2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: 2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Info: 2018.09.06.20:38:53 Info: de2i_150_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Warning: 2018.09.06.20:38:53 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master
Info: 2018.09.06.20:38:53 Info: qsys-generate succeeded.
Info: 2018.09.06.20:38:53 Info: Finished: Create block symbol file (.bsf)
Info: 2018.09.06.20:38:53 Info:
Info: 2018.09.06.20:38:53 Info: Starting: Create HDL design files for synthesis
Info: 2018.09.06.20:38:53 Info: qsys-generate C:\Users\TungLT\Desktop\PCIE_Display\de2i_150_qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\TungLT\Desktop\PCIE_Display\de2i_150_qsys\synthesis --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Info: 2018.09.06.20:38:53 Info: Loading PCIE_Display
Info: 2018.09.06.20:38:54 Info: Reading input file
Info: 2018.09.06.20:38:54 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2018.09.06.20:38:54 Info: Parameterizing module alt_vip_itc_0
Info: 2018.09.06.20:38:54 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2018.09.06.20:38:54 Info: Parameterizing module alt_vip_vfr_0
Info: 2018.09.06.20:38:54 Info: Adding altpll_qsys [altpll 17.1]
Info: 2018.09.06.20:38:54 Info: Parameterizing module altpll_qsys
Info: 2018.09.06.20:38:54 Info: Adding clk_50 [clock_source 17.1]
Info: 2018.09.06.20:38:54 Info: Parameterizing module clk_50
Info: 2018.09.06.20:38:54 Info: Adding dma_read_master [dma_read_master 17.1]
Info: 2018.09.06.20:38:54 Info: Parameterizing module dma_read_master
Info: 2018.09.06.20:38:54 Info: Adding dma_write_master [dma_write_master 17.1]
Info: 2018.09.06.20:38:54 Info: Parameterizing module dma_write_master
Info: 2018.09.06.20:38:54 Info: Adding modular_sgdma_dispatcher [modular_sgdma_dispatcher 17.1]
Info: 2018.09.06.20:38:54 Info: Parameterizing module modular_sgdma_dispatcher
Info: 2018.09.06.20:38:54 Info: Adding pcie_ip [altera_pcie_hard_ip 17.1]
Info: 2018.09.06.20:38:54 Info: Parameterizing module pcie_ip
Info: 2018.09.06.20:38:54 Info: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Info: 2018.09.06.20:38:54 Info: Parameterizing module sdram
Info: 2018.09.06.20:38:54 Info: Building connections
Info: 2018.09.06.20:38:54 Info: Parameterizing connections
Info: 2018.09.06.20:38:54 Info: Validating
Info: 2018.09.06.20:38:55 Info: Done reading input file
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl
Info: 2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 10 -bit Avalon-MM address
2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 26 -bit Avalon-MM address
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 17.1)
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 17.1), "avalon_clk" (altera_clock_bridge 17.1)
Info: 2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 25
Info: 2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: 2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: 2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Info: 2018.09.06.20:38:56 Info: de2i_150_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit.
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Warning: 2018.09.06.20:38:56 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master
Info: 2018.09.06.20:38:57 Info: de2i_150_qsys: Generating de2i_150_qsys "de2i_150_qsys" for QUARTUS_SYNTH
Info: 2018.09.06.20:38:59 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: 2018.09.06.20:38:59 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: 2018.09.06.20:38:59 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: 2018.09.06.20:38:59 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: 2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has address signal 32 bit wide, but the slave is 5 bit wide.
Info: 2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: 2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: 2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has readdata signal 64 bit wide, but the slave is 32 bit wide.
Info: 2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has writedata signal 64 bit wide, but the slave is 32 bit wide.
Info: 2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has burstcount signal 7 bit wide, but the slave is 0 bit wide.
Info: 2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has byteenable signal 8 bit wide, but the slave is 0 bit wide.
Info: 2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because they have different clock source.
Info: 2018.09.06.20:39:00 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: 2018.09.06.20:39:00 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: 2018.09.06.20:39:04 Info: alt_vip_itc_0: "de2i_150_qsys" instantiated alt_vip_itc "alt_vip_itc_0"
Info: 2018.09.06.20:39:04 Info: alt_vip_vfr_0: "de2i_150_qsys" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: 2018.09.06.20:39:05 Info: altpll_qsys: "de2i_150_qsys" instantiated altpll "altpll_qsys"
Info: 2018.09.06.20:39:05 Info: dma_read_master: "de2i_150_qsys" instantiated dma_read_master "dma_read_master"
Info: 2018.09.06.20:39:05 Info: dma_write_master: "de2i_150_qsys" instantiated dma_write_master "dma_write_master"
Info: 2018.09.06.20:39:05 Info: modular_sgdma_dispatcher: "de2i_150_qsys" instantiated modular_sgdma_dispatcher "modular_sgdma_dispatcher"
Info: 2018.09.06.20:39:06 Info: pcie_ip: "de2i_150_qsys" instantiated altera_pcie_hard_ip "pcie_ip"
Info: 2018.09.06.20:39:06 Info: sdram: Starting RTL generation for module 'de2i_150_qsys_sdram'
Info: 2018.09.06.20:39:06 Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2i_150_qsys_sdram --dir=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0070_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0070_sdram_gen/
Info: 2018.09.06.20:39:07 Info: sdram: Done RTL generation for module 'de2i_150_qsys_sdram'
Info: 2018.09.06.20:39:07 Info: sdram: "de2i_150_qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: 2018.09.06.20:39:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.09.06.20:39:09 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.09.06.20:39:10 Info: mm_interconnect_0: "de2i_150_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.09.06.20:39:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.09.06.20:39:11 Info: mm_interconnect_1: "de2i_150_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2018.09.06.20:39:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.09.06.20:39:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.09.06.20:39:14 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.09.06.20:39:15 Info: mm_interconnect_2: "de2i_150_qsys" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2018.09.06.20:39:15 Info: irq_mapper: "de2i_150_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: 2018.09.06.20:39:15 Info: rst_controller: "de2i_150_qsys" instantiated altera_reset_controller "rst_controller"
Info: 2018.09.06.20:39:15 Info: pcie_internal_hip: "pcie_ip" instantiated altera_pcie_internal_hard_ip_qsys "pcie_internal_hip"
Info: 2018.09.06.20:39:15 Info: altgx_internal: Family: Cyclone IV GX
Info: 2018.09.06.20:39:15 Info: altgx_internal: Subprotocol: Gen 1-x1
Info: 2018.09.06.20:39:15 Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v
Info: 2018.09.06.20:39:19 Info: altgx_internal: "pcie_ip" instantiated altera_pcie_internal_altgx "altgx_internal"
Info: 2018.09.06.20:39:19 Info: reset_controller_internal: "pcie_ip" instantiated altera_pcie_internal_reset_controller_qsys "reset_controller_internal"
Info: 2018.09.06.20:39:19 Info: pipe_interface_internal: "pcie_ip" instantiated altera_pcie_internal_pipe_interface_qsys "pipe_interface_internal"
Info: 2018.09.06.20:39:19 Info: dma_read_master_Data_Read_Master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "dma_read_master_Data_Read_Master_translator"
Info: 2018.09.06.20:39:19 Info: sdram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_s1_translator"
Info: 2018.09.06.20:39:19 Info: dma_read_master_Data_Read_Master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "dma_read_master_Data_Read_Master_agent"
Info: 2018.09.06.20:39:19 Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: 2018.09.06.20:39:19 Info: sdram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_agent_rsp_fifo"
Info: 2018.09.06.20:39:19 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.09.06.20:39:19 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2018.09.06.20:39:19 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2018.09.06.20:39:19 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2018.09.06.20:39:19 Info: dma_read_master_Data_Read_Master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "dma_read_master_Data_Read_Master_limiter"
Info: 2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules
Info: 2018.09.06.20:39:19 Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: 2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules
Info: 2018.09.06.20:39:19 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.09.06.20:39:19 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2018.09.06.20:39:19 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2018.09.06.20:39:19 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.09.06.20:39:19 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules
Info: 2018.09.06.20:39:19 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.09.06.20:39:19 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules
Info: 2018.09.06.20:39:19 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules
Info: 2018.09.06.20:39:19 Info: pcie_ip_txs_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "pcie_ip_txs_cmd_width_adapter"
Info: 2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules
Info: 2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules
Info: 2018.09.06.20:39:19 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules
Info: 2018.09.06.20:39:20 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.09.06.20:39:20 Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2018.09.06.20:39:20 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2018.09.06.20:39:20 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2018.09.06.20:39:20 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.09.06.20:39:20 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.09.06.20:39:20 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules
Info: 2018.09.06.20:39:20 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.09.06.20:39:20 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.09.06.20:39:20 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules
Info: 2018.09.06.20:39:20 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2018.09.06.20:39:20 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: 2018.09.06.20:39:20 Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: 2018.09.06.20:39:20 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.09.06.20:39:20 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.09.06.20:39:20 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules
Info: 2018.09.06.20:39:20 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.09.06.20:39:20 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.09.06.20:39:20 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules
Info: 2018.09.06.20:39:21 Info: avalon_st_adapter_001: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2018.09.06.20:39:21 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.09.06.20:39:21 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2018.09.06.20:39:21 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2018.09.06.20:39:21 Info: de2i_150_qsys: Done "de2i_150_qsys" with 58 modules, 145 files
Info: 2018.09.06.20:39:22 Info: qsys-generate succeeded.
Info: 2018.09.06.20:39:22 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "de2i_150_qsys.qsys"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 153 warnings
    Info: Peak virtual memory: 661 megabytes
    Info: Processing ended: Thu Sep 06 20:39:24 2018
    Info: Elapsed time: 00:03:17
    Info: Total CPU time (on all processors): 00:04:41


