{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683309058580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683309058589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:50:58 2023 " "Processing started: Fri May 05 12:50:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683309058589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309058589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309058589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683309061481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683309061481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/wavetableram.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/wavetableram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WavetableRAM " "Found entity 1: WavetableRAM" {  } { { "Modules/WavetableRAM.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/WavetableRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073052 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "synth_toplevel.sv(259) " "Verilog HDL Module Instantiation warning at synth_toplevel.sv(259): ignored dangling comma in List of Port Connections" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 259 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1683309073058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/synth_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/synth_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synth_toplevel " "Found entity 1: synth_toplevel" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/finalsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/finalsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc " "Found entity 1: finalsoc" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SOC/finalsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SOC/finalsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_irq_mapper " "Found entity 1: finalsoc_irq_mapper" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_irq_mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0 " "Found entity 1: finalsoc_mm_interconnect_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: finalsoc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalsoc_mm_interconnect_0_avalon_st_adapter" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "SOC/finalsoc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_rsp_mux " "Found entity 1: finalsoc_mm_interconnect_0_rsp_mux" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073151 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_rsp_demux " "Found entity 1: finalsoc_mm_interconnect_0_rsp_demux" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_cmd_mux " "Found entity 1: finalsoc_mm_interconnect_0_cmd_mux" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_cmd_demux " "Found entity 1: finalsoc_mm_interconnect_0_cmd_demux" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073176 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073176 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073176 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073176 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309073183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309073191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalsoc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309073203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalsoc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309073203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_router_007_default_decode " "Found entity 1: finalsoc_mm_interconnect_0_router_007_default_decode" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073204 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_mm_interconnect_0_router_007 " "Found entity 2: finalsoc_mm_interconnect_0_router_007" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalsoc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309073207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalsoc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309073207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalsoc_mm_interconnect_0_router_002_default_decode" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073209 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_mm_interconnect_0_router_002 " "Found entity 2: finalsoc_mm_interconnect_0_router_002" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalsoc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309073211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalsoc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309073212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_mm_interconnect_0_router_default_decode " "Found entity 1: finalsoc_mm_interconnect_0_router_default_decode" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073213 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_mm_interconnect_0_router " "Found entity 2: finalsoc_mm_interconnect_0_router" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_usb_rst " "Found entity 1: finalsoc_usb_rst" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_usb_rst.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_usb_gpx " "Found entity 1: finalsoc_usb_gpx" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_usb_gpx.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_timer_0 " "Found entity 1: finalsoc_timer_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_timer_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_sysid_qsys_0 " "Found entity 1: finalsoc_sysid_qsys_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sysid_qsys_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_spi_0 " "Found entity 1: finalsoc_spi_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_sdram_pll_dffpipe_l2c " "Found entity 1: finalsoc_sdram_pll_dffpipe_l2c" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073276 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_sdram_pll_stdsync_sv6 " "Found entity 2: finalsoc_sdram_pll_stdsync_sv6" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073276 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalsoc_sdram_pll_altpll_a9g2 " "Found entity 3: finalsoc_sdram_pll_altpll_a9g2" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073276 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalsoc_sdram_pll " "Found entity 4: finalsoc_sdram_pll" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_sdram_input_efifo_module " "Found entity 1: finalsoc_sdram_input_efifo_module" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073285 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_sdram " "Found entity 2: finalsoc_sdram" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_nios2_gen2_0 " "Found entity 1: finalsoc_nios2_gen2_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalsoc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalsoc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalsoc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalsoc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalsoc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalsoc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalsoc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalsoc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalsoc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalsoc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalsoc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalsoc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalsoc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalsoc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalsoc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalsoc_nios2_gen2_0_cpu_nios2_oci" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalsoc_nios2_gen2_0_cpu " "Found entity 21: finalsoc_nios2_gen2_0_cpu" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalsoc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalsoc_nios2_gen2_0_cpu_test_bench" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_leds_pio " "Found entity 1: finalsoc_leds_pio" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_leds_pio.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_keycode " "Found entity 1: finalsoc_keycode" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_keycode.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_key " "Found entity 1: finalsoc_key" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_key.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalsoc_jtag_uart_0_sim_scfifo_w" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073378 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalsoc_jtag_uart_0_scfifo_w " "Found entity 2: finalsoc_jtag_uart_0_scfifo_w" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073378 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalsoc_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalsoc_jtag_uart_0_sim_scfifo_r" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073378 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalsoc_jtag_uart_0_scfifo_r " "Found entity 4: finalsoc_jtag_uart_0_scfifo_r" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073378 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalsoc_jtag_uart_0 " "Found entity 5: finalsoc_jtag_uart_0" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073391 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309073395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309073395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073396 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309073399 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309073399 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309073399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309073400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309073400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683309073400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073410 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309073412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073413 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309073417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/finalsoc/synthesis/submodules/finalsoc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalsoc_hex_digits_pio " "Found entity 1: finalsoc_hex_digits_pio" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_hex_digits_pio.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Modules/VGA_controller.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073438 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "Modules/HexDriver.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683309073443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Modules/HexDriver.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Modules/Color_Mapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "Modules/I2S.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/I2S.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073456 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "13 rhythmgame.sv(37) " "Verilog HDL Expression warning at rhythmgame.sv(37): truncated literal to match 13 bits" {  } { { "Modules/rhythmgame.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/rhythmgame.sv" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683309073461 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "13 rhythmgame.sv(47) " "Verilog HDL Expression warning at rhythmgame.sv(47): truncated literal to match 13 bits" {  } { { "Modules/rhythmgame.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/rhythmgame.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683309073462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rhythmgame.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/rhythmgame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rhythm_game " "Found entity 1: rhythm_game" {  } { { "Modules/rhythmgame.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/rhythmgame.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/phaseosc.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/phaseosc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Phase_OSC " "Found entity 1: Phase_OSC" {  } { { "Modules/PhaseOSC.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/gamestatemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/gamestatemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game_State_Machine " "Found entity 1: Game_State_Machine" {  } { { "Modules/GameStateMachine.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/GameStateMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/piano/piano_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/piano/piano_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piano_rom " "Found entity 1: piano_rom" {  } { { "Modules/ROMs/piano/piano_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/piano/piano_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/sine/sine_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/sine/sine_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "Modules/ROMs/sine/sine_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/sine/sine_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/square/square_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/square/square_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_rom " "Found entity 1: square_rom" {  } { { "Modules/ROMs/square/square_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/square/square_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/sawtooth/sawtooth_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/sawtooth/sawtooth_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_rom " "Found entity 1: sawtooth_rom" {  } { { "Modules/ROMs/sawtooth/sawtooth_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/sawtooth/sawtooth_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/frequencymapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/frequencymapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyMapper " "Found entity 1: FrequencyMapper" {  } { { "Modules/FrequencyMapper.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/FrequencyMapper.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/score_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/score_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "Modules/score_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/score_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/space/space_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/space/space_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Space_palette " "Found entity 1: Space_palette" {  } { { "Modules/ROMs/space/space_palette.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/space/space_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/space/space_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/space/space_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Space_rom " "Found entity 1: Space_rom" {  } { { "Modules/ROMs/space/space_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/space/space_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/harmony/harmony_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/harmony/harmony_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 harmony_rom " "Found entity 1: harmony_rom" {  } { { "Modules/ROMs/harmony/harmony_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/harmony/harmony_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/midikeyconverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/midikeyconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIDIKeyConverter " "Found entity 1: MIDIKeyConverter" {  } { { "Modules/MIDIkeyConverter.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/MIDIkeyConverter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/roms/bitmask/bitmask_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/roms/bitmask/bitmask_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitmask_rom " "Found entity 1: bitmask_rom" {  } { { "Modules/ROMs/bitmask/bitmask_rom.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/ROMs/bitmask/bitmask_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309073549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309073549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debughex synth_toplevel.sv(129) " "Verilog HDL Implicit Net warning at synth_toplevel.sv(129): created implicit net for \"debughex\"" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309073550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalsoc_sdram.v(318) " "Verilog HDL or VHDL warning at finalsoc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683309073579 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalsoc_sdram.v(328) " "Verilog HDL or VHDL warning at finalsoc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683309073580 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalsoc_sdram.v(338) " "Verilog HDL or VHDL warning at finalsoc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683309073580 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalsoc_sdram.v(682) " "Verilog HDL or VHDL warning at finalsoc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683309073582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalsoc_spi_0.v(402) " "Verilog HDL or VHDL warning at finalsoc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683309073583 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synth_toplevel " "Elaborating entity \"synth_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683309073857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 synth_toplevel.sv(156) " "Verilog HDL assignment warning at synth_toplevel.sv(156): truncated value with size 32 to match size of target (2)" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309073859 "|synth_toplevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 synth_toplevel.sv(272) " "Verilog HDL assignment warning at synth_toplevel.sv(272): truncated value with size 32 to match size of target (18)" {  } { { "Modules/synth_toplevel.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309073862 "|synth_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "Modules/synth_toplevel.sv" "hex_driver4" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309073882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc finalsoc:rhythm_game_synthesizer " "Elaborating entity \"finalsoc\" for hierarchy \"finalsoc:rhythm_game_synthesizer\"" {  } { { "Modules/synth_toplevel.sv" "rhythm_game_synthesizer" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309073894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_hex_digits_pio finalsoc:rhythm_game_synthesizer\|finalsoc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"finalsoc_hex_digits_pio\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_hex_digits_pio:hex_digits_pio\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "hex_digits_pio" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309073950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "i2c_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309073962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309073981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309073983 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309073983 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309073983 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309073984 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309073984 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309073984 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074130 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683309074131 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074399 ""}  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309074399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309074510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309074510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074546 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683309074547 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309074604 ""}  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309074604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309074714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309074714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_jtag_uart_0 finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"finalsoc_jtag_uart_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "jtag_uart_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_jtag_uart_0_scfifo_w finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w " "Elaborating entity \"finalsoc_jtag_uart_0_scfifo_w\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "the_finalsoc_jtag_uart_0_scfifo_w" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309074756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "wfifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309075162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309075173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309075173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309075173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309075173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309075173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309075173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309075173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309075173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309075173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309075173 ""}  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309075173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309075280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309075280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309075281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309075348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309075348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/University/Y3/ECE385/Final/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309075351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309075415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309075415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309075419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309075526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309075526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/University/Y3/ECE385/Final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309075531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309075637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309075637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309075641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309075746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309075746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309075750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_jtag_uart_0_scfifo_r finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r " "Elaborating entity \"finalsoc_jtag_uart_0_scfifo_r\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "the_finalsoc_jtag_uart_0_scfifo_r" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309075779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "finalsoc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309076287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309076318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309076319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309076319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309076319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309076319 ""}  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309076319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_key finalsoc:rhythm_game_synthesizer\|finalsoc_key:key " "Elaborating entity \"finalsoc_key\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_key:key\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "key" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_keycode finalsoc:rhythm_game_synthesizer\|finalsoc_keycode:keycode " "Elaborating entity \"finalsoc_keycode\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_keycode:keycode\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "keycode" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_leds_pio finalsoc:rhythm_game_synthesizer\|finalsoc_leds_pio:leds_pio " "Elaborating entity \"finalsoc_leds_pio\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_leds_pio:leds_pio\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "leds_pio" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0 finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalsoc_nios2_gen2_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "nios2_gen2_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v" "cpu" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_test_bench finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_test_bench:the_finalsoc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_test_bench:the_finalsoc_nios2_gen2_0_cpu_test_bench\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_test_bench" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_register_bank_a_module finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "finalsoc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309077801 ""}  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309077801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309077914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309077914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_register_bank_b_module finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "finalsoc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309077949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_debug finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309078177 ""}  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309078177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_break finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "finalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_pib finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_oci_im finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_im:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_oci_im:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_nios2_ocimem finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "finalsoc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309078601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309078601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309078601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309078601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309078601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309078601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309078601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309078601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309078601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309078601 ""}  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309078601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/University/Y3/ECE385/Final/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683309078712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309078712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" "the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_debug_slave_tck finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309078854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalsoc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309079073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309079073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309079073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309079073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309079073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309079073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309079073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309079073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683309079073 ""}  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683309079073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079097 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_nios2_gen2_0:nios2_gen2_0\|finalsoc_nios2_gen2_0_cpu:cpu\|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci\|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sdram finalsoc:rhythm_game_synthesizer\|finalsoc_sdram:sdram " "Elaborating entity \"finalsoc_sdram\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram:sdram\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "sdram" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sdram_input_efifo_module finalsoc:rhythm_game_synthesizer\|finalsoc_sdram:sdram\|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module " "Elaborating entity \"finalsoc_sdram_input_efifo_module\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram:sdram\|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" "the_finalsoc_sdram_input_efifo_module" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sdram_pll finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll " "Elaborating entity \"finalsoc_sdram_pll\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "sdram_pll" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sdram_pll_stdsync_sv6 finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalsoc_sdram_pll_stdsync_sv6\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "stdsync2" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sdram_pll_dffpipe_l2c finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_stdsync_sv6:stdsync2\|finalsoc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalsoc_sdram_pll_dffpipe_l2c\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_stdsync_sv6:stdsync2\|finalsoc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "dffpipe3" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sdram_pll_altpll_a9g2 finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_altpll_a9g2:sd1 " "Elaborating entity \"finalsoc_sdram_pll_altpll_a9g2\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sdram_pll:sdram_pll\|finalsoc_sdram_pll_altpll_a9g2:sd1\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" "sd1" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_spi_0 finalsoc:rhythm_game_synthesizer\|finalsoc_spi_0:spi_0 " "Elaborating entity \"finalsoc_spi_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_spi_0:spi_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "spi_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_sysid_qsys_0 finalsoc:rhythm_game_synthesizer\|finalsoc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalsoc_sysid_qsys_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "sysid_qsys_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_timer_0 finalsoc:rhythm_game_synthesizer\|finalsoc_timer_0:timer_0 " "Elaborating entity \"finalsoc_timer_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_timer_0:timer_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "timer_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_usb_gpx finalsoc:rhythm_game_synthesizer\|finalsoc_usb_gpx:usb_gpx " "Elaborating entity \"finalsoc_usb_gpx\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_usb_gpx:usb_gpx\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "usb_gpx" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_usb_rst finalsoc:rhythm_game_synthesizer\|finalsoc_usb_rst:usb_rst " "Elaborating entity \"finalsoc_usb_rst\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_usb_rst:usb_rst\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "usb_rst" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0 finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalsoc_mm_interconnect_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "mm_interconnect_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309079436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 2036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "keycode_s1_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 2868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 2949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 3821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_router finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router:router " "Elaborating entity \"finalsoc_mm_interconnect_0_router\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router:router\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "router" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 5462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309080964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_router_default_decode finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router:router\|finalsoc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalsoc_mm_interconnect_0_router_default_decode\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router:router\|finalsoc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_router_002 finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalsoc_mm_interconnect_0_router_002\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_002:router_002\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "router_002" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 5494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_router_002_default_decode finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_002:router_002\|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalsoc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_002:router_002\|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_router_007 finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"finalsoc_mm_interconnect_0_router_007\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_007:router_007\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "router_007" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 5574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_router_007_default_decode finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_007:router_007\|finalsoc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"finalsoc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_router_007:router_007\|finalsoc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 5832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_cmd_demux finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalsoc_mm_interconnect_0_cmd_demux\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "cmd_demux" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 5957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_cmd_mux finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalsoc_mm_interconnect_0_cmd_mux\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "cmd_mux" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 6105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_rsp_demux finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalsoc_mm_interconnect_0_rsp_demux\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "rsp_demux" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 6542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_rsp_mux finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalsoc_mm_interconnect_0_rsp_mux\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "rsp_mux" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 7081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 7272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081604 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683309081615 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683309081616 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683309081616 "|synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 7338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "crosser" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 7372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_avalon_st_adapter finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalsoc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 7503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_avalon_st_adapter_005 finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"finalsoc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v" 7648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_mm_interconnect_0:mm_interconnect_0\|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalsoc_irq_mapper finalsoc:rhythm_game_synthesizer\|finalsoc_irq_mapper:irq_mapper " "Elaborating entity \"finalsoc_irq_mapper\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|finalsoc_irq_mapper:irq_mapper\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "irq_mapper" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "rst_controller" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SOC/finalsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalsoc:rhythm_game_synthesizer\|altera_reset_controller:rst_controller_001\"" {  } { { "SOC/finalsoc/synthesis/finalsoc.v" "rst_controller_001" { Text "D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309081989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_controller_final " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_controller_final\"" {  } { { "Modules/synth_toplevel.sv" "vga_controller_final" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309082002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "Modules/VGA_controller.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309082003 "|synth_toplevel|vga_controller:vga_controller_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "Modules/VGA_controller.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683309082003 "|synth_toplevel|vga_controller:vga_controller_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S I2S:I2S_final " "Elaborating entity \"I2S\" for hierarchy \"I2S:I2S_final\"" {  } { { "Modules/synth_toplevel.sv" "I2S_final" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309082013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Phase_OSC Phase_OSC:OSC_0 " "Elaborating entity \"Phase_OSC\" for hierarchy \"Phase_OSC:OSC_0\"" {  } { { "Modules/synth_toplevel.sv" "OSC_0" { Text "D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309082023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WavetableRAM Phase_OSC:OSC_0\|WavetableRAM:OSCRAM " "Elaborating entity \"WavetableRAM\" for hierarchy \"Phase_OSC:OSC_0\|WavetableRAM:OSCRAM\"" {  } { { "Modules/PhaseOSC.sv" "OSCRAM" { Text "D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309082035 ""}
{ "Error" "EVRFX_VERI_2110_UNCONVERTED" "0 4095 RAM WavetableRAM.sv(25) " "Verilog HDL error at WavetableRAM.sv(25): start or stop address isn't within the declared range \[0:4095\] of memory RAM" {  } { { "Modules/WavetableRAM.sv" "" { Text "D:/University/Y3/ECE385/Final/Modules/WavetableRAM.sv" 25 0 0 } }  } 0 10509 "Verilog HDL error at %4!s!: start or stop address isn't within the declared range \[%1!d!:%2!d!\] of memory %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309082051 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Phase_OSC:OSC_0\|WavetableRAM:OSCRAM " "Can't elaborate user hierarchy \"Phase_OSC:OSC_0\|WavetableRAM:OSCRAM\"" {  } { { "Modules/PhaseOSC.sv" "OSCRAM" { Text "D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv" 16 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683309082163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Y3/ECE385/Final/output_files/Final.map.smsg " "Generated suppressed messages file D:/University/Y3/ECE385/Final/output_files/Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309082847 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683309085027 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 05 12:51:25 2023 " "Processing ended: Fri May 05 12:51:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683309085027 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683309085027 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683309085027 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309085027 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683309085690 ""}
