
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.614182                       # Number of seconds simulated
sim_ticks                                1614182052500                       # Number of ticks simulated
final_tick                               1614182052500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34653                       # Simulator instruction rate (inst/s)
host_op_rate                                    60734                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              111873514                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826528                       # Number of bytes of host memory used
host_seconds                                 14428.63                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       416099776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          416142976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     71039744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71039744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6501559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6502234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1109996                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1109996                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          257777476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             257804239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        44009747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44009747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        44009747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         257777476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301813986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6502234                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1109996                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6502234                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1109996                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              415475648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                71038016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               416142976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             71039744                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  10427                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5375038                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            419388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            400332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            402412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            414241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            392841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            396990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            404293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            396048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            399696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            397724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           399901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           404257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           415256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           418680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           412736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           417012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             66083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            69223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71613                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1614165061500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6502234                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1109996                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6491807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5771219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.299983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.042571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.430902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5252447     91.01%     91.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       379601      6.58%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31530      0.55%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14082      0.24%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10308      0.18%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9498      0.16%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13070      0.23%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8642      0.15%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52041      0.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5771219                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.659150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.275561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    146.189215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         57461     88.21%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6911     10.61%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          401      0.62%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          183      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           77      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           36      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           24      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           18      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           11      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65140                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.039745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.010408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30811     47.30%     47.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1345      2.06%     49.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            32579     50.01%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              394      0.60%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65140                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 148470066500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            270191447750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32459035000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22870.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41620.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       257.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    257.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1331921                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  498636                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     212048.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21696890040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11838580875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25167051000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3604247280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         105430082160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         834783884955                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         236238746250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1238759482560                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            767.425517                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 387954086250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   53900860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1172320587500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              21933525600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11967697500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25469043600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3588351840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         105430082160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         835035724350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         236017834500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1239442259550                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.848505                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 387235500750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   53900860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1173039173000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3228364105                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3228364105                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements           9634281                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.312937                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           284141400                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9636329                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.486478                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1262398500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.312937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          612                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1184747245                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1184747245                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211937466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211937466                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72203934                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72203934                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     284141400                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        284141400                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    284141400                       # number of overall hits
system.cpu.dcache.overall_hits::total       284141400                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9361705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9361705                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       274624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       274624                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      9636329                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9636329                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      9636329                       # number of overall misses
system.cpu.dcache.overall_misses::total       9636329                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 634533130500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 634533130500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  18143396500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18143396500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 652676527000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 652676527000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 652676527000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 652676527000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.042303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042303                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003789                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.032801                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032801                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.032801                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032801                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67779.654507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67779.654507                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66066.317947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66066.317947                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 67730.826438                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67730.826438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 67730.826438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67730.826438                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2315096                       # number of writebacks
system.cpu.dcache.writebacks::total           2315096                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9361705                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9361705                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       274624                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       274624                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      9636329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9636329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      9636329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9636329                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 625171425500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 625171425500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  17868772500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17868772500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 643040198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 643040198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 643040198000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 643040198000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.042303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.032801                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032801                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.032801                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032801                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66779.654507                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66779.654507                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65066.317947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65066.317947                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66730.826438                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66730.826438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66730.826438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66730.826438                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                21                       # number of replacements
system.cpu.icache.tags.tagsinuse           617.993786                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317270                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1001948.624260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   617.993786                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.301755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.301755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          655                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.319824                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636568                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636568                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317270                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317270                       # number of overall hits
system.cpu.icache.overall_hits::total       677317270                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53922000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53922000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53922000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53922000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53922000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53922000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79766.272189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79766.272189                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79766.272189                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79766.272189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79766.272189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79766.272189                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           21                       # number of writebacks
system.cpu.icache.writebacks::total                21                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53246000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53246000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53246000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53246000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53246000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53246000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78766.272189                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78766.272189                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78766.272189                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78766.272189                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78766.272189                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78766.272189                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6657876                       # number of replacements
system.l2.tags.tagsinuse                 16003.180851                       # Cycle average of tags in use
system.l2.tags.total_refs                    11626552                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6674232                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.742006                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330196126500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3339.806732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.645398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      12661.728721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.203846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.772811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976757                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9701                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2919                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998291                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26220162                       # Number of tag accesses
system.l2.tags.data_accesses                 26220162                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2315096                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2315096                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              66116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66116                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3068654                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3068654                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3134770                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3134771                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              3134770                       # number of overall hits
system.l2.overall_hits::total                 3134771                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           208508                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208508                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6293051                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6293051                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6501559                       # number of demand (read+write) misses
system.l2.demand_misses::total                6502234                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            6501559                       # number of overall misses
system.l2.overall_misses::total               6502234                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16762618000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16762618000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52218500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52218500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 578908001000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 578908001000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52218500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  595670619000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     595722837500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52218500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 595670619000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    595722837500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2315096                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2315096                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         274624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            274624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9361705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9361705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           9636329                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9637005                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          9636329                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9637005                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.759249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.759249                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.672212                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.672212                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.674693                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.674715                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.674693                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.674715                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80393.164771                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80393.164771                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77360.740741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77360.740741                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91991.627114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91991.627114                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77360.740741                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91619.659069                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91618.178844                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77360.740741                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91619.659069                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91618.178844                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1109996                       # number of writebacks
system.l2.writebacks::total                   1109996                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       695841                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        695841                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       208508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208508                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6293051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6293051                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6501559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6502234                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6501559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6502234                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  14677538000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14677538000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45468500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45468500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 515977491000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 515977491000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45468500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 530655029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 530700497500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45468500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 530655029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 530700497500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.759249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.759249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.672212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.672212                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.674693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.674715                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.674693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.674715                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70393.164771                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70393.164771                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67360.740741                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67360.740741                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81991.627114                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81991.627114                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67360.740741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81619.659069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81618.178844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67360.740741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81619.659069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81618.178844                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6293726                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1109996                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5375038                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208508                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208508                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6293726                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19489502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19489502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19489502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    487182720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    487182720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               487182720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          12987268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12987268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12987268                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17434316500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36277723250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     19271307                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9634302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         868683                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       868683                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9362381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3425092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12867064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           274624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          274624                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9361705                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28906938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28908311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    764891200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              764935808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6657876                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16294881                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053310                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.224651                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15426197     94.67%     94.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 868684      5.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16294881                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11950770500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14454493500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
