@misc{fpga-wiki,
  author = {Wikipedia},
  title = {Field-programmable gate array},
  url = {https://en.wikipedia.org/wiki/Field-programmable\_gate\_array},
  year = {2020}, 
}

@article{10.1145/2629579,
author = {Murray, Kevin E. and Whitty, Scott and Liu, Suya and Luu, Jason and Betz, Vaughn},
title = {Timing-Driven Titan: Enabling Large Benchmarks and Exploring the Gap between Academic and Commercial CAD},
year = {2015},
issue_date = {April 2015},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {8},
number = {2},
issn = {1936-7406},
url = {https://doi.org/10.1145/2629579},
doi = {10.1145/2629579},
journal = {ACM Trans. Reconfigurable Technol. Syst.},
month = mar,
articleno = {Article 10},
numpages = {18},
keywords = {FPGA, CAD, Benchmarks}
}


.
@InProceedings{10.1007/978-3-030-17227-5_25,
author="Nelson, Brent E.",
editor="Hochberger, Christian
and Nelson, Brent
and Koch, Andreas
and Woods, Roger
and Diniz, Pedro",
title="Third Party CAD Tools for FPGA Design---A Survey of the Current Landscape",
booktitle="Applied Reconfigurable Computing",
year="2019",
publisher="Springer International Publishing",
address="Cham",
pages="353--367",
abstract="The FPGA community is at an exciting juncture in the development of 3rd party CAD tools for FPGA design. Much has been learned in the past decade in the development and use of 3rd party tools such RapidSmith, Torc, and IceStorm. New independent open-source CAD tool projects are emerging which promise to provide alternatives to existing vendor tools. The recent release of the RapidWright tool suggests that Xilinx itself is interested in enabling the user community to develop new use cases and specialized tools for FPGA design. This paper provides a survey of the current landscape, discusses parts of what has been learned over the past decade in the author's work with 3rd party CAD tool development, and provides some thoughts on the future.",
isbn="978-3-030-17227-5"
}

@inproceedings{10.1145/2554688.2554767,
author = {Sari, Aitzan and Agiakatsikas, Dimitris and Psarakis, Mihalis},
title = {A Soft Error Vulnerability Analysis Framework for Xilinx FPGAs},
year = {2014},
isbn = {9781450326711},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
booktitle = {Proceedings of the 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
pages = {237–240},
numpages = {4},
keywords = {seu mitigation, single-events upsets (seus), fpgas, placement algorithms, soft errors, sensitive configuration bits},
location = {Monterey, California, USA},
series = {FPGA ’14}
}
@INPROCEEDINGS{6044842,
author={C. {Lavin} and M. {Padilla} and J. {Lamprecht} and P. {Lundrigan} and B. {Nelson} and B. {Hutchings}},
booktitle={2011 21st International Conference on Field Programmable Logic and Applications},
title={RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs},
year={2011},
volume={},
number={},
pages={349-355},
keywords={CAD;electronic engineering computing;field programmable gate arrays;CAD Tools;Xilinx FPGA;hypothetical architectures;commercial architectures;Xilinx design language;XDL;API;Field programmable gate arrays;Wires;Tiles;Routing;Design automation;Databases;Data structures;FPGA;Rapid Prototyping;Xilinx;CAD Tools;XDL;RapidSmith;Open Source;Placer;Router},
doi={10.1109/FPL.2011.69},
ISSN={1946-1488},
month={Sep.},}

@inproceedings{10.1145/2684746.2689085,
author = {Haroldsen, Travis and Nelson, Brent and Hutchings, Brad},
title = {RapidSmith 2: A Framework for BEL-Level CAD Exploration on Xilinx FPGAs},
year = {2015},
isbn = {9781450333153},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/2684746.2689085},
doi = {10.1145/2684746.2689085},
booktitle = {Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
pages = {66–69},
numpages = {4},
keywords = {fpga, cad framework, xilinx design language, xilinx, rapidsmith 2, rapidsmith},
location = {Monterey, California, USA},
series = {FPGA ’15}
}

@INPROCEEDINGS{8735509,
author={D. {Glick} and J. {Grigg} and B. {Nelson} and M. {Wirthlin}},
booktitle={2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)},
title={Maverick: A Stand-Alone CAD Flow for Partially Reconfigurable FPGA Modules},
year={2019},
volume={},
number={},
pages={9-16},
keywords={embedded systems;field programmable gate arrays;hardware description languages;logic CAD;microcontrollers;program compilers;public domain software;stand-alone CAD flow;proof-of-concept computer-aided design flow;reconfigurable modules;partial reconfiguration regions;field-programmable gate array designs;initial static design;Maverick flow;open source tools;end-to-end compilation flow;partial bitstreams;HDL designs;single-chip embedded system;partially reconfigurable FPGA modules;Xilinx Vivado PR flow;PR region;PYNQ-Z1 ARM processor;PYNQ-Z1 FPGA fabric;Field programmable gate arrays;Tools;Solid modeling;Hardware design languages;Databases;Pins;Routing;Field programmable gate arrays;;Partial reconfiguration;Electronic design automation and methodology;RapidSmith},
doi={10.1109/FCCM.2019.00012},
ISSN={2576-2613},
month={April},}

@INPROCEEDINGS{7482459,
author={A. {Sari} and M. {Psarakis}},
booktitle={2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS)},
title={A fault injection platform for the analysis of soft error effects in FPGA soft processors},
year={2016},
volume={},
number={},
pages={1-6},
keywords={CAD;field programmable gate arrays;microprocessor chips;radiation hardening (electronics);SRAM chips;fault injection platform;soft error effects;SRAM;embedded systems;single-event upsets;SEU;open-source CAD framework;RapidSmith;Xilinx FPGA soft processors;on-chip microcontroller;Leon3 soft processor;open-source fault-injection tool;fault identification;Circuit faults;Field programmable gate arrays;Program processors;Single event upsets;Monitoring;Open source software;Sensitivity analysis;space radiation;SRAM-based FPGAs;fault injection;soft errors;single-event upsets (SEUs);RapidSmith},
doi={10.1109/DDECS.2016.7482459},
ISSN={null},
month={April},}


@inproceedings{10.1145/2435264.2435317,
author = {Zhou, Jing and Chen, Lei and Wang, Shuo},
title = {Precision Fault Injection Method Based on Correspondence between Configuration Bitstream and Architecture (Abstract Only)},
year = {2013},
isbn = {9781450318877},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/2435264.2435317},
doi = {10.1145/2435264.2435317},
booktitle = {Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
pages = {267},
numpages = {1},
keywords = {configuration bitstream decode, SEU, fault injection, FPGA},
location = {Monterey, California, USA},
series = {FPGA ’13}
}

@ARTICLE{6560355,
author={U. {Kretzschmar} and A. {Astarloa} and J. {Jiménez} and M. {Garay} and J. {Del Ser}},
journal={IEEE Transactions on Industrial Electronics},
title={Compact and Fast Fault Injection System for Robustness Measurements on SRAM-Based FPGAs},
year={2014},
volume={61},
number={5},
pages={2493-2503},
keywords={field programmable gate arrays;SRAM chips;external injection;internal injection;configuration memory;error testing;SEU;single event upsets;error injection;AES encryption application;field programmable gate arrays;SRAM-based FPGA;robustness measurements;fault injection system;Field programmable gate arrays;Accuracy;Estimation;Ports (Computers);Redundancy;Robustness;Hardware;Error injection;single event upsets (SEU) controller;single event upsets (SEU);SRAM-based field programmable gate arrays (FPGA)},
doi={10.1109/TIE.2013.2273476},
ISSN={1557-9948},
month={May},}

@INPROCEEDINGS{8479215,
author={M. M. {Karimi} and A. {Anzagira} and W. {Taylor} and J. {Nelson} and A. {Osareh}},
booktitle={SoutheastCon 2018},
title={Component Failure Analysis (CFA): A New Method for Implemented FPGA Design Failure Analysis},
year={2018},
volume={},
number={},
pages={1-5},
keywords={Field programmable gate arrays;Failure analysis;Safety;Hardware;Single event upsets;Standards;Data structures},
doi={10.1109/SECON.2018.8479215},
ISSN={1091-0050},
month={April},}

@INPROCEEDINGS{6132703,
author={A. {Sari} and M. {Psarakis}},
booktitle={2011 International Conference on Field-Programmable Technology},
title={Scrubbing-based SEU mitigation approach for Systems-on-Programmable-Chips},
year={2011},
volume={},
number={},
pages={1-8},
keywords={fault tolerant computing;field programmable gate arrays;sensitivity analysis;storage management;system-on-chip;scrubbing-based SEU mitigation approach;systems-on-programmable-chip;single-event upset;hardware redundant technique;memory scrubbing;Xilinx Virtex-5 device;sensitivity analysis;constraint-driven replacement method;sensitive configuration frame;configuration memory scan;fault detection mechanism;fault repair mechanism;fault recovery;checkpointing;Leon3-based SoPC;Field programmable gate arrays;Circuit faults;System-on-a-chip;Integrated circuit interconnections;Layout;Redundancy},
doi={10.1109/FPT.2011.6132703},
ISSN={null},
month={Dec},}

@ARTICLE{1369494,
author={M. {Violante} and L. {Sterpone} and M. {Ceschia} and D. {Bortolato} and P. {Bernardi} and M. S. {Reorda} and A. {Paccagnella}},
journal={IEEE Transactions on Nuclear Science},
title={Simulation-based analysis of SEU effects in SRAM-based FPGAs},
year={2004},
volume={51},
number={6},
pages={3354-3359},
keywords={SRAM chips;field programmable gate arrays;radiation effects;semiconductor device models;simulation-based analysis;SEU effects;SRAM-based FPGA;SRAM-based field programmable gate arrays;single event upsets;FPGA configuration memory;radiation testing;probability;Analytical models;Field programmable gate arrays;Single event upset;Circuit testing;Predictive models;Logic devices;Registers;Table lookup;Logic design;Discrete event simulation},
doi={10.1109/TNS.2004.839516},
ISSN={1558-1578},
month={Dec},}

@ARTICLE{6879587,
author={C. {Bernardeschi} and L. {Cassano} and A. {Domenici} and L. {Sterpone}},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
title={ASSESS: A Simulator of Soft Errors in the Configuration Memory of SRAM-Based FPGAs},
year={2014},
volume={33},
number={9},
pages={1342-1355},
keywords={fault simulation;field programmable gate arrays;integrated circuit reliability;microprocessor chips;radiation hardening (electronics);SRAM chips;soft error simulator;configuration memory;SRAM-based FPGAs;fault models;fault simulators;fault activation;error propagation;miniMIPS microprocessor;ASSESS simulations;fault injection;Circuit faults;Field programmable gate arrays;Routing;Integrated circuit modeling;Storage area networks;Logic gates;Computer-aided design;reliability and testing;simulation;single event upset;SRAM FPGA},
doi={10.1109/TCAD.2014.2329419},
ISSN={1937-4151},
month={Sep.},}

@misc{OMS,
    author= {{W. Snyder}},
    year  = {2013},
    title = {Verilator: Open simulation-growing up},
    note  = {\url{https://www.veripool.org/wiki/verilator}},
}

@ARTICLE{4291792,
author={L. {Sterpone} and M. {Violante}},
journal={IEEE Transactions on Nuclear Science},
title={A New Partial Reconfiguration-Based Fault-Injection System to Evaluate SEU Effects in SRAM-Based FPGAs},
year={2007},
volume={54},
number={4},
pages={965-970},
keywords={SRAM chips;single event upset effects;SRAM-based FPGAs;modern SRAM-based field programmable gate array;radiation particles;partial reconfiguration-based fault-injection system;Field programmable gate arrays;Single event upset;Circuit faults;Random access memory;Ionizing radiation;Mission critical systems;Testing;Performance analysis;Computational modeling;Hardware;Fault injection;partial reconfiguration;SEU;SRAM-based FPGA},
doi={10.1109/TNS.2007.904080},
ISSN={1558-1578},
month={Aug},}

@INPROCEEDINGS{5491825,
author={U. {Legat} and A. {Biasizzo} and F. {Novak}},
booktitle={13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems},
title={Automated SEU fault emulation using partial FPGA reconfiguration},
year={2010},
volume={},
number={},
pages={24-27},
keywords={Emulation;Field programmable gate arrays;Circuit faults;Single event upset;Table lookup;Runtime;Flip-flops;Testing;Random access memory;Built-in self-test;fault emulation;fault injection;partial runtime reconfiguration;FPGA;SEU fault model},
doi={10.1109/DDECS.2010.5491825},
ISSN={null},
month={April},}

@INPROCEEDINGS{6037413,
author={M. {Straka} and J. {Kastil} and Z. {Kotasek}},
booktitle={2011 14th Euromicro Conference on Digital System Design},
title={SEU Simulation Framework for Xilinx FPGA: First Step towards Testing Fault Tolerant Systems},
year={2011},
volume={},
number={},
pages={223-230},
keywords={fault tolerance;field programmable gate arrays;SEU simulation framework;Xilinx FPGA;fault tolerant systems;JTAG interface;subsequent dynamic reconfiguration;ML506;Virtex5;RTL circuits;fault tolerant architectures;Field programmable gate arrays;Generators;Single event upset;Fault tolerant systems;Testing;Tunneling magnetoresistance;Computer architecture;SEU;generator;framework;FPGA;fault tolerant system;partial reconfiguration;testing;simulation},
doi={10.1109/DSD.2011.32},
ISSN={null},
month={Aug},}
@INPROCEEDINGS{6131392,
author={J. M. {Mogollon} and H. {Guzmán-Miranda} and J. {Nápoles} and J. {Barrientos} and M. A. {Aguirre}},
booktitle={2011 12th European Conference on Radiation and Its Effects on Components and Systems},
title={FTUNSHADES2: A novel platform for early evaluation of robustness against SEE},
year={2011},
volume={},
number={},
pages={169-174},
keywords={digital integrated circuits;integrated circuit design;radiation hardening (electronics);FTUNSHADES2;SEE;digital integrated circuits;hardening techniques;single event effects;harsh radiation environments;modern deep-submicron technologies;semiconductor surface;emulation-based fault injection platform;Field programmable gate arrays;Circuit faults;Clocks;Hardware;Registers;Testing;Single event upset;Single Event Effects;SEU;MBU;SET;Fault Injection;FPGA;Microprocessors},
doi={10.1109/RADECS.2011.6131392},
ISSN={0379-6566},
month={Sep.},}

@ARTICLE{4515957,
author={J. {Baraza} and J. {Gracia} and S. {Blanc} and D. {Gil} and P. {Gil}},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
title={Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code},
year={2008},
volume={16},
number={6},
pages={693-706},
keywords={codes;fault tolerance;hardware description languages;VLSI;fault injection techniques;VHDL code;fault tolerance;time to market;saboteurs;mutants;Circuit faults;Hardware design languages;Computational modeling;Very large scale integration;Circuit simulation;Gas insulated transmission lines;Fault tolerance;Time to market;Controllability;Error analysis;Dependability validation;fault tolerance;hardware description languages (HDLs);logic design;mutants;physical faults;saboteurs;VHDL-based fault injection;VLSI},
doi={10.1109/TVLSI.2008.2000254},
ISSN={1557-9999},
month={June},}
@INPROCEEDINGS{5981521,
author={J. {Grinschgl} and A. {Krieg} and C. {Steger} and R. {Weiss} and H. {Bock} and J. {Haid}},
booktitle={6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)},
title={Automatic saboteur placement for emulation-based multi-bit fault injection},
year={2011},
volume={},
number={},
pages={1-8},
keywords={fault tolerant computing;field programmable gate arrays;logic design;security of data;system-on-chip;saboteur placement;emulation-based multibit fault injection;system-on-chip design;security requirement;dependability requirement;security domain;design-under-test;fault injection method;FPGA-based functional emulation;field programmable gate array;Circuit faults;Emulation;Hardware;Security;System-on-a-chip;Adaptation models;XML},
doi={10.1109/ReCoSoC.2011.5981521},
ISSN={null},
month={June},}

@ARTICLE{6555963,
author={W. {Mansour} and R. {Velazco}},
journal={IEEE Transactions on Nuclear Science},
title={An Automated SEU Fault-Injection Method and Tool for HDL-Based Designs},
year={2013},
volume={60},
number={4},
pages={2728-2733},
keywords={fault diagnosis;hardware description languages;integrated circuit design;integrated circuit testing;microcontrollers;radiation hardening (electronics);automated SEU fault-injection method;HDL-based design;soft-error sensitivity;integrated circuit;8051 microcontroller;SEU error-rate prediction;radiation ground testing;Circuit faults;Field programmable gate arrays;Hardware design languages;Integrated circuit modeling;Testing;Hardware;Program processors;Fault injection;hardware description language;single event upsets;SRAM-based FPGA},
doi={10.1109/TNS.2013.2267097},
ISSN={1558-1578},
month={Aug},}

@INPROCEEDINGS{7906748,
author={M. {Solinas} and A. {Coelho} and J. A. {Fraire} and N. E. {Zergainoh} and P. A. {Ferreyra} and R. {Velazco}},
booktitle={2017 18th IEEE Latin American Test Symposium (LATS)},
title={Preliminary results of NETFI-2: An automatic method for fault injection on HDL-based designs},
year={2017},
volume={},
number={},
pages={1-4},
keywords={fault tolerant computing;field programmable gate arrays;hardware description languages;integrated circuit reliability;radiation hardening (electronics);automatic fault injection method;HDL-based designs;integrated circuit susceptibility evaluation;radiation effects;emulation-based methodology;NETFI-2;execution time improvement;Hardware Description Language;FPGA;Field programmable gate arrays;Circuit faults;Registers;Clocks;Table lookup;Hardware;Emulation;Fault Injection;Hardware Description Language;Single Event Upsets;Single Event Transients;FPGAs},
doi={10.1109/LATW.2017.7906748},
ISSN={null},
month={March},}

@ARTICLE{8103796,
author={A. M. {Keller} and T. A. {Whiting} and K. B. {Sawyer} and M. J. {Wirthlin}},
journal={IEEE Transactions on Nuclear Science},
title={Dynamic SEU Sensitivity of Designs on Two 28-nm SRAM-Based FPGA Architectures},
year={2018},
volume={65},
number={1},
pages={280-287},
keywords={field programmable gate arrays;integrated circuit design;integrated circuit testing;radiation hardening (electronics);SRAM chips;dynamic SEU sensitivity;FPGA architectures;field-programmable gate array designs;Intel Stratix V;Xilinx Kintex 7 FPGA;feedback triple modular redundancy;unmitigated design sensitivity;low-level device sensitivity;neutron radiation testing;feedback TMR;static random access memory;SRAM;dynamic single event upset;size 28 nm;Field programmable gate arrays;Tunneling magnetoresistance;Sensitivity;Integrated circuit reliability;Benchmark testing;Fault tolerace;field programmable gate arrays;neutron radiation effects;redundancy;static random access memory (SRAM) cells},
doi={10.1109/TNS.2017.2772288},
ISSN={1558-1578},
month={Jan},}

@misc{OMS1,
    author= {{Xilinx}},
    year  = {2018},
    title = {PG036 -Soft Error Mitigation Controller v4.1 Product Guide (v4.1)},
    note  = {\url{https://www.xilinx.com/support/documentation}},
}

@ARTICLE{45159571,
author={J. {Baraza} and J. {Gracia} and S. {Blanc} and D. {Gil} and P. {Gil}},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
title={Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code},
year={2008},
volume={16},
number={6},
pages={693-706},
keywords={codes;fault tolerance;hardware description languages;VLSI;fault injection techniques;VHDL code;fault tolerance;time to market;saboteurs;mutants;Circuit faults;Hardware design languages;Computational modeling;Very large scale integration;Circuit simulation;Gas insulated transmission lines;Fault tolerance;Time to market;Controllability;Error analysis;Dependability validation;fault tolerance;hardware description languages (HDLs);logic design;mutants;physical faults;saboteurs;VHDL-based fault injection;VLSI},
doi={10.1109/TVLSI.2008.2000254},
ISSN={1557-9999},
month={June},}

@ARTICLE{44380,
author={J. {Arlat} and M. {Aguera} and L. {Amat} and Y. {Crouzet} and J. -. {Fabre} and J. -. {Laprie} and E. {Martins} and D. {Powell}},
journal={IEEE Transactions on Software Engineering},
title={Fault injection for dependability validation: a methodology and some applications},
year={1990},
volume={16},
number={2},
pages={166-182},
keywords={computer communications software;distributed processing;fault tolerant computing;program verification;railways;software tools;dependability validation;fault-tolerant computing systems;fault-tolerance mechanisms;hardware/software prototype;validation-directed design process;validation methodology;general pin-level fault injection tool;MESSALINE;centralized computerized interlocking system;railway control applications;distributed system;dependable communication system;ESPRIT Delta-4 Project;Application software;Fault tolerant systems;Hardware;Software prototyping;Process design;Fault diagnosis;Distributed computing;Rail transportation;Centralized control;Communication system control},
doi={10.1109/32.44380},
ISSN={2326-3881},
month={Feb},}

@INPROCEEDINGS{8906534,
author={A. M. {Keller} and M. J. {Wirthlin}},
booktitle={2019 IEEE Radiation Effects Data Workshop},
title={Single-Event Characterization of a Stratix® 10 FPGA Using Neutron Irradiation},
year={2019},
volume={},
number={},
pages={1-6},
keywords={},
doi={10.1109/REDW.2019.8906534},
ISSN={null},
month={July},}


@inproceedings{10.1145/1046192.1046212,
author = {Asadi, Ghazanfar and Tahoori, Mehdi B.},
title = {Soft Error Rate Estimation and Mitigation for SRAM-Based FPGAs},
year = {2005},
isbn = {1595930299},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
booktitle = {Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-Programmable Gate Arrays},
pages = {149–160},
numpages = {12},
keywords = {SRAM-based FPGA, error recovery, soft error rate estimation},
location = {Monterey, California, USA},
series = {FPGA ’05}
}
@INPROCEEDINGS{1045531,
author={M. {Ceschia} and M. {Bellato} and A. {Paccagnella} and A. {Kaminski}},
booktitle={IEEE Radiation Effects Data Workshop},
title={Ion beam testing of ALTERA APEX FPGAs},
year={2002},
volume={},
number={},
pages={45-50},
keywords={field programmable gate arrays;integrated circuit testing;logic testing;ion beam effects;shift registers;SRAM chips;redundancy;integrated circuit reliability;error analysis;ion beam testing;heavy ion beam irradiation;field programmable gate array;ALTERA APEX FPGA;single event effects;ion linear energy transfer;SRAM-based configuration memory;test methodology;shift registers;triple-modular-redundant technique;circuit functionality;circuit irradiation;detected error logging;time-stamping error control system;single event upsets;single event functional interrupts;supply current;single event latch-ups;progressive SEU-induced driver contentions;cumulative micro latch-ups;SEFI cross section;configuration memory cross section;Ion beams;Field programmable gate arrays;Circuit testing;Energy exchange;Performance evaluation;Manufacturing;Shift registers;Error correction;Control systems;Single event upset},
doi={10.1109/REDW.2002.1045531},
ISSN={null},
month={July},}

@inproceedings{10.5555/1302493.1302729,
author = {Alderighi, M. and Casini, F. and D’Angelo, S. and Pastore, S. and Sechi, G. R. and Weigand, R.},
title = {Evaluation of Single Event Upset Mitigation Schemes for SRAM Based FPGAs Using the FLIPPER Fault Injection Platform},
year = {2007},
isbn = {0769528856},
publisher = {IEEE Computer Society},
address = {USA},
booktitle = {Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems},
pages = {105–113},
numpages = {9},
series = {DFT ’07}
}
@ARTICLE{1589186,
author={L. {Sterpone} and M. {Violante}},
journal={IEEE Transactions on Nuclear Science},
title={A new analytical approach to estimate the effects of SEUs in TMR architectures implemented through SRAM-based FPGAs},
year={2005},
volume={52},
number={6},
pages={2217-2223},
keywords={SRAM chips;field programmable gate arrays;integrated circuit design;fault tolerance;redundancy;radiation hardening (electronics);commercially-off-the-shelf SRAM-based FPGA devices;safety-applications;mission-critical applications;hardening techniques;system dependability;TMR designs;single event upset;fault-injection execution time;Single event transient;Field programmable gate arrays;Mission critical systems;Single event upset;Random access memory;Read-write memory;Virtual prototyping;Computational modeling;Analytical models;Memory architecture;Dependability evaluation;FPGA;single event effects},
doi={10.1109/TNS.2005.860745},
ISSN={1558-1578},
month={Dec},}

@INPROCEEDINGS{5325359,
author={D. {Kammler} and J. {Guan} and G. {Ascheid} and R. {Leupers} and H. {Meyr}},
booktitle={2009 Third IEEE International Conference on Secure Software Integration and Reliability Improvement},
title={A Fast and Flexible Platform for Fault Injection and Evaluation in Verilog-Based Simulations},
year={2009},
volume={},
number={},
pages={309-314},
keywords={fault simulation;hardware description languages;integrated circuit testing;Verilog-based simulations;Verilog-based fault injection;Verilog-based fault evaluation;Verilog programming interface;VPI;Hardware design languages;Fault tolerance;Analytical models;Electromagnetic radiation;Electromagnetic interference;Controllability;Signal processing;Standardization;Statistical analysis;Usability;Fault injection;failure evaluation;Verilog;Verilog programming interface (VPI)},
doi={10.1109/SSIRI.2009.38},
ISSN={null},
month={July},}

@INPROCEEDINGS{6850649,
author={M. {Kooli} and G. {Di Natale}},
booktitle={2014 9th IEEE International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS)},
title={A survey on simulation-based fault injection tools for complex systems},
year={2014},
volume={},
number={},
pages={1-6},
keywords={fault simulation;fault tolerance;microprocessor chips;simulation based fault injection tools;hardware fault injection;emulation based fault injection;complex microprocessor based systems;Hardware;Circuit faults;Fault tolerant systems;Redundancy;Operating systems;Dependability;Faults;Fault Tolerance;Fault Injection},
doi={10.1109/DTIS.2014.6850649},
ISSN={null},
month={May},}

@INPROCEEDINGS{614074,
author={V. {Sieh} and O. {Tschache} and F. {Balbach}},
booktitle={Proceedings of IEEE 27th International Symposium on Fault Tolerant Computing},
title={VERIFY: evaluation of reliability using VHDL-models with embedded fault descriptions},
year={1997},
volume={},
number={},
pages={32-36},
keywords={hardware description languages;software tools;safety-critical software;digital simulation;microprocessor chips;fault tolerant computing;VERIFY;reliability evaluation;VHDL-models;embedded fault descriptions;digital systems;functionality;simulation based fault injector;software tool;hardware components;32-bit processor;DP32;Hardware;Digital systems;Software tools;Computer science;Computational modeling;Computer simulation;System testing;Observability;Controllability;Pins},
doi={10.1109/FTCS.1997.614074},
ISSN={0731-3071},
month={June},}

@INPROCEEDINGS{6154066,
author={W. {Chao} and F. {Zhongchuan} and C. {Hongsong} and C. {Gang}},
booktitle={2011 First International Conference on Instrumentation, Measurement, Computer, Communication and Control},
title={FSFI: A Full System Simulator-Based Fault Injection Tool},
year={2011},
volume={},
number={},
pages={326-329},
keywords={fault tolerant computing;multiprocessing systems;VLSI;FSFI;full system simulator-based fault injection tool;COTS components;multi core processor;VLSI technology;software based fault-injection tool;open source full system simulator;SAM;AGEN;address generation unit;fault injector;controller;monitor;analyzer;transient faults;SPARC processor;Symptoms;Circuit faults;Monitoring;Registers;Decoding;Radiation detectors;Virtual machine monitors;Transient analysis;fault injection;high level fault propagation;symptom;SPARC architecture},
doi={10.1109/IMCCC.2011.88},
ISSN={null},
month={Oct},}

@INPROCEEDINGS{6734986,
author={W. {Mansour} and R. {Velazco} and R. {Ayoubi} and H. {Ziade} and W. {El Falou}},
booktitle={2013 25th International Conference on Microelectronics (ICM)},
title={A method and an automated tool to perform SET fault-injection on HDL-based designs},
year={2013},
volume={},
number={},
pages={1-4},
keywords={neural nets;radiation hardening (electronics);transients;automated tool;SET fault-injection;HDL-based designs;transient faults;energetic particles;register transfer level model;artificial neural network benchmark application;radiation environment;Circuit faults;Table lookup;Indexes;SDRAM;Monitoring;Reliability;Computers;Single Event Transients;Fault Injection;Hardware Description Language;SRAM-based FPGA;soft-errors},
doi={10.1109/ICM.2013.6734986},
ISSN={2159-1679},
month={Dec},}

@INPROCEEDINGS{4711556,
author={A. {Bosio} and G. D. {Natale}},
booktitle={2008 17th Asian Test Symposium},
title={LIFTING: A Flexible Open-Source Fault Simulator},
year={2008},
volume={},
number={},
pages={35-40},
keywords={circuit simulation;fault simulation;hardware description languages;logic simulation;logic testing;LIFTING;LIRMM fault simulator;flexible open-source fault simulator;logic simulations;fault simulations;single/multiple stuck-at faults;single event upset;digital circuits SEU;Verilog;open-source tool;circuit simulations;Open source software;Circuit faults;Circuit simulation;Discrete event simulation;Logic testing;Circuit testing;Single event upset;Logic circuits;Performance evaluation;Digital circuits;Fault simulator;logic simulation;Open-source},
doi={10.1109/ATS.2008.17},
ISSN={2377-5386},
month={Nov},}

@INPROCEEDINGS{8632000,
author={L. {Bozzoli} and C. {De Sio} and L. {Sterpone} and C. {Bernardeschi}},
booktitle={2018 International Symposium on Rapid System Prototyping (RSP)},
title={PyXEL: An Integrated Environment for the Analysis of Fault Effects in SRAM-Based FPGA Routing},
year={2018},
volume={},
number={},
pages={70-75},
keywords={field programmable gate arrays;network routing;SRAM chips;PyXEL;fault effects;SRAM-based FPGA routing;FPGA devices;routing complexity;modern FPGAs;routing infrastructure;limited information availability;interconnection structure;FPGAs routing structure;Python-based framework;FPGAs bitstreams;specific faults;routing resources;electrical effects;routing interconnections;mission critical applications;Field programmable gate arrays;Routing;Switches;Tools;Task analysis;Single event upsets;Testing;SRAM-based FPGA;routing;bitstream;fault injection},
doi={10.1109/RSP.2018.8632000},
ISSN={2150-5500},
month={Oct},}

@INPROCEEDINGS{6378210,
author={C. {Bernardeschi} and L. {Cassano} and A. {Domenici} and L. {Sterpone}},
booktitle={2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)},
title={Accurate simulation of SEUs in the configuration memory of SRAM-based FPGAs},
year={2012},
volume={},
number={},
pages={115-120},
keywords={field programmable gate arrays;radiation hardening (electronics);SRAM chips;SEU simulation accuracy;configuration memory;SRAM-based FPGA;automotive application;aerospace application;safety-critical application;single-event upset sensitivity;logic resource;routing resource;SEU electrical behavior;benchmark circuits;fault injection experiments;Circuit faults;Field programmable gate arrays;Routing;Analytical models;Integrated circuit modeling;Table lookup;Switches;Single Event Upsets;SRAM-based FPGAs;fault simulation;static analysis},
doi={10.1109/DFT.2012.6378210},
ISSN={2377-7966},
month={Oct},}

@INPROCEEDINGS{7845375,
author={S. {Sau} and M. {Kooli} and G. {Di Natale} and A. {Bosio} and A. {Chakrabarti}},
booktitle={2016 Conference on Design of Circuits and Integrated Systems (DCIS)},
title={SCHIFI: Scalable and flexible high performance FPGA-based fault injector},
year={2016},
volume={},
number={},
pages={1-4},
keywords={field programmable gate arrays;logic design;SCHIFI;FPGA;digital circuits;physical manufacturing defects;environmental perturbations;radiations;electromagnetic interference;simulation-based fault injectors;hardware based fault injectors;Circuit faults;Hardware;Random access memory;Field programmable gate arrays;Software;Fault location;Reliability;FPGA;Fault Injector;Hardware Faults;Memories},
doi={10.1109/DCIS.2016.7845375},
ISSN={null},
month={Nov},}

@INPROCEEDINGS{7500787,
author={E. {Carlisle} and N. {Wulf} and J. {MacKinnon} and A. {George}},
booktitle={2016 IEEE Aerospace Conference},
title={DrSEUs: A dynamic robust single-event upset simulator},
year={2016},
volume={},
number={},
pages={1-11},
keywords={aerospace simulation;fault diagnosis;radiation hardening (electronics);fault-injection mechanism;radiation-beam testing;COTS processor;commercial off-the-shelf processor;fault-injection testing;Simics full-system simulator;dynamic robust single-event upset simulator;DrSEU;Circuit faults;Testing;Program processors;Hardware;Robustness},
doi={10.1109/AERO.2016.7500787},
ISSN={null},
month={March},}

@INPROCEEDINGS{6560694,
author={H. {Cho} and S. {Mirkhani} and C. {Cher} and J. A. {Abraham} and S. {Mitra}},
booktitle={2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)},
title={Quantitative evaluation of soft error injection techniques for robust system design},
year={2013},
volume={},
number={},
pages={1-10},
keywords={radiation hardening (electronics);quantitative evaluation;soft error injection techniques;robust system design;simulation-based design;Flip-flops;Registers;Clocks;Emulation;Accuracy;Resilience;Computer architecture},
doi={},
ISSN={0738-100X},
month={May},}

@INPROCEEDINGS{6873692,
author={L. {Cassano} and H. {Guzman-Miranda} and M. A. {Aguirre}},
booktitle={2014 IEEE 20th International On-Line Testing Symposium (IOLTS)},
title={Early assessment of SEU sensitivity through untestable fault identification},
year={2014},
volume={},
number={},
pages={186-189},
keywords={benchmark testing;digital integrated circuits;fault diagnosis;formal specification;integrated circuit testing;radiation hardening (electronics);SEU sensitivity;untestable fault identification;single event upsets;static analysis;formal specification language;linear temporal logic;model-checking tool;ITC99 benchmark;fault injection experiments;digital circuits;Circuit faults;Integrated circuit modeling;Sensitivity;Testing;Single event upsets;Logic gates;Field programmable gate arrays;Automatic Test Generation;Computer Aided De-sign;Model-Checking;SAL;SEU Sensitivity Analysis;Single Event Upset;Untestability Proof;Fault Injection},
doi={10.1109/IOLTS.2014.6873692},
ISSN={1942-9401},
month={July},}

@ARTICLE{ref:ITC99, 
author={F. {Corno} and M. S. {Reorda} and G. {Squillero}}, 
journal={IEEE Design Test of Computers}, 
title={RT-level ITC'99 benchmarks and first ATPG results}, 
year={2000}, 
volume={17}, 
number={3}, 
pages={44-53}, 
keywords={Automatic test pattern generation;Logic testing;Performance evaluation;ATPG;RT-level benchmarks;ATPG tools;Automatic test pattern generation;Circuit testing;Benchmark testing;Circuit synthesis;Circuit faults;Prototypes;Libraries;Algorithm design and analysis;Automatic testing;Logic testing}, 
doi={10.1109/54.867894}, 
ISSN={1558-1918}, 
month={July},}

@INPROCEEDINGS{7336736,
author={D. S. {Lee} and G. R. {Allen} and G. {Swift} and M. {Cannon} and M. {Wirthlin} and J. S. {George} and R. {Koga} and K. {Huey}},
booktitle={2015 IEEE Radiation Effects Data Workshop (REDW)},
title={Single-Event Characterization of the 20 nm Xilinx Kintex UltraScale Field-Programmable Gate Array under Heavy Ion Irradiation},
year={2015},
volume={},
number={},
pages={1-6},
keywords={field programmable gate arrays;radiation hardening (electronics);SRAM chips;Xilinx Kintex ultrascale field-programmable gate array;heavy ion irradiation;single-event response;single-event latch-up;single-event upset;SRAM cells;block RAM memories;FPGA;size 20 nm;Random access memory;Testing;Field programmable gate arrays;Radiation effects;Monitoring;Ions;Protons},
doi={10.1109/REDW.2015.7336736},
ISSN={null},
month={July},}

@INPROCEEDINGS{315656,
author={E. {Jenn} and J. {Arlat} and M. {Rimen} and J. {Ohlsson} and J. {Karlsson}},
booktitle={Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing},
title={Fault injection into VHDL models: the MEFISTO tool},
year={1994},
volume={},
number={},
pages={66-75},
keywords={specification languages;fault tolerant computing;computer testing;formal verification;software tools;MEFISTO tool;fault injection methodology;fault-tolerant systems;VHDL;simulation language;Fault tolerant systems;Hardware;Process design;Analytical models;Laboratories;Computational modeling;Genetic mutations;Costs;Contracts;Predictive models},
doi={10.1109/FTCS.1994.315656},
ISSN={null},
month={June},}

@ARTICLE{536231,
author={C. R. {Yount} and D. P. {Siewiorek}},
journal={IEEE Transactions on Computers},
title={A methodology for the rapid injection of transient hardware errors},
year={1996},
volume={45},
number={8},
pages={881-891},
keywords={fault tolerant computing;logic design;formal verification;computer testing;transient hardware errors;fault-tolerant mechanisms;verification methodologies;fault-injection;register-transfer-language;ASPHALT;gate-level faults;ROMP;transient faults;gate-level model;fault tolerance;hybrid fault emulation;IBM ROMP;Verilog modeling;Hardware;Emulation;Computational modeling;Fault tolerance;Prototypes;Computer simulation;Voltage;Bridges;Asphalt;Acceleration},
doi={10.1109/12.536231},
ISSN={2326-3814},
month={Aug},}

@INPROCEEDINGS{887180,
author={J. C. {Baraza} and J. {Gracia} and D. {Gil} and P. J. {Gil}},
booktitle={Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems},
title={A prototype of a VHDL-based fault injection tool},
year={2000},
volume={},
number={},
pages={396-404},
keywords={hardware description languages;fault tolerant computing;system recovery;error detection;virtual machines;computer testing;VHDL-based fault injection tool;model-independent fault injection tool;IBM-PC platform;permanent faults;transient faults;medium-complexity models;error syndrome;fault-tolerance mechanisms;dependability;fault tolerant microcomputer system;error detection;recovery latencies;Prototypes;Circuit faults;Computational modeling;Fault tolerant systems;Hardware;Gas insulated transmission lines;Delay;Computer simulation;Fault tolerance;Microcomputers},
doi={10.1109/DFTVS.2000.887180},
ISSN={1550-5774},
month={Oct},}

@incollection{robach2003simulation,
  title={Simulation-Based Fault Injection and Testing Unsing the Mutation Technique},
  author={Robach, Chantal and Scholive, Mathieu},
  booktitle={Fault injection techniques and tools for embedded systems reliability evaluation},
  pages={195--215},
  year={2003},
  publisher={Springer}
}
@article{gil2003study,
  title={Study, comparison and application of different VHDL-based fault injection techniques for the experimental validation of a fault-tolerant system},
  author={Gil, Daniel and Gracia, Joaquin and Baraza, Juan Carlos and Gil, Pedro J},
  journal={Microelectronics Journal},
  volume={34},
  number={1},
  pages={41--51},
  year={2003},
  publisher={Elsevier}
}

@INPROCEEDINGS{1568808,
author={J. C. {Baraza} and J. {Gracia} and D. {Gil} and P. J. {Gil}},
booktitle={Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.},
title={Improvement of fault injection techniques based on VHDL code modification},
year={2005},
volume={},
number={},
pages={19-26},
keywords={fault simulation;hardware description languages;circuit simulation;fault injection;VHDL code modification;time-to-market reduction;fault modeling;saboteur insertion;mutant generation;Gas insulated transmission lines;Fault tolerant systems;Time to market;Controllability;Design engineering;Fault diagnosis;Hardware;Costs;Process design;Observability},
doi={10.1109/HLDVT.2005.1568808},
ISSN={1552-6674},
month={Nov},}

@ARTICLE{4291679,
author={M. A. {Aguirre} and J. N. {Tombs} and F. {Munoz} and V. {Baena} and H. {Guzman} and J. {Napoles} and A. {Torralba} and A. {Fernandez-Leon} and F. {Tortosa-Lopez} and D. {Merodio}},
journal={IEEE Transactions on Nuclear Science},
title={Selective Protection Analysis Using a SEU Emulator: Testing Protocol and Case Study Over the Leon2 Processor},
year={2007},
volume={54},
number={4},
pages={951-956},
keywords={aerospace components;circuit simulation;flip-flops;VLSI;flip-flops;multi-bit flips;FT-UNSHADES;VLSI circuits;SEU emulator;selective protection analysis;Protection;Protocols;Circuit faults;Circuit testing;Very large scale integration;Redundancy;Silicon;Production;Costs;Hardware;Fault injection;single event upset (SEU);FPGA-based emulation;FPGA reconfiguration;multi-bit upset;ASIC},
doi={10.1109/TNS.2007.895550},
ISSN={1558-1578},
month={Aug},}


@article{EBRAHIMI20141000,
title = "A fast, flexible, and easy-to-develop FPGA-based fault injection technique",
journal = "Microelectronics Reliability",
volume = "54",
number = "5",
pages = "1000 - 1008",
year = "2014",
issn = "0026-2714",
author = "Mojtaba Ebrahimi and Abbas Mohammadi and Alireza Ejlali and Seyed Ghassem Miremadi",
abstract = "By technology down scaling in nowadays digital circuits, their sensitivity to radiation effects increases, making the occurrence of soft errors more probable. As a consequence, soft error rate estimation of complex circuits such as processors is becoming an important issue in safety- and mission-critical applications. Fault injection is a well-known and widely used approach for soft error rate estimation. Development of previous FPGA-based fault injection techniques is very time consuming mainly because they do not adequately exploit supplementary FPGA tools. This paper proposes an easy-to-develop and flexible FPGA-based fault injection technique. This technique utilizes debugging facilities of Altera FPGAs in order to inject single event upset (SEU) and multiple bit upset (MBU) fault models in both flip-flops and memory units. As this technique uses FPGA built-in facilities, it imposes negligible performance and area overheads on the system. The experimental results show that the proposed technique is on average four orders of magnitude faster than a pure simulation-based fault injection. These features make the proposed technique applicable to industrial-scale circuits."
}


@ARTICLE{4089170,
author={C. {Lopez-Ongil} and M. {Garcia-Valderas} and M. {Portela-Garcia} and L. {Entrena}},
journal={IEEE Transactions on Nuclear Science},
title={Autonomous Fault Emulation: A New FPGA-Based Acceleration System for Hardness Evaluation},
year={2007},
volume={54},
number={1},
pages={252-261},
keywords={fault tolerance;field programmable gate arrays;radiation effects;VLSI;autonomous fault emulation;FPGA-based acceleration system;hardness;nanometer technologies;integrated circuit sensitivity;harsh environments;aerospace circuits;earth surface;modern VLSI circuits;SEU sensitivity evaluation;proposed autonomous emulation approach;fault injection;fault tolerance;reliability testing;Emulation;Acceleration;Circuit faults;Field programmable gate arrays;Integrated circuit technology;Application specific integrated circuits;Earth;Radiation hardening;Fault tolerance;Very large scale integration;Fault emulation;fault injection;fault tolerance;FPGA;reliability testing;SEU},
doi={10.1109/TNS.2006.889115},
ISSN={1558-1578},
month={Feb},}

@ARTICLE{7181741,
author={F. {Serrano} and J. A. {Clemente} and H. {Mecha}},
journal={IEEE Transactions on Nuclear Science},
title={A Methodology to Emulate Single Event Upsets in Flip-Flops Using FPGAs through Partial Reconfiguration and Instrumentation},
year={2015},
volume={62},
number={4},
pages={1617-1624},
keywords={field programmable gate arrays;filters;flip-flops;logic testing;radiation hardening (electronics);single event upsets;SEU;flip-flops;field programmable gate array;partial reconfiguration;partial instrumentation;fault injection;circuit under test;nonintrusive errors injection system;NESSY;Virtex-5 FPGA;feed-forward equalization filter;FFE filter;Field programmable gate arrays;Circuit faults;Single event upsets;Instruments;Emulation;Hardware;Flip-flops;Fault injection;flip-flops;FPGA;reliability;single event upset (SEU)},
doi={10.1109/TNS.2015.2447391},
ISSN={1558-1578},
month={Aug},}

@ARTICLE{8307104,
author={A. {Ullah} and P. {Reviriego} and J. A. {Maestro}},
journal={IEEE Transactions on Nuclear Science},
title={An Efficient Methodology for On-Chip SEU Injection in Flip-Flops for Xilinx FPGAs},
year={2018},
volume={65},
number={4},
pages={989-996},
keywords={field programmable gate arrays;flip-flops;integrated circuit design;integrated circuit reliability;radiation hardening (electronics);on-chip SEU injection;field-programmable gate array;single-event upset emulation;SEU emulation;flip-flops;Xilinx FPGA;reliability evaluation;single-frame on-chip partial reconfiguration;Flip-flops;Field programmable gate arrays;Circuit faults;Instruments;Single event upsets;Clocks;Emulation;Fault injection;radiation effects;reliability evaluations},
doi={10.1109/TNS.2018.2812719},
ISSN={1558-1578},
month={April},}

@INPROCEEDINGS{4677166,
author={H. {Guzman-Miranda} and J. N. {Tombs} and M. A. {Aguirre}},
booktitle={2008 IEEE International Symposium on Industrial Electronics},
title={FT-UNSHADES-uP: A platform for the analysis and optimal hardening of embedded systems in radiation environments},
year={2008},
volume={},
number={},
pages={2276-2281},
keywords={application specific integrated circuits;embedded systems;fault tolerance;field programmable gate arrays;integrated circuit design;integrated circuit testing;logic design;logic testing;microprocessor chips;radiation hardening (electronics);embedded system;radiation environment;dependable system design;hierarchical analysis;runtime fault injection;embedded RAM;internal register;MicroBlaze uP system;optimal hardening;FPGA design;ASIC design;Radiation hardening;Embedded system;Circuit faults;Field programmable gate arrays;Registers;Hardware;Runtime;Integrated circuit technology;Single event upset;Circuit simulation},
doi={10.1109/ISIE.2008.4677166},
ISSN={2163-5145},
month={June},}

@ARTICLE{6412749,
author={I. {Herrera-Alzu} and M. {Lopez-Vallejo}},
journal={IEEE Transactions on Nuclear Science},
title={Design Techniques for Xilinx Virtex FPGA Configuration Memory Scrubbers},
year={2013},
volume={60},
number={1},
pages={376-385},
keywords={field programmable gate arrays;integrated circuit reliability;SRAM chips;Xilinx Virtex FPGA;configuration memory scrubbers;SRAM-based FPGA;in-field reconfigurable;logic density;ionizing radiation;technology scaling;harsh radiation environments;reliability ground;error mitigation;error accumulation;Xilinx Virtex-4QV/5QV;Field programmable gate arrays;Error correction codes;Routing;Tunneling magnetoresistance;Reliability;Radiation effects;Single event upset;Field Programmable Gate Array (FPGA);reconfiguration;scrubbing;single event upset;Xilinx},
doi={10.1109/TNS.2012.2231881},
ISSN={1558-1578},
month={Feb},}

@ARTICLE{7776929,
author={A. {Stoddard} and A. {Gruwell} and P. {Zabriskie} and M. J. {Wirthlin}},
journal={IEEE Transactions on Nuclear Science},
title={A Hybrid Approach to FPGA Configuration Scrubbing},
year={2017},
volume={64},
number={1},
pages={497-503},
keywords={field programmable gate arrays;FPGA configuration scrubbing;Xilinx 7-Series FPGA;high-speed internal scrubbing;FPGA configuration memory;single-bit frame errors;multibit frame errors;multibit upsets;secondary scrubbing mechanism;Xilinx 7-Series hybrid configuration scrubbing architecture scans;XC7Z020 device;configuration fault injection;neutron radiation testing;Field programmable gate arrays;Materials handling;Maintenance engineering;Error correction codes;Hardware;Performance evaluation;Random access memory;Configuration scrubbing;field programmable gate arrays;single-event upset (SEU)},
doi={10.1109/TNS.2016.2636666},
ISSN={1558-1578},
month={Jan},}

@ARTICLE{6459610,
author={K. {Huang} and Y. {Hu} and X. {Li}},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
title={Reliability-Oriented Placement and Routing Algorithm for SRAM-Based FPGAs},
year={2014},
volume={22},
number={2},
pages={256-269},
keywords={field programmable gate arrays;integrated circuit reliability;integrated logic circuits;nanoelectronics;network routing;probability;radiation hardening (electronics);SRAM chips;reliability-oriented placement;routing algorithm;SRAM-based FPGAs;nanometer scale;fault occurrence probability;soft error mitigation;node error rate;error propagation probability;cube-based analysis algorithm;system-level robustness;Routing;Circuit faults;Field programmable gate arrays;Measurement;Wires;Integrated circuit reliability;Cube-based analysis;failure rate;field-programmable gate arrays (FPGAs);mean time between failures (MTBFs);placement and routing;soft error mitigation},
doi={10.1109/TVLSI.2013.2239318},
ISSN={1557-9999},
month={Feb},}

@INPROCEEDINGS{1515755,
author={O. {Heron} and T. {Arnaout} and H. -. {Wunderlich}},
booktitle={International Conference on Field Programmable Logic and Applications, 2005.},
title={On the reliability evaluation of SRAM-based FPGA designs},
year={2005},
volume={},
number={},
pages={403-408},
keywords={field programmable gate arrays;logic design;SRAM chips;reliability;reliability evaluation;SRAM-based FPGA designs;field programmable gate arrays;Field programmable gate arrays;Random access memory;Single event upset;Semiconductor devices;Manufacturing processes;Packaging;Latches;Consumer products;Mathematical model;Failure analysis},
doi={10.1109/FPL.2005.1515755},
ISSN={1946-1488},
month={Aug},}


@INPROCEEDINGS{1395771,
author={F. L. {Kastensmidt} and L. {Sterpone} and L. {Carro} and M. S. {Reorda}},
booktitle={Design, Automation and Test in Europe},
title={On the optimal design of triple modular redundancy logic for SRAM-based FPGAs},
year={2005},
volume={},
number={},
pages={1290-1295 Vol. 2},
keywords={field programmable gate arrays;circuit optimisation;redundancy;logic design;network routing;SRAM chips;fault tolerance;digital filters;digital signal processing chips;optimal design;triple modular redundancy logic;fault tolerant technique;TMR logic;voter insertion;TMR digital filter;fault injection;fault tolerance;circuit routing;SRAM;FPGA;Logic design;Field programmable gate arrays;Redundancy;Fault tolerance;Robustness;Routing;Circuit faults;Signal design;Protection;Signal generators},
doi={10.1109/DATE.2005.229},
ISSN={1558-1101},
month={March},}

@INPROCEEDINGS{4017162,
author={B. {Pratt} and M. {Caffrey} and P. {Graham} and K. {Morgan} and M. {Wirthlin}},
booktitle={2006 IEEE International Reliability Physics Symposium Proceedings},
title={Improving FPGA Design Robustness with Partial TMR},
year={2006},
volume={},
number={},
pages={226-232},
keywords={field programmable gate arrays;integrated circuit reliability;logic design;radiation effects;redundancy;FPGA design robustness;single event upsets;reliability;software tool;circuit structures;triple modular redundancy;classification;selective mitigation;error propagation;Field programmable gate arrays;Robustness;Circuits;Protection;Single event upset;Single event transient;Application software;Costs;Software tools;Redundancy;SEU;FPGA;TMR;persistence;error propagation;simulator;radiation;selective mitigation},
doi={10.1109/RELPHY.2006.251221},
ISSN={1938-1891},
month={March},}

@ARTICLE{1363710,
author={F. G. {de Lima Kastensmidt} and G. {Neuberger} and R. F. {Hentschke} and L. {Carro} and R. {Reis}},
journal={IEEE Design Test of Computers},
title={Designing fault-tolerant techniques for SRAM-based FPGAs},
year={2004},
volume={21},
number={6},
pages={552-562},
keywords={fault tolerance;SRAM chips;field programmable gate arrays;logic design;error detection;logic testing;combinational circuits;fault-tolerant techniques;SRAM;FPGA;transient faults;circuit operation;duplication with comparison;concurrent error detection;triple-modular-redundancy techniques;Fault tolerance;Field programmable gate arrays;Circuit faults;Routing;Table lookup;Logic devices;Integrated circuit interconnections;Clocks;Delay;Programmable logic arrays},
doi={10.1109/MDT.2004.85},
ISSN={1558-1918},
month={Nov},}