{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "def binary_to_decimal(binary_string):\n",
    "    if binary_string[0] == '1':  # Check if the number is negative\n",
    "        # Calculate the two's complement by subtracting 2^n\n",
    "        return int(binary_string, 2) - 2**len(binary_string)\n",
    "    else:\n",
    "        return int(binary_string, 2)\n",
    "\n",
    "def decimal_to_binary(decimal_number, bit_width=8):\n",
    "    if decimal_number < 0:\n",
    "        # Calculate the two's complement by adding 2^n\n",
    "        binary_string = bin(decimal_number + 2**bit_width)[2:]\n",
    "    else:\n",
    "        binary_string = bin(decimal_number)[2:]\n",
    "\n",
    "    # Ensure the binary string has the correct length (bit_width)\n",
    "    return binary_string.zfill(bit_width)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Dictionary with instruction op codes\n",
    "mnemo_op_code = {\n",
    "    \"LDA\": \"0000\",\n",
    "    \"ADD\": \"0001\",\n",
    "    \"SUB\": \"0010\",\n",
    "    \"OUT\": \"1110\",\n",
    "    \"HLT\": \"1111\"\n",
    "}\n",
    "\n",
    "op_code_mnemo = {\n",
    "    '0000' : 'LDA', \n",
    "    '0001' : 'ADD',\n",
    "    '0010' : 'SUB',\n",
    "    '1110' : 'OUT',\n",
    "    '1111' : 'HLT'\n",
    "}\n",
    "\n",
    "def convert_mnemo_op_code(instruction):\n",
    "    op_code = mnemo_op_code.get(instruction, \"N/A\")\n",
    "    return op_code\n",
    "\n",
    "# Function load\n",
    "def load(file_path, ram_instance):\n",
    "\n",
    "    # Open the file in reading\n",
    "    with open(file_path, \"r\") as file:\n",
    "        # Read each line\n",
    "        for line_number, line in enumerate(file):\n",
    "            # Delete blanks\n",
    "            line = line.strip()\n",
    "\n",
    "            # Split the line into instruction and hexadecimal number\n",
    "            parts = line.split()\n",
    "            instruction = parts[0]\n",
    "            hex_number = parts[1]\n",
    "\n",
    "            # Convert instruction to op code\n",
    "            op_code = convert_mnemo_op_code(instruction)\n",
    "\n",
    "            # Convert hexadecimal number to binary and take the last 4 digits\n",
    "            binary_number = bin(int(hex_number, 16))[2:].zfill(4)[-4:]\n",
    "\n",
    "            # Combine op code and binary number\n",
    "            combined_data = op_code + binary_number\n",
    "\n",
    "            # Append combined data to RAM using line number as address\n",
    "            ram_instance.write(combined_data, line_number)\n",
    "\n",
    "# Create an instance of the RAM class\n",
    "#my_ram = RAM()\n",
    "\n",
    "# Call the load function with the file path and the RAM instance\n",
    "#load(r\"file.txt\", my_ram)\n",
    "\n",
    "#my_ram.read(1)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Clock:\n",
    "\tdef __init__(self, cpu):\n",
    "\t\tself.state=0\n",
    "\t\tself.on=True\n",
    "\n",
    "\tdef advance(self):\n",
    "\t\tprint(cpu)\n",
    "\t\tself.state+=1\n",
    "\n",
    "\tdef __str__(self):\n",
    "\t\treturn self.state\n",
    "\n",
    "class RingCounter():\n",
    "\tdef __init__(self, n_time_states):\n",
    "\t\tself.state=0\n",
    "\t\tself.n_time_states=n_time_states\n",
    "\n",
    "\tdef advance(self):\n",
    "\t\tself.state=(self.state+1)%self.n_time_states\n",
    "\t\n",
    "\tdef read(self):\n",
    "\t\treturn self.state\n",
    "\t\t\n",
    "\tdef __str__(self):\n",
    "\t\tring='0'*6\n",
    "\t\tring[self.state]='1'\n",
    "\t\treturn ring"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Register:\n",
    "    \"\"\"\n",
    "    Three 8-bit registers: A, B, IR. A and B are general-purpose, IR is the instruction register (store the current instruction that's being executed).\n",
    "    Three numpy array of fixed size\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self):\n",
    "        self.state = ''\n",
    "    \n",
    "    # Return the state of the register\n",
    "    def read(self):\n",
    "        return self.state\n",
    "    \n",
    "    # Overwrite the state of the register\n",
    "    def write(self, data):\n",
    "        self.state = data\n",
    "    \n",
    "    def __str__(self):\n",
    "        return f\"State: {self.state}\"\n",
    "\n",
    "class ByteRegister(Register):\n",
    "    def __init__(self):\n",
    "        self.state = '0'*8\n",
    "\n",
    "    def __str__(self):\n",
    "        return f\"State: {self.state}\"\n",
    "\n",
    "class NibbleRegister(Register):\n",
    "    def __init__(self):\n",
    "        self.state = '0'*4\n",
    "    \n",
    "    def __str__(self):\n",
    "        return f\"State: {self.state}\"\n",
    "    \n",
    "class RAM(Register):\n",
    "    \"\"\"\n",
    "    RAM stores both the program and the data. 16 addresses of 8 bits each\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self):\n",
    "        # List of 8-bits registers\n",
    "        self.state = [ByteRegister() for _ in range(16)]\n",
    "\n",
    "    # Write on the address of the RAM\n",
    "    def write(self, data, address):\n",
    "        # Data validation\n",
    "        assert type(data) is str, 'data type error'\n",
    "        assert len(data) == 8, 'size error'\n",
    "\n",
    "        self.state[address].write(data)\n",
    "    \n",
    "    # Read the address of the RAM\n",
    "    def read(self, address):\n",
    "        return self.state[address].read()\n",
    "    \n",
    "    def __str__(self):\n",
    "        return \"\\n\".join([f\"Address {i}: {register}\" for i, register in enumerate(self.state)])\n",
    "\n",
    "\n",
    "\n",
    "class InstructionRegister(ByteRegister):\n",
    "    \"\"\"\n",
    "    Register where you can access the first and the second nibbles \n",
    "    \"\"\"\n",
    "\n",
    "    def readOpCode(self):\n",
    "        return self.read()[:4]\n",
    "    \n",
    "    def readOperand(self):\n",
    "        return self.read()[4:]\n",
    "\n",
    "    def __str__(self):\n",
    "        return f\"OpCode: {self.readOpCode()}\\nOperand: {self.readOperand()}\"\n",
    "\n",
    "class ProgramCounter(NibbleRegister):\n",
    "    \"\"\"\n",
    "    4-bits program counter\n",
    "    \"\"\"\n",
    "\n",
    "    # Update the counter\n",
    "    def advance(self):       \n",
    "        # Get the decimal value\n",
    "        value = int(self.state, 2)\n",
    "        # Update the counter mod 2**4\n",
    "        value = (value + 1)%2**4\n",
    "        # Convert the new value into a 4-bits string\n",
    "        string = bin(value)[2:].zfill(4)\n",
    "\n",
    "        self.state = string\n",
    "\n",
    "    def __str__(self):\n",
    "        return f\"Value: {int(self.state, 2)}\"\n",
    "\n",
    "\n",
    "\n",
    "class Flag(Register):\n",
    "    def __init__(self, reg):\n",
    "        self.state = 0\n",
    "        self.reg=reg\n",
    "    \n",
    "    \n",
    "    def read(self):\n",
    "        if(binary_to_decimal(self.reg.read())<0):\n",
    "            self.state=1\n",
    "        else:\n",
    "            self.state=0\n",
    "    def __str__(self):\n",
    "        self.read()\n",
    "        return f\"State: {self.state}\"\n",
    "\n",
    "\n",
    "\n",
    "class ALU(ByteRegister):\n",
    "    \"\"\"\n",
    "    The logic of the CPU\n",
    "    \"\"\"\n",
    "    def __init__(self, aRegister, bRegister):\n",
    "        self.a = aRegister\n",
    "        self.b = bRegister\n",
    "        self.state='0'*8\n",
    "        \n",
    "    def read(self, mode):\n",
    "        value_a, value_b=binary_to_decimal(self.a), binary_to_decimal(self.b)\n",
    "        if(mode=='add'):\n",
    "            result=value_a+value_b\n",
    "        elif(mode=='sub'):\n",
    "            result=value_a-value_b\n",
    "        self.state=result[0:8]\n",
    "        return decimal_to_binary(result[0:8])\n",
    "        \n",
    "    def __str__(self):\n",
    "        self.read()\n",
    "        return self.state\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "#HELPER FUNCTIONS\n",
    "\n",
    "#helper function for moving stuff between registers\n",
    "\n",
    "def bus(reg1, reg2, cpu):\n",
    "\t\"\"\"\n",
    "\tCopy data of reg1 into reg2\n",
    "\t\"\"\"\n",
    "\tcpu.advance_clock()\n",
    "\treg2.write(reg1.read())\n",
    "\n",
    "#MICRO-INSTRUCTIONS IMPLEMENTATION\n",
    "\t\n",
    "#exemples of micro-instructions. Micro-instructions are functions of ONLY a cpu object:\n",
    "\n",
    "def pc_to_mar(cpu):\n",
    "\tbus(cpu.programCounter,cpu.memoryAddressRegister,cpu)\n",
    "\n",
    "\"\"\"RAM.read() HA BISOGNO DI INDICE!\"\"\"\n",
    "def ram_to_a(cpu):\n",
    "\taddress=binary_to_decimal(cpu.memoryAddressRegister.read())\n",
    "\tcpu.aRegister.write(cpu.ram.read(address))\n",
    "\n",
    "def ram_to_b(cpu):\n",
    "\taddress=binary_to_decimal(cpu.memoryAddressRegister.read())\n",
    "\tcpu.bRegister.write(cpu.ram.read(address))\n",
    "\n",
    "def ram_to_ir(cpu):\n",
    "\taddress=binary_to_decimal(cpu.memoryAddressRegister.read())\n",
    "\tcpu.instructionRegister.write(cpu.ram.read(address))\n",
    "\n",
    "def ir_to_mar(cpu):\n",
    "\tcpu.memoryAddressRegister.write(cpu.instructionRegister.readOperand())\n",
    "\n",
    "#def alu_to_a(cpu):\n",
    "\t#bus(cpu.alu, cpu.aRegister, cpu)\n",
    "\n",
    "def alu_to_a_add(cpu):\n",
    "\tcpu.aRegister.write(cpu.alu.read('add'))\n",
    "\n",
    "def alu_to_a_sub(cpu):\n",
    "\tcpu.aRegister.write(cpu.alu.read('sub'))\n",
    "\n",
    "def no_op(cpu):\n",
    "\tpass\n",
    "\n",
    "def clock_off(cpu):\n",
    "\tcpu.clock.on=False\n",
    "\n",
    "def fetch(cpu):\n",
    "\tpc_to_mar(cpu)\n",
    "\tram_to_ir(cpu)\n",
    "\tcpu.programCounter.advance()\n",
    "\n",
    "#dict of lists of functions, each list is addressed by an opcode\n",
    "#corresponding to a macroinstruction available to the cpu,\n",
    "#and contains functions that corresponds to micro-instructions.\n",
    "#Very easy to expand the set, and very readable.\n",
    "\n",
    "macro_instructions={ \n",
    "\t'LDA':[ir_to_mar, ram_to_a, no_op],\n",
    "\t'ADD':[ir_to_mar, ram_to_b, alu_to_a_add],\n",
    "\t'SUB':[ir_to_mar, ram_to_b, alu_to_a_sub],\n",
    "\t'HLT':[clock_off, no_op, no_op],\n",
    "}\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "class CPU:\n",
    "\tdef __init__(self): #inizializza a zero i clock, program counter e registri\n",
    "\t\tself.clock=Clock(self)\n",
    "\t\tself.ringCounter=RingCounter(6)\n",
    "\t\tself.programCounter=ProgramCounter()\n",
    "\t\tself.memoryAddressRegister=ByteRegister()\n",
    "\t\tself.ram=RAM()\n",
    "\t\tself.aRegister=ByteRegister()\n",
    "\t\tself.bRegister=ByteRegister()\n",
    "\t\tself.instructionRegister=InstructionRegister()\n",
    "\t\tself.alu=ALU(self.aRegister,self.bRegister)\n",
    "\t\tself.flagA=Flag(self.aRegister)\t\n",
    "\n",
    "\n",
    "\n",
    "\tdef load_ram(self, input_path):#parser, loads to ram the code\n",
    "\t\tpass\n",
    "\n",
    "\tdef advance_clock(self, how_much=1):\n",
    "\t\tfor i in range(how_much):\n",
    "\t\t\tself.clock.advance()\n",
    "\t\t\tself.ringCounter.advance()\n",
    "\t\n",
    "\t# Execute the program \n",
    "\tdef run(self): #esegue il programma in ram\n",
    "\t\tself.clock.on=True\n",
    "\t\twhile(self.clock.on):\n",
    "\t\t\tfetch(self)\n",
    "\t\t\tself.advance_clock(3)\n",
    "\t\t\twhile(self.clock.on):\n",
    "\t\t\n",
    "\t\t\t\top_code=self.instructionRegister.readOpCode()\n",
    "\t\t\t\tmacro_instructions[op_code_mnemo[op_code]][self.ringCounter.read()-3](self)\n",
    "\n",
    "                #questo esegue la micro-operazione dell'istruzione presente sull'ir,\n",
    "                #corrispondente al time-state indicato sul microclock.\n",
    "\n",
    "\t\t\t\tself.advance_clock()\n",
    "\t\t\t\tif self.clock.state>3:\n",
    "\t\t\t\t\n",
    "\t\t\t\t\tself.clock.on = False\n",
    "\t\t\t\t\tbreak\n",
    "\n",
    "\n",
    "\tdef __str__(self):\n",
    "\t\tsnapshot = f\"Clock: {self.clock.__str__()}\\nProgram Counter: {self.programCounter.__str__()}\\n\" \\\n",
    "                   f\"Memory Address Register: {self.memoryAddressRegister.__str__()}\\nA Register: {self.aRegister.__str__()}\\n\" \\\n",
    "                   f\"B Register: {self.bRegister.__str__()}\\nInstruction Register: {self.instructionRegister.__str__()}\\n\" \\\n",
    "                   f\"Flag A: {self.flagA.__str__()}\\nRAM:\\n{self.ram.__str__()}\\n\"\n",
    "\n",
    "\t\treturn snapshot\n",
    "\n",
    "\t\t"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "ename": "AttributeError",
     "evalue": "'Flag' object has no attribute 'aRegister'",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[7], line 4\u001b[0m\n\u001b[0;32m      2\u001b[0m cpu\u001b[38;5;241m=\u001b[39m CPU()\n\u001b[0;32m      3\u001b[0m cpu\u001b[38;5;241m.\u001b[39mload_ram(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mfile.txt\u001b[39m\u001b[38;5;124m'\u001b[39m)\n\u001b[1;32m----> 4\u001b[0m \u001b[43mcpu\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mrun\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[1;32mIn[6], line 28\u001b[0m, in \u001b[0;36mCPU.run\u001b[1;34m(self)\u001b[0m\n\u001b[0;32m     26\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mclock\u001b[38;5;241m.\u001b[39mon\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mTrue\u001b[39;00m\n\u001b[0;32m     27\u001b[0m \u001b[38;5;28;01mwhile\u001b[39;00m(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mclock\u001b[38;5;241m.\u001b[39mon):\n\u001b[1;32m---> 28\u001b[0m \t\u001b[43mfetch\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[43m)\u001b[49m\n\u001b[0;32m     29\u001b[0m \t\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39madvance_clock(\u001b[38;5;241m3\u001b[39m)\n\u001b[0;32m     30\u001b[0m \t\u001b[38;5;28;01mwhile\u001b[39;00m(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mclock\u001b[38;5;241m.\u001b[39mon):\n",
      "Cell \u001b[1;32mIn[5], line 51\u001b[0m, in \u001b[0;36mfetch\u001b[1;34m(cpu)\u001b[0m\n\u001b[0;32m     50\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mfetch\u001b[39m(cpu):\n\u001b[1;32m---> 51\u001b[0m \t\u001b[43mpc_to_mar\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcpu\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m     52\u001b[0m \tram_to_ir(cpu)\n\u001b[0;32m     53\u001b[0m \tcpu\u001b[38;5;241m.\u001b[39mprogramCounter\u001b[38;5;241m.\u001b[39madvance()\n",
      "Cell \u001b[1;32mIn[5], line 17\u001b[0m, in \u001b[0;36mpc_to_mar\u001b[1;34m(cpu)\u001b[0m\n\u001b[0;32m     16\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mpc_to_mar\u001b[39m(cpu):\n\u001b[1;32m---> 17\u001b[0m \t\u001b[43mbus\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcpu\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mprogramCounter\u001b[49m\u001b[43m,\u001b[49m\u001b[43mcpu\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mmemoryAddressRegister\u001b[49m\u001b[43m,\u001b[49m\u001b[43mcpu\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[1;32mIn[5], line 9\u001b[0m, in \u001b[0;36mbus\u001b[1;34m(reg1, reg2, cpu)\u001b[0m\n\u001b[0;32m      5\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mbus\u001b[39m(reg1, reg2, cpu):\n\u001b[0;32m      6\u001b[0m \u001b[38;5;250m\t\u001b[39m\u001b[38;5;124;03m\"\"\"\u001b[39;00m\n\u001b[0;32m      7\u001b[0m \u001b[38;5;124;03m\tCopy data of reg1 into reg2\u001b[39;00m\n\u001b[0;32m      8\u001b[0m \u001b[38;5;124;03m\t\"\"\"\u001b[39;00m\n\u001b[1;32m----> 9\u001b[0m \t\u001b[43mcpu\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43madvance_clock\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m     10\u001b[0m \treg2\u001b[38;5;241m.\u001b[39mwrite(reg1\u001b[38;5;241m.\u001b[39mread())\n",
      "Cell \u001b[1;32mIn[6], line 21\u001b[0m, in \u001b[0;36mCPU.advance_clock\u001b[1;34m(self, how_much)\u001b[0m\n\u001b[0;32m     19\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21madvance_clock\u001b[39m(\u001b[38;5;28mself\u001b[39m, how_much\u001b[38;5;241m=\u001b[39m\u001b[38;5;241m1\u001b[39m):\n\u001b[0;32m     20\u001b[0m \t\u001b[38;5;28;01mfor\u001b[39;00m i \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mrange\u001b[39m(how_much):\n\u001b[1;32m---> 21\u001b[0m \t\t\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mclock\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43madvance\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m     22\u001b[0m \t\t\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mringCounter\u001b[38;5;241m.\u001b[39madvance()\n",
      "Cell \u001b[1;32mIn[3], line 7\u001b[0m, in \u001b[0;36mClock.advance\u001b[1;34m(self)\u001b[0m\n\u001b[0;32m      6\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21madvance\u001b[39m(\u001b[38;5;28mself\u001b[39m):\n\u001b[1;32m----> 7\u001b[0m \t\u001b[38;5;28;43mprint\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43mcpu\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m      8\u001b[0m \t\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mstate\u001b[38;5;241m+\u001b[39m\u001b[38;5;241m=\u001b[39m\u001b[38;5;241m1\u001b[39m\n",
      "Cell \u001b[1;32mIn[6], line 44\u001b[0m, in \u001b[0;36mCPU.__str__\u001b[1;34m(self)\u001b[0m\n\u001b[0;32m     40\u001b[0m \t\u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21m__str__\u001b[39m(\u001b[38;5;28mself\u001b[39m):\n\u001b[0;32m     41\u001b[0m \t\tsnapshot \u001b[38;5;241m=\u001b[39m \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mClock: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mclock\u001b[38;5;241m.\u001b[39m\u001b[38;5;21m__str__\u001b[39m()\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124mProgram Counter: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mprogramCounter\u001b[38;5;241m.\u001b[39m\u001b[38;5;21m__str__\u001b[39m()\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m\"\u001b[39m \\\n\u001b[0;32m     42\u001b[0m                    \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mMemory Address Register: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mmemoryAddressRegister\u001b[38;5;241m.\u001b[39m\u001b[38;5;21m__str__\u001b[39m()\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124mA Register: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39maRegister\u001b[38;5;241m.\u001b[39m\u001b[38;5;21m__str__\u001b[39m()\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m\"\u001b[39m \\\n\u001b[0;32m     43\u001b[0m                    \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mB Register: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mbRegister\u001b[38;5;241m.\u001b[39m\u001b[38;5;21m__str__\u001b[39m()\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124mInstruction Register: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39minstructionRegister\u001b[38;5;241m.\u001b[39m\u001b[38;5;21m__str__\u001b[39m()\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m\"\u001b[39m \\\n\u001b[1;32m---> 44\u001b[0m                    \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mFlag A: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mflagA\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[38;5;21;43m__str__\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124mRAM:\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mram\u001b[38;5;241m.\u001b[39m\u001b[38;5;21m__str__\u001b[39m()\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m\"\u001b[39m\n\u001b[0;32m     46\u001b[0m \t\t\u001b[38;5;28;01mreturn\u001b[39;00m snapshot\n",
      "Cell \u001b[1;32mIn[4], line 108\u001b[0m, in \u001b[0;36mFlag.__str__\u001b[1;34m(self)\u001b[0m\n\u001b[0;32m    107\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21m__str__\u001b[39m(\u001b[38;5;28mself\u001b[39m):\n\u001b[1;32m--> 108\u001b[0m     \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mread\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m    109\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mState: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mstate\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m\n",
      "Cell \u001b[1;32mIn[4], line 103\u001b[0m, in \u001b[0;36mFlag.read\u001b[1;34m(self)\u001b[0m\n\u001b[0;32m    102\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mread\u001b[39m(\u001b[38;5;28mself\u001b[39m):\n\u001b[1;32m--> 103\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m(binary_to_decimal(\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43maRegister\u001b[49m\u001b[38;5;241m.\u001b[39mread())\u001b[38;5;241m<\u001b[39m\u001b[38;5;241m0\u001b[39m):\n\u001b[0;32m    104\u001b[0m         \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mstate\u001b[38;5;241m=\u001b[39m\u001b[38;5;241m1\u001b[39m\n\u001b[0;32m    105\u001b[0m     \u001b[38;5;28;01melse\u001b[39;00m:\n",
      "\u001b[1;31mAttributeError\u001b[0m: 'Flag' object has no attribute 'aRegister'"
     ]
    }
   ],
   "source": [
    "#esempio main\n",
    "cpu= CPU()\n",
    "cpu.load_ram('file.txt')\n",
    "cpu.run()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
