Mazhar Alidina , José Monteiro , Srinivas Devadas , Abhijit Ghosh , Marios Papaefthymiou, Precomputation-based sequential logic optimization for low power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.426-436, Dec. 1994[doi>10.1109/92.335011]
R. I. Bahar , E. A. Frohm , C. M. Gaona , G. D. Hachtel , E. Macii , A. Pardo , F. Somenzi, Algebric Decision Diagrams and Their Applications, Formal Methods in System Design, v.10 n.2-3, p.171-206, April -May  1997[doi>10.1023/A:1008699807402]
BENINI, L. AND DE MICHELI, G. 1996. Transformation and synthesis of FSMs for low power gated clock implementation. IEEE Trans. Comput.-Aided Des. Integr. Circuits 15, 6 (June 1996), 630-643.
BIGGS, T. AND ET AL., 1994. A 1 Watt 68040-compatible microprocessor. In Proceedings of the IEEE Symposium on Low Power Electronics IEEE Computer Society Press, Los Alamitos, CA, 12-13.
BRGLEZ, F., BRYANT, D., AND KOZMINSKI, K. 1989. Combinational profiles of sequential benchmark circuits. In Proceedings of the IEEE International Symposium on Circuits and Systems (Portland, OR, May 1989) IEEE Press, Piscataway, NJ, 1929-1934.
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
COUDERT, O., BERTHET, C., AND MADRE, J. C. 1989. Verification of sequential machines using Boolean functional vectors. In Proceedings of the IFIP International Workshop on Applied Formal Methods for Correct VLSI Design (Leuven, Belgium, Nov.) IFIP, 111-128.
G. Debnath , K. Debnath , R. Fernando, The Pentium processor-90/100, microarchitecture and low power circuit design, Proceedings of the 8th International Conference on VLSI Design, p.185, January 04-07, 1995
M. Favalli , L. Benini , G. de Micheli, Design for Testability of Gated-Clock FSMs, Proceedings of the 1996 European conference on Design and Test, p.589, March 11-14, 1996
G. D. Hachtel , E. Macii , A. Pardo , F. Somenzi, Markovian analysis of large finite state machines, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.12, p.1479-1493, December 1996[doi>10.1109/43.552081]
J. Monteiro , J. Rinderknecht , S. Devadas , A. Ghosh, Optimization of combinational and sequential logic circuits for low power using precomputation, Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95), p.430, March 27-29, 1995
Kavita Ravi , Fabio Somenzi, High-density reachability analysis, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.154-158, November 05-09, 1995, San Jose, California, USA
A. Salz , M. Horowitz, IRSIM: an incremental MOS switch-level simulator, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.173-178, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74412]
Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
THEEUWEN, F. AND SEELEN, E. 1997. Power reduction through clock gating by symbolic manipulation. In Proceedings of the IFIP International Conference on Very Large Scale Integration (VLSI '97, Gramado, Brazil, Aug. 26-29)
Chi-Ying Tsui , José Monteiro , Massoud Pedram , Srinivas Devadas , Alvin M. Despain , Bill Lin, Power estimation methods for sequential logic circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.3, p.404-416, Sept. 1995[doi>10.1109/92.406998]
YANG, S. 1991. Logic synthesis and optimization benchmarks user guide version 3.0. Microelectronics Center of North Carolina, Research Triangle Park, NC.
