m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design
vadder
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 !s110 1551079159
!i10b 1
!s100 ijVXn`j8gkb?JEem_D[5R0
IMC8AhSYegNhz_9=DQ7T071
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_sv_unit
S1
R0
Z4 w1549912272
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/adder.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/adder.sv
L0 3
Z5 OL;L;10.4c;61
r1
!s85 0
31
Z6 !s108 1551079159.000000
Z7 !s107 /users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/RISC_V.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/Datapath.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/Controller.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/RegFile.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/alu.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/ALUController.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/instructionmemory.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/datamemory.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/mux2.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/imm_Gen.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/flopr.sv|/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/adder.sv|
Z8 !s90 -64|-sv|-f|rtl.cfg|
!i113 0
Z9 o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
valu
R1
R2
!i10b 1
!s100 la=fc5TEcPiV7?X;j<N?23
IkU:H4lAWVYG^N8aV=_i5^0
R3
!s105 alu_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/alu.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/alu.sv
Z10 L0 23
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vALUController
R1
R2
!i10b 1
!s100 iLO?i62C^G7>eG^aQO3i83
IOJagk[Gbj@`gEFKM:6JeU1
R3
!s105 ALUController_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/ALUController.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/ALUController.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@a@l@u@controller
vController
R1
R2
!i10b 1
!s100 ;_d7Fc>;672Vg[ebC03OB1
Ie@_>80gHm67_9Y2LFMNFm3
R3
!s105 Controller_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/Controller.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/Controller.sv
Z11 L0 22
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@controller
vdatamemory
R1
R2
!i10b 1
!s100 jnZAR?6OKKaNBcUbK:ocM3
I>RkR=z<nbdZV>lcK=VO_O1
R3
!s105 datamemory_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/datamemory.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/datamemory.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vDatapath
R1
R2
!i10b 1
!s100 `0FNNzkB<_1;HoeAdQXQR0
IY=j3SBPo]LPFQVHiKh:C@0
R3
!s105 Datapath_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/Datapath.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/Datapath.sv
R11
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@datapath
vflopr
R1
R2
!i10b 1
!s100 B6BS^>`X=WIeQVmG9i5VI0
IcKXY:]PXD05jRS48olI:O0
R3
!s105 flopr_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/flopr.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/flopr.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vimm_Gen
R1
R2
!i10b 1
!s100 z27C5f<Znf`YdmW3PVa5j1
Ic8`;gZgN6lDA9PT;f4e922
R3
!s105 imm_Gen_sv_unit
S1
R0
w1549917828
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/imm_Gen.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/imm_Gen.sv
L0 31
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
nimm_@gen
vinstructionmemory
R1
R2
!i10b 1
!s100 U_Ze;`;U^QK>EPoe0Jzie0
IH33`B?SiNmh2B1<DD=f7N3
R3
!s105 instructionmemory_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/instructionmemory.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/instructionmemory.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vmux2
R1
R2
!i10b 1
!s100 @X6>V^M3YMfab:XdY67SE1
Ii_@5eOCTNk`AUbYe0j@FB3
R3
!s105 mux2_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/mux2.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/mux2.sv
R10
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vRegFile
R1
R2
!i10b 1
!s100 2cGb6>@mnQP5YGGLJFYg]1
IeBTU;a3ePG3LhERPN1dQf3
R3
!s105 RegFile_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/RegFile.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/RegFile.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
n@reg@file
vriscv
R1
R2
!i10b 1
!s100 6QH9T_jSCAJo5D_6085U>3
I;XUO60VSX465`DDg;cYmz3
R3
!s105 RISC_V_sv_unit
S1
R0
R4
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/RISC_V.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design/RISC_V.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vtb_top
R1
!s110 1551079167
!i10b 1
!s100 IB2R7Tdz_J13X9z]?95VO1
I>JCb@<^1gZ6M;DHa2M`U:1
R3
!s105 tb_top_sv_unit
S1
R0
w1549913772
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/verif/tb_top.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/verif/tb_top.sv
L0 3
R5
r1
!s85 0
31
!s108 1551079167.000000
!s107 /users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/verif/tb_top.sv|
!s90 -64|-sv|-f|tb.cfg|-work|work|
!i113 0
o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Ttb_top_opt
!s110 1551079188
V]YgR7c;JAj@n[zDY_`8C30
04 6 4 work tb_top fast 0
o+acc -work work
ntb_top_opt
OL;O;10.4c;61
