
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.LQ8cUp
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_verilog -sv /tmp/tmp.BdhhTq/src/arp_rx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/bitorder.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/bland_cksum.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/bto7s.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/camera.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/cksum.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/controller_kontroller_out.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/crc32.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/crc32_4bit.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/data_store_rx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/data_store_tx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/debouncer.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/divider.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/ether.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/ethernet_rx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/ethernet_tx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/ethertype.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/ether_tx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/firewall.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/ip_rx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/ip_tx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/linebuffer.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/network_rx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/network_stack.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/network_stack_rx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/network_stack_tx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/network_tx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/rotate.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/seven_segment_counter.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/top_level.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/transport_rx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/transport_tx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/udp_rx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/udp_tx.sv
# read_verilog -sv /tmp/tmp.BdhhTq/src/xilinx_single_port_ram_read_first.v
# read_verilog -sv /tmp/tmp.BdhhTq/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_xdc /tmp/tmp.BdhhTq/xdc/top_level.xdc
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3840346
WARNING: [Synth 8-9887] parameter declaration becomes local in 'bitorder' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/bitorder.sv:14]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'bitorder' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/bitorder.sv:15]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'bland_cksum' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/bland_cksum.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'data_store_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/data_store_tx.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'debouncer' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/debouncer.sv:11]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'debouncer' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/debouncer.sv:12]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ether.sv:14]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ether.sv:15]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ether.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ether.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ether.sv:19]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ethernet_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ethernet_tx.sv:19]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ethernet_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ethernet_tx.sv:58]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ethertype' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ethertype.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ethertype' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ethertype.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ether_tx.sv:20]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/firewall.sv:13]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/firewall.sv:14]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/firewall.sv:15]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/firewall.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/firewall.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:18]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:19]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:20]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:21]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:22]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:23]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:24]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:25]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:26]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:27]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:28]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_rx.sv:29]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_tx.sv:18]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_tx.sv:19]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_tx.sv:21]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_tx.sv:22]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_tx.sv:23]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_tx.sv:24]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_tx.sv:25]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_tx.sv:26]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_tx.sv:27]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_tx.sv:28]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/ip_tx.sv:29]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/network_stack.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/network_stack_rx.sv:20]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/network_stack_rx.sv:21]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:20]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:25]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:26]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:27]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:28]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:29]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:30]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:32]
WARNING: [Synth 8-6901] identifier 'buttons_down' is used before its declaration [/tmp/tmp.BdhhTq/src/top_level.sv:45]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/udp_rx.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/udp_rx.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/udp_rx.sv:18]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_rx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/udp_rx.sv:19]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/udp_tx.sv:21]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/udp_tx.sv:22]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/udp_tx.sv:23]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/udp_tx.sv:24]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_tx' with formal parameter declaration list [/tmp/tmp.BdhhTq/src/udp_tx.sv:25]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2597.996 ; gain = 0.000 ; free physical = 4638 ; free virtual = 12295
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.BdhhTq/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'controller_kontroller_out' [/tmp/tmp.BdhhTq/src/controller_kontroller_out.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.BdhhTq/src/controller_kontroller_out.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'controller_kontroller_out' (0#1) [/tmp/tmp.BdhhTq/src/controller_kontroller_out.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.BdhhTq/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.BdhhTq/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/tmp/tmp.BdhhTq/src/debouncer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/tmp/tmp.BdhhTq/src/debouncer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'network_stack_tx' [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:4]
	Parameter N bound to: 2 - type: integer 
	Parameter DATA_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_store_tx' [/tmp/tmp.BdhhTq/src/data_store_tx.sv:4]
	Parameter N bound to: 2 - type: integer 
	Parameter DATA_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/tmp/tmp.BdhhTq/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/tmp/tmp.BdhhTq/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'data_store_tx' (0#1) [/tmp/tmp.BdhhTq/src/data_store_tx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ether_tx' [/tmp/tmp.BdhhTq/src/ether_tx.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.BdhhTq/src/ether_tx.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'ether_tx' (0#1) [/tmp/tmp.BdhhTq/src/ether_tx.sv:5]
INFO: [Synth 8-6157] synthesizing module 'network_tx' [/tmp/tmp.BdhhTq/src/network_tx.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'internet_protocol_tx' [/tmp/tmp.BdhhTq/src/ip_tx.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bland_cksum' [/tmp/tmp.BdhhTq/src/bland_cksum.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bland_cksum' (0#1) [/tmp/tmp.BdhhTq/src/bland_cksum.sv:5]
WARNING: [Synth 8-689] width (32) of port connection 'axiid' does not match port width (2) of module 'bland_cksum' [/tmp/tmp.BdhhTq/src/ip_tx.sv:50]
WARNING: [Synth 8-7071] port 'axiov' of module 'bland_cksum' is unconnected for instance 'udp_cksum' [/tmp/tmp.BdhhTq/src/ip_tx.sv:46]
WARNING: [Synth 8-7023] instance 'udp_cksum' of module 'bland_cksum' has 8 connections declared, but only 7 given [/tmp/tmp.BdhhTq/src/ip_tx.sv:46]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.BdhhTq/src/ip_tx.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'internet_protocol_tx' (0#1) [/tmp/tmp.BdhhTq/src/ip_tx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'network_tx' (0#1) [/tmp/tmp.BdhhTq/src/network_tx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'transport_tx' [/tmp/tmp.BdhhTq/src/transport_tx.sv:6]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [/tmp/tmp.BdhhTq/src/udp_tx.sv:4]
	Parameter N bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'axiid' does not match port width (2) of module 'bland_cksum' [/tmp/tmp.BdhhTq/src/udp_tx.sv:43]
WARNING: [Synth 8-7071] port 'axiov' of module 'bland_cksum' is unconnected for instance 'udp_cksum' [/tmp/tmp.BdhhTq/src/udp_tx.sv:39]
WARNING: [Synth 8-7023] instance 'udp_cksum' of module 'bland_cksum' has 8 connections declared, but only 7 given [/tmp/tmp.BdhhTq/src/udp_tx.sv:39]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.BdhhTq/src/udp_tx.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (0#1) [/tmp/tmp.BdhhTq/src/udp_tx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'transport_tx' (0#1) [/tmp/tmp.BdhhTq/src/transport_tx.sv:6]
INFO: [Synth 8-6157] synthesizing module 'crc32' [/tmp/tmp.BdhhTq/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32' (0#1) [/tmp/tmp.BdhhTq/src/crc32.sv:22]
INFO: [Synth 8-6157] synthesizing module 'bitorder' [/tmp/tmp.BdhhTq/src/bitorder.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitorder' (0#1) [/tmp/tmp.BdhhTq/src/bitorder.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:233]
INFO: [Synth 8-6155] done synthesizing module 'network_stack_tx' (0#1) [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'network_stack_rx' [/tmp/tmp.BdhhTq/src/network_stack_rx.sv:4]
	Parameter N bound to: 2 - type: integer 
	Parameter DATA_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ethernet_rx' [/tmp/tmp.BdhhTq/src/ethernet_rx.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ether' [/tmp/tmp.BdhhTq/src/ether.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ether' (0#1) [/tmp/tmp.BdhhTq/src/ether.sv:5]
INFO: [Synth 8-6157] synthesizing module 'firewall' [/tmp/tmp.BdhhTq/src/firewall.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'firewall' (0#1) [/tmp/tmp.BdhhTq/src/firewall.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ethertype' [/tmp/tmp.BdhhTq/src/ethertype.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ethertype' (0#1) [/tmp/tmp.BdhhTq/src/ethertype.sv:5]
INFO: [Synth 8-6157] synthesizing module 'cksum' [/tmp/tmp.BdhhTq/src/cksum.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'cksum' (0#1) [/tmp/tmp.BdhhTq/src/cksum.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_rx' (0#1) [/tmp/tmp.BdhhTq/src/ethernet_rx.sv:5]
INFO: [Synth 8-6157] synthesizing module 'network_rx' [/tmp/tmp.BdhhTq/src/network_rx.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'internet_protocol_rx' [/tmp/tmp.BdhhTq/src/ip_rx.sv:5]
	Parameter N bound to: 2 - type: integer 
WARNING: [Synth 8-7071] port 'init_valid' of module 'bland_cksum' is unconnected for instance 'ip_sum' [/tmp/tmp.BdhhTq/src/ip_rx.sv:43]
WARNING: [Synth 8-7071] port 'init_data' of module 'bland_cksum' is unconnected for instance 'ip_sum' [/tmp/tmp.BdhhTq/src/ip_rx.sv:43]
WARNING: [Synth 8-7023] instance 'ip_sum' of module 'bland_cksum' has 8 connections declared, but only 6 given [/tmp/tmp.BdhhTq/src/ip_rx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'internet_protocol_rx' (0#1) [/tmp/tmp.BdhhTq/src/ip_rx.sv:5]
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [/tmp/tmp.BdhhTq/src/arp_rx.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (0#1) [/tmp/tmp.BdhhTq/src/arp_rx.sv:5]
WARNING: [Synth 8-7071] port 'axiod' of module 'arp_rx' is unconnected for instance 'arp_mod' [/tmp/tmp.BdhhTq/src/network_rx.sv:45]
WARNING: [Synth 8-7023] instance 'arp_mod' of module 'arp_rx' has 6 connections declared, but only 5 given [/tmp/tmp.BdhhTq/src/network_rx.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'network_rx' (0#1) [/tmp/tmp.BdhhTq/src/network_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'transport_rx' [/tmp/tmp.BdhhTq/src/transport_rx.sv:6]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [/tmp/tmp.BdhhTq/src/udp_rx.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (0#1) [/tmp/tmp.BdhhTq/src/udp_rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'transport_rx' (0#1) [/tmp/tmp.BdhhTq/src/transport_rx.sv:6]
INFO: [Synth 8-6157] synthesizing module 'data_store_rx' [/tmp/tmp.BdhhTq/src/data_store_rx.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_store_rx' (0#1) [/tmp/tmp.BdhhTq/src/data_store_rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'network_stack_rx' (0#1) [/tmp/tmp.BdhhTq/src/network_stack_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/tmp/tmp.BdhhTq/src/seven_segment_counter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/tmp/tmp.BdhhTq/src/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/tmp/tmp.BdhhTq/src/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/tmp/tmp.BdhhTq/src/seven_segment_counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.BdhhTq/src/top_level.sv:4]
WARNING: [Synth 8-3848] Net arp_axiov in module/entity network_tx does not have driver. [/tmp/tmp.BdhhTq/src/network_tx.sv:18]
WARNING: [Synth 8-3848] Net arp_axiod in module/entity network_tx does not have driver. [/tmp/tmp.BdhhTq/src/network_tx.sv:19]
WARNING: [Synth 8-3848] Net arp_axi_last in module/entity network_tx does not have driver. [/tmp/tmp.BdhhTq/src/network_tx.sv:18]
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:227]
WARNING: [Synth 8-6014] Unused sequential element byte_count_reg was removed.  [/tmp/tmp.BdhhTq/src/network_stack_tx.sv:228]
WARNING: [Synth 8-6014] Unused sequential element prev_axiiv_reg was removed.  [/tmp/tmp.BdhhTq/src/data_store_rx.sv:61]
WARNING: [Synth 8-7129] Port clk in module arp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module arp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiiv in module arp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiid[1] in module arp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiid[0] in module arp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[47] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[46] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[45] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[44] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[43] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[42] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[41] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[40] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[39] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[38] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[37] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[36] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[35] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[34] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[33] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[32] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[31] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[30] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[29] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[28] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[27] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[26] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[25] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[24] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[23] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[22] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[21] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[20] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[19] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[18] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[17] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[16] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[15] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[14] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[13] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[12] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[11] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[10] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[9] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[8] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[7] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[6] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[5] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[4] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[3] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[2] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[1] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_mac[0] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[31] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[30] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[29] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[28] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[27] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[26] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[25] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[24] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[23] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[22] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[21] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[20] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[19] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[18] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[17] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[16] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[15] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[14] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[13] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[12] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[11] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[10] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[9] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[8] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[7] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[6] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[5] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[4] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[3] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[2] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[1] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port dst_ip_in[0] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port transport_protocol_in[7] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port transport_protocol_in[6] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port transport_protocol_in[5] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port transport_protocol_in[4] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port transport_protocol_in[3] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port transport_protocol_in[2] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port transport_protocol_in[1] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port transport_protocol_in[0] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethertype_in[15] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethertype_in[14] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethertype_in[13] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethertype_in[12] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethertype_in[11] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethertype_in[10] in module network_stack_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ethertype_in[9] in module network_stack_rx is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2597.996 ; gain = 0.000 ; free physical = 4703 ; free virtual = 12361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2597.996 ; gain = 0.000 ; free physical = 4704 ; free virtual = 12362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2597.996 ; gain = 0.000 ; free physical = 4704 ; free virtual = 12362
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2597.996 ; gain = 0.000 ; free physical = 4695 ; free virtual = 12353
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.BdhhTq/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[0]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[1]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[2]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jbclk'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jblock'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.BdhhTq/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.BdhhTq/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.008 ; gain = 0.000 ; free physical = 4607 ; free virtual = 12265
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2662.008 ; gain = 0.000 ; free physical = 4607 ; free virtual = 12265
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4680 ; free virtual = 12339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4680 ; free virtual = 12339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4680 ; free virtual = 12339
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller_kontroller_out'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ether_tx'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'network_stack_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ether'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          WAIT_FOR_LATCH |                              000 | 00000000000000000000000000000000
          WAIT_LATCH_END |                              001 | 00000000000000000000000000000001
              PULSE_HIGH |                              010 | 00000000000000000000000000000010
              PULSE_WAIT |                              011 | 00000000000000000000000000000011
               PULSE_LOW |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controller_kontroller_out'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 | 00000000000000000000000000000000
           SEND_PREAMBLE |                           000010 | 00000000000000000000000000000001
                SEND_SFD |                           000100 | 00000000000000000000000000000010
           SEND_DEST_MAC |                           001000 | 00000000000000000000000000000011
            SEND_SRC_MAC |                           010000 | 00000000000000000000000000000100
               SEND_TYPE |                           100000 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ether_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             TX_ETHERNET |                              000 |                              000
              TX_NETWORK |                              001 |                              001
            TX_TRANSPORT |                              010 |                              010
                 TX_DATA |                              011 |                              011
       TX_ETHERNET_CKSUM |                              100 |                              100
      TX_INTERPACKET_GAP |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'network_stack_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WAITING |                               00 |                               00
                   INTRO |                               01 |                               01
           FALSE_CARRIER |                               10 |                               11
                 CONTENT |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ether'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4665 ; free virtual = 12324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 12    
	   4 Input   17 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 8     
	   3 Input   16 Bit       Adders := 6     
	   5 Input   16 Bit       Adders := 1     
	   4 Input   16 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input     16 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 12    
	               16 Bit    Registers := 28    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 58    
+---RAMs : 
	               4K Bit	(256 X 16 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 9     
	   2 Input   32 Bit        Muxes := 7     
	  11 Input   32 Bit        Muxes := 1     
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 4     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 45    
	   6 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 16    
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 33    
	   7 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   6 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 46    
	   6 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 154   
	   5 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 23    
	  10 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 11    
	  14 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element data_out/data_store/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element data_in/data_store/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4633 ; free virtual = 12300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|da_net_tx   | data_out/data_store/BRAM_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|da_net_rx   | data_in/data_store/BRAM_reg  | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4522 ; free virtual = 12189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4506 ; free virtual = 12174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|da_net_tx   | data_out/data_store/BRAM_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|da_net_rx   | data_in/data_store/BRAM_reg  | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4498 ; free virtual = 12165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4511 ; free virtual = 12178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4511 ; free virtual = 12178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4511 ; free virtual = 12178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4511 ; free virtual = 12178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4510 ; free virtual = 12177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4510 ; free virtual = 12177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   191|
|3     |LUT1       |    82|
|4     |LUT2       |   418|
|5     |LUT3       |   328|
|6     |LUT4       |   401|
|7     |LUT5       |   244|
|8     |LUT6       |   634|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |     8|
|11    |RAMB18E1   |     2|
|12    |FDRE       |   992|
|13    |FDSE       |    83|
|14    |IBUF       |     8|
|15    |OBUF       |    37|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4510 ; free virtual = 12177
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 139 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2662.008 ; gain = 0.000 ; free physical = 4559 ; free virtual = 12226
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2662.008 ; gain = 64.012 ; free physical = 4559 ; free virtual = 12226
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2662.008 ; gain = 0.000 ; free physical = 4652 ; free virtual = 12319
INFO: [Netlist 29-17] Analyzing 202 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.BdhhTq/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[0]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[1]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[2]'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jbclk'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jblock'. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.BdhhTq/xdc/top_level.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.BdhhTq/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.008 ; gain = 0.000 ; free physical = 4585 ; free virtual = 12253
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5b51af8e
INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 212 Warnings, 26 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 2662.008 ; gain = 64.020 ; free physical = 4810 ; free virtual = 12477
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2726.039 ; gain = 64.031 ; free physical = 4806 ; free virtual = 12473

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: dc34f138

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2765.852 ; gain = 39.812 ; free physical = 4516 ; free virtual = 12184

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter da_net_rx/ethernet_in/ethertypemod/prev_axiov_i_1 into driver instance da_net_rx/ethernet_in/ethertypemod/prev_axiov_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1522fc462

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2982.820 ; gain = 0.000 ; free physical = 4304 ; free virtual = 11972
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14dd93e94

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2982.820 ; gain = 0.000 ; free physical = 4304 ; free virtual = 11972
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b514bc68

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2982.820 ; gain = 0.000 ; free physical = 4304 ; free virtual = 11972
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b514bc68

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3014.836 ; gain = 32.016 ; free physical = 4304 ; free virtual = 11972
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b514bc68

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3014.836 ; gain = 32.016 ; free physical = 4304 ; free virtual = 11972
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b514bc68

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3014.836 ; gain = 32.016 ; free physical = 4304 ; free virtual = 11971
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.836 ; gain = 0.000 ; free physical = 4304 ; free virtual = 11971
Ending Logic Optimization Task | Checksum: 15a88abbd

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3014.836 ; gain = 32.016 ; free physical = 4304 ; free virtual = 11971

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1467a4634

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4506 ; free virtual = 12173
Ending Power Optimization Task | Checksum: 1467a4634

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3190.891 ; gain = 176.055 ; free physical = 4510 ; free virtual = 12177

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 18168d09e

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4300 ; free virtual = 11968
Ending Final Cleanup Task | Checksum: 18168d09e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4495 ; free virtual = 12162

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4495 ; free virtual = 12162
Ending Netlist Obfuscation Task | Checksum: 18168d09e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4495 ; free virtual = 12162
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3190.891 ; gain = 528.883 ; free physical = 4495 ; free virtual = 12162
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4452 ; free virtual = 12119
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12d1367f3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4452 ; free virtual = 12119
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4452 ; free virtual = 12119

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b45edc30

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4485 ; free virtual = 12153

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f9e229ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4502 ; free virtual = 12169

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f9e229ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4502 ; free virtual = 12169
Phase 1 Placer Initialization | Checksum: f9e229ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4502 ; free virtual = 12169

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aca663f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4484 ; free virtual = 12151

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a0e6406a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4494 ; free virtual = 12162

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a0e6406a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4494 ; free virtual = 12162

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 92 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 36 nets or LUTs. Breaked 0 LUT, combined 36 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4461 ; free virtual = 12129

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             36  |                    36  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             36  |                    36  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 120688294

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4464 ; free virtual = 12131
Phase 2.4 Global Placement Core | Checksum: 1badeab8a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4463 ; free virtual = 12131
Phase 2 Global Placement | Checksum: 1badeab8a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4463 ; free virtual = 12131

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ac5b28e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4463 ; free virtual = 12130

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 207e94a00

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4462 ; free virtual = 12130

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2cc8a7f92

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4462 ; free virtual = 12130

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2c6620996

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4462 ; free virtual = 12130

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23802e222

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4461 ; free virtual = 12128

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2281be79a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4461 ; free virtual = 12128

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 235f451c6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4461 ; free virtual = 12128
Phase 3 Detail Placement | Checksum: 235f451c6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4461 ; free virtual = 12128

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16e6ca3ca

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.198 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10e990474

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4462 ; free virtual = 12130
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14a79cdb7

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4462 ; free virtual = 12130
Phase 4.1.1.1 BUFG Insertion | Checksum: 16e6ca3ca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4462 ; free virtual = 12130

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.198. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 177a3105a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4462 ; free virtual = 12130

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4463 ; free virtual = 12130
Phase 4.1 Post Commit Optimization | Checksum: 177a3105a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4463 ; free virtual = 12130

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 177a3105a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4465 ; free virtual = 12133

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 177a3105a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4465 ; free virtual = 12133
Phase 4.3 Placer Reporting | Checksum: 177a3105a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4465 ; free virtual = 12133

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4465 ; free virtual = 12133

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4465 ; free virtual = 12133
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1be3f543e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4465 ; free virtual = 12133
Ending Placer Task | Checksum: 13cc0a8f0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4465 ; free virtual = 12133
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4490 ; free virtual = 12157
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b4290801 ConstDB: 0 ShapeSum: 8897a0ef RouteDB: 0
Post Restoration Checksum: NetGraph: 4b7fd5e5 NumContArr: f02f3f6a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13baf154f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4317 ; free virtual = 11985

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13baf154f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4280 ; free virtual = 11948

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13baf154f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4280 ; free virtual = 11948
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c9dab021

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4266 ; free virtual = 11933
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.585  | TNS=0.000  | WHS=-0.217 | THS=-35.258|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2316
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2316
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f22b1fb3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4264 ; free virtual = 11932

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f22b1fb3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4264 ; free virtual = 11932
Phase 3 Initial Routing | Checksum: 1437176e3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4269 ; free virtual = 11937

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.588  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ff5bda40

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4271 ; free virtual = 11938

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.588  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9abe88ff

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4271 ; free virtual = 11939
Phase 4 Rip-up And Reroute | Checksum: 9abe88ff

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4271 ; free virtual = 11939

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9abe88ff

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4271 ; free virtual = 11939

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9abe88ff

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4271 ; free virtual = 11939
Phase 5 Delay and Skew Optimization | Checksum: 9abe88ff

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4271 ; free virtual = 11939

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15d5420c5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4271 ; free virtual = 11939
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.595  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16be421c5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4271 ; free virtual = 11939
Phase 6 Post Hold Fix | Checksum: 16be421c5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4271 ; free virtual = 11939

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.290682 %
  Global Horizontal Routing Utilization  = 0.320404 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19465f4e9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4271 ; free virtual = 11938

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19465f4e9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4269 ; free virtual = 11936

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 180182670

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4273 ; free virtual = 11940

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.595  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 180182670

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4273 ; free virtual = 11940
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4314 ; free virtual = 11981

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3190.891 ; gain = 0.000 ; free physical = 4314 ; free virtual = 11981
# write_bitstream -force /tmp/tmp.BdhhTq/obj/out.bit
Command: write_bitstream -force /tmp/tmp.BdhhTq/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.BdhhTq/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3371.316 ; gain = 180.426 ; free physical = 4264 ; free virtual = 11935
INFO: [Common 17-206] Exiting Vivado at Tue Dec 13 22:24:43 2022...
