# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/21jpm28/Documents/CPU {C:/Users/21jpm28/Documents/CPU/and_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:08 on Jan 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/21jpm28/Documents/CPU" C:/Users/21jpm28/Documents/CPU/and_32.v 
# -- Compiling module and_32
# 
# Top level modules:
# 	and_32
# End time: 13:53:08 on Jan 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/21jpm28/Documents/CPU {C:/Users/21jpm28/Documents/CPU/and_32tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:09 on Jan 20,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/21jpm28/Documents/CPU" C:/Users/21jpm28/Documents/CPU/and_32tb.v 
# -- Compiling module and_32tb
# 
# Top level modules:
# 	and_32tb
# End time: 13:53:09 on Jan 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  and_32tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" and_32tb 
# Start time: 13:53:09 on Jan 20,2025
# Loading work.and_32tb
# Loading work.and_32
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# At time                    0, A = ffffffff, B = 00000000, result = 00000000
# At time                10000, A = aaaaaaaa, B = 55555555, result = 00000000
# At time                20000, A = 12345678, B = 87654321, result = 02244220
# At time                30000, A = deadbeef, B = cafebabe, result = caacbaae
# At time                40000, A = 00000000, B = ffffffff, result = 00000000
# At time                50000, A = ffffffff, B = ffffffff, result = ffffffff
# ** Note: $finish    : C:/Users/21jpm28/Documents/CPU/and_32tb.v(34)
#    Time: 60 ns  Iteration: 0  Instance: /and_32tb
# 1
# Break in Module and_32tb at C:/Users/21jpm28/Documents/CPU/and_32tb.v line 34
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/21jpm28/Documents/CPU/simulation/modelsim/wave.do
# End time: 13:57:17 on Jan 20,2025, Elapsed time: 0:04:08
# Errors: 0, Warnings: 0
