// Seed: 3035440438
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  supply0 id_4 = id_1 & id_1;
  wire id_5, id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input tri1 id_2
);
  always begin
    id_4 = 1;
  end
  tri id_5 = 1;
  module_0();
  assign id_5 = id_5;
  task id_6;
    id_6 <= 1;
  endtask
  assign id_6 = id_5 == id_0;
  wire id_7;
endmodule
module module_2 ();
  assign id_1 = 1;
  wire id_2;
  wire id_3, id_4;
  module_0();
endmodule
