# Vector-processor

- In-order vector processor supporting RISC-V Vector Instruction set.
- It uses banked memories with pipelined memory access and Vector chaining is incorporated.
- It has common fetch and decode units for both vector and scalar instructions but separate execution, write-back and commit units.
- Basic arithmetic, load/store and branch instructions were tested successfully.
- Tool: Vivado Design Suite 2020.1
