0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Joshua/Documents/Ecen248/Lab6/VerilogFiles_Fall2021/248NeededFiles/adder_2bit_tb.v,1634862689,verilog,,,,add_2bit_tb,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab6/VerilogFiles_Fall2021/248NeededFiles/adder_synchronous_tb.v,1634865862,verilog,,,,adder_synchronous_tb,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab6/VerilogFiles_Fall2021/248NeededFiles/d_flip_flop_behavioral_tb.v,1634246683,verilog,,,,d_flip_flop_behavioral_tb,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab6/VerilogFiles_Fall2021/248NeededFiles/d_flip_flop_tb.v,1634246683,verilog,,,,d_flip_flop_tb,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab6/VerilogFiles_Fall2021/248NeededFiles/sr_latch_tb.v,1634246683,verilog,,,,sr_latch_tb,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab7/Lab7.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab7/Lab7.srcs/sources_1/new/adder_2bit.v,1634863771,verilog,,C:/Users/Joshua/Documents/Ecen248/Lab7/Lab7.srcs/sources_1/new/adder_synchronous.v,,adder_2bit,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab7/Lab7.srcs/sources_1/new/adder_synchronous.v,1634865415,verilog,,C:/Users/Joshua/Documents/Ecen248/Lab7/Lab7.srcs/sources_1/new/full_adderOLD.v,,adder_synchronous,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab7/Lab7.srcs/sources_1/new/d_flip_flop.v,1634859635,verilog,,C:/Users/Joshua/Documents/Ecen248/Lab7/Lab7.srcs/sources_1/new/d_latch.v,,d_flip_flop,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab7/Lab7.srcs/sources_1/new/d_flip_flop_behavioral.v,1634860899,verilog,,,,d_flip_flop_behavioral,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab7/Lab7.srcs/sources_1/new/d_latch.v,1634858090,verilog,,C:/Users/Joshua/Documents/Ecen248/Lab6/VerilogFiles_Fall2021/248NeededFiles/d_flip_flop_tb.v,,d_latch,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab7/Lab7.srcs/sources_1/new/d_latch_behavioral.v,1634860617,verilog,,,,d_latch_behavioral,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab7/Lab7.srcs/sources_1/new/full_adderOLD.v,1634862799,verilog,,C:/Users/Joshua/Documents/Ecen248/Lab6/VerilogFiles_Fall2021/248NeededFiles/adder_synchronous_tb.v,,full_adderOLD,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/Lab7/Lab7.srcs/sources_1/new/sr_latch.v,1634858191,verilog,,C:/Users/Joshua/Documents/Ecen248/Lab6/VerilogFiles_Fall2021/248NeededFiles/sr_latch_tb.v,,sr_latch,,,,,,,,
