INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:50:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.350ns  (required time - arrival time)
  Source:                 mulf0/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 2.330ns (34.806%)  route 4.364ns (65.194%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2022, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X41Y42         FDRE                                         r  mulf0/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf0/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.423     1.147    mulf0/operator/sticky_c2
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.043     1.190 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.163     1.353    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.043     1.396 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.193     1.589    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.043     1.632 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.632    mulf0/operator/RoundingAdder/S[0]
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.870 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.870    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.920 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.920    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.970 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.970    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.020 r  mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.020    mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.070 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.070    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.120 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.120    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.170 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.170    mulf0/operator/RoundingAdder/ltOp_carry__2_i_18_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.322 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_13/O[1]
                         net (fo=5, routed)           0.423     2.745    mulf0/operator/RoundingAdder/ip_result__0[29]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.121     2.866 f  mulf0/operator/RoundingAdder/extendedExpInc_c4_reg[8]_srl4_i_3/O
                         net (fo=5, routed)           0.440     3.306    mulf0/operator/RoundingAdder/exc_c2_reg[1]_7[7]
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.043     3.349 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_5/O
                         net (fo=3, routed)           0.362     3.711    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.043     3.754 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=26, routed)          0.375     4.129    mulf0/operator/RoundingAdder/exc_c2_reg[1]_10
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.043     4.172 r  mulf0/operator/RoundingAdder/level4_c1[4]_i_2/O
                         net (fo=5, routed)           0.309     4.482    control_merge1/tehb/control/excExpFracY_c0[17]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.043     4.525 r  control_merge1/tehb/control/ltOp_carry__1_i_3/O
                         net (fo=1, routed)           0.260     4.784    addf0/operator/ltOp_carry__2_0[1]
    SLICE_X42Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.029 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.029    addf0/operator/ltOp_carry__1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.079 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.079    addf0/operator/ltOp_carry__2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.201 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, routed)          0.251     5.452    control_merge1/tehb/control/CO[0]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.127     5.579 r  control_merge1/tehb/control/i__carry_i_2/O
                         net (fo=1, routed)           0.261     5.840    addf0/operator/p_1_in[2]
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     6.031 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     6.031    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.135 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.422     6.557    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.120     6.677 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.190     6.867    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X41Y52         LUT4 (Prop_lut4_I0_O)        0.043     6.910 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.292     7.202    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X39Y52         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=2022, unset)         0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X39Y52         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X39Y52         FDRE (Setup_fdre_C_R)       -0.295     3.852    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                 -3.350    




