# RvNOVA

RISC-V RV32I Core
A single-cycle RISC-V processor implementation designed in Verilog HDL. This core is designed to be lightweight, modular, and compliant with the RV32I Base Integer Instruction Set.

# **ðŸš€ Features**
ISA: RISC-V RV32I (Base Integer Instruction Set).

Architecture: [Single-cycle].

Modules: * Arithmetic Logic Unit (ALU)

Control Unit

Register File (32 registers)

Immediate Generator

Program Counter (PC)

Memory: Harvard Architecture (Separate Instruction and Data memory)

# **ðŸ›  Project Structure**
```
â”œâ”€â”€ rdl/core/           # Verilog source files
â”‚   â”œâ”€â”€ alu.v           # Arithmetic Logic Unit
â”‚   â”œâ”€â”€ alu_decode.v    # Decodes instr for alu
â”‚   â”œâ”€â”€ imm_gen.v       # Generates Immediates
â”‚   â”œâ”€â”€ main_decode.v   # Decodes instr for alu_decoder
â”‚   â”œâ”€â”€ pc.v            # program counter logic
â”‚   â”œâ”€â”€ pc_mux.v        # mux for program counter
â”‚   â”œâ”€â”€ regfile.v       # Register File
â”‚   â””â”€â”€ riscv_top.v     # Top-level module
â”œâ”€â”€ tb/                 # Testbenches
â”‚   â”œâ”€â”€ alu_tb.v        # Alu Testbench
â”‚   â”œâ”€â”€ immgen_tb.v     # Immediate Generator Test Bench
â”‚   â”œâ”€â”€ tb_regfile.v    # Test bench for regfile
â”‚   â””â”€â”€ riscv_top.v     # Main system testbench
â”œâ”€â”€ firmware/           # Assembly/C test programs
â””â”€â”€ docs/               # Architecture diagrams and specs
```

# **ðŸ’» Getting Started**

*Prerequisites*
To simulate this design, you will need:

Icarus Verilog (Simulation)

GTKWave (Waveform visualization)

RISC-V GNU Toolchain (To compile assembly to machine code)

Simulation Steps
Clone the repo:

```Bash
git clone https://github.com/your-username/riscv-verilog.git
cd riscv-verilog
```

Compile the Verilog files:


```Bash
iverilog -o processor_sim src/*.v tb/cpu_tb.v
```

Run the simulation:


```Bash
vvp processor_sim
```

View Waves:

```Bash
gtkwave dump.vcd
```
