Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: n.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "n.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "n"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : n
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/franc/Documents/neander/a/binToBCD.vhd" in Library work.
Entity <binToBCD> compiled.
Entity <binToBCD> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/franc/Documents/neander/a/bcdTo7SEG.vhd" in Library work.
Entity <bcdTo7SEG> compiled.
Entity <bcdTo7SEG> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/franc/Documents/neander/a/n.vhd" in Library work.
Entity <n> compiled.
Entity <n> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <n> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <binToBCD> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <bcdTo7SEG> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <n> in library <work> (Architecture <Behavioral>).
Entity <n> analyzed. Unit <n> generated.

Analyzing Entity <binToBCD> in library <work> (Architecture <Behavioral>).
Entity <binToBCD> analyzed. Unit <binToBCD> generated.

Analyzing Entity <bcdTo7SEG> in library <work> (Architecture <Behavioral>).
Entity <bcdTo7SEG> analyzed. Unit <bcdTo7SEG> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <binToBCD>.
    Related source file is "C:/Users/franc/Documents/neander/a/binToBCD.vhd".
Unit <binToBCD> synthesized.


Synthesizing Unit <bcdTo7SEG>.
    Related source file is "C:/Users/franc/Documents/neander/a/bcdTo7SEG.vhd".
    Found 16x7-bit ROM for signal <segmented$mux0001> created at line 34.
    Found 7-bit register for signal <segmented>.
    Summary:
	inferred   1 ROM(s).
	inferred   7 D-type flip-flop(s).
Unit <bcdTo7SEG> synthesized.


Synthesizing Unit <n>.
    Related source file is "C:/Users/franc/Documents/neander/a/n.vhd".
WARNING:Xst:647 - Input <entrada> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <binary_to_bcd_conversor_IN_DATA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <n> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Registers                                            : 1
 7-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <STATE/FSM> on signal <STATE[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0001
 s1    | 0010
 s2    | 0100
 s3    | 1000
-------------------
WARNING:Xst:1290 - Hierarchical block <binary_to_bcd> is unconnected in block <n>.
   It will be removed from the design.

Synthesizing (advanced) Unit <bcdTo7SEG>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_segmented_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <bcdTo7SEG> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <n> ...

Optimizing unit <bcdTo7SEG> ...
WARNING:Xst:1710 - FF/Latch <bcd_to_7seg/segmented_5> (without init value) has a constant value of 0 in block <n>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bcd_to_7seg/segmented_4> (without init value) has a constant value of 0 in block <n>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bcd_to_7seg/segmented_0> (without init value) has a constant value of 1 in block <n>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <bcd_to_7seg/segmented_6> in Unit <n> is equivalent to the following 3 FFs/Latches, which will be removed : <bcd_to_7seg/segmented_3> <bcd_to_7seg/segmented_2> <bcd_to_7seg/segmented_1> 
Found area constraint ratio of 100 (+ 5) on block n, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : n.ngr
Top Level Output File Name         : n
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 6
#      GND                         : 1
#      INV                         : 4
#      VCC                         : 1
# FlipFlops/Latches                : 5
#      FD                          : 1
#      FDC                         : 3
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                        3  out of    960     0%  
 Number of Slice Flip Flops:              5  out of   1920     0%  
 Number of 4 input LUTs:                  4  out of   1920     0%  
 Number of IOs:                          21
 Number of bonded IOBs:                  13  out of     83    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 1.430ns (Maximum Frequency: 699.301MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.518ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.430ns (frequency: 699.301MHz)
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               1.430ns (Levels of Logic = 0)
  Source:            STATE_FSM_FFd4 (FF)
  Destination:       STATE_FSM_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: STATE_FSM_FFd4 to STATE_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.591   0.531  STATE_FSM_FFd4 (STATE_FSM_FFd4)
     FD:D                      0.308          bcd_to_7seg/segmented_6
    ----------------------------------------
    Total                      1.430ns (0.899ns logic, 0.531ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.518ns (Levels of Logic = 2)
  Source:            STATE_FSM_FFd4 (FF)
  Destination:       anode<0> (PAD)
  Source Clock:      clk rising

  Data Path: STATE_FSM_FFd4 to anode<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.591   0.531  STATE_FSM_FFd4 (STATE_FSM_FFd4)
     INV:I->O              1   0.704   0.420  STATE_FSM_Out71_INV_0 (anode_0_OBUF)
     OBUF:I->O                 3.272          anode_0_OBUF (anode<0>)
    ----------------------------------------
    Total                      5.518ns (4.567ns logic, 0.951ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.79 secs
 
--> 

Total memory usage is 265556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    2 (   0 filtered)

