{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "14", "@year": "2019", "@timestamp": "2019-12-14T08:15:31.000031-05:00", "@month": "12"}, "ait:date-sort": {"@day": "01", "@year": "2006", "@month": "11"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Department of Electronics Telecommunications and Informatics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Bruno", "preferred-name": {"ce:given-name": "Bruno", "ce:initials": "B.", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, "@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "@auid": "57197404644", "ce:indexed-name": "Pimentel B."}]}, "citation-title": "Synthesis of FSMs on the basis of reusable hardware templates", "abstracts": "This paper suggests a reusable hardware template (HT) for finite state machines (FSM) and a method for the synthesis of FSMs based on such a template. The HT is a circuit with a predefined structure that has already been implemented in hardware (for example, in FPGA). By reprogramming its RAM-blocks we can implement a different functionality of the FSM. The proposed method permits the translation of a given FSM specification (that takes into account the parameters of a particular HT) into bitstreams for reloading the RAM-blocks. Run-time modifications are also permitted with the aid of dual-port memory. Note that the resulting FSM circuits are very fast and any state transition is performed within one clock cycle. The designed C++ program provides synthesis, verification and modeling of FSMs. The synthesized circuits were implemented and tested in Xilinx FPGAs. The synthesis methods considered permit various target requirements to be satisfied, such as minimizing the complexity of the circuit and the possibility for changes in the circuit functionality.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics Telecommunications and Informatics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Finite state machine", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "Hardware template", "@xml:lang": "eng"}, {"$": "Logic synthesis", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "WSEAS Trans. Syst.", "@country": "grc", "issn": {"$": "11092777", "@type": "print"}, "volisspag": {"voliss": {"@volume": "5", "@issue": "11"}, "pagerange": {"@first": "2548", "@last": "2553"}}, "@type": "j", "publicationyear": {"@first": "2006"}, "sourcetitle": "WSEAS Transactions on Systems", "@srcid": "144813", "publicationdate": {"month": "11", "year": "2006", "date-text": {"@xfab-added": "true", "$": "November 2006"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"$": "721.1"}, {"$": "721.3"}, {"$": "722.1"}, {"$": "723.1"}]}, {"@type": "ASJC", "classification": [{"$": "2207"}, {"$": "1706"}]}, {"@type": "SUBJABBR", "classification": [{"$": "ENGI"}, {"$": "COMP"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "02", "@year": "2006", "@month": "10"}}, "itemidlist": {"itemid": [{"$": "44446334", "@idtype": "PUI"}, {"$": "20064010141431", "@idtype": "CPX"}, {"$": "33749035274", "@idtype": "SCP"}, {"$": "33749035274", "@idtype": "SGR"}]}}, "tail": {"bibliography": {"@refcount": "20", "reference": [{"ref-fulltext": "Giovanny de Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, Inc., 1994.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "ref-title": {"ref-titletext": "Synthesis and Optimization of Digital Circuits"}, "refd-itemidlist": {"itemid": {"$": "0004077620", "@idtype": "SGR"}}, "ref-text": "McGraw-Hill, Inc", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "de Micheli", "ce:indexed-name": "de Micheli G."}]}}}, {"ref-fulltext": "Road vehicles - Interchange of digital information - Part 1: Controller area network (CAN) data link layer and medium access control, ISO 11898. Part 2: High-speed medium access unit, ISO 11898.", "@id": "2", "ref-info": {"ref-title": {"ref-titletext": "Road vehicles - Interchange of digital information - Part 1: Controller area network (CAN) data link layer and medium access control"}, "refd-itemidlist": {"itemid": {"$": "0004062971", "@idtype": "SGR"}}, "ref-text": "ISO 11898. Part 2: High-speed medium access unit, ISO 11898"}}, {"ref-fulltext": "J. Rabaey, Silicon Platforms for the Next Generation Wireless Systems - What Role Does Reconfigurable Hardware Play?, Proc. of FPL'2000, Villach, Austria, 2000, pp.277-285.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Silicon Platforms for the Next Generation Wireless Systems - What Role Does Reconfigurable Hardware Play?"}, "refd-itemidlist": {"itemid": {"$": "84947577027", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "277", "@last": "285"}}, "ref-text": "Villach, Austria", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Rabaey", "ce:indexed-name": "Rabaey J."}]}, "ref-sourcetitle": "Proc. of FPL'2000"}}, {"ref-fulltext": "V. Sklyarov, Synthesis and Implementation of RAM-based Finite State Machines in FPGAs, Proc. of FPL'2000, Villach, Austria, August, 2000, pp. 718-728.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Synthesis and Implementation of RAM-based Finite State Machines in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84867199814", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "718", "@last": "728"}}, "ref-text": "Villach, Austria, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. of FPL'2000"}}, {"ref-fulltext": "G. Brebner, Field-Programmable Logic: Catalyst for New Computing Paradigms, Field Programmable Logic and Applications, 8th International Workshop FPL'98, Springer, 1998, pp. 49-58.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Field-Programmable Logic: Catalyst for New Computing Paradigms"}, "refd-itemidlist": {"itemid": {"$": "84956855045", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "49", "@last": "58"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Brebner", "ce:indexed-name": "Brebner G."}]}, "ref-sourcetitle": "Field Programmable Logic and Applications, 8th International Workshop FPL'98"}}, {"ref-fulltext": "N. Shirazi, W. Luk, P. Y. K. Cheung, Run-Time Management of Dynamically Reconfigurable Designs, Programmable Logic and Applications, 8th International Workshop FPL'98, Springer, 1998, pp. 59-68.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Run-Time Management of Dynamically Reconfigurable Designs"}, "refd-itemidlist": {"itemid": {"$": "84956865290", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "59", "@last": "68"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Shirazi", "ce:indexed-name": "Shirazi N."}, {"@seq": "2", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Luk", "ce:indexed-name": "Luk W."}, {"@seq": "3", "ce:initials": "P.Y.K.", "@_fa": "true", "ce:surname": "Cheung", "ce:indexed-name": "Cheung P.Y.K."}]}, "ref-sourcetitle": "Programmable Logic and Applications, 8th International Workshop FPL'98"}}, {"ref-fulltext": "I. Skliarova, A. Ferrari, Design and Implementation of Reconfigurable Processor for Problems of Combinatorial Computations, Proc. of EUROMICRO Symposium on Digital Systems Design, Warsaw, September, 2001, pp. 112-119.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Design and Implementation of Reconfigurable Processor for Problems of Combinatorial Computations"}, "refd-itemidlist": {"itemid": {"$": "0009975792", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "112", "@last": "119"}}, "ref-text": "Warsaw, September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}]}, "ref-sourcetitle": "Proc. of EUROMICRO Symposium on Digital Systems Design"}}, {"ref-fulltext": "V. Sklyarov, Hierarchical Finite-State Machines and Their Use for Digital Control, IEEE Transactions on VLSI Systems, Vol. 7, No.2, 1999, pp. 222-228.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical Finite-State Machines and Their Use for Digital Control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}, {"ref-fulltext": "V. Sklyarov, Synthesis of Control Circuits with Dynamically Modifiable Behavior on the Basis of Statically Reconfigurable FPGAs, 13th Symposium on Integrated Circuits and Systems Design: SBCCI2000, Manaus, Brazil, September, 2000, pp. 353-358.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Synthesis of Control Circuits with Dynamically Modifiable Behavior on the Basis of Statically Reconfigurable FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0009978116", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "353", "@last": "358"}}, "ref-text": "Manaus, Brazil, September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "13th Symposium on Integrated Circuits and Systems Design: SBCCI2000"}}, {"ref-fulltext": "S. Baranov, Logic Synthesis for Control Automata, Kluwer Academic Publishers, 1994.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "ref-title": {"ref-titletext": "Logic Synthesis for Control Automata"}, "refd-itemidlist": {"itemid": {"$": "0003753989", "@idtype": "SGR"}}, "ref-text": "Kluwer Academic Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Baranov", "ce:indexed-name": "Baranov S."}]}}}, {"ref-fulltext": "V. Sklyarov, FPGA-based implementation of recursive algorithms, Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, 2004, pp. 197-211.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, B. Pimentel, FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms, Proc. of FPL'05, Tampere, Finland, 2005, pp. 235-240.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "240"}}, "ref-text": "Tampere, Finland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proc. of FPL'05"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Ferrari, Hierarchical Specification and Implementation of Combinatorial Algorithms Based on RHS Model, Proc. of DCIS'2001, Porto, 2001.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Hierarchical Specification and Implementation of Combinatorial Algorithms Based on RHS Model"}, "refd-itemidlist": {"itemid": {"$": "0009977635", "@idtype": "SGR"}}, "ref-text": "Porto", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}]}, "ref-sourcetitle": "Proc. of DCIS'2001"}}, {"ref-fulltext": "A. D. Zakrevski, Combinatorial Theory of Logical Design, Automatics and computer techniques, No.2, 1990, pp. 68-79.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "1990"}, "ref-title": {"ref-titletext": "Combinatorial Theory of Logical Design"}, "refd-itemidlist": {"itemid": {"$": "0010015450", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "2"}, "pagerange": {"@first": "68", "@last": "79"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Zakrevski", "ce:indexed-name": "Zakrevski A.D."}]}, "ref-sourcetitle": "Automatics and Computer Techniques"}}, {"ref-fulltext": "A. Zakrevskij, Combinatorial Problems over Logical Matrices in Logic Design and Artificial Intelligence, Electr\u00f3nica e Telecomunica\u00e7\u00f5es, vol.2, No.2, pp. 261-268.", "@id": "15", "ref-info": {"ref-title": {"ref-titletext": "Combinatorial Problems over Logical Matrices in Logic Design and Artificial Intelligence"}, "refd-itemidlist": {"itemid": {"$": "0009976613", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2", "@issue": "2"}, "pagerange": {"@first": "261", "@last": "268"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}]}, "ref-sourcetitle": "Electr\u00f3nica E Telecomunica\u00e7\u00f5es"}}, {"ref-fulltext": "I. Skliarova, A. Ferrari, Exploiting FPGA-Based Architectures and Design Tools for Problems of Combinatorial Computations, Proc. of SBCCI'2000, Manaus, Brazil, 2000, pp. 347-352.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Exploiting FPGA-Based Architectures and Design Tools for Problems of Combinatorial Computations"}, "refd-itemidlist": {"itemid": {"$": "84951727190", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "347", "@last": "352"}}, "ref-text": "Manaus, Brazil", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}]}, "ref-sourcetitle": "Proc. of SBCCI'2000"}}, {"ref-fulltext": "P. Zhong, et al., Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability, Proc. of the 34th Design Automation Conference, 1998.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability"}, "refd-itemidlist": {"itemid": {"$": "0031624029", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}], "et-al": null}, "ref-sourcetitle": "Proc. of the 34th Design Automation Conference"}}, {"ref-fulltext": "M. Platzner, Reconfigurable Accelerators for Combinatorial Problems, IEEE Computer, April, 2000, pp. 58-60.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Reconfigurable Accelerators for Combinatorial Problems"}, "refd-itemidlist": {"itemid": {"$": "0034174021", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "58", "@last": "60"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}]}, "ref-sourcetitle": "IEEE Computer"}}, {"ref-fulltext": "J. T. Sousa et al., A Configware/Software Approach to SAT Solving, Proc. of the IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'2001.", "@id": "19", "ref-info": {"ref-title": {"ref-titletext": "A Configware/Software Approach to SAT Solving"}, "refd-itemidlist": {"itemid": {"$": "84963985275", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.T.", "@_fa": "true", "ce:surname": "Sousa", "ce:indexed-name": "Sousa J.T."}], "et-al": null}, "ref-sourcetitle": "Proc. of the IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'2001"}}, {"ref-fulltext": "M. Boyd, T. Larrabee, ELVIS - A Scalable, Loadable Custom Programmable Logic Device for Solving Boolean Satisfiability Problems, Proc. of the IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'2000.", "@id": "20", "ref-info": {"ref-title": {"ref-titletext": "ELVIS - A Scalable, Loadable Custom Programmable Logic Device for Solving Boolean Satisfiability Problems"}, "refd-itemidlist": {"itemid": {"$": "0006534010", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Boyd", "ce:indexed-name": "Boyd M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Larrabee", "ce:indexed-name": "Larrabee T."}]}, "ref-sourcetitle": "Proc. of the IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'2000"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "prism:issueIdentifier": "11", "eid": "2-s2.0-33749035274", "dc:description": "This paper suggests a reusable hardware template (HT) for finite state machines (FSM) and a method for the synthesis of FSMs based on such a template. The HT is a circuit with a predefined structure that has already been implemented in hardware (for example, in FPGA). By reprogramming its RAM-blocks we can implement a different functionality of the FSM. The proposed method permits the translation of a given FSM specification (that takes into account the parameters of a particular HT) into bitstreams for reloading the RAM-blocks. Run-time modifications are also permitted with the aid of dual-port memory. Note that the resulting FSM circuits are very fast and any state transition is performed within one clock cycle. The designed C++ program provides synthesis, verification and modeling of FSMs. The synthesized circuits were implemented and tested in Xilinx FPGAs. The synthesis methods considered permit various target requirements to be satisfied, such as minimizing the complexity of the circuit and the possibility for changes in the circuit functionality.", "prism:coverDate": "2006-11-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/33749035274", "subtypeDescription": "Article", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33749035274"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=33749035274&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=33749035274&origin=inward"}], "prism:publicationName": "WSEAS Transactions on Systems", "source-id": "144813", "citedby-count": "0", "prism:volume": "5", "subtype": "ar", "prism:pageRange": "2548-2553", "dc:title": "Synthesis of FSMs on the basis of reusable hardware templates", "prism:endingPage": "2553", "openaccess": null, "openaccessFlag": null, "prism:issn": "11092777", "prism:startingPage": "2548", "dc:identifier": "SCOPUS_ID:33749035274"}, "idxterms": {"mainterm": [{"$": "Dual-port memory", "@weight": "a", "@candidate": "n"}, {"$": "Finite state machine", "@weight": "a", "@candidate": "n"}, {"$": "Run-time modifications", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Finite state machine"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Hardware template"}, {"@_fa": "true", "$": "Logic synthesis"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Control and Systems Engineering", "@code": "2207", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Bruno", "preferred-name": {"ce:given-name": "Bruno", "ce:initials": "B.", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, "@seq": "3", "ce:initials": "B.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Pimentel", "@auid": "57197404644", "author-url": "https://api.elsevier.com/content/author/author_id/57197404644", "ce:indexed-name": "Pimentel B."}]}}