<stg><name>implement_Pipeline_NSort_shift_buf_Loop12</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %j_2_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %j_2_reload

]]></Node>
<StgValue><ssdm name="j_2_reload_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="1">
<![CDATA[
newFuncRoot:2 %j_2_reload_cast = zext i1 %j_2_reload_read

]]></Node>
<StgValue><ssdm name="j_2_reload_cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %store_ln96 = store i2 2, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body.i9.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body.i9.i:0 %i_5 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i9.i:1 %icmp_ln96 = icmp_ugt  i2 %i_5, i2 %j_2_reload_cast

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i9.i:2 %br_ln96 = br i1 %icmp_ln96, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i.loopexit.exitStub, void %for.body.i9.i.split

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i9.i.split:4 %add_ln96 = add i2 %i_5, i2 3

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="2">
<![CDATA[
for.body.i9.i.split:5 %zext_ln98 = zext i2 %add_ln96

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i9.i.split:6 %iSortedBuf_addr = getelementptr i8 %iSortedBuf, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="iSortedBuf_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="2">
<![CDATA[
for.body.i9.i.split:7 %iSortedBuf_load = load i2 %iSortedBuf_addr

]]></Node>
<StgValue><ssdm name="iSortedBuf_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i9.i.split:10 %store_ln96 = store i2 %add_ln96, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="2">
<![CDATA[
for.body.i9.i.split:0 %zext_ln96 = zext i2 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i9.i.split:1 %specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln97"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i9.i.split:2 %speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln96"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i9.i.split:3 %specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln96"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="2">
<![CDATA[
for.body.i9.i.split:7 %iSortedBuf_load = load i2 %iSortedBuf_addr

]]></Node>
<StgValue><ssdm name="iSortedBuf_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i9.i.split:8 %iSortedBuf_addr_1 = getelementptr i8 %iSortedBuf, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="iSortedBuf_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
for.body.i9.i.split:9 %store_ln98 = store i8 %iSortedBuf_load, i2 %iSortedBuf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
for.body.i9.i.split:11 %br_ln96 = br void %for.body.i9.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="j_2_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="j_2_reload"/></StgValue>
</port>
<port id="37" name="iSortedBuf" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="iSortedBuf"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="i" fromId="38" toId="5">
</dataflow>
<dataflow id="41" from="_ssdm_op_Read.ap_auto.i1" to="j_2_reload_read" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="j_2_reload" to="j_2_reload_read" fromId="36" toId="6">
</dataflow>
<dataflow id="43" from="j_2_reload_read" to="j_2_reload_cast" fromId="6" toId="7">
</dataflow>
<dataflow id="45" from="StgValue_44" to="store_ln96" fromId="44" toId="8">
</dataflow>
<dataflow id="46" from="i" to="store_ln96" fromId="5" toId="8">
</dataflow>
<dataflow id="47" from="i" to="i_5" fromId="5" toId="10">
</dataflow>
<dataflow id="48" from="i_5" to="icmp_ln96" fromId="10" toId="11">
</dataflow>
<dataflow id="49" from="j_2_reload_cast" to="icmp_ln96" fromId="7" toId="11">
</dataflow>
<dataflow id="50" from="icmp_ln96" to="br_ln96" fromId="11" toId="12">
</dataflow>
<dataflow id="51" from="i_5" to="add_ln96" fromId="10" toId="13">
</dataflow>
<dataflow id="53" from="StgValue_52" to="add_ln96" fromId="52" toId="13">
</dataflow>
<dataflow id="54" from="add_ln96" to="zext_ln98" fromId="13" toId="14">
</dataflow>
<dataflow id="55" from="iSortedBuf" to="iSortedBuf_addr" fromId="37" toId="15">
</dataflow>
<dataflow id="57" from="StgValue_56" to="iSortedBuf_addr" fromId="56" toId="15">
</dataflow>
<dataflow id="58" from="zext_ln98" to="iSortedBuf_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="59" from="iSortedBuf_addr" to="iSortedBuf_load" fromId="15" toId="16">
</dataflow>
<dataflow id="60" from="add_ln96" to="store_ln96" fromId="13" toId="17">
</dataflow>
<dataflow id="61" from="i" to="store_ln96" fromId="5" toId="17">
</dataflow>
<dataflow id="62" from="i_5" to="zext_ln96" fromId="10" toId="18">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecPipeline" to="specpipeline_ln97" fromId="63" toId="19">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specpipeline_ln97" fromId="65" toId="19">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specpipeline_ln97" fromId="67" toId="19">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specpipeline_ln97" fromId="67" toId="19">
</dataflow>
<dataflow id="70" from="StgValue_67" to="specpipeline_ln97" fromId="67" toId="19">
</dataflow>
<dataflow id="72" from="empty_12" to="specpipeline_ln97" fromId="71" toId="19">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln96" fromId="73" toId="20">
</dataflow>
<dataflow id="75" from="StgValue_56" to="speclooptripcount_ln96" fromId="56" toId="20">
</dataflow>
<dataflow id="77" from="StgValue_76" to="speclooptripcount_ln96" fromId="76" toId="20">
</dataflow>
<dataflow id="79" from="StgValue_78" to="speclooptripcount_ln96" fromId="78" toId="20">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecLoopName" to="specloopname_ln96" fromId="80" toId="21">
</dataflow>
<dataflow id="83" from="empty_18" to="specloopname_ln96" fromId="82" toId="21">
</dataflow>
<dataflow id="84" from="iSortedBuf_addr" to="iSortedBuf_load" fromId="15" toId="22">
</dataflow>
<dataflow id="85" from="iSortedBuf" to="iSortedBuf_addr_1" fromId="37" toId="23">
</dataflow>
<dataflow id="86" from="StgValue_56" to="iSortedBuf_addr_1" fromId="56" toId="23">
</dataflow>
<dataflow id="87" from="zext_ln96" to="iSortedBuf_addr_1" fromId="18" toId="23">
</dataflow>
<dataflow id="88" from="iSortedBuf_load" to="store_ln98" fromId="22" toId="24">
</dataflow>
<dataflow id="89" from="iSortedBuf_addr_1" to="store_ln98" fromId="23" toId="24">
</dataflow>
<dataflow id="90" from="icmp_ln96" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
