*----------------------------------------------------------------------------------------
*	Innovus 17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Oct-25 15:57:58 (2020-Oct-25 14:57:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: FIR_filter
*
*	Liberty Libraries used: 
*	        MyAnView: /home/isa15/Laboratori/Lab1/VHDL/innovus/FIR_filter.enc.dat/libs/mmmc/NangateOpenCellLibrary_typical_ecsm_nowlm.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:        1.1 
*
*       Power View : MyAnView
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used: 
*	        ../vcd/design.vcd
*			Vcd Window used(Start Time, Stop Time):(3.79412e+43, 3.79411e+43) 
*                     Vcd Scale Factor: 1 
**                    Design annotation coverage: 0/2401 = 0% 
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile power_report.txt -sort total
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.35008210 	   50.7612%
Total Switching Power:       0.26523383 	   38.4584%
Total Leakage Power:         0.07434856 	   10.7804%
Total Power:                 0.68966449 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.04117     0.01503    0.007591     0.06379       9.249 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.3089      0.2502     0.06676      0.6259       90.75 
Clock (Combinational)                  0           0           0           0           0 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                             0.3501      0.2652     0.07435      0.6897         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.3501      0.2652     0.07435      0.6897         100 


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:          M_10_add_38_U1_1 (FA_X1): 	  0.003579 
* 		Highest Leakage Power:                  VOUT_reg (DFFR_X1): 	 8.621e-05 
* 		Total Cap: 	1.07454e-11 F
* 		Total instances in design:  1870
* 		Total instances in design with no power:     0
*          Total instances in design with no activity:     0
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

