[16:18:13.473] <TB0>     INFO: *** Welcome to pxar ***
[16:18:13.473] <TB0>     INFO: *** Today: 2016/09/21
[16:18:13.480] <TB0>     INFO: *** Version: 47bc-dirty
[16:18:13.480] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C15.dat
[16:18:13.481] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:18:13.481] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//defaultMaskFile.dat
[16:18:13.481] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters_C15.dat
[16:18:13.555] <TB0>     INFO:         clk: 4
[16:18:13.555] <TB0>     INFO:         ctr: 4
[16:18:13.555] <TB0>     INFO:         sda: 19
[16:18:13.555] <TB0>     INFO:         tin: 9
[16:18:13.555] <TB0>     INFO:         level: 15
[16:18:13.555] <TB0>     INFO:         triggerdelay: 0
[16:18:13.555] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:18:13.555] <TB0>     INFO: Log level: DEBUG
[16:18:13.565] <TB0>     INFO: Found DTB DTB_WWXGRB
[16:18:13.577] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[16:18:13.580] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[16:18:13.583] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[16:18:15.138] <TB0>     INFO: DUT info: 
[16:18:15.138] <TB0>     INFO: The DUT currently contains the following objects:
[16:18:15.138] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:18:15.138] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[16:18:15.138] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[16:18:15.138] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:18:15.138] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.138] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:18:15.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:18:15.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:18:15.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:18:15.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:18:15.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:18:15.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:18:15.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:18:15.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:18:15.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:18:15.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:18:15.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:18:15.143] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30121984
[16:18:15.143] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xcca310
[16:18:15.143] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xc3c770
[16:18:15.143] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fc7fdd94010
[16:18:15.143] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fc803fff510
[16:18:15.143] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30187520 fPxarMemory = 0x7fc7fdd94010
[16:18:15.144] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 361.8mA
[16:18:15.145] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[16:18:15.145] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[16:18:15.145] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:18:15.546] <TB0>     INFO: enter 'restricted' command line mode
[16:18:15.546] <TB0>     INFO: enter test to run
[16:18:15.546] <TB0>     INFO:   test: FPIXTest no parameter change
[16:18:15.546] <TB0>     INFO:   running: fpixtest
[16:18:15.546] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:18:15.549] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:18:15.549] <TB0>     INFO: ######################################################################
[16:18:15.549] <TB0>     INFO: PixTestFPIXTest::doTest()
[16:18:15.549] <TB0>     INFO: ######################################################################
[16:18:15.552] <TB0>     INFO: ######################################################################
[16:18:15.552] <TB0>     INFO: PixTestPretest::doTest()
[16:18:15.552] <TB0>     INFO: ######################################################################
[16:18:15.555] <TB0>     INFO:    ----------------------------------------------------------------------
[16:18:15.555] <TB0>     INFO:    PixTestPretest::programROC() 
[16:18:15.555] <TB0>     INFO:    ----------------------------------------------------------------------
[16:18:33.572] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:18:33.572] <TB0>     INFO: IA differences per ROC:  17.7 17.7 17.7 17.7 18.5 19.3 20.1 17.7 19.3 18.5 16.1 17.7 17.7 18.5 17.7 17.7
[16:18:33.638] <TB0>     INFO:    ----------------------------------------------------------------------
[16:18:33.638] <TB0>     INFO:    PixTestPretest::checkIdig() 
[16:18:33.638] <TB0>     INFO:    ----------------------------------------------------------------------
[16:18:34.891] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 0.8 mA
[16:18:35.393] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[16:18:35.894] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[16:18:36.396] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[16:18:36.898] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[16:18:37.399] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[16:18:37.901] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[16:18:38.403] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[16:18:38.904] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[16:18:39.406] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[16:18:39.908] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[16:18:40.409] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[16:18:40.911] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[16:18:41.413] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[16:18:41.915] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[16:18:42.416] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[16:18:42.670] <TB0>     INFO: Idig [mA/ROC]: 0.8 2.4 1.6 1.6 1.6 2.4 1.6 2.4 1.6 2.4 1.6 2.4 2.4 2.4 1.6 2.4 
[16:18:42.670] <TB0>     INFO: Test took 9035 ms.
[16:18:42.670] <TB0>     INFO: PixTestPretest::checkIdig() done.
[16:18:42.704] <TB0>     INFO:    ----------------------------------------------------------------------
[16:18:42.704] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:18:42.704] <TB0>     INFO:    ----------------------------------------------------------------------
[16:18:42.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.0312 mA
[16:18:42.909] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.1688 mA
[16:18:43.010] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  89 Ia 24.5687 mA
[16:18:43.110] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  87 Ia 24.5687 mA
[16:18:43.211] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 24.5687 mA
[16:18:43.311] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  83 Ia 23.7688 mA
[16:18:43.412] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  84 Ia 24.5687 mA
[16:18:43.513] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  82 Ia 23.7688 mA
[16:18:43.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  83 Ia 24.5687 mA
[16:18:43.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  81 Ia 23.7688 mA
[16:18:43.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  82 Ia 23.7688 mA
[16:18:43.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  83 Ia 23.7688 mA
[16:18:44.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  84 Ia 24.5687 mA
[16:18:44.117] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.9688 mA
[16:18:44.218] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.5687 mA
[16:18:44.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  82 Ia 23.7688 mA
[16:18:44.419] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  83 Ia 24.5687 mA
[16:18:44.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  81 Ia 23.7688 mA
[16:18:44.621] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  82 Ia 23.7688 mA
[16:18:44.721] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  83 Ia 24.5687 mA
[16:18:44.822] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  81 Ia 23.7688 mA
[16:18:44.923] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  82 Ia 24.5687 mA
[16:18:45.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  80 Ia 23.7688 mA
[16:18:45.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  81 Ia 23.7688 mA
[16:18:45.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  82 Ia 24.5687 mA
[16:18:45.327] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.1688 mA
[16:18:45.428] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  89 Ia 24.5687 mA
[16:18:45.529] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  87 Ia 25.3687 mA
[16:18:45.630] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  80 Ia 23.7688 mA
[16:18:45.730] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  81 Ia 23.7688 mA
[16:18:45.831] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  82 Ia 23.7688 mA
[16:18:45.932] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  83 Ia 23.7688 mA
[16:18:46.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  84 Ia 24.5687 mA
[16:18:46.134] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  82 Ia 24.5687 mA
[16:18:46.235] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  80 Ia 23.7688 mA
[16:18:46.335] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  81 Ia 23.7688 mA
[16:18:46.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  82 Ia 23.7688 mA
[16:18:46.537] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.1688 mA
[16:18:46.638] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  89 Ia 24.5687 mA
[16:18:46.738] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  87 Ia 24.5687 mA
[16:18:46.839] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  85 Ia 24.5687 mA
[16:18:46.940] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  83 Ia 23.7688 mA
[16:18:47.041] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  84 Ia 24.5687 mA
[16:18:47.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  82 Ia 23.7688 mA
[16:18:47.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  83 Ia 24.5687 mA
[16:18:47.344] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  81 Ia 23.7688 mA
[16:18:47.444] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  82 Ia 23.7688 mA
[16:18:47.545] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  83 Ia 24.5687 mA
[16:18:47.646] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  81 Ia 23.7688 mA
[16:18:47.748] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.9688 mA
[16:18:47.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.5687 mA
[16:18:47.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  82 Ia 24.5687 mA
[16:18:48.050] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  80 Ia 23.7688 mA
[16:18:48.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  81 Ia 23.7688 mA
[16:18:48.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  82 Ia 23.7688 mA
[16:18:48.352] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  83 Ia 24.5687 mA
[16:18:48.453] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  81 Ia 23.7688 mA
[16:18:48.553] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  82 Ia 23.7688 mA
[16:18:48.654] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  83 Ia 23.7688 mA
[16:18:48.755] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  84 Ia 24.5687 mA
[16:18:48.855] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  82 Ia 23.7688 mA
[16:18:48.956] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.5687 mA
[16:18:49.057] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  76 Ia 23.7688 mA
[16:18:49.157] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  77 Ia 23.7688 mA
[16:18:49.258] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  78 Ia 24.5687 mA
[16:18:49.358] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  76 Ia 23.7688 mA
[16:18:49.459] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  77 Ia 23.7688 mA
[16:18:49.560] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  78 Ia 23.7688 mA
[16:18:49.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  79 Ia 24.5687 mA
[16:18:49.761] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  77 Ia 23.7688 mA
[16:18:49.862] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  78 Ia 23.7688 mA
[16:18:49.963] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  79 Ia 24.5687 mA
[16:18:50.063] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  77 Ia 23.7688 mA
[16:18:50.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.5687 mA
[16:18:50.265] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  76 Ia 23.7688 mA
[16:18:50.366] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  77 Ia 24.5687 mA
[16:18:50.467] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  75 Ia 23.7688 mA
[16:18:50.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  76 Ia 24.5687 mA
[16:18:50.668] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  74 Ia 23.7688 mA
[16:18:50.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  75 Ia 24.5687 mA
[16:18:50.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  73 Ia 23.7688 mA
[16:18:50.970] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  74 Ia 23.7688 mA
[16:18:51.071] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  75 Ia 23.7688 mA
[16:18:51.173] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  76 Ia 23.7688 mA
[16:18:51.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  77 Ia 24.5687 mA
[16:18:51.375] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.3688 mA
[16:18:51.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  94 Ia 24.5687 mA
[16:18:51.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  92 Ia 24.5687 mA
[16:18:51.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  90 Ia 24.5687 mA
[16:18:51.778] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  88 Ia 24.5687 mA
[16:18:51.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  86 Ia 23.7688 mA
[16:18:51.980] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  87 Ia 23.7688 mA
[16:18:52.080] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  88 Ia 23.7688 mA
[16:18:52.181] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  89 Ia 23.7688 mA
[16:18:52.282] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  90 Ia 24.5687 mA
[16:18:52.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  88 Ia 23.7688 mA
[16:18:52.484] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  89 Ia 24.5687 mA
[16:18:52.585] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.7688 mA
[16:18:52.686] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  79 Ia 23.7688 mA
[16:18:52.786] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  80 Ia 24.5687 mA
[16:18:52.887] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  78 Ia 23.7688 mA
[16:18:52.988] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  79 Ia 23.7688 mA
[16:18:53.089] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  80 Ia 24.5687 mA
[16:18:53.190] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  78 Ia 22.9688 mA
[16:18:53.290] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  84 Ia 25.3687 mA
[16:18:53.391] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  77 Ia 22.9688 mA
[16:18:53.492] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  83 Ia 24.5687 mA
[16:18:53.593] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  81 Ia 24.5687 mA
[16:18:53.694] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  79 Ia 23.7688 mA
[16:18:53.795] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.9688 mA
[16:18:53.896] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.5687 mA
[16:18:53.996] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[16:18:54.097] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  80 Ia 23.7688 mA
[16:18:54.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  81 Ia 23.7688 mA
[16:18:54.298] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  82 Ia 24.5687 mA
[16:18:54.399] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  80 Ia 23.7688 mA
[16:18:54.500] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  81 Ia 23.7688 mA
[16:18:54.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  82 Ia 23.7688 mA
[16:18:54.701] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  83 Ia 24.5687 mA
[16:18:54.802] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  81 Ia 24.5687 mA
[16:18:54.903] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  79 Ia 22.9688 mA
[16:18:54.004] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 20.5687 mA
[16:18:55.105] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  99 Ia 25.3687 mA
[16:18:55.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  92 Ia 23.7688 mA
[16:18:55.307] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  93 Ia 23.7688 mA
[16:18:55.408] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  94 Ia 23.7688 mA
[16:18:55.508] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  95 Ia 24.5687 mA
[16:18:55.609] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  93 Ia 23.7688 mA
[16:18:55.710] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  94 Ia 23.7688 mA
[16:18:55.810] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  95 Ia 24.5687 mA
[16:18:55.911] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  93 Ia 23.7688 mA
[16:18:56.012] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  94 Ia 24.5687 mA
[16:18:56.113] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  92 Ia 23.7688 mA
[16:18:56.214] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.3688 mA
[16:18:56.314] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  94 Ia 24.5687 mA
[16:18:56.415] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  92 Ia 24.5687 mA
[16:18:56.515] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  90 Ia 24.5687 mA
[16:18:56.616] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  88 Ia 23.7688 mA
[16:18:56.716] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  89 Ia 24.5687 mA
[16:18:56.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  87 Ia 23.7688 mA
[16:18:56.918] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  88 Ia 23.7688 mA
[16:18:57.018] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  89 Ia 23.7688 mA
[16:18:57.120] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  90 Ia 24.5687 mA
[16:18:57.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  88 Ia 23.7688 mA
[16:18:57.321] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  89 Ia 23.7688 mA
[16:18:57.423] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 21.3688 mA
[16:18:57.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  94 Ia 25.3687 mA
[16:18:57.624] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  87 Ia 23.7688 mA
[16:18:57.724] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  88 Ia 23.7688 mA
[16:18:57.825] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  89 Ia 24.5687 mA
[16:18:57.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  87 Ia 23.7688 mA
[16:18:58.027] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  88 Ia 23.7688 mA
[16:18:58.128] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  89 Ia 24.5687 mA
[16:18:58.228] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  87 Ia 23.7688 mA
[16:18:58.329] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  88 Ia 23.7688 mA
[16:18:58.430] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  89 Ia 24.5687 mA
[16:18:58.531] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  87 Ia 24.5687 mA
[16:18:58.632] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.9688 mA
[16:18:58.733] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 24.5687 mA
[16:18:58.834] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  82 Ia 23.7688 mA
[16:18:58.934] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  83 Ia 24.5687 mA
[16:18:59.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  81 Ia 23.7688 mA
[16:18:59.136] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  82 Ia 23.7688 mA
[16:18:59.236] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  83 Ia 24.5687 mA
[16:18:59.337] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  81 Ia 23.7688 mA
[16:18:59.438] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  82 Ia 23.7688 mA
[16:18:59.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  83 Ia 24.5687 mA
[16:18:59.640] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  81 Ia 23.7688 mA
[16:18:59.741] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  82 Ia 23.7688 mA
[16:18:59.842] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.1688 mA
[16:18:59.943] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  89 Ia 24.5687 mA
[16:19:00.043] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  87 Ia 24.5687 mA
[16:19:00.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  85 Ia 24.5687 mA
[16:19:00.245] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  83 Ia 23.7688 mA
[16:19:00.345] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  84 Ia 23.7688 mA
[16:19:00.446] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  85 Ia 24.5687 mA
[16:19:00.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  83 Ia 23.7688 mA
[16:19:00.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  84 Ia 23.7688 mA
[16:19:00.747] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  85 Ia 24.5687 mA
[16:19:00.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  83 Ia 23.7688 mA
[16:19:00.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  84 Ia 24.5687 mA
[16:19:01.051] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.9688 mA
[16:19:01.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.5687 mA
[16:19:01.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  82 Ia 23.7688 mA
[16:19:01.353] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  83 Ia 24.5687 mA
[16:19:01.454] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  81 Ia 23.7688 mA
[16:19:01.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  82 Ia 23.7688 mA
[16:19:01.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  83 Ia 24.5687 mA
[16:19:01.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  81 Ia 23.7688 mA
[16:19:01.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  82 Ia 24.5687 mA
[16:19:01.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  80 Ia 23.7688 mA
[16:19:02.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  81 Ia 23.7688 mA
[16:19:02.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  82 Ia 24.5687 mA
[16:19:02.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  84
[16:19:02.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  82
[16:19:02.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[16:19:02.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[16:19:02.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  82
[16:19:02.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  77
[16:19:02.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  77
[16:19:02.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  89
[16:19:02.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  79
[16:19:02.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  79
[16:19:02.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  92
[16:19:02.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  89
[16:19:02.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  87
[16:19:02.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  82
[16:19:02.189] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  84
[16:19:02.189] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  82
[16:19:04.013] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[16:19:04.013] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  18.5  18.5  19.3  19.3  19.3  19.3  20.1
[16:19:04.045] <TB0>     INFO:    ----------------------------------------------------------------------
[16:19:04.045] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[16:19:04.045] <TB0>     INFO:    ----------------------------------------------------------------------
[16:19:04.181] <TB0>     INFO: Expecting 231680 events.
[16:19:12.466] <TB0>     INFO: 231680 events read in total (7567ms).
[16:19:12.618] <TB0>     INFO: Test took 8569ms.
[16:19:12.819] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 105 and Delta(CalDel) = 62
[16:19:12.823] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 92 and Delta(CalDel) = 62
[16:19:12.826] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 88 and Delta(CalDel) = 61
[16:19:12.830] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 64
[16:19:12.833] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 64
[16:19:12.837] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 64
[16:19:12.841] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 103 and Delta(CalDel) = 59
[16:19:12.844] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 98 and Delta(CalDel) = 55
[16:19:12.848] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 86 and Delta(CalDel) = 60
[16:19:12.851] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 99 and Delta(CalDel) = 66
[16:19:12.854] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 106 and Delta(CalDel) = 62
[16:19:12.858] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 61
[16:19:12.862] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 102 and Delta(CalDel) = 64
[16:19:12.865] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 100 and Delta(CalDel) = 61
[16:19:12.868] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 108 and Delta(CalDel) = 63
[16:19:12.872] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 116 and Delta(CalDel) = 60
[16:19:12.912] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:19:12.946] <TB0>     INFO:    ----------------------------------------------------------------------
[16:19:12.946] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:19:12.946] <TB0>     INFO:    ----------------------------------------------------------------------
[16:19:13.082] <TB0>     INFO: Expecting 231680 events.
[16:19:21.186] <TB0>     INFO: 231680 events read in total (7389ms).
[16:19:21.191] <TB0>     INFO: Test took 8241ms.
[16:19:21.217] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[16:19:21.529] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31.5
[16:19:21.533] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[16:19:21.537] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 31.5
[16:19:21.540] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 32
[16:19:21.544] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 167 +/- 33
[16:19:21.547] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[16:19:21.551] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 29.5
[16:19:21.554] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[16:19:21.557] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 171 +/- 32.5
[16:19:21.561] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 31
[16:19:21.564] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[16:19:21.568] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[16:19:21.571] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[16:19:21.575] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[16:19:21.578] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29.5
[16:19:21.611] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:19:21.611] <TB0>     INFO: CalDel:      134   148   143   161   155   167   125   112   145   171   134   130   141   131   144   127
[16:19:21.611] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    52    51    51    51    51    51
[16:19:21.615] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C0.dat
[16:19:21.615] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C1.dat
[16:19:21.616] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C2.dat
[16:19:21.616] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C3.dat
[16:19:21.616] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C4.dat
[16:19:21.616] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C5.dat
[16:19:21.616] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C6.dat
[16:19:21.616] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C7.dat
[16:19:21.616] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C8.dat
[16:19:21.616] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C9.dat
[16:19:21.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C10.dat
[16:19:21.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C11.dat
[16:19:21.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C12.dat
[16:19:21.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C13.dat
[16:19:21.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C14.dat
[16:19:21.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters_C15.dat
[16:19:21.617] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:19:21.617] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:19:21.617] <TB0>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[16:19:21.617] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:19:21.704] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:19:21.704] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:19:21.704] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:19:21.704] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:19:21.707] <TB0>     INFO: ######################################################################
[16:19:21.707] <TB0>     INFO: PixTestTiming::doTest()
[16:19:21.707] <TB0>     INFO: ######################################################################
[16:19:21.707] <TB0>     INFO:    ----------------------------------------------------------------------
[16:19:21.707] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[16:19:21.707] <TB0>     INFO:    ----------------------------------------------------------------------
[16:19:21.707] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:19:23.224] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:19:25.497] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:19:27.769] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:19:30.042] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:19:32.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:19:34.588] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:19:36.862] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:19:39.135] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:19:40.842] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:19:43.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:19:45.388] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:19:47.661] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:19:49.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:19:52.020] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:19:54.293] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:19:56.567] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:20:01.409] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:20:02.929] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:20:04.449] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:20:05.969] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:20:08.617] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:20:10.136] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:20:11.655] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:20:13.175] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:20:20.597] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:20:22.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:20:23.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:20:25.157] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:20:30.344] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:20:35.623] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:20:37.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:20:38.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:20:42.511] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:20:44.031] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:20:45.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:20:47.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:20:51.313] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:20:52.833] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:20:54.353] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:20:55.873] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:21:00.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:21:02.945] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:21:05.219] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:21:07.491] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:21:12.675] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:21:14.948] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:21:17.221] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:21:19.496] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:21:25.599] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:21:27.872] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:21:30.145] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:21:32.418] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:21:37.987] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:21:40.263] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:21:42.536] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:21:44.809] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:21:51.685] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:21:53.959] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:21:56.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:21:58.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:22:04.081] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:22:06.354] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:22:08.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:22:10.901] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:22:12.420] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:22:14.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:22:16.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:22:19.239] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:22:21.512] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:22:23.785] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:22:26.058] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:22:28.332] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:22:30.688] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:22:32.961] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:22:35.234] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:22:37.507] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:22:40.533] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:22:42.806] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:22:45.079] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:22:47.352] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:22:54.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:22:57.426] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:22:59.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:23:01.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:23:03.864] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:23:06.700] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:23:08.783] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:23:11.242] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:23:22.052] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:23:23.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:23:26.034] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:23:27.931] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:23:29.829] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:23:34.744] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:23:37.016] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:23:39.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:23:46.727] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:23:48.247] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:23:49.767] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:23:51.288] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:23:53.562] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:23:55.083] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:23:56.603] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:23:58.123] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:24:04.420] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:24:06.693] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:24:08.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:24:11.240] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:24:14.644] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:24:16.917] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:24:19.190] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:24:21.463] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:24:29.455] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:24:31.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:24:33.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:24:36.274] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:24:52.554] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:24:54.828] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:24:57.102] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:24:59.375] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:25:08.485] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:25:10.760] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:25:13.033] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:25:26.280] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:25:29.682] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:25:31.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:25:34.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:25:36.886] <TB0>     INFO: TBM Phase Settings: 248
[16:25:36.886] <TB0>     INFO: 400MHz Phase: 6
[16:25:36.886] <TB0>     INFO: 160MHz Phase: 7
[16:25:36.886] <TB0>     INFO: Functional Phase Area: 3
[16:25:36.889] <TB0>     INFO: Test took 375182 ms.
[16:25:36.889] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:25:36.889] <TB0>     INFO:    ----------------------------------------------------------------------
[16:25:36.889] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[16:25:36.889] <TB0>     INFO:    ----------------------------------------------------------------------
[16:25:36.889] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:25:38.030] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:25:40.489] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:25:42.385] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:25:44.283] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:25:46.179] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:25:48.073] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:25:49.978] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:25:51.874] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:25:57.049] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:26:02.331] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:26:07.701] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:26:12.872] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:26:18.045] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:26:23.243] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:26:28.419] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:26:33.595] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:26:35.114] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:26:37.949] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:26:39.469] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:26:41.742] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:26:44.016] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:26:46.289] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:26:48.562] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:26:50.270] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:26:51.789] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:26:54.813] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:26:57.086] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:26:59.359] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:27:01.632] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:27:03.908] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:27:06.181] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:27:07.700] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:27:09.220] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:27:12.995] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:27:15.268] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:27:17.542] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:27:19.815] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:27:22.088] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:27:24.362] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:27:25.881] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:27:27.401] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:27:30.236] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:27:31.756] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:27:34.029] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:27:36.303] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:27:38.576] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:27:40.849] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:27:42.368] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:27:43.888] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:27:47.287] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:27:49.562] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:27:51.834] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:27:54.107] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:27:56.380] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:27:58.653] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:28:00.173] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:28:01.692] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:28:05.280] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:28:07.553] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:28:09.826] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:28:12.099] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:28:14.372] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:28:16.645] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:28:18.735] <TB0>     INFO: ROC Delay Settings: 228
[16:28:18.735] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[16:28:18.735] <TB0>     INFO: ROC Port 0 Delay: 4
[16:28:18.735] <TB0>     INFO: ROC Port 1 Delay: 4
[16:28:18.735] <TB0>     INFO: Functional ROC Area: 4
[16:28:18.738] <TB0>     INFO: Test took 161849 ms.
[16:28:18.738] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[16:28:18.738] <TB0>     INFO:    ----------------------------------------------------------------------
[16:28:18.738] <TB0>     INFO:    PixTestTiming::TimingTest()
[16:28:18.738] <TB0>     INFO:    ----------------------------------------------------------------------
[16:28:19.877] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c9 e062 c000 
[16:28:19.877] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 40c8 40c8 40c8 40c8 40c9 40c9 40c9 40c9 e022 c000 a102 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[16:28:19.877] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 40c8 40c8 40c9 40c9 40c8 40c8 40c9 40c9 e022 c000 a103 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[16:28:19.877] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:28:34.083] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:34.083] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:28:48.401] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:48.401] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:29:02.378] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:02.378] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:29:16.457] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:16.457] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:29:30.519] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:30.519] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:29:44.493] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:44.493] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:29:58.410] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:58.410] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:30:12.447] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:12.447] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:30:26.413] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:26.413] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:30:40.484] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:40.867] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:40.879] <TB0>     INFO: Decoding statistics:
[16:30:40.879] <TB0>     INFO:   General information:
[16:30:40.879] <TB0>     INFO: 	 16bit words read:         240000000
[16:30:40.879] <TB0>     INFO: 	 valid events total:       20000000
[16:30:40.879] <TB0>     INFO: 	 empty events:             20000000
[16:30:40.879] <TB0>     INFO: 	 valid events with pixels: 0
[16:30:40.879] <TB0>     INFO: 	 valid pixel hits:         0
[16:30:40.879] <TB0>     INFO:   Event errors: 	           0
[16:30:40.879] <TB0>     INFO: 	 start marker:             0
[16:30:40.879] <TB0>     INFO: 	 stop marker:              0
[16:30:40.879] <TB0>     INFO: 	 overflow:                 0
[16:30:40.879] <TB0>     INFO: 	 invalid 5bit words:       0
[16:30:40.879] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[16:30:40.879] <TB0>     INFO:   TBM errors: 		           0
[16:30:40.879] <TB0>     INFO: 	 flawed TBM headers:       0
[16:30:40.879] <TB0>     INFO: 	 flawed TBM trailers:      0
[16:30:40.879] <TB0>     INFO: 	 event ID mismatches:      0
[16:30:40.879] <TB0>     INFO:   ROC errors: 		           0
[16:30:40.879] <TB0>     INFO: 	 missing ROC header(s):    0
[16:30:40.879] <TB0>     INFO: 	 misplaced readback start: 0
[16:30:40.880] <TB0>     INFO:   Pixel decoding errors:	   0
[16:30:40.880] <TB0>     INFO: 	 pixel data incomplete:    0
[16:30:40.880] <TB0>     INFO: 	 pixel address:            0
[16:30:40.880] <TB0>     INFO: 	 pulse height fill bit:    0
[16:30:40.880] <TB0>     INFO: 	 buffer corruption:        0
[16:30:40.880] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:40.880] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:30:40.880] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:40.880] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:40.880] <TB0>     INFO:    Read back bit status: 1
[16:30:40.880] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:40.880] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:40.880] <TB0>     INFO:    Timings are good!
[16:30:40.880] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:40.880] <TB0>     INFO: Test took 142142 ms.
[16:30:40.880] <TB0>     INFO: PixTestTiming::TimingTest() done.
[16:30:40.880] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:30:40.880] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:30:40.880] <TB0>     INFO: PixTestTiming::doTest took 679176 ms.
[16:30:40.880] <TB0>     INFO: PixTestTiming::doTest() done
[16:30:40.880] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:30:40.880] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[16:30:40.880] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[16:30:40.880] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[16:30:40.881] <TB0>     INFO: Write out ROCDelayScan3_V0
[16:30:40.881] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[16:30:40.881] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:30:41.234] <TB0>     INFO: ######################################################################
[16:30:41.234] <TB0>     INFO: PixTestAlive::doTest()
[16:30:41.234] <TB0>     INFO: ######################################################################
[16:30:41.237] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:41.237] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:30:41.237] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:41.238] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:30:41.588] <TB0>     INFO: Expecting 41600 events.
[16:30:45.685] <TB0>     INFO: 41600 events read in total (3382ms).
[16:30:45.686] <TB0>     INFO: Test took 4448ms.
[16:30:45.694] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:45.694] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[16:30:45.694] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:30:46.068] <TB0>     INFO: PixTestAlive::aliveTest() done
[16:30:46.068] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    2    0    0    0    0    0    0    2    0    0    0
[16:30:46.068] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    2    0    0    0    0    0    0    2    0    0    0
[16:30:46.071] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:46.071] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:30:46.071] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:46.073] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:30:46.417] <TB0>     INFO: Expecting 41600 events.
[16:30:49.391] <TB0>     INFO: 41600 events read in total (2259ms).
[16:30:49.391] <TB0>     INFO: Test took 3318ms.
[16:30:49.391] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:49.391] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:30:49.391] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:30:49.392] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:30:49.797] <TB0>     INFO: PixTestAlive::maskTest() done
[16:30:49.797] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:30:49.800] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:49.800] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:30:49.800] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:49.801] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:30:50.154] <TB0>     INFO: Expecting 41600 events.
[16:30:54.229] <TB0>     INFO: 41600 events read in total (3360ms).
[16:30:54.230] <TB0>     INFO: Test took 4429ms.
[16:30:54.238] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:54.238] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[16:30:54.238] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:30:54.609] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[16:30:54.609] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:30:54.609] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:30:54.610] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[16:30:54.617] <TB0>     INFO: ######################################################################
[16:30:54.617] <TB0>     INFO: PixTestTrim::doTest()
[16:30:54.617] <TB0>     INFO: ######################################################################
[16:30:54.620] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:54.620] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:30:54.620] <TB0>     INFO:    ----------------------------------------------------------------------
[16:30:54.696] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:30:54.696] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:30:54.709] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:30:54.709] <TB0>     INFO:     run 1 of 1
[16:30:54.709] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:30:55.054] <TB0>     INFO: Expecting 5025280 events.
[16:31:39.065] <TB0>     INFO: 1393648 events read in total (43296ms).
[16:32:22.939] <TB0>     INFO: 2770768 events read in total (87170ms).
[16:33:06.941] <TB0>     INFO: 4156616 events read in total (131173ms).
[16:33:34.524] <TB0>     INFO: 5025280 events read in total (158755ms).
[16:33:34.560] <TB0>     INFO: Test took 159851ms.
[16:33:34.618] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:33:34.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:33:36.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:33:37.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:33:38.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:33:40.249] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:33:41.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:33:42.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:33:44.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:33:45.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:33:47.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:33:48.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:33:49.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:33:51.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:33:52.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:33:53.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:33:55.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:33:56.614] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 208461824
[16:33:56.618] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0909 minThrLimit = 98.0598 minThrNLimit = 121.425 -> result = 98.0909 -> 98
[16:33:56.619] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5142 minThrLimit = 93.5014 minThrNLimit = 118.958 -> result = 93.5142 -> 93
[16:33:56.619] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5017 minThrLimit = 91.4739 minThrNLimit = 119.761 -> result = 91.5017 -> 91
[16:33:56.620] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9271 minThrLimit = 97.9092 minThrNLimit = 120.267 -> result = 97.9271 -> 97
[16:33:56.620] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4943 minThrLimit = 99.4931 minThrNLimit = 123.493 -> result = 99.4943 -> 99
[16:33:56.620] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.6718 minThrLimit = 82.6352 minThrNLimit = 105.092 -> result = 82.6718 -> 82
[16:33:56.621] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.57 minThrLimit = 104.557 minThrNLimit = 133.305 -> result = 104.57 -> 104
[16:33:56.621] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0323 minThrLimit = 97.0214 minThrNLimit = 119.188 -> result = 97.0323 -> 97
[16:33:56.622] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1182 minThrLimit = 88.9741 minThrNLimit = 111.555 -> result = 89.1182 -> 89
[16:33:56.622] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.3565 minThrLimit = 82.3407 minThrNLimit = 102.764 -> result = 82.3565 -> 82
[16:33:56.623] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.583 minThrLimit = 100.534 minThrNLimit = 124.171 -> result = 100.583 -> 100
[16:33:56.623] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.447 minThrLimit = 96.4239 minThrNLimit = 116.548 -> result = 96.447 -> 96
[16:33:56.624] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.819 minThrLimit = 105.725 minThrNLimit = 130.747 -> result = 105.819 -> 105
[16:33:56.624] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6893 minThrLimit = 98.6681 minThrNLimit = 120.835 -> result = 98.6893 -> 98
[16:33:56.625] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0659 minThrLimit = 99.0362 minThrNLimit = 123.669 -> result = 99.0659 -> 99
[16:33:56.625] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9915 minThrLimit = 98.9678 minThrNLimit = 123.557 -> result = 98.9915 -> 98
[16:33:56.625] <TB0>     INFO: ROC 0 VthrComp = 98
[16:33:56.625] <TB0>     INFO: ROC 1 VthrComp = 93
[16:33:56.625] <TB0>     INFO: ROC 2 VthrComp = 91
[16:33:56.625] <TB0>     INFO: ROC 3 VthrComp = 97
[16:33:56.625] <TB0>     INFO: ROC 4 VthrComp = 99
[16:33:56.626] <TB0>     INFO: ROC 5 VthrComp = 82
[16:33:56.626] <TB0>     INFO: ROC 6 VthrComp = 104
[16:33:56.626] <TB0>     INFO: ROC 7 VthrComp = 97
[16:33:56.626] <TB0>     INFO: ROC 8 VthrComp = 89
[16:33:56.626] <TB0>     INFO: ROC 9 VthrComp = 82
[16:33:56.626] <TB0>     INFO: ROC 10 VthrComp = 100
[16:33:56.627] <TB0>     INFO: ROC 11 VthrComp = 96
[16:33:56.627] <TB0>     INFO: ROC 12 VthrComp = 105
[16:33:56.627] <TB0>     INFO: ROC 13 VthrComp = 98
[16:33:56.627] <TB0>     INFO: ROC 14 VthrComp = 99
[16:33:56.628] <TB0>     INFO: ROC 15 VthrComp = 98
[16:33:56.628] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:33:56.628] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:33:56.640] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:33:56.640] <TB0>     INFO:     run 1 of 1
[16:33:56.640] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:33:56.983] <TB0>     INFO: Expecting 5025280 events.
[16:34:32.357] <TB0>     INFO: 888248 events read in total (34659ms).
[16:35:07.024] <TB0>     INFO: 1774328 events read in total (69326ms).
[16:35:42.102] <TB0>     INFO: 2659848 events read in total (104404ms).
[16:36:16.706] <TB0>     INFO: 3536584 events read in total (139008ms).
[16:36:51.826] <TB0>     INFO: 4407928 events read in total (174128ms).
[16:37:16.571] <TB0>     INFO: 5025280 events read in total (198873ms).
[16:37:16.640] <TB0>     INFO: Test took 200001ms.
[16:37:16.815] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:37:17.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:37:18.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:37:20.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:37:21.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:37:23.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:37:24.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:37:26.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:37:28.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:37:29.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:37:31.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:37:32.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:37:34.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:37:35.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:37:37.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:37:39.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:37:40.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:37:42.248] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240214016
[16:37:42.252] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.5785 for pixel 51/79 mean/min/max = 44.9917/31.2816/58.7017
[16:37:42.253] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.244 for pixel 1/11 mean/min/max = 45.7581/32.2695/59.2467
[16:37:42.253] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.2178 for pixel 6/1 mean/min/max = 45.7198/32.8051/58.6344
[16:37:42.253] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.9065 for pixel 8/5 mean/min/max = 46.2777/32.4537/60.1017
[16:37:42.253] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.8941 for pixel 31/79 mean/min/max = 44.9326/31.9082/57.957
[16:37:42.254] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.1619 for pixel 4/1 mean/min/max = 45.8458/32.4772/59.2144
[16:37:42.254] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.5243 for pixel 0/0 mean/min/max = 46.1206/34.707/57.5341
[16:37:42.254] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.1118 for pixel 7/10 mean/min/max = 43.8238/31.7306/55.917
[16:37:42.255] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 63.5125 for pixel 4/0 mean/min/max = 48.0358/32.5528/63.5187
[16:37:42.255] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.8528 for pixel 12/22 mean/min/max = 44.5729/33.0753/56.0705
[16:37:42.255] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.8729 for pixel 10/70 mean/min/max = 45.738/31.5661/59.9099
[16:37:42.256] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.6908 for pixel 5/0 mean/min/max = 44.8856/31.9647/57.8065
[16:37:42.256] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.6853 for pixel 0/65 mean/min/max = 47.1868/34.6706/59.703
[16:37:42.256] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.2414 for pixel 27/76 mean/min/max = 45.4557/32.3893/58.5221
[16:37:42.257] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.6732 for pixel 24/7 mean/min/max = 46.4361/32.1881/60.6841
[16:37:42.257] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.6506 for pixel 23/16 mean/min/max = 45.3909/32.0911/58.6907
[16:37:42.257] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:42.389] <TB0>     INFO: Expecting 411648 events.
[16:37:50.044] <TB0>     INFO: 411648 events read in total (6940ms).
[16:37:50.050] <TB0>     INFO: Expecting 411648 events.
[16:37:57.646] <TB0>     INFO: 411648 events read in total (6933ms).
[16:37:57.656] <TB0>     INFO: Expecting 411648 events.
[16:38:05.236] <TB0>     INFO: 411648 events read in total (6922ms).
[16:38:05.253] <TB0>     INFO: Expecting 411648 events.
[16:38:12.820] <TB0>     INFO: 411648 events read in total (6918ms).
[16:38:12.835] <TB0>     INFO: Expecting 411648 events.
[16:38:20.473] <TB0>     INFO: 411648 events read in total (6979ms).
[16:38:20.490] <TB0>     INFO: Expecting 411648 events.
[16:38:27.894] <TB0>     INFO: 411648 events read in total (6750ms).
[16:38:27.913] <TB0>     INFO: Expecting 411648 events.
[16:38:35.296] <TB0>     INFO: 411648 events read in total (6731ms).
[16:38:35.317] <TB0>     INFO: Expecting 411648 events.
[16:38:42.900] <TB0>     INFO: 411648 events read in total (6931ms).
[16:38:42.923] <TB0>     INFO: Expecting 411648 events.
[16:38:50.571] <TB0>     INFO: 411648 events read in total (6999ms).
[16:38:50.599] <TB0>     INFO: Expecting 411648 events.
[16:38:58.136] <TB0>     INFO: 411648 events read in total (6904ms).
[16:38:58.166] <TB0>     INFO: Expecting 411648 events.
[16:39:05.851] <TB0>     INFO: 411648 events read in total (7044ms).
[16:39:05.884] <TB0>     INFO: Expecting 411648 events.
[16:39:13.445] <TB0>     INFO: 411648 events read in total (6928ms).
[16:39:13.480] <TB0>     INFO: Expecting 411648 events.
[16:39:21.028] <TB0>     INFO: 411648 events read in total (6912ms).
[16:39:21.065] <TB0>     INFO: Expecting 411648 events.
[16:39:28.624] <TB0>     INFO: 411648 events read in total (6922ms).
[16:39:28.664] <TB0>     INFO: Expecting 411648 events.
[16:39:36.251] <TB0>     INFO: 411648 events read in total (6954ms).
[16:39:36.295] <TB0>     INFO: Expecting 411648 events.
[16:39:43.870] <TB0>     INFO: 411648 events read in total (6954ms).
[16:39:43.916] <TB0>     INFO: Test took 121659ms.
[16:39:44.424] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5173 < 35 for itrim+1 = 118; old thr = 34.8175 ... break
[16:39:44.463] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1401 < 35 for itrim = 116; old thr = 34.7132 ... break
[16:39:44.512] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1767 < 35 for itrim+1 = 117; old thr = 34.8723 ... break
[16:39:44.544] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0297 < 35 for itrim = 110; old thr = 34.2743 ... break
[16:39:44.579] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0777 < 35 for itrim+1 = 108; old thr = 34.924 ... break
[16:39:44.616] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1535 < 35 for itrim = 114; old thr = 33.9571 ... break
[16:39:44.651] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.191 < 35 for itrim = 106; old thr = 34.3376 ... break
[16:39:44.687] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8894 < 35 for itrim+1 = 96; old thr = 34.779 ... break
[16:39:44.725] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0552 < 35 for itrim = 140; old thr = 32.5239 ... break
[16:39:44.765] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0222 < 35 for itrim = 102; old thr = 33.8598 ... break
[16:39:44.809] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1398 < 35 for itrim = 119; old thr = 34.3676 ... break
[16:39:44.847] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8916 < 35 for itrim+1 = 101; old thr = 34.919 ... break
[16:39:44.881] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1432 < 35 for itrim = 107; old thr = 34.7437 ... break
[16:39:44.915] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8737 < 35 for itrim = 104; old thr = 33.3284 ... break
[16:39:44.955] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0231 < 35 for itrim = 120; old thr = 33.7552 ... break
[16:39:44.994] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2825 < 35 for itrim = 114; old thr = 33.8463 ... break
[16:39:45.069] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:39:45.079] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:39:45.079] <TB0>     INFO:     run 1 of 1
[16:39:45.079] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:39:45.422] <TB0>     INFO: Expecting 5025280 events.
[16:40:19.683] <TB0>     INFO: 868552 events read in total (33546ms).
[16:40:53.250] <TB0>     INFO: 1736232 events read in total (67113ms).
[16:41:28.115] <TB0>     INFO: 2603616 events read in total (101978ms).
[16:42:02.841] <TB0>     INFO: 3460656 events read in total (136704ms).
[16:42:36.687] <TB0>     INFO: 4313368 events read in total (170550ms).
[16:43:05.755] <TB0>     INFO: 5025280 events read in total (199618ms).
[16:43:05.824] <TB0>     INFO: Test took 200745ms.
[16:43:05.005] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:43:06.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:43:07.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:43:09.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:43:10.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:43:12.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:43:13.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:43:15.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:43:17.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:43:18.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:43:20.112] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:43:21.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:43:23.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:43:24.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:43:26.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:43:27.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:43:29.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:43:30.883] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 265719808
[16:43:30.885] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.221018 .. 51.913496
[16:43:30.960] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 61 (-1/-1) hits flags = 528 (plus default)
[16:43:30.970] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:43:30.971] <TB0>     INFO:     run 1 of 1
[16:43:30.971] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:43:31.313] <TB0>     INFO: Expecting 2030080 events.
[16:44:13.854] <TB0>     INFO: 1146304 events read in total (41826ms).
[16:44:45.052] <TB0>     INFO: 2030080 events read in total (73024ms).
[16:44:45.077] <TB0>     INFO: Test took 74106ms.
[16:44:45.120] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:45.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:44:46.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:44:47.243] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:44:48.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:44:49.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:44:50.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:44:51.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:44:52.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:44:53.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:44:54.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:44:55.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:44:56.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:44:57.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:44:58.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:44:59.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:45:00.426] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:45:01.445] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229851136
[16:45:01.525] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.515451 .. 46.231264
[16:45:01.601] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 56 (-1/-1) hits flags = 528 (plus default)
[16:45:01.611] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:45:01.611] <TB0>     INFO:     run 1 of 1
[16:45:01.611] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:45:01.953] <TB0>     INFO: Expecting 1730560 events.
[16:45:42.288] <TB0>     INFO: 1154488 events read in total (39620ms).
[16:46:02.425] <TB0>     INFO: 1730560 events read in total (59757ms).
[16:46:02.440] <TB0>     INFO: Test took 60830ms.
[16:46:02.477] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:02.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:46:03.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:46:04.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:46:05.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:46:06.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:46:07.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:46:08.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:46:09.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:46:10.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:46:11.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:46:12.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:46:13.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:46:14.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:46:15.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:46:16.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:46:17.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:46:18.196] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229851136
[16:46:18.278] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.966383 .. 42.878073
[16:46:18.356] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:46:18.366] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:46:18.366] <TB0>     INFO:     run 1 of 1
[16:46:18.366] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:46:18.713] <TB0>     INFO: Expecting 1431040 events.
[16:46:58.813] <TB0>     INFO: 1161664 events read in total (39385ms).
[16:47:08.546] <TB0>     INFO: 1431040 events read in total (49118ms).
[16:47:08.562] <TB0>     INFO: Test took 50196ms.
[16:47:08.594] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:08.657] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:47:09.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:47:10.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:47:11.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:47:12.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:47:13.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:47:14.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:47:15.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:47:16.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:47:17.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:47:18.038] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:47:18.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:47:19.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:47:20.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:47:21.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:47:22.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:47:23.649] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303116288
[16:47:23.733] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.312806 .. 42.878073
[16:47:23.808] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:47:23.818] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:47:23.818] <TB0>     INFO:     run 1 of 1
[16:47:23.818] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:47:24.160] <TB0>     INFO: Expecting 1331200 events.
[16:48:04.150] <TB0>     INFO: 1135984 events read in total (39275ms).
[16:48:11.366] <TB0>     INFO: 1331200 events read in total (46491ms).
[16:48:11.379] <TB0>     INFO: Test took 47561ms.
[16:48:11.410] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:11.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:48:12.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:48:13.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:48:14.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:48:15.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:48:16.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:48:17.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:48:17.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:48:18.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:48:19.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:48:20.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:48:21.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:48:22.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:48:23.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:48:24.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:48:25.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:26.378] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343560192
[16:48:26.462] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:48:26.462] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:48:26.474] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:48:26.474] <TB0>     INFO:     run 1 of 1
[16:48:26.474] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:48:26.821] <TB0>     INFO: Expecting 1364480 events.
[16:49:06.839] <TB0>     INFO: 1074544 events read in total (39303ms).
[16:49:17.669] <TB0>     INFO: 1364480 events read in total (50133ms).
[16:49:17.683] <TB0>     INFO: Test took 51209ms.
[16:49:17.718] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:17.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:49:18.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:49:19.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:49:20.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:49:21.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:49:22.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:49:23.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:49:24.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:49:25.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:49:26.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:49:27.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:49:28.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:49:29.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:49:30.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:49:31.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:49:32.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:49:33.204] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357838848
[16:49:33.240] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C0.dat
[16:49:33.240] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C1.dat
[16:49:33.240] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C2.dat
[16:49:33.240] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C3.dat
[16:49:33.240] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C4.dat
[16:49:33.241] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C5.dat
[16:49:33.241] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C6.dat
[16:49:33.241] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C7.dat
[16:49:33.241] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C8.dat
[16:49:33.241] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C9.dat
[16:49:33.241] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C10.dat
[16:49:33.241] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C11.dat
[16:49:33.241] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C12.dat
[16:49:33.241] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C13.dat
[16:49:33.241] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C14.dat
[16:49:33.241] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C15.dat
[16:49:33.242] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C0.dat
[16:49:33.249] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C1.dat
[16:49:33.257] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C2.dat
[16:49:33.263] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C3.dat
[16:49:33.270] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C4.dat
[16:49:33.277] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C5.dat
[16:49:33.284] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C6.dat
[16:49:33.290] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C7.dat
[16:49:33.297] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C8.dat
[16:49:33.304] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C9.dat
[16:49:33.311] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C10.dat
[16:49:33.317] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C11.dat
[16:49:33.324] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C12.dat
[16:49:33.331] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C13.dat
[16:49:33.338] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C14.dat
[16:49:33.344] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//trimParameters35_C15.dat
[16:49:33.351] <TB0>     INFO: PixTestTrim::trimTest() done
[16:49:33.351] <TB0>     INFO: vtrim:     118 116 117 110 108 114 106  96 140 102 119 101 107 104 120 114 
[16:49:33.351] <TB0>     INFO: vthrcomp:   98  93  91  97  99  82 104  97  89  82 100  96 105  98  99  98 
[16:49:33.351] <TB0>     INFO: vcal mean:  34.88  34.93  35.00  34.98  34.95  34.95  35.01  34.91  34.98  34.97  34.98  34.90  34.98  34.95  34.94  34.93 
[16:49:33.351] <TB0>     INFO: vcal RMS:    0.89   0.82   0.78   0.85   0.83   1.15   0.78   0.83   0.86   0.80   0.90   0.83   1.14   0.85   0.91   0.84 
[16:49:33.351] <TB0>     INFO: bits mean:   9.61   9.63   9.53   9.29   9.53   9.96   8.45  10.15   9.55   9.91  10.02   9.69   8.49   9.49   9.71   9.80 
[16:49:33.351] <TB0>     INFO: bits RMS:    2.79   2.60   2.59   2.67   2.74   2.47   2.75   2.55   2.47   2.47   2.51   2.66   2.64   2.68   2.60   2.58 
[16:49:33.361] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:33.361] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:49:33.361] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:33.364] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:49:33.364] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:49:33.374] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:49:33.374] <TB0>     INFO:     run 1 of 1
[16:49:33.374] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:49:33.716] <TB0>     INFO: Expecting 4160000 events.
[16:50:20.304] <TB0>     INFO: 1153985 events read in total (45873ms).
[16:51:05.325] <TB0>     INFO: 2294940 events read in total (90894ms).
[16:51:50.640] <TB0>     INFO: 3421770 events read in total (136209ms).
[16:52:19.381] <TB0>     INFO: 4160000 events read in total (164950ms).
[16:52:19.444] <TB0>     INFO: Test took 166070ms.
[16:52:19.576] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:52:19.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:52:21.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:52:23.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:52:25.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:52:27.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:52:29.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:52:31.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:52:33.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:52:34.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:52:36.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:52:38.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:52:40.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:52:42.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:52:44.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:52:46.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:52:48.038] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:52:49.922] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314806272
[16:52:49.923] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:52:49.997] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:52:49.997] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[16:52:50.007] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:52:50.007] <TB0>     INFO:     run 1 of 1
[16:52:50.007] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:52:50.349] <TB0>     INFO: Expecting 3494400 events.
[16:53:39.030] <TB0>     INFO: 1214715 events read in total (47966ms).
[16:54:26.061] <TB0>     INFO: 2409675 events read in total (94997ms).
[16:55:08.637] <TB0>     INFO: 3494400 events read in total (137574ms).
[16:55:08.683] <TB0>     INFO: Test took 138676ms.
[16:55:08.772] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:55:08.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:55:10.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:55:12.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:55:13.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:55:15.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:55:17.327] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:55:19.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:55:20.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:55:22.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:55:24.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:55:25.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:55:27.471] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:55:29.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:55:30.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:55:32.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:55:34.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:55:35.766] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337510400
[16:55:35.767] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:55:35.842] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:55:35.842] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[16:55:35.852] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:55:35.852] <TB0>     INFO:     run 1 of 1
[16:55:35.852] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:55:36.195] <TB0>     INFO: Expecting 3224000 events.
[16:56:25.829] <TB0>     INFO: 1278480 events read in total (48919ms).
[16:57:13.237] <TB0>     INFO: 2529450 events read in total (96327ms).
[16:57:40.333] <TB0>     INFO: 3224000 events read in total (123423ms).
[16:57:40.369] <TB0>     INFO: Test took 124517ms.
[16:57:40.442] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:57:40.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:57:42.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:57:43.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:57:45.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:57:46.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:57:48.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:57:50.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:57:51.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:57:53.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:57:55.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:57:56.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:57:58.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:57:59.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:58:01.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:58:02.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:58:04.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:58:06.161] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293634048
[16:58:06.162] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:58:06.239] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:58:06.239] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[16:58:06.250] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:58:06.250] <TB0>     INFO:     run 1 of 1
[16:58:06.250] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:58:06.604] <TB0>     INFO: Expecting 3244800 events.
[16:58:56.336] <TB0>     INFO: 1272925 events read in total (49018ms).
[16:59:44.632] <TB0>     INFO: 2518910 events read in total (97314ms).
[17:00:12.209] <TB0>     INFO: 3244800 events read in total (124892ms).
[17:00:12.240] <TB0>     INFO: Test took 125991ms.
[17:00:12.319] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:00:12.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:00:14.050] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:00:15.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:00:17.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:00:18.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:00:20.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:00:22.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:00:23.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:00:25.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:00:26.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:00:28.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:00:30.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:00:31.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:00:33.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:00:34.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:00:36.467] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:00:38.052] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 333025280
[17:00:38.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:00:38.126] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:00:38.126] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[17:00:38.136] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:00:38.136] <TB0>     INFO:     run 1 of 1
[17:00:38.136] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:00:38.478] <TB0>     INFO: Expecting 3224000 events.
[17:01:29.559] <TB0>     INFO: 1277910 events read in total (50366ms).
[17:02:18.056] <TB0>     INFO: 2527840 events read in total (98863ms).
[17:02:45.214] <TB0>     INFO: 3224000 events read in total (126021ms).
[17:02:45.246] <TB0>     INFO: Test took 127110ms.
[17:02:45.317] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:02:45.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:02:47.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:02:48.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:02:50.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:02:51.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:02:53.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:02:55.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:02:56.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:02:58.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:02:59.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:03:01.619] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:03:03.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:03:04.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:03:06.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:03:07.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:03:09.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:03:11.182] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 349093888
[17:03:11.184] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.32985, thr difference RMS: 1.68756
[17:03:11.184] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.85704, thr difference RMS: 1.63367
[17:03:11.185] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.68187, thr difference RMS: 1.36594
[17:03:11.185] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.67066, thr difference RMS: 1.78791
[17:03:11.185] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.21949, thr difference RMS: 1.54549
[17:03:11.185] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.11177, thr difference RMS: 1.32283
[17:03:11.185] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.03952, thr difference RMS: 1.58272
[17:03:11.186] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.51495, thr difference RMS: 1.5654
[17:03:11.186] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.61044, thr difference RMS: 1.4236
[17:03:11.186] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.13049, thr difference RMS: 1.24528
[17:03:11.186] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.4557, thr difference RMS: 1.37763
[17:03:11.186] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.16349, thr difference RMS: 1.52133
[17:03:11.187] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.8377, thr difference RMS: 1.31385
[17:03:11.187] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.85294, thr difference RMS: 1.64073
[17:03:11.187] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.81568, thr difference RMS: 1.50564
[17:03:11.187] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.90336, thr difference RMS: 1.5431
[17:03:11.187] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.10123, thr difference RMS: 1.60743
[17:03:11.187] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.71662, thr difference RMS: 1.6406
[17:03:11.188] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.66894, thr difference RMS: 1.35669
[17:03:11.188] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.69669, thr difference RMS: 1.77942
[17:03:11.188] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.05264, thr difference RMS: 1.55894
[17:03:11.188] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.16606, thr difference RMS: 1.3038
[17:03:11.188] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.97842, thr difference RMS: 1.57577
[17:03:11.189] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.52526, thr difference RMS: 1.58313
[17:03:11.189] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.53014, thr difference RMS: 1.39998
[17:03:11.189] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.00021, thr difference RMS: 1.22722
[17:03:11.189] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.4962, thr difference RMS: 1.35692
[17:03:11.189] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.17652, thr difference RMS: 1.51858
[17:03:11.190] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.89632, thr difference RMS: 1.2935
[17:03:11.190] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.87509, thr difference RMS: 1.63266
[17:03:11.190] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.77783, thr difference RMS: 1.49376
[17:03:11.190] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.88746, thr difference RMS: 1.54619
[17:03:11.190] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.02402, thr difference RMS: 1.62563
[17:03:11.190] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.68209, thr difference RMS: 1.65208
[17:03:11.191] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.65093, thr difference RMS: 1.37733
[17:03:11.191] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.78024, thr difference RMS: 1.78275
[17:03:11.191] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.02599, thr difference RMS: 1.55802
[17:03:11.191] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.32138, thr difference RMS: 1.28825
[17:03:11.191] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.06785, thr difference RMS: 1.58138
[17:03:11.192] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.60241, thr difference RMS: 1.5407
[17:03:11.192] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.5558, thr difference RMS: 1.39907
[17:03:11.192] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.00713, thr difference RMS: 1.26163
[17:03:11.192] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.6543, thr difference RMS: 1.38034
[17:03:11.192] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.2143, thr difference RMS: 1.515
[17:03:11.193] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.0458, thr difference RMS: 1.28053
[17:03:11.193] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.91246, thr difference RMS: 1.65873
[17:03:11.193] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.89962, thr difference RMS: 1.49214
[17:03:11.193] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.90627, thr difference RMS: 1.543
[17:03:11.193] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.05441, thr difference RMS: 1.66653
[17:03:11.193] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.62674, thr difference RMS: 1.62739
[17:03:11.194] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.69843, thr difference RMS: 1.35357
[17:03:11.194] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.77035, thr difference RMS: 1.79599
[17:03:11.194] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.16362, thr difference RMS: 1.54788
[17:03:11.194] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.46754, thr difference RMS: 1.28346
[17:03:11.194] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.14215, thr difference RMS: 1.58457
[17:03:11.195] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.69581, thr difference RMS: 1.55899
[17:03:11.195] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.65245, thr difference RMS: 1.38887
[17:03:11.195] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.97234, thr difference RMS: 1.2561
[17:03:11.195] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.882, thr difference RMS: 1.38465
[17:03:11.195] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.22241, thr difference RMS: 1.51332
[17:03:11.196] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.2357, thr difference RMS: 1.2792
[17:03:11.196] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.04498, thr difference RMS: 1.62762
[17:03:11.196] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.95805, thr difference RMS: 1.49993
[17:03:11.196] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.0096, thr difference RMS: 1.52492
[17:03:11.307] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[17:03:11.310] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1936 seconds
[17:03:11.310] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:03:12.024] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:03:12.024] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:03:12.029] <TB0>     INFO: ######################################################################
[17:03:12.030] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[17:03:12.030] <TB0>     INFO: ######################################################################
[17:03:12.030] <TB0>     INFO:    ----------------------------------------------------------------------
[17:03:12.030] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:03:12.030] <TB0>     INFO:    ----------------------------------------------------------------------
[17:03:12.030] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:03:12.041] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:03:12.041] <TB0>     INFO:     run 1 of 1
[17:03:12.042] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:03:12.385] <TB0>     INFO: Expecting 59072000 events.
[17:03:41.169] <TB0>     INFO: 1072800 events read in total (28069ms).
[17:04:09.418] <TB0>     INFO: 2141400 events read in total (56318ms).
[17:04:36.917] <TB0>     INFO: 3210800 events read in total (83817ms).
[17:05:04.849] <TB0>     INFO: 4282200 events read in total (111749ms).
[17:05:32.371] <TB0>     INFO: 5350600 events read in total (139271ms).
[17:06:00.352] <TB0>     INFO: 6420200 events read in total (167252ms).
[17:06:28.575] <TB0>     INFO: 7492000 events read in total (195475ms).
[17:06:56.345] <TB0>     INFO: 8560400 events read in total (223245ms).
[17:07:24.231] <TB0>     INFO: 9630200 events read in total (251131ms).
[17:07:52.369] <TB0>     INFO: 10701200 events read in total (279269ms).
[17:08:20.097] <TB0>     INFO: 11769600 events read in total (306997ms).
[17:08:48.239] <TB0>     INFO: 12839600 events read in total (335139ms).
[17:09:16.702] <TB0>     INFO: 13911000 events read in total (363602ms).
[17:09:43.592] <TB0>     INFO: 14979600 events read in total (390492ms).
[17:10:11.895] <TB0>     INFO: 16049600 events read in total (418795ms).
[17:10:40.353] <TB0>     INFO: 17120400 events read in total (447253ms).
[17:11:08.229] <TB0>     INFO: 18188600 events read in total (475129ms).
[17:11:36.841] <TB0>     INFO: 19258800 events read in total (503741ms).
[17:12:05.437] <TB0>     INFO: 20329000 events read in total (532337ms).
[17:12:34.020] <TB0>     INFO: 21397400 events read in total (560921ms).
[17:13:02.636] <TB0>     INFO: 22467200 events read in total (589536ms).
[17:13:31.196] <TB0>     INFO: 23538000 events read in total (618096ms).
[17:13:59.814] <TB0>     INFO: 24606000 events read in total (646714ms).
[17:14:28.417] <TB0>     INFO: 25674600 events read in total (675317ms).
[17:14:56.918] <TB0>     INFO: 26746800 events read in total (703818ms).
[17:15:25.392] <TB0>     INFO: 27815200 events read in total (732292ms).
[17:15:53.966] <TB0>     INFO: 28884800 events read in total (760866ms).
[17:16:22.460] <TB0>     INFO: 29955800 events read in total (789360ms).
[17:16:50.976] <TB0>     INFO: 31024200 events read in total (817876ms).
[17:17:19.592] <TB0>     INFO: 32093000 events read in total (846492ms).
[17:17:48.183] <TB0>     INFO: 33164600 events read in total (875083ms).
[17:18:16.802] <TB0>     INFO: 34232600 events read in total (903702ms).
[17:18:45.474] <TB0>     INFO: 35300800 events read in total (932374ms).
[17:19:14.087] <TB0>     INFO: 36371200 events read in total (960987ms).
[17:19:42.718] <TB0>     INFO: 37440400 events read in total (989618ms).
[17:20:11.307] <TB0>     INFO: 38508400 events read in total (1018207ms).
[17:20:39.925] <TB0>     INFO: 39577800 events read in total (1046825ms).
[17:21:08.482] <TB0>     INFO: 40647800 events read in total (1075382ms).
[17:21:37.010] <TB0>     INFO: 41715800 events read in total (1103910ms).
[17:22:05.729] <TB0>     INFO: 42783600 events read in total (1132629ms).
[17:22:34.549] <TB0>     INFO: 43854400 events read in total (1161449ms).
[17:23:03.291] <TB0>     INFO: 44923400 events read in total (1190191ms).
[17:23:31.938] <TB0>     INFO: 45991200 events read in total (1218838ms).
[17:24:00.593] <TB0>     INFO: 47058600 events read in total (1247493ms).
[17:24:29.016] <TB0>     INFO: 48129800 events read in total (1275916ms).
[17:24:57.666] <TB0>     INFO: 49198600 events read in total (1304566ms).
[17:25:26.098] <TB0>     INFO: 50266600 events read in total (1332998ms).
[17:25:54.726] <TB0>     INFO: 51336200 events read in total (1361626ms).
[17:26:23.280] <TB0>     INFO: 52407000 events read in total (1390180ms).
[17:26:51.896] <TB0>     INFO: 53475200 events read in total (1418796ms).
[17:27:20.492] <TB0>     INFO: 54544200 events read in total (1447392ms).
[17:27:49.174] <TB0>     INFO: 55615800 events read in total (1476074ms).
[17:28:17.814] <TB0>     INFO: 56683600 events read in total (1504714ms).
[17:28:46.515] <TB0>     INFO: 57751400 events read in total (1533415ms).
[17:29:15.202] <TB0>     INFO: 58824200 events read in total (1562102ms).
[17:29:22.056] <TB0>     INFO: 59072000 events read in total (1568956ms).
[17:29:22.076] <TB0>     INFO: Test took 1570034ms.
[17:29:22.144] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:29:22.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:29:22.298] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:23.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:29:23.503] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:24.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:29:24.683] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:25.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:29:25.838] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:27.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:29:27.011] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:28.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:29:28.183] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:29.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:29:29.331] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:30.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:29:30.494] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:31.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:29:31.684] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:32.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:29:32.841] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:34.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:29:34.009] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:35.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:29:35.191] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:36.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:29:36.358] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:37.532] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:29:37.532] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:38.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:29:38.708] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:39.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:29:39.870] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:29:41.033] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498728960
[17:29:41.068] <TB0>     INFO: PixTestScurves::scurves() done 
[17:29:41.068] <TB0>     INFO: Vcal mean:  35.06  35.05  35.12  35.10  35.07  35.14  35.11  35.03  35.08  35.05  35.06  35.00  35.11  35.09  35.07  35.07 
[17:29:41.068] <TB0>     INFO: Vcal RMS:    0.78   0.70   0.67   0.73   0.71   1.07   0.66   0.73   0.76   0.68   0.79   0.71   0.90   0.73   0.79   0.73 
[17:29:41.068] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:29:41.143] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:29:41.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:29:41.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:29:41.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:29:41.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:29:41.143] <TB0>     INFO: ######################################################################
[17:29:41.143] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:29:41.143] <TB0>     INFO: ######################################################################
[17:29:41.146] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:29:41.499] <TB0>     INFO: Expecting 41600 events.
[17:29:45.606] <TB0>     INFO: 41600 events read in total (3390ms).
[17:29:45.607] <TB0>     INFO: Test took 4460ms.
[17:29:45.615] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:29:45.615] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[17:29:45.615] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:29:45.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 33, 78] has eff 0/10
[17:29:45.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 33, 78]
[17:29:45.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 30, 79] has eff 0/10
[17:29:45.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 30, 79]
[17:29:45.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 3, 78] has eff 0/10
[17:29:45.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 3, 78]
[17:29:45.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 3, 79] has eff 0/10
[17:29:45.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 3, 79]
[17:29:45.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[17:29:45.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:29:45.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:29:45.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:29:45.961] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:29:46.307] <TB0>     INFO: Expecting 41600 events.
[17:29:50.431] <TB0>     INFO: 41600 events read in total (3409ms).
[17:29:50.432] <TB0>     INFO: Test took 4471ms.
[17:29:50.440] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:29:50.440] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[17:29:50.440] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:29:50.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.055
[17:29:50.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 184
[17:29:50.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.649
[17:29:50.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[17:29:50.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.979
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.363
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 166
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.874
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.579
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.913
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 199
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.812
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 173
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.012
[17:29:50.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 176
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.288
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.264
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.329
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.08
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 173
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.383
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 194
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.8
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.98
[17:29:50.446] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[17:29:50.447] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:29:50.447] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:29:50.447] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:29:50.531] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:29:50.875] <TB0>     INFO: Expecting 41600 events.
[17:29:55.045] <TB0>     INFO: 41600 events read in total (3455ms).
[17:29:55.046] <TB0>     INFO: Test took 4515ms.
[17:29:55.054] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:29:55.054] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[17:29:55.054] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:29:55.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:29:55.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 45minph_roc = 3
[17:29:55.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8687
[17:29:55.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,31] phvalue 77
[17:29:55.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.775
[17:29:55.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 69
[17:29:55.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6968
[17:29:55.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 70
[17:29:55.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.1834
[17:29:55.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 51
[17:29:55.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2235
[17:29:55.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 71
[17:29:55.060] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.808
[17:29:55.060] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 71
[17:29:55.060] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.8417
[17:29:55.060] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,44] phvalue 96
[17:29:55.060] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.5812
[17:29:55.060] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 64
[17:29:55.060] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7766
[17:29:55.060] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 76
[17:29:55.060] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.2793
[17:29:55.060] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 61
[17:29:55.060] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3266
[17:29:55.060] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 70
[17:29:55.061] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.205
[17:29:55.061] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 77
[17:29:55.061] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.3296
[17:29:55.061] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 55
[17:29:55.061] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2052
[17:29:55.061] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 84
[17:29:55.061] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7421
[17:29:55.061] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 77
[17:29:55.061] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.7012
[17:29:55.061] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 61
[17:29:55.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 31, 0 0
[17:29:55.465] <TB0>     INFO: Expecting 2560 events.
[17:29:56.423] <TB0>     INFO: 2560 events read in total (243ms).
[17:29:56.424] <TB0>     INFO: Test took 1361ms.
[17:29:56.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:29:56.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[17:29:56.931] <TB0>     INFO: Expecting 2560 events.
[17:29:57.889] <TB0>     INFO: 2560 events read in total (243ms).
[17:29:57.889] <TB0>     INFO: Test took 1465ms.
[17:29:57.889] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:29:57.890] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 2 2
[17:29:58.396] <TB0>     INFO: Expecting 2560 events.
[17:29:59.357] <TB0>     INFO: 2560 events read in total (246ms).
[17:29:59.357] <TB0>     INFO: Test took 1467ms.
[17:29:59.357] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:29:59.357] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[17:29:59.865] <TB0>     INFO: Expecting 2560 events.
[17:30:00.821] <TB0>     INFO: 2560 events read in total (241ms).
[17:30:00.821] <TB0>     INFO: Test took 1464ms.
[17:30:00.822] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:00.822] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 4 4
[17:30:01.329] <TB0>     INFO: Expecting 2560 events.
[17:30:02.285] <TB0>     INFO: 2560 events read in total (241ms).
[17:30:02.285] <TB0>     INFO: Test took 1463ms.
[17:30:02.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:02.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 5 5
[17:30:02.793] <TB0>     INFO: Expecting 2560 events.
[17:30:03.750] <TB0>     INFO: 2560 events read in total (242ms).
[17:30:03.751] <TB0>     INFO: Test took 1465ms.
[17:30:03.751] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:03.751] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 44, 6 6
[17:30:04.258] <TB0>     INFO: Expecting 2560 events.
[17:30:05.214] <TB0>     INFO: 2560 events read in total (241ms).
[17:30:05.215] <TB0>     INFO: Test took 1464ms.
[17:30:05.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:05.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 7 7
[17:30:05.722] <TB0>     INFO: Expecting 2560 events.
[17:30:06.681] <TB0>     INFO: 2560 events read in total (244ms).
[17:30:06.681] <TB0>     INFO: Test took 1466ms.
[17:30:06.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:06.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 8 8
[17:30:07.188] <TB0>     INFO: Expecting 2560 events.
[17:30:08.145] <TB0>     INFO: 2560 events read in total (242ms).
[17:30:08.146] <TB0>     INFO: Test took 1465ms.
[17:30:08.146] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:08.146] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 9 9
[17:30:08.653] <TB0>     INFO: Expecting 2560 events.
[17:30:09.610] <TB0>     INFO: 2560 events read in total (242ms).
[17:30:09.610] <TB0>     INFO: Test took 1464ms.
[17:30:09.611] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:09.611] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 10 10
[17:30:10.118] <TB0>     INFO: Expecting 2560 events.
[17:30:11.075] <TB0>     INFO: 2560 events read in total (242ms).
[17:30:11.075] <TB0>     INFO: Test took 1464ms.
[17:30:11.075] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:11.075] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 11 11
[17:30:11.582] <TB0>     INFO: Expecting 2560 events.
[17:30:12.540] <TB0>     INFO: 2560 events read in total (243ms).
[17:30:12.540] <TB0>     INFO: Test took 1465ms.
[17:30:12.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:12.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 12 12
[17:30:13.047] <TB0>     INFO: Expecting 2560 events.
[17:30:13.004] <TB0>     INFO: 2560 events read in total (242ms).
[17:30:13.005] <TB0>     INFO: Test took 1465ms.
[17:30:13.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:13.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[17:30:14.512] <TB0>     INFO: Expecting 2560 events.
[17:30:15.469] <TB0>     INFO: 2560 events read in total (242ms).
[17:30:15.470] <TB0>     INFO: Test took 1465ms.
[17:30:15.470] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:15.470] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 14 14
[17:30:15.977] <TB0>     INFO: Expecting 2560 events.
[17:30:16.934] <TB0>     INFO: 2560 events read in total (242ms).
[17:30:16.934] <TB0>     INFO: Test took 1464ms.
[17:30:16.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:16.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 15 15
[17:30:17.442] <TB0>     INFO: Expecting 2560 events.
[17:30:18.399] <TB0>     INFO: 2560 events read in total (242ms).
[17:30:18.400] <TB0>     INFO: Test took 1466ms.
[17:30:18.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:30:18.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[17:30:18.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[17:30:18.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[17:30:18.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[17:30:18.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[17:30:18.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[17:30:18.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:30:18.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[17:30:18.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC8
[17:30:18.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:30:18.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[17:30:18.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[17:30:18.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[17:30:18.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[17:30:18.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[17:30:18.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[17:30:18.403] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:30:18.909] <TB0>     INFO: Expecting 655360 events.
[17:30:30.667] <TB0>     INFO: 655360 events read in total (11043ms).
[17:30:30.678] <TB0>     INFO: Expecting 655360 events.
[17:30:42.376] <TB0>     INFO: 655360 events read in total (11134ms).
[17:30:42.391] <TB0>     INFO: Expecting 655360 events.
[17:30:54.082] <TB0>     INFO: 655360 events read in total (11131ms).
[17:30:54.102] <TB0>     INFO: Expecting 655360 events.
[17:31:05.790] <TB0>     INFO: 655360 events read in total (11133ms).
[17:31:05.816] <TB0>     INFO: Expecting 655360 events.
[17:31:17.315] <TB0>     INFO: 655360 events read in total (10958ms).
[17:31:17.344] <TB0>     INFO: Expecting 655360 events.
[17:31:28.910] <TB0>     INFO: 655360 events read in total (11021ms).
[17:31:28.944] <TB0>     INFO: Expecting 655360 events.
[17:31:40.442] <TB0>     INFO: 655360 events read in total (10969ms).
[17:31:40.478] <TB0>     INFO: Expecting 655360 events.
[17:31:52.107] <TB0>     INFO: 655360 events read in total (11090ms).
[17:31:52.148] <TB0>     INFO: Expecting 655360 events.
[17:32:03.609] <TB0>     INFO: 655360 events read in total (10931ms).
[17:32:03.654] <TB0>     INFO: Expecting 655360 events.
[17:32:15.225] <TB0>     INFO: 655360 events read in total (11044ms).
[17:32:15.275] <TB0>     INFO: Expecting 655360 events.
[17:32:26.809] <TB0>     INFO: 655360 events read in total (11007ms).
[17:32:26.862] <TB0>     INFO: Expecting 655360 events.
[17:32:38.394] <TB0>     INFO: 655360 events read in total (11005ms).
[17:32:38.451] <TB0>     INFO: Expecting 655360 events.
[17:32:50.063] <TB0>     INFO: 655360 events read in total (11085ms).
[17:32:50.125] <TB0>     INFO: Expecting 655360 events.
[17:33:01.727] <TB0>     INFO: 655360 events read in total (11076ms).
[17:33:01.802] <TB0>     INFO: Expecting 655360 events.
[17:33:13.447] <TB0>     INFO: 655360 events read in total (11119ms).
[17:33:13.528] <TB0>     INFO: Expecting 655360 events.
[17:33:25.155] <TB0>     INFO: 655360 events read in total (11100ms).
[17:33:25.229] <TB0>     INFO: Test took 186826ms.
[17:33:25.323] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:33:25.629] <TB0>     INFO: Expecting 655360 events.
[17:33:37.303] <TB0>     INFO: 655360 events read in total (10959ms).
[17:33:37.315] <TB0>     INFO: Expecting 655360 events.
[17:33:48.919] <TB0>     INFO: 655360 events read in total (11044ms).
[17:33:48.935] <TB0>     INFO: Expecting 655360 events.
[17:34:00.452] <TB0>     INFO: 655360 events read in total (10961ms).
[17:34:00.471] <TB0>     INFO: Expecting 655360 events.
[17:34:12.069] <TB0>     INFO: 655360 events read in total (11043ms).
[17:34:12.093] <TB0>     INFO: Expecting 655360 events.
[17:34:23.676] <TB0>     INFO: 655360 events read in total (11034ms).
[17:34:23.705] <TB0>     INFO: Expecting 655360 events.
[17:34:35.244] <TB0>     INFO: 655360 events read in total (11003ms).
[17:34:35.279] <TB0>     INFO: Expecting 655360 events.
[17:34:46.786] <TB0>     INFO: 655360 events read in total (10970ms).
[17:34:46.822] <TB0>     INFO: Expecting 655360 events.
[17:34:58.319] <TB0>     INFO: 655360 events read in total (10958ms).
[17:34:58.360] <TB0>     INFO: Expecting 655360 events.
[17:35:09.923] <TB0>     INFO: 655360 events read in total (11037ms).
[17:35:09.968] <TB0>     INFO: Expecting 655360 events.
[17:35:21.562] <TB0>     INFO: 655360 events read in total (11065ms).
[17:35:21.611] <TB0>     INFO: Expecting 655360 events.
[17:35:33.220] <TB0>     INFO: 655360 events read in total (11083ms).
[17:35:33.274] <TB0>     INFO: Expecting 655360 events.
[17:35:44.852] <TB0>     INFO: 655360 events read in total (11051ms).
[17:35:44.914] <TB0>     INFO: Expecting 655360 events.
[17:35:56.472] <TB0>     INFO: 655360 events read in total (11032ms).
[17:35:56.535] <TB0>     INFO: Expecting 655360 events.
[17:36:07.998] <TB0>     INFO: 655360 events read in total (10937ms).
[17:36:08.068] <TB0>     INFO: Expecting 655360 events.
[17:36:19.409] <TB0>     INFO: 655360 events read in total (10815ms).
[17:36:19.490] <TB0>     INFO: Expecting 655360 events.
[17:36:31.120] <TB0>     INFO: 655360 events read in total (11103ms).
[17:36:31.194] <TB0>     INFO: Test took 185871ms.
[17:36:31.369] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:36:31.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:36:31.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:36:31.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:36:31.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:36:31.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:36:31.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:36:31.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:36:31.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:36:31.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:36:31.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.374] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:36:31.374] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.374] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:36:31.374] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:36:31.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:36:31.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:36:31.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:36:31.376] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:36:31.376] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.383] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.389] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.396] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.403] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.410] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.416] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.423] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.430] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.436] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:36:31.443] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:36:31.450] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:36:31.456] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:36:31.463] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:36:31.470] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.477] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.483] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.490] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.497] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.504] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.511] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:36:31.517] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:36:31.524] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:36:31.531] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:36:31.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:36:31.569] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C0.dat
[17:36:31.569] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C1.dat
[17:36:31.569] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C2.dat
[17:36:31.569] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C3.dat
[17:36:31.569] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C4.dat
[17:36:31.569] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C5.dat
[17:36:31.570] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C6.dat
[17:36:31.570] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C7.dat
[17:36:31.570] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C8.dat
[17:36:31.570] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C9.dat
[17:36:31.570] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C10.dat
[17:36:31.570] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C11.dat
[17:36:31.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C12.dat
[17:36:31.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C13.dat
[17:36:31.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C14.dat
[17:36:31.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//dacParameters35_C15.dat
[17:36:31.916] <TB0>     INFO: Expecting 41600 events.
[17:36:35.743] <TB0>     INFO: 41600 events read in total (3112ms).
[17:36:35.744] <TB0>     INFO: Test took 4170ms.
[17:36:36.393] <TB0>     INFO: Expecting 41600 events.
[17:36:40.211] <TB0>     INFO: 41600 events read in total (3103ms).
[17:36:40.212] <TB0>     INFO: Test took 4162ms.
[17:36:40.859] <TB0>     INFO: Expecting 41600 events.
[17:36:44.689] <TB0>     INFO: 41600 events read in total (3115ms).
[17:36:44.689] <TB0>     INFO: Test took 4175ms.
[17:36:44.994] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:36:45.126] <TB0>     INFO: Expecting 2560 events.
[17:36:46.083] <TB0>     INFO: 2560 events read in total (242ms).
[17:36:46.084] <TB0>     INFO: Test took 1090ms.
[17:36:46.086] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:36:46.592] <TB0>     INFO: Expecting 2560 events.
[17:36:47.550] <TB0>     INFO: 2560 events read in total (244ms).
[17:36:47.551] <TB0>     INFO: Test took 1465ms.
[17:36:47.553] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:36:48.059] <TB0>     INFO: Expecting 2560 events.
[17:36:49.018] <TB0>     INFO: 2560 events read in total (244ms).
[17:36:49.018] <TB0>     INFO: Test took 1465ms.
[17:36:49.020] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:36:49.526] <TB0>     INFO: Expecting 2560 events.
[17:36:50.484] <TB0>     INFO: 2560 events read in total (243ms).
[17:36:50.485] <TB0>     INFO: Test took 1465ms.
[17:36:50.486] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:36:50.993] <TB0>     INFO: Expecting 2560 events.
[17:36:51.950] <TB0>     INFO: 2560 events read in total (242ms).
[17:36:51.951] <TB0>     INFO: Test took 1465ms.
[17:36:51.952] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:36:52.460] <TB0>     INFO: Expecting 2560 events.
[17:36:53.417] <TB0>     INFO: 2560 events read in total (243ms).
[17:36:53.418] <TB0>     INFO: Test took 1466ms.
[17:36:53.420] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:36:53.927] <TB0>     INFO: Expecting 2560 events.
[17:36:54.885] <TB0>     INFO: 2560 events read in total (243ms).
[17:36:54.885] <TB0>     INFO: Test took 1465ms.
[17:36:54.887] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:36:55.393] <TB0>     INFO: Expecting 2560 events.
[17:36:56.351] <TB0>     INFO: 2560 events read in total (243ms).
[17:36:56.351] <TB0>     INFO: Test took 1464ms.
[17:36:56.354] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:36:56.860] <TB0>     INFO: Expecting 2560 events.
[17:36:57.819] <TB0>     INFO: 2560 events read in total (244ms).
[17:36:57.820] <TB0>     INFO: Test took 1466ms.
[17:36:57.823] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:36:58.328] <TB0>     INFO: Expecting 2560 events.
[17:36:59.288] <TB0>     INFO: 2560 events read in total (245ms).
[17:36:59.288] <TB0>     INFO: Test took 1465ms.
[17:36:59.290] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:36:59.797] <TB0>     INFO: Expecting 2560 events.
[17:37:00.755] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:00.756] <TB0>     INFO: Test took 1466ms.
[17:37:00.758] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:01.264] <TB0>     INFO: Expecting 2560 events.
[17:37:02.224] <TB0>     INFO: 2560 events read in total (245ms).
[17:37:02.225] <TB0>     INFO: Test took 1467ms.
[17:37:02.227] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:02.733] <TB0>     INFO: Expecting 2560 events.
[17:37:03.691] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:03.691] <TB0>     INFO: Test took 1464ms.
[17:37:03.693] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:04.202] <TB0>     INFO: Expecting 2560 events.
[17:37:05.159] <TB0>     INFO: 2560 events read in total (242ms).
[17:37:05.160] <TB0>     INFO: Test took 1468ms.
[17:37:05.162] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:05.668] <TB0>     INFO: Expecting 2560 events.
[17:37:06.625] <TB0>     INFO: 2560 events read in total (242ms).
[17:37:06.625] <TB0>     INFO: Test took 1464ms.
[17:37:06.627] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:07.133] <TB0>     INFO: Expecting 2560 events.
[17:37:08.092] <TB0>     INFO: 2560 events read in total (244ms).
[17:37:08.093] <TB0>     INFO: Test took 1466ms.
[17:37:08.094] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:08.601] <TB0>     INFO: Expecting 2560 events.
[17:37:09.558] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:09.558] <TB0>     INFO: Test took 1464ms.
[17:37:09.560] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:10.066] <TB0>     INFO: Expecting 2560 events.
[17:37:11.025] <TB0>     INFO: 2560 events read in total (244ms).
[17:37:11.025] <TB0>     INFO: Test took 1465ms.
[17:37:11.027] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:11.534] <TB0>     INFO: Expecting 2560 events.
[17:37:12.492] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:12.492] <TB0>     INFO: Test took 1465ms.
[17:37:12.494] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:12.000] <TB0>     INFO: Expecting 2560 events.
[17:37:13.958] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:13.958] <TB0>     INFO: Test took 1464ms.
[17:37:13.960] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:14.467] <TB0>     INFO: Expecting 2560 events.
[17:37:15.425] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:15.425] <TB0>     INFO: Test took 1465ms.
[17:37:15.427] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:15.934] <TB0>     INFO: Expecting 2560 events.
[17:37:16.892] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:16.892] <TB0>     INFO: Test took 1465ms.
[17:37:16.894] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:17.401] <TB0>     INFO: Expecting 2560 events.
[17:37:18.360] <TB0>     INFO: 2560 events read in total (244ms).
[17:37:18.360] <TB0>     INFO: Test took 1466ms.
[17:37:18.362] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:18.869] <TB0>     INFO: Expecting 2560 events.
[17:37:19.827] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:19.827] <TB0>     INFO: Test took 1465ms.
[17:37:19.829] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:20.336] <TB0>     INFO: Expecting 2560 events.
[17:37:21.294] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:21.294] <TB0>     INFO: Test took 1465ms.
[17:37:21.296] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:21.802] <TB0>     INFO: Expecting 2560 events.
[17:37:22.761] <TB0>     INFO: 2560 events read in total (244ms).
[17:37:22.761] <TB0>     INFO: Test took 1465ms.
[17:37:22.763] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:23.270] <TB0>     INFO: Expecting 2560 events.
[17:37:24.228] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:24.228] <TB0>     INFO: Test took 1465ms.
[17:37:24.230] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:24.737] <TB0>     INFO: Expecting 2560 events.
[17:37:25.695] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:25.695] <TB0>     INFO: Test took 1465ms.
[17:37:25.697] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:26.203] <TB0>     INFO: Expecting 2560 events.
[17:37:27.161] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:27.162] <TB0>     INFO: Test took 1465ms.
[17:37:27.163] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:27.670] <TB0>     INFO: Expecting 2560 events.
[17:37:28.628] <TB0>     INFO: 2560 events read in total (243ms).
[17:37:28.629] <TB0>     INFO: Test took 1466ms.
[17:37:28.630] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:29.137] <TB0>     INFO: Expecting 2560 events.
[17:37:30.098] <TB0>     INFO: 2560 events read in total (246ms).
[17:37:30.098] <TB0>     INFO: Test took 1468ms.
[17:37:30.101] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:30.608] <TB0>     INFO: Expecting 2560 events.
[17:37:31.565] <TB0>     INFO: 2560 events read in total (242ms).
[17:37:31.565] <TB0>     INFO: Test took 1464ms.
[17:37:32.575] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[17:37:32.575] <TB0>     INFO: PH scale (per ROC):    77  78  80  77  73  76  80  79  70  74  78  69  78  80  71  79
[17:37:32.575] <TB0>     INFO: PH offset (per ROC):  174 177 175 194 178 177 157 182 176 188 176 176 191 165 176 184
[17:37:32.746] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:37:32.749] <TB0>     INFO: ######################################################################
[17:37:32.749] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:37:32.749] <TB0>     INFO: ######################################################################
[17:37:32.749] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:37:32.760] <TB0>     INFO: scanning low vcal = 10
[17:37:33.102] <TB0>     INFO: Expecting 41600 events.
[17:37:36.834] <TB0>     INFO: 41600 events read in total (3018ms).
[17:37:36.834] <TB0>     INFO: Test took 4074ms.
[17:37:36.836] <TB0>     INFO: scanning low vcal = 20
[17:37:37.342] <TB0>     INFO: Expecting 41600 events.
[17:37:41.051] <TB0>     INFO: 41600 events read in total (2994ms).
[17:37:41.051] <TB0>     INFO: Test took 4215ms.
[17:37:41.053] <TB0>     INFO: scanning low vcal = 30
[17:37:41.559] <TB0>     INFO: Expecting 41600 events.
[17:37:45.275] <TB0>     INFO: 41600 events read in total (3001ms).
[17:37:45.276] <TB0>     INFO: Test took 4223ms.
[17:37:45.278] <TB0>     INFO: scanning low vcal = 40
[17:37:45.779] <TB0>     INFO: Expecting 41600 events.
[17:37:50.008] <TB0>     INFO: 41600 events read in total (3514ms).
[17:37:50.009] <TB0>     INFO: Test took 4731ms.
[17:37:50.012] <TB0>     INFO: scanning low vcal = 50
[17:37:50.428] <TB0>     INFO: Expecting 41600 events.
[17:37:54.676] <TB0>     INFO: 41600 events read in total (3533ms).
[17:37:54.676] <TB0>     INFO: Test took 4665ms.
[17:37:54.679] <TB0>     INFO: scanning low vcal = 60
[17:37:55.099] <TB0>     INFO: Expecting 41600 events.
[17:37:59.363] <TB0>     INFO: 41600 events read in total (3549ms).
[17:37:59.363] <TB0>     INFO: Test took 4683ms.
[17:37:59.366] <TB0>     INFO: scanning low vcal = 70
[17:37:59.784] <TB0>     INFO: Expecting 41600 events.
[17:38:04.050] <TB0>     INFO: 41600 events read in total (3551ms).
[17:38:04.051] <TB0>     INFO: Test took 4685ms.
[17:38:04.054] <TB0>     INFO: scanning low vcal = 80
[17:38:04.467] <TB0>     INFO: Expecting 41600 events.
[17:38:08.755] <TB0>     INFO: 41600 events read in total (3573ms).
[17:38:08.755] <TB0>     INFO: Test took 4701ms.
[17:38:08.758] <TB0>     INFO: scanning low vcal = 90
[17:38:09.172] <TB0>     INFO: Expecting 41600 events.
[17:38:13.412] <TB0>     INFO: 41600 events read in total (3525ms).
[17:38:13.412] <TB0>     INFO: Test took 4654ms.
[17:38:13.416] <TB0>     INFO: scanning low vcal = 100
[17:38:13.834] <TB0>     INFO: Expecting 41600 events.
[17:38:18.214] <TB0>     INFO: 41600 events read in total (3665ms).
[17:38:18.215] <TB0>     INFO: Test took 4799ms.
[17:38:18.218] <TB0>     INFO: scanning low vcal = 110
[17:38:18.639] <TB0>     INFO: Expecting 41600 events.
[17:38:22.903] <TB0>     INFO: 41600 events read in total (3549ms).
[17:38:22.904] <TB0>     INFO: Test took 4686ms.
[17:38:22.907] <TB0>     INFO: scanning low vcal = 120
[17:38:23.321] <TB0>     INFO: Expecting 41600 events.
[17:38:27.563] <TB0>     INFO: 41600 events read in total (3527ms).
[17:38:27.563] <TB0>     INFO: Test took 4656ms.
[17:38:27.566] <TB0>     INFO: scanning low vcal = 130
[17:38:27.986] <TB0>     INFO: Expecting 41600 events.
[17:38:32.235] <TB0>     INFO: 41600 events read in total (3535ms).
[17:38:32.236] <TB0>     INFO: Test took 4670ms.
[17:38:32.239] <TB0>     INFO: scanning low vcal = 140
[17:38:32.656] <TB0>     INFO: Expecting 41600 events.
[17:38:36.898] <TB0>     INFO: 41600 events read in total (3527ms).
[17:38:36.898] <TB0>     INFO: Test took 4659ms.
[17:38:36.901] <TB0>     INFO: scanning low vcal = 150
[17:38:37.317] <TB0>     INFO: Expecting 41600 events.
[17:38:41.578] <TB0>     INFO: 41600 events read in total (3546ms).
[17:38:41.579] <TB0>     INFO: Test took 4678ms.
[17:38:41.582] <TB0>     INFO: scanning low vcal = 160
[17:38:41.001] <TB0>     INFO: Expecting 41600 events.
[17:38:46.277] <TB0>     INFO: 41600 events read in total (3561ms).
[17:38:46.278] <TB0>     INFO: Test took 4696ms.
[17:38:46.281] <TB0>     INFO: scanning low vcal = 170
[17:38:46.696] <TB0>     INFO: Expecting 41600 events.
[17:38:50.966] <TB0>     INFO: 41600 events read in total (3555ms).
[17:38:50.967] <TB0>     INFO: Test took 4686ms.
[17:38:50.971] <TB0>     INFO: scanning low vcal = 180
[17:38:51.383] <TB0>     INFO: Expecting 41600 events.
[17:38:55.646] <TB0>     INFO: 41600 events read in total (3547ms).
[17:38:55.646] <TB0>     INFO: Test took 4675ms.
[17:38:55.649] <TB0>     INFO: scanning low vcal = 190
[17:38:56.065] <TB0>     INFO: Expecting 41600 events.
[17:39:00.300] <TB0>     INFO: 41600 events read in total (3520ms).
[17:39:00.301] <TB0>     INFO: Test took 4652ms.
[17:39:00.304] <TB0>     INFO: scanning low vcal = 200
[17:39:00.724] <TB0>     INFO: Expecting 41600 events.
[17:39:04.981] <TB0>     INFO: 41600 events read in total (3542ms).
[17:39:04.982] <TB0>     INFO: Test took 4678ms.
[17:39:04.984] <TB0>     INFO: scanning low vcal = 210
[17:39:05.402] <TB0>     INFO: Expecting 41600 events.
[17:39:09.665] <TB0>     INFO: 41600 events read in total (3548ms).
[17:39:09.666] <TB0>     INFO: Test took 4681ms.
[17:39:09.669] <TB0>     INFO: scanning low vcal = 220
[17:39:10.084] <TB0>     INFO: Expecting 41600 events.
[17:39:14.352] <TB0>     INFO: 41600 events read in total (3553ms).
[17:39:14.353] <TB0>     INFO: Test took 4684ms.
[17:39:14.355] <TB0>     INFO: scanning low vcal = 230
[17:39:14.770] <TB0>     INFO: Expecting 41600 events.
[17:39:19.030] <TB0>     INFO: 41600 events read in total (3545ms).
[17:39:19.031] <TB0>     INFO: Test took 4676ms.
[17:39:19.033] <TB0>     INFO: scanning low vcal = 240
[17:39:19.451] <TB0>     INFO: Expecting 41600 events.
[17:39:23.687] <TB0>     INFO: 41600 events read in total (3521ms).
[17:39:23.688] <TB0>     INFO: Test took 4655ms.
[17:39:23.691] <TB0>     INFO: scanning low vcal = 250
[17:39:24.105] <TB0>     INFO: Expecting 41600 events.
[17:39:28.375] <TB0>     INFO: 41600 events read in total (3555ms).
[17:39:28.375] <TB0>     INFO: Test took 4684ms.
[17:39:28.379] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:39:28.796] <TB0>     INFO: Expecting 41600 events.
[17:39:33.054] <TB0>     INFO: 41600 events read in total (3543ms).
[17:39:33.055] <TB0>     INFO: Test took 4676ms.
[17:39:33.058] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:39:33.474] <TB0>     INFO: Expecting 41600 events.
[17:39:37.737] <TB0>     INFO: 41600 events read in total (3548ms).
[17:39:37.738] <TB0>     INFO: Test took 4680ms.
[17:39:37.741] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:39:38.157] <TB0>     INFO: Expecting 41600 events.
[17:39:42.416] <TB0>     INFO: 41600 events read in total (3544ms).
[17:39:42.417] <TB0>     INFO: Test took 4676ms.
[17:39:42.420] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:39:42.839] <TB0>     INFO: Expecting 41600 events.
[17:39:47.100] <TB0>     INFO: 41600 events read in total (3546ms).
[17:39:47.101] <TB0>     INFO: Test took 4681ms.
[17:39:47.103] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:39:47.523] <TB0>     INFO: Expecting 41600 events.
[17:39:51.794] <TB0>     INFO: 41600 events read in total (3557ms).
[17:39:51.795] <TB0>     INFO: Test took 4692ms.
[17:39:52.326] <TB0>     INFO: PixTestGainPedestal::measure() done 
[17:39:52.329] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:39:52.329] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:39:52.329] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:39:52.329] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:39:52.330] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:39:52.330] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:39:52.330] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:39:52.330] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:39:52.330] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:39:52.330] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:39:52.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:39:52.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:39:52.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:39:52.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:39:52.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:39:52.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:40:30.666] <TB0>     INFO: PixTestGainPedestal::fit() done
[17:40:30.666] <TB0>     INFO: non-linearity mean:  0.959 0.958 0.949 0.956 0.954 0.953 0.958 0.960 0.963 0.963 0.956 0.957 0.961 0.965 0.963 0.956
[17:40:30.666] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.006 0.007 0.006 0.005 0.006 0.006 0.006 0.007 0.007 0.007 0.005 0.005 0.006
[17:40:30.666] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:40:30.690] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:40:30.714] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:40:30.738] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:40:30.762] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:40:30.786] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:40:30.810] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:40:30.833] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:40:30.857] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:40:30.880] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:40:30.903] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:40:30.927] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:40:30.950] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:40:30.973] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:40:30.996] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:40:31.019] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-22_FPIXTest-17C-Nebraska-160921-1616-150V_2016-09-21_16h16m_1474492570//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:40:31.042] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[17:40:31.042] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:40:31.049] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:40:31.049] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:40:31.052] <TB0>     INFO: ######################################################################
[17:40:31.052] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:40:31.052] <TB0>     INFO: ######################################################################
[17:40:31.055] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:40:31.064] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:40:31.064] <TB0>     INFO:     run 1 of 1
[17:40:31.065] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:40:31.407] <TB0>     INFO: Expecting 3120000 events.
[17:41:21.342] <TB0>     INFO: 1267065 events read in total (49220ms).
[17:42:09.186] <TB0>     INFO: 2531035 events read in total (97064ms).
[17:42:31.700] <TB0>     INFO: 3120000 events read in total (119579ms).
[17:42:31.744] <TB0>     INFO: Test took 120680ms.
[17:42:31.823] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:42:31.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:42:33.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:42:34.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:42:36.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:42:37.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:42:39.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:42:40.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:42:42.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:42:43.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:42:45.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:42:46.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:42:47.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:42:49.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:42:50.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:42:52.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:42:53.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:42:55.225] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397524992
[17:42:55.257] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:42:55.257] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3801, RMS = 1.40492
[17:42:55.257] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:42:55.257] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:42:55.257] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8328, RMS = 1.48398
[17:42:55.257] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[17:42:55.258] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:42:55.258] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0841, RMS = 0.967921
[17:42:55.258] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:42:55.258] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:42:55.258] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3845, RMS = 1.14663
[17:42:55.258] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:42:55.259] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:42:55.259] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3577, RMS = 0.932593
[17:42:55.259] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:42:55.259] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:42:55.259] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4266, RMS = 1.02739
[17:42:55.259] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:42:55.261] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:42:55.261] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2825, RMS = 1.19047
[17:42:55.261] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:42:55.261] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:42:55.261] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9702, RMS = 1.20414
[17:42:55.261] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:42:55.262] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:42:55.262] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4605, RMS = 1.73648
[17:42:55.262] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:42:55.262] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:42:55.262] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7865, RMS = 1.99971
[17:42:55.262] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[17:42:55.263] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:42:55.263] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.2822, RMS = 1.84879
[17:42:55.263] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[17:42:55.263] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:42:55.263] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.7342, RMS = 1.99925
[17:42:55.263] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[17:42:55.264] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:42:55.264] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1278, RMS = 1.70409
[17:42:55.264] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:42:55.264] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:42:55.264] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.4429, RMS = 2.04951
[17:42:55.264] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[17:42:55.265] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:42:55.265] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6761, RMS = 0.947899
[17:42:55.265] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:42:55.265] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:42:55.265] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1853, RMS = 1.20653
[17:42:55.265] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:42:55.266] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:42:55.266] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3726, RMS = 2.22127
[17:42:55.266] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:42:55.266] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:42:55.266] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5317, RMS = 3.0922
[17:42:55.266] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:42:55.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:42:55.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.3032, RMS = 1.54358
[17:42:55.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[17:42:55.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:42:55.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.6764, RMS = 1.75646
[17:42:55.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[17:42:55.268] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:42:55.268] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.1801, RMS = 1.70212
[17:42:55.268] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[17:42:55.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:42:55.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.9542, RMS = 1.90657
[17:42:55.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[17:42:55.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:42:55.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2476, RMS = 1.08686
[17:42:55.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:42:55.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:42:55.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6959, RMS = 1.27727
[17:42:55.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:42:55.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:42:55.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5586, RMS = 1.94714
[17:42:55.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:42:55.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:42:55.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.9888, RMS = 2.18603
[17:42:55.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[17:42:55.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:42:55.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.082, RMS = 1.11488
[17:42:55.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:42:55.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:42:55.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5547, RMS = 1.42087
[17:42:55.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:42:55.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:42:55.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9226, RMS = 1.50995
[17:42:55.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:42:55.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:42:55.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.183, RMS = 1.92176
[17:42:55.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[17:42:55.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:42:55.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3129, RMS = 1.42746
[17:42:55.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:42:55.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:42:55.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8903, RMS = 1.3701
[17:42:55.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:42:55.277] <TB0>     INFO: PixTestBB3Map::doTest() done with 343 decoding errors: , duration: 144 seconds
[17:42:55.277] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    0    1    0    0    0    0    0    1    1    0    0
[17:42:55.277] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:42:55.372] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:42:55.372] <TB0>     INFO: enter test to run
[17:42:55.372] <TB0>     INFO:   test:  no parameter change
[17:42:55.373] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[17:42:55.374] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[17:42:55.374] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[17:42:55.374] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:42:55.916] <TB0>    QUIET: Connection to board 133 closed.
[17:42:55.922] <TB0>     INFO: pXar: this is the end, my friend
[17:42:55.922] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
