
ProjektEmanuelFloater.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000117ec  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015fc  080118b0  080118b0  000128b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012eac  08012eac  00014204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012eac  08012eac  00013eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012eb4  08012eb4  00014204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08012eb4  08012eb4  00013eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012ebc  08012ebc  00013ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  08012ec0  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003a3c  20000204  080130c4  00014204  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003c40  080130c4  00014c40  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00014204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f615  00000000  00000000  0001422c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000049c0  00000000  00000000  00033841  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018c0  00000000  00000000  00038208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001310  00000000  00000000  00039ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a587  00000000  00000000  0003add8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d0ac  00000000  00000000  0005535f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000985bd  00000000  00000000  0007240b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010a9c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cf4  00000000  00000000  0010aa0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00111700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000204 	.word	0x20000204
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08011894 	.word	0x08011894

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000208 	.word	0x20000208
 8000104:	08011894 	.word	0x08011894

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 f91f 	bl	8001694 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 f863 	bl	800152c <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f911 	bl	8001694 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f907 	bl	8001694 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f88d 	bl	80015b4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 f883 	bl	80015b4 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_uldivmod>:
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d111      	bne.n	80004e4 <__aeabi_uldivmod+0x28>
 80004c0:	2a00      	cmp	r2, #0
 80004c2:	d10f      	bne.n	80004e4 <__aeabi_uldivmod+0x28>
 80004c4:	2900      	cmp	r1, #0
 80004c6:	d100      	bne.n	80004ca <__aeabi_uldivmod+0xe>
 80004c8:	2800      	cmp	r0, #0
 80004ca:	d002      	beq.n	80004d2 <__aeabi_uldivmod+0x16>
 80004cc:	2100      	movs	r1, #0
 80004ce:	43c9      	mvns	r1, r1
 80004d0:	0008      	movs	r0, r1
 80004d2:	b407      	push	{r0, r1, r2}
 80004d4:	4802      	ldr	r0, [pc, #8]	@ (80004e0 <__aeabi_uldivmod+0x24>)
 80004d6:	a102      	add	r1, pc, #8	@ (adr r1, 80004e0 <__aeabi_uldivmod+0x24>)
 80004d8:	1840      	adds	r0, r0, r1
 80004da:	9002      	str	r0, [sp, #8]
 80004dc:	bd03      	pop	{r0, r1, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)
 80004e0:	ffffff5d 	.word	0xffffff5d
 80004e4:	b403      	push	{r0, r1}
 80004e6:	4668      	mov	r0, sp
 80004e8:	b501      	push	{r0, lr}
 80004ea:	9802      	ldr	r0, [sp, #8]
 80004ec:	f000 f874 	bl	80005d8 <__udivmoddi4>
 80004f0:	9b01      	ldr	r3, [sp, #4]
 80004f2:	469e      	mov	lr, r3
 80004f4:	b002      	add	sp, #8
 80004f6:	bc0c      	pop	{r2, r3}
 80004f8:	4770      	bx	lr
 80004fa:	46c0      	nop			@ (mov r8, r8)

080004fc <__aeabi_d2uiz>:
 80004fc:	b570      	push	{r4, r5, r6, lr}
 80004fe:	2200      	movs	r2, #0
 8000500:	4b0c      	ldr	r3, [pc, #48]	@ (8000534 <__aeabi_d2uiz+0x38>)
 8000502:	0004      	movs	r4, r0
 8000504:	000d      	movs	r5, r1
 8000506:	f7ff ffcf 	bl	80004a8 <__aeabi_dcmpge>
 800050a:	2800      	cmp	r0, #0
 800050c:	d104      	bne.n	8000518 <__aeabi_d2uiz+0x1c>
 800050e:	0020      	movs	r0, r4
 8000510:	0029      	movs	r1, r5
 8000512:	f002 f83f 	bl	8002594 <__aeabi_d2iz>
 8000516:	bd70      	pop	{r4, r5, r6, pc}
 8000518:	4b06      	ldr	r3, [pc, #24]	@ (8000534 <__aeabi_d2uiz+0x38>)
 800051a:	2200      	movs	r2, #0
 800051c:	0020      	movs	r0, r4
 800051e:	0029      	movs	r1, r5
 8000520:	f001 fc0c 	bl	8001d3c <__aeabi_dsub>
 8000524:	f002 f836 	bl	8002594 <__aeabi_d2iz>
 8000528:	2380      	movs	r3, #128	@ 0x80
 800052a:	061b      	lsls	r3, r3, #24
 800052c:	469c      	mov	ip, r3
 800052e:	4460      	add	r0, ip
 8000530:	e7f1      	b.n	8000516 <__aeabi_d2uiz+0x1a>
 8000532:	46c0      	nop			@ (mov r8, r8)
 8000534:	41e00000 	.word	0x41e00000

08000538 <__aeabi_d2lz>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	2200      	movs	r2, #0
 800053c:	2300      	movs	r3, #0
 800053e:	0004      	movs	r4, r0
 8000540:	000d      	movs	r5, r1
 8000542:	f7ff ff93 	bl	800046c <__aeabi_dcmplt>
 8000546:	2800      	cmp	r0, #0
 8000548:	d108      	bne.n	800055c <__aeabi_d2lz+0x24>
 800054a:	0020      	movs	r0, r4
 800054c:	0029      	movs	r1, r5
 800054e:	f000 f80f 	bl	8000570 <__aeabi_d2ulz>
 8000552:	0002      	movs	r2, r0
 8000554:	000b      	movs	r3, r1
 8000556:	0010      	movs	r0, r2
 8000558:	0019      	movs	r1, r3
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	2380      	movs	r3, #128	@ 0x80
 800055e:	061b      	lsls	r3, r3, #24
 8000560:	18e9      	adds	r1, r5, r3
 8000562:	0020      	movs	r0, r4
 8000564:	f000 f804 	bl	8000570 <__aeabi_d2ulz>
 8000568:	2300      	movs	r3, #0
 800056a:	4242      	negs	r2, r0
 800056c:	418b      	sbcs	r3, r1
 800056e:	e7f2      	b.n	8000556 <__aeabi_d2lz+0x1e>

08000570 <__aeabi_d2ulz>:
 8000570:	b570      	push	{r4, r5, r6, lr}
 8000572:	2200      	movs	r2, #0
 8000574:	4b0b      	ldr	r3, [pc, #44]	@ (80005a4 <__aeabi_d2ulz+0x34>)
 8000576:	000d      	movs	r5, r1
 8000578:	0004      	movs	r4, r0
 800057a:	f001 f8f9 	bl	8001770 <__aeabi_dmul>
 800057e:	f7ff ffbd 	bl	80004fc <__aeabi_d2uiz>
 8000582:	0006      	movs	r6, r0
 8000584:	f002 f870 	bl	8002668 <__aeabi_ui2d>
 8000588:	2200      	movs	r2, #0
 800058a:	4b07      	ldr	r3, [pc, #28]	@ (80005a8 <__aeabi_d2ulz+0x38>)
 800058c:	f001 f8f0 	bl	8001770 <__aeabi_dmul>
 8000590:	0002      	movs	r2, r0
 8000592:	000b      	movs	r3, r1
 8000594:	0020      	movs	r0, r4
 8000596:	0029      	movs	r1, r5
 8000598:	f001 fbd0 	bl	8001d3c <__aeabi_dsub>
 800059c:	f7ff ffae 	bl	80004fc <__aeabi_d2uiz>
 80005a0:	0031      	movs	r1, r6
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	3df00000 	.word	0x3df00000
 80005a8:	41f00000 	.word	0x41f00000

080005ac <__aeabi_l2d>:
 80005ac:	b570      	push	{r4, r5, r6, lr}
 80005ae:	0006      	movs	r6, r0
 80005b0:	0008      	movs	r0, r1
 80005b2:	f002 f82b 	bl	800260c <__aeabi_i2d>
 80005b6:	2200      	movs	r2, #0
 80005b8:	4b06      	ldr	r3, [pc, #24]	@ (80005d4 <__aeabi_l2d+0x28>)
 80005ba:	f001 f8d9 	bl	8001770 <__aeabi_dmul>
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	0030      	movs	r0, r6
 80005c4:	f002 f850 	bl	8002668 <__aeabi_ui2d>
 80005c8:	002b      	movs	r3, r5
 80005ca:	0022      	movs	r2, r4
 80005cc:	f000 f8d0 	bl	8000770 <__aeabi_dadd>
 80005d0:	bd70      	pop	{r4, r5, r6, pc}
 80005d2:	46c0      	nop			@ (mov r8, r8)
 80005d4:	41f00000 	.word	0x41f00000

080005d8 <__udivmoddi4>:
 80005d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005da:	4657      	mov	r7, sl
 80005dc:	464e      	mov	r6, r9
 80005de:	4645      	mov	r5, r8
 80005e0:	46de      	mov	lr, fp
 80005e2:	b5e0      	push	{r5, r6, r7, lr}
 80005e4:	0004      	movs	r4, r0
 80005e6:	000d      	movs	r5, r1
 80005e8:	4692      	mov	sl, r2
 80005ea:	4699      	mov	r9, r3
 80005ec:	b083      	sub	sp, #12
 80005ee:	428b      	cmp	r3, r1
 80005f0:	d830      	bhi.n	8000654 <__udivmoddi4+0x7c>
 80005f2:	d02d      	beq.n	8000650 <__udivmoddi4+0x78>
 80005f4:	4649      	mov	r1, r9
 80005f6:	4650      	mov	r0, sl
 80005f8:	f002 f8fa 	bl	80027f0 <__clzdi2>
 80005fc:	0029      	movs	r1, r5
 80005fe:	0006      	movs	r6, r0
 8000600:	0020      	movs	r0, r4
 8000602:	f002 f8f5 	bl	80027f0 <__clzdi2>
 8000606:	1a33      	subs	r3, r6, r0
 8000608:	4698      	mov	r8, r3
 800060a:	3b20      	subs	r3, #32
 800060c:	d434      	bmi.n	8000678 <__udivmoddi4+0xa0>
 800060e:	469b      	mov	fp, r3
 8000610:	4653      	mov	r3, sl
 8000612:	465a      	mov	r2, fp
 8000614:	4093      	lsls	r3, r2
 8000616:	4642      	mov	r2, r8
 8000618:	001f      	movs	r7, r3
 800061a:	4653      	mov	r3, sl
 800061c:	4093      	lsls	r3, r2
 800061e:	001e      	movs	r6, r3
 8000620:	42af      	cmp	r7, r5
 8000622:	d83b      	bhi.n	800069c <__udivmoddi4+0xc4>
 8000624:	42af      	cmp	r7, r5
 8000626:	d100      	bne.n	800062a <__udivmoddi4+0x52>
 8000628:	e079      	b.n	800071e <__udivmoddi4+0x146>
 800062a:	465b      	mov	r3, fp
 800062c:	1ba4      	subs	r4, r4, r6
 800062e:	41bd      	sbcs	r5, r7
 8000630:	2b00      	cmp	r3, #0
 8000632:	da00      	bge.n	8000636 <__udivmoddi4+0x5e>
 8000634:	e076      	b.n	8000724 <__udivmoddi4+0x14c>
 8000636:	2200      	movs	r2, #0
 8000638:	2300      	movs	r3, #0
 800063a:	9200      	str	r2, [sp, #0]
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	2301      	movs	r3, #1
 8000640:	465a      	mov	r2, fp
 8000642:	4093      	lsls	r3, r2
 8000644:	9301      	str	r3, [sp, #4]
 8000646:	2301      	movs	r3, #1
 8000648:	4642      	mov	r2, r8
 800064a:	4093      	lsls	r3, r2
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	e029      	b.n	80006a4 <__udivmoddi4+0xcc>
 8000650:	4282      	cmp	r2, r0
 8000652:	d9cf      	bls.n	80005f4 <__udivmoddi4+0x1c>
 8000654:	2200      	movs	r2, #0
 8000656:	2300      	movs	r3, #0
 8000658:	9200      	str	r2, [sp, #0]
 800065a:	9301      	str	r3, [sp, #4]
 800065c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <__udivmoddi4+0x8e>
 8000662:	601c      	str	r4, [r3, #0]
 8000664:	605d      	str	r5, [r3, #4]
 8000666:	9800      	ldr	r0, [sp, #0]
 8000668:	9901      	ldr	r1, [sp, #4]
 800066a:	b003      	add	sp, #12
 800066c:	bcf0      	pop	{r4, r5, r6, r7}
 800066e:	46bb      	mov	fp, r7
 8000670:	46b2      	mov	sl, r6
 8000672:	46a9      	mov	r9, r5
 8000674:	46a0      	mov	r8, r4
 8000676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000678:	4642      	mov	r2, r8
 800067a:	469b      	mov	fp, r3
 800067c:	2320      	movs	r3, #32
 800067e:	1a9b      	subs	r3, r3, r2
 8000680:	4652      	mov	r2, sl
 8000682:	40da      	lsrs	r2, r3
 8000684:	4641      	mov	r1, r8
 8000686:	0013      	movs	r3, r2
 8000688:	464a      	mov	r2, r9
 800068a:	408a      	lsls	r2, r1
 800068c:	0017      	movs	r7, r2
 800068e:	4642      	mov	r2, r8
 8000690:	431f      	orrs	r7, r3
 8000692:	4653      	mov	r3, sl
 8000694:	4093      	lsls	r3, r2
 8000696:	001e      	movs	r6, r3
 8000698:	42af      	cmp	r7, r5
 800069a:	d9c3      	bls.n	8000624 <__udivmoddi4+0x4c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	4643      	mov	r3, r8
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d0d8      	beq.n	800065c <__udivmoddi4+0x84>
 80006aa:	07fb      	lsls	r3, r7, #31
 80006ac:	0872      	lsrs	r2, r6, #1
 80006ae:	431a      	orrs	r2, r3
 80006b0:	4646      	mov	r6, r8
 80006b2:	087b      	lsrs	r3, r7, #1
 80006b4:	e00e      	b.n	80006d4 <__udivmoddi4+0xfc>
 80006b6:	42ab      	cmp	r3, r5
 80006b8:	d101      	bne.n	80006be <__udivmoddi4+0xe6>
 80006ba:	42a2      	cmp	r2, r4
 80006bc:	d80c      	bhi.n	80006d8 <__udivmoddi4+0x100>
 80006be:	1aa4      	subs	r4, r4, r2
 80006c0:	419d      	sbcs	r5, r3
 80006c2:	2001      	movs	r0, #1
 80006c4:	1924      	adds	r4, r4, r4
 80006c6:	416d      	adcs	r5, r5
 80006c8:	2100      	movs	r1, #0
 80006ca:	3e01      	subs	r6, #1
 80006cc:	1824      	adds	r4, r4, r0
 80006ce:	414d      	adcs	r5, r1
 80006d0:	2e00      	cmp	r6, #0
 80006d2:	d006      	beq.n	80006e2 <__udivmoddi4+0x10a>
 80006d4:	42ab      	cmp	r3, r5
 80006d6:	d9ee      	bls.n	80006b6 <__udivmoddi4+0xde>
 80006d8:	3e01      	subs	r6, #1
 80006da:	1924      	adds	r4, r4, r4
 80006dc:	416d      	adcs	r5, r5
 80006de:	2e00      	cmp	r6, #0
 80006e0:	d1f8      	bne.n	80006d4 <__udivmoddi4+0xfc>
 80006e2:	9800      	ldr	r0, [sp, #0]
 80006e4:	9901      	ldr	r1, [sp, #4]
 80006e6:	465b      	mov	r3, fp
 80006e8:	1900      	adds	r0, r0, r4
 80006ea:	4169      	adcs	r1, r5
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	db24      	blt.n	800073a <__udivmoddi4+0x162>
 80006f0:	002b      	movs	r3, r5
 80006f2:	465a      	mov	r2, fp
 80006f4:	4644      	mov	r4, r8
 80006f6:	40d3      	lsrs	r3, r2
 80006f8:	002a      	movs	r2, r5
 80006fa:	40e2      	lsrs	r2, r4
 80006fc:	001c      	movs	r4, r3
 80006fe:	465b      	mov	r3, fp
 8000700:	0015      	movs	r5, r2
 8000702:	2b00      	cmp	r3, #0
 8000704:	db2a      	blt.n	800075c <__udivmoddi4+0x184>
 8000706:	0026      	movs	r6, r4
 8000708:	409e      	lsls	r6, r3
 800070a:	0033      	movs	r3, r6
 800070c:	0026      	movs	r6, r4
 800070e:	4647      	mov	r7, r8
 8000710:	40be      	lsls	r6, r7
 8000712:	0032      	movs	r2, r6
 8000714:	1a80      	subs	r0, r0, r2
 8000716:	4199      	sbcs	r1, r3
 8000718:	9000      	str	r0, [sp, #0]
 800071a:	9101      	str	r1, [sp, #4]
 800071c:	e79e      	b.n	800065c <__udivmoddi4+0x84>
 800071e:	42a3      	cmp	r3, r4
 8000720:	d8bc      	bhi.n	800069c <__udivmoddi4+0xc4>
 8000722:	e782      	b.n	800062a <__udivmoddi4+0x52>
 8000724:	4642      	mov	r2, r8
 8000726:	2320      	movs	r3, #32
 8000728:	2100      	movs	r1, #0
 800072a:	1a9b      	subs	r3, r3, r2
 800072c:	2200      	movs	r2, #0
 800072e:	9100      	str	r1, [sp, #0]
 8000730:	9201      	str	r2, [sp, #4]
 8000732:	2201      	movs	r2, #1
 8000734:	40da      	lsrs	r2, r3
 8000736:	9201      	str	r2, [sp, #4]
 8000738:	e785      	b.n	8000646 <__udivmoddi4+0x6e>
 800073a:	4642      	mov	r2, r8
 800073c:	2320      	movs	r3, #32
 800073e:	1a9b      	subs	r3, r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	4646      	mov	r6, r8
 8000744:	409a      	lsls	r2, r3
 8000746:	0023      	movs	r3, r4
 8000748:	40f3      	lsrs	r3, r6
 800074a:	4644      	mov	r4, r8
 800074c:	4313      	orrs	r3, r2
 800074e:	002a      	movs	r2, r5
 8000750:	40e2      	lsrs	r2, r4
 8000752:	001c      	movs	r4, r3
 8000754:	465b      	mov	r3, fp
 8000756:	0015      	movs	r5, r2
 8000758:	2b00      	cmp	r3, #0
 800075a:	dad4      	bge.n	8000706 <__udivmoddi4+0x12e>
 800075c:	4642      	mov	r2, r8
 800075e:	002f      	movs	r7, r5
 8000760:	2320      	movs	r3, #32
 8000762:	0026      	movs	r6, r4
 8000764:	4097      	lsls	r7, r2
 8000766:	1a9b      	subs	r3, r3, r2
 8000768:	40de      	lsrs	r6, r3
 800076a:	003b      	movs	r3, r7
 800076c:	4333      	orrs	r3, r6
 800076e:	e7cd      	b.n	800070c <__udivmoddi4+0x134>

08000770 <__aeabi_dadd>:
 8000770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000772:	464f      	mov	r7, r9
 8000774:	4646      	mov	r6, r8
 8000776:	46d6      	mov	lr, sl
 8000778:	b5c0      	push	{r6, r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	9000      	str	r0, [sp, #0]
 800077e:	9101      	str	r1, [sp, #4]
 8000780:	030e      	lsls	r6, r1, #12
 8000782:	004c      	lsls	r4, r1, #1
 8000784:	0fcd      	lsrs	r5, r1, #31
 8000786:	0a71      	lsrs	r1, r6, #9
 8000788:	9e00      	ldr	r6, [sp, #0]
 800078a:	005f      	lsls	r7, r3, #1
 800078c:	0f76      	lsrs	r6, r6, #29
 800078e:	430e      	orrs	r6, r1
 8000790:	9900      	ldr	r1, [sp, #0]
 8000792:	9200      	str	r2, [sp, #0]
 8000794:	9301      	str	r3, [sp, #4]
 8000796:	00c9      	lsls	r1, r1, #3
 8000798:	4689      	mov	r9, r1
 800079a:	0319      	lsls	r1, r3, #12
 800079c:	0d7b      	lsrs	r3, r7, #21
 800079e:	4698      	mov	r8, r3
 80007a0:	9b01      	ldr	r3, [sp, #4]
 80007a2:	0a49      	lsrs	r1, r1, #9
 80007a4:	0fdb      	lsrs	r3, r3, #31
 80007a6:	469c      	mov	ip, r3
 80007a8:	9b00      	ldr	r3, [sp, #0]
 80007aa:	9a00      	ldr	r2, [sp, #0]
 80007ac:	0f5b      	lsrs	r3, r3, #29
 80007ae:	430b      	orrs	r3, r1
 80007b0:	4641      	mov	r1, r8
 80007b2:	0d64      	lsrs	r4, r4, #21
 80007b4:	00d2      	lsls	r2, r2, #3
 80007b6:	1a61      	subs	r1, r4, r1
 80007b8:	4565      	cmp	r5, ip
 80007ba:	d100      	bne.n	80007be <__aeabi_dadd+0x4e>
 80007bc:	e0a6      	b.n	800090c <__aeabi_dadd+0x19c>
 80007be:	2900      	cmp	r1, #0
 80007c0:	dd72      	ble.n	80008a8 <__aeabi_dadd+0x138>
 80007c2:	4647      	mov	r7, r8
 80007c4:	2f00      	cmp	r7, #0
 80007c6:	d100      	bne.n	80007ca <__aeabi_dadd+0x5a>
 80007c8:	e0dd      	b.n	8000986 <__aeabi_dadd+0x216>
 80007ca:	4fcc      	ldr	r7, [pc, #816]	@ (8000afc <__aeabi_dadd+0x38c>)
 80007cc:	42bc      	cmp	r4, r7
 80007ce:	d100      	bne.n	80007d2 <__aeabi_dadd+0x62>
 80007d0:	e19a      	b.n	8000b08 <__aeabi_dadd+0x398>
 80007d2:	2701      	movs	r7, #1
 80007d4:	2938      	cmp	r1, #56	@ 0x38
 80007d6:	dc17      	bgt.n	8000808 <__aeabi_dadd+0x98>
 80007d8:	2780      	movs	r7, #128	@ 0x80
 80007da:	043f      	lsls	r7, r7, #16
 80007dc:	433b      	orrs	r3, r7
 80007de:	291f      	cmp	r1, #31
 80007e0:	dd00      	ble.n	80007e4 <__aeabi_dadd+0x74>
 80007e2:	e1dd      	b.n	8000ba0 <__aeabi_dadd+0x430>
 80007e4:	2720      	movs	r7, #32
 80007e6:	1a78      	subs	r0, r7, r1
 80007e8:	001f      	movs	r7, r3
 80007ea:	4087      	lsls	r7, r0
 80007ec:	46ba      	mov	sl, r7
 80007ee:	0017      	movs	r7, r2
 80007f0:	40cf      	lsrs	r7, r1
 80007f2:	4684      	mov	ip, r0
 80007f4:	0038      	movs	r0, r7
 80007f6:	4657      	mov	r7, sl
 80007f8:	4307      	orrs	r7, r0
 80007fa:	4660      	mov	r0, ip
 80007fc:	4082      	lsls	r2, r0
 80007fe:	40cb      	lsrs	r3, r1
 8000800:	1e50      	subs	r0, r2, #1
 8000802:	4182      	sbcs	r2, r0
 8000804:	1af6      	subs	r6, r6, r3
 8000806:	4317      	orrs	r7, r2
 8000808:	464b      	mov	r3, r9
 800080a:	1bdf      	subs	r7, r3, r7
 800080c:	45b9      	cmp	r9, r7
 800080e:	4180      	sbcs	r0, r0
 8000810:	4240      	negs	r0, r0
 8000812:	1a36      	subs	r6, r6, r0
 8000814:	0233      	lsls	r3, r6, #8
 8000816:	d400      	bmi.n	800081a <__aeabi_dadd+0xaa>
 8000818:	e0ff      	b.n	8000a1a <__aeabi_dadd+0x2aa>
 800081a:	0276      	lsls	r6, r6, #9
 800081c:	0a76      	lsrs	r6, r6, #9
 800081e:	2e00      	cmp	r6, #0
 8000820:	d100      	bne.n	8000824 <__aeabi_dadd+0xb4>
 8000822:	e13c      	b.n	8000a9e <__aeabi_dadd+0x32e>
 8000824:	0030      	movs	r0, r6
 8000826:	f001 ffc5 	bl	80027b4 <__clzsi2>
 800082a:	0003      	movs	r3, r0
 800082c:	3b08      	subs	r3, #8
 800082e:	2120      	movs	r1, #32
 8000830:	0038      	movs	r0, r7
 8000832:	1aca      	subs	r2, r1, r3
 8000834:	40d0      	lsrs	r0, r2
 8000836:	409e      	lsls	r6, r3
 8000838:	0002      	movs	r2, r0
 800083a:	409f      	lsls	r7, r3
 800083c:	4332      	orrs	r2, r6
 800083e:	429c      	cmp	r4, r3
 8000840:	dd00      	ble.n	8000844 <__aeabi_dadd+0xd4>
 8000842:	e1a6      	b.n	8000b92 <__aeabi_dadd+0x422>
 8000844:	1b18      	subs	r0, r3, r4
 8000846:	3001      	adds	r0, #1
 8000848:	1a09      	subs	r1, r1, r0
 800084a:	003e      	movs	r6, r7
 800084c:	408f      	lsls	r7, r1
 800084e:	40c6      	lsrs	r6, r0
 8000850:	1e7b      	subs	r3, r7, #1
 8000852:	419f      	sbcs	r7, r3
 8000854:	0013      	movs	r3, r2
 8000856:	408b      	lsls	r3, r1
 8000858:	4337      	orrs	r7, r6
 800085a:	431f      	orrs	r7, r3
 800085c:	40c2      	lsrs	r2, r0
 800085e:	003b      	movs	r3, r7
 8000860:	0016      	movs	r6, r2
 8000862:	2400      	movs	r4, #0
 8000864:	4313      	orrs	r3, r2
 8000866:	d100      	bne.n	800086a <__aeabi_dadd+0xfa>
 8000868:	e1df      	b.n	8000c2a <__aeabi_dadd+0x4ba>
 800086a:	077b      	lsls	r3, r7, #29
 800086c:	d100      	bne.n	8000870 <__aeabi_dadd+0x100>
 800086e:	e332      	b.n	8000ed6 <__aeabi_dadd+0x766>
 8000870:	230f      	movs	r3, #15
 8000872:	003a      	movs	r2, r7
 8000874:	403b      	ands	r3, r7
 8000876:	2b04      	cmp	r3, #4
 8000878:	d004      	beq.n	8000884 <__aeabi_dadd+0x114>
 800087a:	1d3a      	adds	r2, r7, #4
 800087c:	42ba      	cmp	r2, r7
 800087e:	41bf      	sbcs	r7, r7
 8000880:	427f      	negs	r7, r7
 8000882:	19f6      	adds	r6, r6, r7
 8000884:	0233      	lsls	r3, r6, #8
 8000886:	d400      	bmi.n	800088a <__aeabi_dadd+0x11a>
 8000888:	e323      	b.n	8000ed2 <__aeabi_dadd+0x762>
 800088a:	4b9c      	ldr	r3, [pc, #624]	@ (8000afc <__aeabi_dadd+0x38c>)
 800088c:	3401      	adds	r4, #1
 800088e:	429c      	cmp	r4, r3
 8000890:	d100      	bne.n	8000894 <__aeabi_dadd+0x124>
 8000892:	e0b4      	b.n	80009fe <__aeabi_dadd+0x28e>
 8000894:	4b9a      	ldr	r3, [pc, #616]	@ (8000b00 <__aeabi_dadd+0x390>)
 8000896:	0564      	lsls	r4, r4, #21
 8000898:	401e      	ands	r6, r3
 800089a:	0d64      	lsrs	r4, r4, #21
 800089c:	0777      	lsls	r7, r6, #29
 800089e:	08d2      	lsrs	r2, r2, #3
 80008a0:	0276      	lsls	r6, r6, #9
 80008a2:	4317      	orrs	r7, r2
 80008a4:	0b36      	lsrs	r6, r6, #12
 80008a6:	e0ac      	b.n	8000a02 <__aeabi_dadd+0x292>
 80008a8:	2900      	cmp	r1, #0
 80008aa:	d100      	bne.n	80008ae <__aeabi_dadd+0x13e>
 80008ac:	e07e      	b.n	80009ac <__aeabi_dadd+0x23c>
 80008ae:	4641      	mov	r1, r8
 80008b0:	1b09      	subs	r1, r1, r4
 80008b2:	2c00      	cmp	r4, #0
 80008b4:	d000      	beq.n	80008b8 <__aeabi_dadd+0x148>
 80008b6:	e160      	b.n	8000b7a <__aeabi_dadd+0x40a>
 80008b8:	0034      	movs	r4, r6
 80008ba:	4648      	mov	r0, r9
 80008bc:	4304      	orrs	r4, r0
 80008be:	d100      	bne.n	80008c2 <__aeabi_dadd+0x152>
 80008c0:	e1c9      	b.n	8000c56 <__aeabi_dadd+0x4e6>
 80008c2:	1e4c      	subs	r4, r1, #1
 80008c4:	2901      	cmp	r1, #1
 80008c6:	d100      	bne.n	80008ca <__aeabi_dadd+0x15a>
 80008c8:	e22e      	b.n	8000d28 <__aeabi_dadd+0x5b8>
 80008ca:	4d8c      	ldr	r5, [pc, #560]	@ (8000afc <__aeabi_dadd+0x38c>)
 80008cc:	42a9      	cmp	r1, r5
 80008ce:	d100      	bne.n	80008d2 <__aeabi_dadd+0x162>
 80008d0:	e224      	b.n	8000d1c <__aeabi_dadd+0x5ac>
 80008d2:	2701      	movs	r7, #1
 80008d4:	2c38      	cmp	r4, #56	@ 0x38
 80008d6:	dc11      	bgt.n	80008fc <__aeabi_dadd+0x18c>
 80008d8:	0021      	movs	r1, r4
 80008da:	291f      	cmp	r1, #31
 80008dc:	dd00      	ble.n	80008e0 <__aeabi_dadd+0x170>
 80008de:	e20b      	b.n	8000cf8 <__aeabi_dadd+0x588>
 80008e0:	2420      	movs	r4, #32
 80008e2:	0037      	movs	r7, r6
 80008e4:	4648      	mov	r0, r9
 80008e6:	1a64      	subs	r4, r4, r1
 80008e8:	40a7      	lsls	r7, r4
 80008ea:	40c8      	lsrs	r0, r1
 80008ec:	4307      	orrs	r7, r0
 80008ee:	4648      	mov	r0, r9
 80008f0:	40a0      	lsls	r0, r4
 80008f2:	40ce      	lsrs	r6, r1
 80008f4:	1e44      	subs	r4, r0, #1
 80008f6:	41a0      	sbcs	r0, r4
 80008f8:	1b9b      	subs	r3, r3, r6
 80008fa:	4307      	orrs	r7, r0
 80008fc:	1bd7      	subs	r7, r2, r7
 80008fe:	42ba      	cmp	r2, r7
 8000900:	4192      	sbcs	r2, r2
 8000902:	4252      	negs	r2, r2
 8000904:	4665      	mov	r5, ip
 8000906:	4644      	mov	r4, r8
 8000908:	1a9e      	subs	r6, r3, r2
 800090a:	e783      	b.n	8000814 <__aeabi_dadd+0xa4>
 800090c:	2900      	cmp	r1, #0
 800090e:	dc00      	bgt.n	8000912 <__aeabi_dadd+0x1a2>
 8000910:	e09c      	b.n	8000a4c <__aeabi_dadd+0x2dc>
 8000912:	4647      	mov	r7, r8
 8000914:	2f00      	cmp	r7, #0
 8000916:	d167      	bne.n	80009e8 <__aeabi_dadd+0x278>
 8000918:	001f      	movs	r7, r3
 800091a:	4317      	orrs	r7, r2
 800091c:	d100      	bne.n	8000920 <__aeabi_dadd+0x1b0>
 800091e:	e0e4      	b.n	8000aea <__aeabi_dadd+0x37a>
 8000920:	1e48      	subs	r0, r1, #1
 8000922:	2901      	cmp	r1, #1
 8000924:	d100      	bne.n	8000928 <__aeabi_dadd+0x1b8>
 8000926:	e19b      	b.n	8000c60 <__aeabi_dadd+0x4f0>
 8000928:	4f74      	ldr	r7, [pc, #464]	@ (8000afc <__aeabi_dadd+0x38c>)
 800092a:	42b9      	cmp	r1, r7
 800092c:	d100      	bne.n	8000930 <__aeabi_dadd+0x1c0>
 800092e:	e0eb      	b.n	8000b08 <__aeabi_dadd+0x398>
 8000930:	2701      	movs	r7, #1
 8000932:	0001      	movs	r1, r0
 8000934:	2838      	cmp	r0, #56	@ 0x38
 8000936:	dc11      	bgt.n	800095c <__aeabi_dadd+0x1ec>
 8000938:	291f      	cmp	r1, #31
 800093a:	dd00      	ble.n	800093e <__aeabi_dadd+0x1ce>
 800093c:	e1c7      	b.n	8000cce <__aeabi_dadd+0x55e>
 800093e:	2720      	movs	r7, #32
 8000940:	1a78      	subs	r0, r7, r1
 8000942:	001f      	movs	r7, r3
 8000944:	4684      	mov	ip, r0
 8000946:	4087      	lsls	r7, r0
 8000948:	0010      	movs	r0, r2
 800094a:	40c8      	lsrs	r0, r1
 800094c:	4307      	orrs	r7, r0
 800094e:	4660      	mov	r0, ip
 8000950:	4082      	lsls	r2, r0
 8000952:	40cb      	lsrs	r3, r1
 8000954:	1e50      	subs	r0, r2, #1
 8000956:	4182      	sbcs	r2, r0
 8000958:	18f6      	adds	r6, r6, r3
 800095a:	4317      	orrs	r7, r2
 800095c:	444f      	add	r7, r9
 800095e:	454f      	cmp	r7, r9
 8000960:	4180      	sbcs	r0, r0
 8000962:	4240      	negs	r0, r0
 8000964:	1836      	adds	r6, r6, r0
 8000966:	0233      	lsls	r3, r6, #8
 8000968:	d557      	bpl.n	8000a1a <__aeabi_dadd+0x2aa>
 800096a:	4b64      	ldr	r3, [pc, #400]	@ (8000afc <__aeabi_dadd+0x38c>)
 800096c:	3401      	adds	r4, #1
 800096e:	429c      	cmp	r4, r3
 8000970:	d045      	beq.n	80009fe <__aeabi_dadd+0x28e>
 8000972:	2101      	movs	r1, #1
 8000974:	4b62      	ldr	r3, [pc, #392]	@ (8000b00 <__aeabi_dadd+0x390>)
 8000976:	087a      	lsrs	r2, r7, #1
 8000978:	401e      	ands	r6, r3
 800097a:	4039      	ands	r1, r7
 800097c:	430a      	orrs	r2, r1
 800097e:	07f7      	lsls	r7, r6, #31
 8000980:	4317      	orrs	r7, r2
 8000982:	0876      	lsrs	r6, r6, #1
 8000984:	e771      	b.n	800086a <__aeabi_dadd+0xfa>
 8000986:	001f      	movs	r7, r3
 8000988:	4317      	orrs	r7, r2
 800098a:	d100      	bne.n	800098e <__aeabi_dadd+0x21e>
 800098c:	e0ad      	b.n	8000aea <__aeabi_dadd+0x37a>
 800098e:	1e4f      	subs	r7, r1, #1
 8000990:	46bc      	mov	ip, r7
 8000992:	2901      	cmp	r1, #1
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x228>
 8000996:	e182      	b.n	8000c9e <__aeabi_dadd+0x52e>
 8000998:	4f58      	ldr	r7, [pc, #352]	@ (8000afc <__aeabi_dadd+0x38c>)
 800099a:	42b9      	cmp	r1, r7
 800099c:	d100      	bne.n	80009a0 <__aeabi_dadd+0x230>
 800099e:	e190      	b.n	8000cc2 <__aeabi_dadd+0x552>
 80009a0:	4661      	mov	r1, ip
 80009a2:	2701      	movs	r7, #1
 80009a4:	2938      	cmp	r1, #56	@ 0x38
 80009a6:	dd00      	ble.n	80009aa <__aeabi_dadd+0x23a>
 80009a8:	e72e      	b.n	8000808 <__aeabi_dadd+0x98>
 80009aa:	e718      	b.n	80007de <__aeabi_dadd+0x6e>
 80009ac:	4f55      	ldr	r7, [pc, #340]	@ (8000b04 <__aeabi_dadd+0x394>)
 80009ae:	1c61      	adds	r1, r4, #1
 80009b0:	4239      	tst	r1, r7
 80009b2:	d000      	beq.n	80009b6 <__aeabi_dadd+0x246>
 80009b4:	e0d0      	b.n	8000b58 <__aeabi_dadd+0x3e8>
 80009b6:	0031      	movs	r1, r6
 80009b8:	4648      	mov	r0, r9
 80009ba:	001f      	movs	r7, r3
 80009bc:	4301      	orrs	r1, r0
 80009be:	4317      	orrs	r7, r2
 80009c0:	2c00      	cmp	r4, #0
 80009c2:	d000      	beq.n	80009c6 <__aeabi_dadd+0x256>
 80009c4:	e13d      	b.n	8000c42 <__aeabi_dadd+0x4d2>
 80009c6:	2900      	cmp	r1, #0
 80009c8:	d100      	bne.n	80009cc <__aeabi_dadd+0x25c>
 80009ca:	e1bc      	b.n	8000d46 <__aeabi_dadd+0x5d6>
 80009cc:	2f00      	cmp	r7, #0
 80009ce:	d000      	beq.n	80009d2 <__aeabi_dadd+0x262>
 80009d0:	e1bf      	b.n	8000d52 <__aeabi_dadd+0x5e2>
 80009d2:	464b      	mov	r3, r9
 80009d4:	2100      	movs	r1, #0
 80009d6:	08d8      	lsrs	r0, r3, #3
 80009d8:	0777      	lsls	r7, r6, #29
 80009da:	4307      	orrs	r7, r0
 80009dc:	08f0      	lsrs	r0, r6, #3
 80009de:	0306      	lsls	r6, r0, #12
 80009e0:	054c      	lsls	r4, r1, #21
 80009e2:	0b36      	lsrs	r6, r6, #12
 80009e4:	0d64      	lsrs	r4, r4, #21
 80009e6:	e00c      	b.n	8000a02 <__aeabi_dadd+0x292>
 80009e8:	4f44      	ldr	r7, [pc, #272]	@ (8000afc <__aeabi_dadd+0x38c>)
 80009ea:	42bc      	cmp	r4, r7
 80009ec:	d100      	bne.n	80009f0 <__aeabi_dadd+0x280>
 80009ee:	e08b      	b.n	8000b08 <__aeabi_dadd+0x398>
 80009f0:	2701      	movs	r7, #1
 80009f2:	2938      	cmp	r1, #56	@ 0x38
 80009f4:	dcb2      	bgt.n	800095c <__aeabi_dadd+0x1ec>
 80009f6:	2780      	movs	r7, #128	@ 0x80
 80009f8:	043f      	lsls	r7, r7, #16
 80009fa:	433b      	orrs	r3, r7
 80009fc:	e79c      	b.n	8000938 <__aeabi_dadd+0x1c8>
 80009fe:	2600      	movs	r6, #0
 8000a00:	2700      	movs	r7, #0
 8000a02:	0524      	lsls	r4, r4, #20
 8000a04:	4334      	orrs	r4, r6
 8000a06:	07ed      	lsls	r5, r5, #31
 8000a08:	432c      	orrs	r4, r5
 8000a0a:	0038      	movs	r0, r7
 8000a0c:	0021      	movs	r1, r4
 8000a0e:	b002      	add	sp, #8
 8000a10:	bce0      	pop	{r5, r6, r7}
 8000a12:	46ba      	mov	sl, r7
 8000a14:	46b1      	mov	r9, r6
 8000a16:	46a8      	mov	r8, r5
 8000a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a1a:	077b      	lsls	r3, r7, #29
 8000a1c:	d004      	beq.n	8000a28 <__aeabi_dadd+0x2b8>
 8000a1e:	230f      	movs	r3, #15
 8000a20:	403b      	ands	r3, r7
 8000a22:	2b04      	cmp	r3, #4
 8000a24:	d000      	beq.n	8000a28 <__aeabi_dadd+0x2b8>
 8000a26:	e728      	b.n	800087a <__aeabi_dadd+0x10a>
 8000a28:	08f8      	lsrs	r0, r7, #3
 8000a2a:	4b34      	ldr	r3, [pc, #208]	@ (8000afc <__aeabi_dadd+0x38c>)
 8000a2c:	0777      	lsls	r7, r6, #29
 8000a2e:	4307      	orrs	r7, r0
 8000a30:	08f0      	lsrs	r0, r6, #3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	d000      	beq.n	8000a38 <__aeabi_dadd+0x2c8>
 8000a36:	e24a      	b.n	8000ece <__aeabi_dadd+0x75e>
 8000a38:	003b      	movs	r3, r7
 8000a3a:	4303      	orrs	r3, r0
 8000a3c:	d059      	beq.n	8000af2 <__aeabi_dadd+0x382>
 8000a3e:	2680      	movs	r6, #128	@ 0x80
 8000a40:	0336      	lsls	r6, r6, #12
 8000a42:	4306      	orrs	r6, r0
 8000a44:	0336      	lsls	r6, r6, #12
 8000a46:	4c2d      	ldr	r4, [pc, #180]	@ (8000afc <__aeabi_dadd+0x38c>)
 8000a48:	0b36      	lsrs	r6, r6, #12
 8000a4a:	e7da      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000a4c:	2900      	cmp	r1, #0
 8000a4e:	d061      	beq.n	8000b14 <__aeabi_dadd+0x3a4>
 8000a50:	4641      	mov	r1, r8
 8000a52:	1b09      	subs	r1, r1, r4
 8000a54:	2c00      	cmp	r4, #0
 8000a56:	d100      	bne.n	8000a5a <__aeabi_dadd+0x2ea>
 8000a58:	e0b9      	b.n	8000bce <__aeabi_dadd+0x45e>
 8000a5a:	4c28      	ldr	r4, [pc, #160]	@ (8000afc <__aeabi_dadd+0x38c>)
 8000a5c:	45a0      	cmp	r8, r4
 8000a5e:	d100      	bne.n	8000a62 <__aeabi_dadd+0x2f2>
 8000a60:	e1a5      	b.n	8000dae <__aeabi_dadd+0x63e>
 8000a62:	2701      	movs	r7, #1
 8000a64:	2938      	cmp	r1, #56	@ 0x38
 8000a66:	dc13      	bgt.n	8000a90 <__aeabi_dadd+0x320>
 8000a68:	2480      	movs	r4, #128	@ 0x80
 8000a6a:	0424      	lsls	r4, r4, #16
 8000a6c:	4326      	orrs	r6, r4
 8000a6e:	291f      	cmp	r1, #31
 8000a70:	dd00      	ble.n	8000a74 <__aeabi_dadd+0x304>
 8000a72:	e1c8      	b.n	8000e06 <__aeabi_dadd+0x696>
 8000a74:	2420      	movs	r4, #32
 8000a76:	0037      	movs	r7, r6
 8000a78:	4648      	mov	r0, r9
 8000a7a:	1a64      	subs	r4, r4, r1
 8000a7c:	40a7      	lsls	r7, r4
 8000a7e:	40c8      	lsrs	r0, r1
 8000a80:	4307      	orrs	r7, r0
 8000a82:	4648      	mov	r0, r9
 8000a84:	40a0      	lsls	r0, r4
 8000a86:	40ce      	lsrs	r6, r1
 8000a88:	1e44      	subs	r4, r0, #1
 8000a8a:	41a0      	sbcs	r0, r4
 8000a8c:	199b      	adds	r3, r3, r6
 8000a8e:	4307      	orrs	r7, r0
 8000a90:	18bf      	adds	r7, r7, r2
 8000a92:	4297      	cmp	r7, r2
 8000a94:	4192      	sbcs	r2, r2
 8000a96:	4252      	negs	r2, r2
 8000a98:	4644      	mov	r4, r8
 8000a9a:	18d6      	adds	r6, r2, r3
 8000a9c:	e763      	b.n	8000966 <__aeabi_dadd+0x1f6>
 8000a9e:	0038      	movs	r0, r7
 8000aa0:	f001 fe88 	bl	80027b4 <__clzsi2>
 8000aa4:	0003      	movs	r3, r0
 8000aa6:	3318      	adds	r3, #24
 8000aa8:	2b1f      	cmp	r3, #31
 8000aaa:	dc00      	bgt.n	8000aae <__aeabi_dadd+0x33e>
 8000aac:	e6bf      	b.n	800082e <__aeabi_dadd+0xbe>
 8000aae:	003a      	movs	r2, r7
 8000ab0:	3808      	subs	r0, #8
 8000ab2:	4082      	lsls	r2, r0
 8000ab4:	429c      	cmp	r4, r3
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x34a>
 8000ab8:	e083      	b.n	8000bc2 <__aeabi_dadd+0x452>
 8000aba:	1b1b      	subs	r3, r3, r4
 8000abc:	1c58      	adds	r0, r3, #1
 8000abe:	281f      	cmp	r0, #31
 8000ac0:	dc00      	bgt.n	8000ac4 <__aeabi_dadd+0x354>
 8000ac2:	e1b4      	b.n	8000e2e <__aeabi_dadd+0x6be>
 8000ac4:	0017      	movs	r7, r2
 8000ac6:	3b1f      	subs	r3, #31
 8000ac8:	40df      	lsrs	r7, r3
 8000aca:	2820      	cmp	r0, #32
 8000acc:	d005      	beq.n	8000ada <__aeabi_dadd+0x36a>
 8000ace:	2340      	movs	r3, #64	@ 0x40
 8000ad0:	1a1b      	subs	r3, r3, r0
 8000ad2:	409a      	lsls	r2, r3
 8000ad4:	1e53      	subs	r3, r2, #1
 8000ad6:	419a      	sbcs	r2, r3
 8000ad8:	4317      	orrs	r7, r2
 8000ada:	2400      	movs	r4, #0
 8000adc:	2f00      	cmp	r7, #0
 8000ade:	d00a      	beq.n	8000af6 <__aeabi_dadd+0x386>
 8000ae0:	077b      	lsls	r3, r7, #29
 8000ae2:	d000      	beq.n	8000ae6 <__aeabi_dadd+0x376>
 8000ae4:	e6c4      	b.n	8000870 <__aeabi_dadd+0x100>
 8000ae6:	0026      	movs	r6, r4
 8000ae8:	e79e      	b.n	8000a28 <__aeabi_dadd+0x2b8>
 8000aea:	464b      	mov	r3, r9
 8000aec:	000c      	movs	r4, r1
 8000aee:	08d8      	lsrs	r0, r3, #3
 8000af0:	e79b      	b.n	8000a2a <__aeabi_dadd+0x2ba>
 8000af2:	2700      	movs	r7, #0
 8000af4:	4c01      	ldr	r4, [pc, #4]	@ (8000afc <__aeabi_dadd+0x38c>)
 8000af6:	2600      	movs	r6, #0
 8000af8:	e783      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	000007ff 	.word	0x000007ff
 8000b00:	ff7fffff 	.word	0xff7fffff
 8000b04:	000007fe 	.word	0x000007fe
 8000b08:	464b      	mov	r3, r9
 8000b0a:	0777      	lsls	r7, r6, #29
 8000b0c:	08d8      	lsrs	r0, r3, #3
 8000b0e:	4307      	orrs	r7, r0
 8000b10:	08f0      	lsrs	r0, r6, #3
 8000b12:	e791      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000b14:	4fcd      	ldr	r7, [pc, #820]	@ (8000e4c <__aeabi_dadd+0x6dc>)
 8000b16:	1c61      	adds	r1, r4, #1
 8000b18:	4239      	tst	r1, r7
 8000b1a:	d16b      	bne.n	8000bf4 <__aeabi_dadd+0x484>
 8000b1c:	0031      	movs	r1, r6
 8000b1e:	4648      	mov	r0, r9
 8000b20:	4301      	orrs	r1, r0
 8000b22:	2c00      	cmp	r4, #0
 8000b24:	d000      	beq.n	8000b28 <__aeabi_dadd+0x3b8>
 8000b26:	e14b      	b.n	8000dc0 <__aeabi_dadd+0x650>
 8000b28:	001f      	movs	r7, r3
 8000b2a:	4317      	orrs	r7, r2
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	d100      	bne.n	8000b32 <__aeabi_dadd+0x3c2>
 8000b30:	e181      	b.n	8000e36 <__aeabi_dadd+0x6c6>
 8000b32:	2f00      	cmp	r7, #0
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x3c8>
 8000b36:	e74c      	b.n	80009d2 <__aeabi_dadd+0x262>
 8000b38:	444a      	add	r2, r9
 8000b3a:	454a      	cmp	r2, r9
 8000b3c:	4180      	sbcs	r0, r0
 8000b3e:	18f6      	adds	r6, r6, r3
 8000b40:	4240      	negs	r0, r0
 8000b42:	1836      	adds	r6, r6, r0
 8000b44:	0233      	lsls	r3, r6, #8
 8000b46:	d500      	bpl.n	8000b4a <__aeabi_dadd+0x3da>
 8000b48:	e1b0      	b.n	8000eac <__aeabi_dadd+0x73c>
 8000b4a:	0017      	movs	r7, r2
 8000b4c:	4691      	mov	r9, r2
 8000b4e:	4337      	orrs	r7, r6
 8000b50:	d000      	beq.n	8000b54 <__aeabi_dadd+0x3e4>
 8000b52:	e73e      	b.n	80009d2 <__aeabi_dadd+0x262>
 8000b54:	2600      	movs	r6, #0
 8000b56:	e754      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000b58:	4649      	mov	r1, r9
 8000b5a:	1a89      	subs	r1, r1, r2
 8000b5c:	4688      	mov	r8, r1
 8000b5e:	45c1      	cmp	r9, r8
 8000b60:	41bf      	sbcs	r7, r7
 8000b62:	1af1      	subs	r1, r6, r3
 8000b64:	427f      	negs	r7, r7
 8000b66:	1bc9      	subs	r1, r1, r7
 8000b68:	020f      	lsls	r7, r1, #8
 8000b6a:	d461      	bmi.n	8000c30 <__aeabi_dadd+0x4c0>
 8000b6c:	4647      	mov	r7, r8
 8000b6e:	430f      	orrs	r7, r1
 8000b70:	d100      	bne.n	8000b74 <__aeabi_dadd+0x404>
 8000b72:	e0bd      	b.n	8000cf0 <__aeabi_dadd+0x580>
 8000b74:	000e      	movs	r6, r1
 8000b76:	4647      	mov	r7, r8
 8000b78:	e651      	b.n	800081e <__aeabi_dadd+0xae>
 8000b7a:	4cb5      	ldr	r4, [pc, #724]	@ (8000e50 <__aeabi_dadd+0x6e0>)
 8000b7c:	45a0      	cmp	r8, r4
 8000b7e:	d100      	bne.n	8000b82 <__aeabi_dadd+0x412>
 8000b80:	e100      	b.n	8000d84 <__aeabi_dadd+0x614>
 8000b82:	2701      	movs	r7, #1
 8000b84:	2938      	cmp	r1, #56	@ 0x38
 8000b86:	dd00      	ble.n	8000b8a <__aeabi_dadd+0x41a>
 8000b88:	e6b8      	b.n	80008fc <__aeabi_dadd+0x18c>
 8000b8a:	2480      	movs	r4, #128	@ 0x80
 8000b8c:	0424      	lsls	r4, r4, #16
 8000b8e:	4326      	orrs	r6, r4
 8000b90:	e6a3      	b.n	80008da <__aeabi_dadd+0x16a>
 8000b92:	4eb0      	ldr	r6, [pc, #704]	@ (8000e54 <__aeabi_dadd+0x6e4>)
 8000b94:	1ae4      	subs	r4, r4, r3
 8000b96:	4016      	ands	r6, r2
 8000b98:	077b      	lsls	r3, r7, #29
 8000b9a:	d000      	beq.n	8000b9e <__aeabi_dadd+0x42e>
 8000b9c:	e73f      	b.n	8000a1e <__aeabi_dadd+0x2ae>
 8000b9e:	e743      	b.n	8000a28 <__aeabi_dadd+0x2b8>
 8000ba0:	000f      	movs	r7, r1
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	3f20      	subs	r7, #32
 8000ba6:	40f8      	lsrs	r0, r7
 8000ba8:	4684      	mov	ip, r0
 8000baa:	2920      	cmp	r1, #32
 8000bac:	d003      	beq.n	8000bb6 <__aeabi_dadd+0x446>
 8000bae:	2740      	movs	r7, #64	@ 0x40
 8000bb0:	1a79      	subs	r1, r7, r1
 8000bb2:	408b      	lsls	r3, r1
 8000bb4:	431a      	orrs	r2, r3
 8000bb6:	1e53      	subs	r3, r2, #1
 8000bb8:	419a      	sbcs	r2, r3
 8000bba:	4663      	mov	r3, ip
 8000bbc:	0017      	movs	r7, r2
 8000bbe:	431f      	orrs	r7, r3
 8000bc0:	e622      	b.n	8000808 <__aeabi_dadd+0x98>
 8000bc2:	48a4      	ldr	r0, [pc, #656]	@ (8000e54 <__aeabi_dadd+0x6e4>)
 8000bc4:	1ae1      	subs	r1, r4, r3
 8000bc6:	4010      	ands	r0, r2
 8000bc8:	0747      	lsls	r7, r0, #29
 8000bca:	08c0      	lsrs	r0, r0, #3
 8000bcc:	e707      	b.n	80009de <__aeabi_dadd+0x26e>
 8000bce:	0034      	movs	r4, r6
 8000bd0:	4648      	mov	r0, r9
 8000bd2:	4304      	orrs	r4, r0
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_dadd+0x468>
 8000bd6:	e0fa      	b.n	8000dce <__aeabi_dadd+0x65e>
 8000bd8:	1e4c      	subs	r4, r1, #1
 8000bda:	2901      	cmp	r1, #1
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_dadd+0x470>
 8000bde:	e0d7      	b.n	8000d90 <__aeabi_dadd+0x620>
 8000be0:	4f9b      	ldr	r7, [pc, #620]	@ (8000e50 <__aeabi_dadd+0x6e0>)
 8000be2:	42b9      	cmp	r1, r7
 8000be4:	d100      	bne.n	8000be8 <__aeabi_dadd+0x478>
 8000be6:	e0e2      	b.n	8000dae <__aeabi_dadd+0x63e>
 8000be8:	2701      	movs	r7, #1
 8000bea:	2c38      	cmp	r4, #56	@ 0x38
 8000bec:	dd00      	ble.n	8000bf0 <__aeabi_dadd+0x480>
 8000bee:	e74f      	b.n	8000a90 <__aeabi_dadd+0x320>
 8000bf0:	0021      	movs	r1, r4
 8000bf2:	e73c      	b.n	8000a6e <__aeabi_dadd+0x2fe>
 8000bf4:	4c96      	ldr	r4, [pc, #600]	@ (8000e50 <__aeabi_dadd+0x6e0>)
 8000bf6:	42a1      	cmp	r1, r4
 8000bf8:	d100      	bne.n	8000bfc <__aeabi_dadd+0x48c>
 8000bfa:	e0dd      	b.n	8000db8 <__aeabi_dadd+0x648>
 8000bfc:	444a      	add	r2, r9
 8000bfe:	454a      	cmp	r2, r9
 8000c00:	4180      	sbcs	r0, r0
 8000c02:	18f3      	adds	r3, r6, r3
 8000c04:	4240      	negs	r0, r0
 8000c06:	1818      	adds	r0, r3, r0
 8000c08:	07c7      	lsls	r7, r0, #31
 8000c0a:	0852      	lsrs	r2, r2, #1
 8000c0c:	4317      	orrs	r7, r2
 8000c0e:	0846      	lsrs	r6, r0, #1
 8000c10:	0752      	lsls	r2, r2, #29
 8000c12:	d005      	beq.n	8000c20 <__aeabi_dadd+0x4b0>
 8000c14:	220f      	movs	r2, #15
 8000c16:	000c      	movs	r4, r1
 8000c18:	403a      	ands	r2, r7
 8000c1a:	2a04      	cmp	r2, #4
 8000c1c:	d000      	beq.n	8000c20 <__aeabi_dadd+0x4b0>
 8000c1e:	e62c      	b.n	800087a <__aeabi_dadd+0x10a>
 8000c20:	0776      	lsls	r6, r6, #29
 8000c22:	08ff      	lsrs	r7, r7, #3
 8000c24:	4337      	orrs	r7, r6
 8000c26:	0900      	lsrs	r0, r0, #4
 8000c28:	e6d9      	b.n	80009de <__aeabi_dadd+0x26e>
 8000c2a:	2700      	movs	r7, #0
 8000c2c:	2600      	movs	r6, #0
 8000c2e:	e6e8      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000c30:	4649      	mov	r1, r9
 8000c32:	1a57      	subs	r7, r2, r1
 8000c34:	42ba      	cmp	r2, r7
 8000c36:	4192      	sbcs	r2, r2
 8000c38:	1b9e      	subs	r6, r3, r6
 8000c3a:	4252      	negs	r2, r2
 8000c3c:	4665      	mov	r5, ip
 8000c3e:	1ab6      	subs	r6, r6, r2
 8000c40:	e5ed      	b.n	800081e <__aeabi_dadd+0xae>
 8000c42:	2900      	cmp	r1, #0
 8000c44:	d000      	beq.n	8000c48 <__aeabi_dadd+0x4d8>
 8000c46:	e0c6      	b.n	8000dd6 <__aeabi_dadd+0x666>
 8000c48:	2f00      	cmp	r7, #0
 8000c4a:	d167      	bne.n	8000d1c <__aeabi_dadd+0x5ac>
 8000c4c:	2680      	movs	r6, #128	@ 0x80
 8000c4e:	2500      	movs	r5, #0
 8000c50:	4c7f      	ldr	r4, [pc, #508]	@ (8000e50 <__aeabi_dadd+0x6e0>)
 8000c52:	0336      	lsls	r6, r6, #12
 8000c54:	e6d5      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000c56:	4665      	mov	r5, ip
 8000c58:	000c      	movs	r4, r1
 8000c5a:	001e      	movs	r6, r3
 8000c5c:	08d0      	lsrs	r0, r2, #3
 8000c5e:	e6e4      	b.n	8000a2a <__aeabi_dadd+0x2ba>
 8000c60:	444a      	add	r2, r9
 8000c62:	454a      	cmp	r2, r9
 8000c64:	4180      	sbcs	r0, r0
 8000c66:	18f3      	adds	r3, r6, r3
 8000c68:	4240      	negs	r0, r0
 8000c6a:	1818      	adds	r0, r3, r0
 8000c6c:	0011      	movs	r1, r2
 8000c6e:	0203      	lsls	r3, r0, #8
 8000c70:	d400      	bmi.n	8000c74 <__aeabi_dadd+0x504>
 8000c72:	e096      	b.n	8000da2 <__aeabi_dadd+0x632>
 8000c74:	4b77      	ldr	r3, [pc, #476]	@ (8000e54 <__aeabi_dadd+0x6e4>)
 8000c76:	0849      	lsrs	r1, r1, #1
 8000c78:	4018      	ands	r0, r3
 8000c7a:	07c3      	lsls	r3, r0, #31
 8000c7c:	430b      	orrs	r3, r1
 8000c7e:	0844      	lsrs	r4, r0, #1
 8000c80:	0749      	lsls	r1, r1, #29
 8000c82:	d100      	bne.n	8000c86 <__aeabi_dadd+0x516>
 8000c84:	e129      	b.n	8000eda <__aeabi_dadd+0x76a>
 8000c86:	220f      	movs	r2, #15
 8000c88:	401a      	ands	r2, r3
 8000c8a:	2a04      	cmp	r2, #4
 8000c8c:	d100      	bne.n	8000c90 <__aeabi_dadd+0x520>
 8000c8e:	e0ea      	b.n	8000e66 <__aeabi_dadd+0x6f6>
 8000c90:	1d1f      	adds	r7, r3, #4
 8000c92:	429f      	cmp	r7, r3
 8000c94:	41b6      	sbcs	r6, r6
 8000c96:	4276      	negs	r6, r6
 8000c98:	1936      	adds	r6, r6, r4
 8000c9a:	2402      	movs	r4, #2
 8000c9c:	e6c4      	b.n	8000a28 <__aeabi_dadd+0x2b8>
 8000c9e:	4649      	mov	r1, r9
 8000ca0:	1a8f      	subs	r7, r1, r2
 8000ca2:	45b9      	cmp	r9, r7
 8000ca4:	4180      	sbcs	r0, r0
 8000ca6:	1af6      	subs	r6, r6, r3
 8000ca8:	4240      	negs	r0, r0
 8000caa:	1a36      	subs	r6, r6, r0
 8000cac:	0233      	lsls	r3, r6, #8
 8000cae:	d406      	bmi.n	8000cbe <__aeabi_dadd+0x54e>
 8000cb0:	0773      	lsls	r3, r6, #29
 8000cb2:	08ff      	lsrs	r7, r7, #3
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	431f      	orrs	r7, r3
 8000cb8:	08f0      	lsrs	r0, r6, #3
 8000cba:	e690      	b.n	80009de <__aeabi_dadd+0x26e>
 8000cbc:	4665      	mov	r5, ip
 8000cbe:	2401      	movs	r4, #1
 8000cc0:	e5ab      	b.n	800081a <__aeabi_dadd+0xaa>
 8000cc2:	464b      	mov	r3, r9
 8000cc4:	0777      	lsls	r7, r6, #29
 8000cc6:	08d8      	lsrs	r0, r3, #3
 8000cc8:	4307      	orrs	r7, r0
 8000cca:	08f0      	lsrs	r0, r6, #3
 8000ccc:	e6b4      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000cce:	000f      	movs	r7, r1
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	3f20      	subs	r7, #32
 8000cd4:	40f8      	lsrs	r0, r7
 8000cd6:	4684      	mov	ip, r0
 8000cd8:	2920      	cmp	r1, #32
 8000cda:	d003      	beq.n	8000ce4 <__aeabi_dadd+0x574>
 8000cdc:	2740      	movs	r7, #64	@ 0x40
 8000cde:	1a79      	subs	r1, r7, r1
 8000ce0:	408b      	lsls	r3, r1
 8000ce2:	431a      	orrs	r2, r3
 8000ce4:	1e53      	subs	r3, r2, #1
 8000ce6:	419a      	sbcs	r2, r3
 8000ce8:	4663      	mov	r3, ip
 8000cea:	0017      	movs	r7, r2
 8000cec:	431f      	orrs	r7, r3
 8000cee:	e635      	b.n	800095c <__aeabi_dadd+0x1ec>
 8000cf0:	2500      	movs	r5, #0
 8000cf2:	2400      	movs	r4, #0
 8000cf4:	2600      	movs	r6, #0
 8000cf6:	e684      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000cf8:	000c      	movs	r4, r1
 8000cfa:	0035      	movs	r5, r6
 8000cfc:	3c20      	subs	r4, #32
 8000cfe:	40e5      	lsrs	r5, r4
 8000d00:	2920      	cmp	r1, #32
 8000d02:	d005      	beq.n	8000d10 <__aeabi_dadd+0x5a0>
 8000d04:	2440      	movs	r4, #64	@ 0x40
 8000d06:	1a61      	subs	r1, r4, r1
 8000d08:	408e      	lsls	r6, r1
 8000d0a:	4649      	mov	r1, r9
 8000d0c:	4331      	orrs	r1, r6
 8000d0e:	4689      	mov	r9, r1
 8000d10:	4648      	mov	r0, r9
 8000d12:	1e41      	subs	r1, r0, #1
 8000d14:	4188      	sbcs	r0, r1
 8000d16:	0007      	movs	r7, r0
 8000d18:	432f      	orrs	r7, r5
 8000d1a:	e5ef      	b.n	80008fc <__aeabi_dadd+0x18c>
 8000d1c:	08d2      	lsrs	r2, r2, #3
 8000d1e:	075f      	lsls	r7, r3, #29
 8000d20:	4665      	mov	r5, ip
 8000d22:	4317      	orrs	r7, r2
 8000d24:	08d8      	lsrs	r0, r3, #3
 8000d26:	e687      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000d28:	1a17      	subs	r7, r2, r0
 8000d2a:	42ba      	cmp	r2, r7
 8000d2c:	4192      	sbcs	r2, r2
 8000d2e:	1b9e      	subs	r6, r3, r6
 8000d30:	4252      	negs	r2, r2
 8000d32:	1ab6      	subs	r6, r6, r2
 8000d34:	0233      	lsls	r3, r6, #8
 8000d36:	d4c1      	bmi.n	8000cbc <__aeabi_dadd+0x54c>
 8000d38:	0773      	lsls	r3, r6, #29
 8000d3a:	08ff      	lsrs	r7, r7, #3
 8000d3c:	4665      	mov	r5, ip
 8000d3e:	2101      	movs	r1, #1
 8000d40:	431f      	orrs	r7, r3
 8000d42:	08f0      	lsrs	r0, r6, #3
 8000d44:	e64b      	b.n	80009de <__aeabi_dadd+0x26e>
 8000d46:	2f00      	cmp	r7, #0
 8000d48:	d07b      	beq.n	8000e42 <__aeabi_dadd+0x6d2>
 8000d4a:	4665      	mov	r5, ip
 8000d4c:	001e      	movs	r6, r3
 8000d4e:	4691      	mov	r9, r2
 8000d50:	e63f      	b.n	80009d2 <__aeabi_dadd+0x262>
 8000d52:	1a81      	subs	r1, r0, r2
 8000d54:	4688      	mov	r8, r1
 8000d56:	45c1      	cmp	r9, r8
 8000d58:	41a4      	sbcs	r4, r4
 8000d5a:	1af1      	subs	r1, r6, r3
 8000d5c:	4264      	negs	r4, r4
 8000d5e:	1b09      	subs	r1, r1, r4
 8000d60:	2480      	movs	r4, #128	@ 0x80
 8000d62:	0424      	lsls	r4, r4, #16
 8000d64:	4221      	tst	r1, r4
 8000d66:	d077      	beq.n	8000e58 <__aeabi_dadd+0x6e8>
 8000d68:	1a10      	subs	r0, r2, r0
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	4192      	sbcs	r2, r2
 8000d6e:	0007      	movs	r7, r0
 8000d70:	1b9e      	subs	r6, r3, r6
 8000d72:	4252      	negs	r2, r2
 8000d74:	1ab6      	subs	r6, r6, r2
 8000d76:	4337      	orrs	r7, r6
 8000d78:	d000      	beq.n	8000d7c <__aeabi_dadd+0x60c>
 8000d7a:	e0a0      	b.n	8000ebe <__aeabi_dadd+0x74e>
 8000d7c:	4665      	mov	r5, ip
 8000d7e:	2400      	movs	r4, #0
 8000d80:	2600      	movs	r6, #0
 8000d82:	e63e      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000d84:	075f      	lsls	r7, r3, #29
 8000d86:	08d2      	lsrs	r2, r2, #3
 8000d88:	4665      	mov	r5, ip
 8000d8a:	4317      	orrs	r7, r2
 8000d8c:	08d8      	lsrs	r0, r3, #3
 8000d8e:	e653      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000d90:	1881      	adds	r1, r0, r2
 8000d92:	4291      	cmp	r1, r2
 8000d94:	4192      	sbcs	r2, r2
 8000d96:	18f0      	adds	r0, r6, r3
 8000d98:	4252      	negs	r2, r2
 8000d9a:	1880      	adds	r0, r0, r2
 8000d9c:	0203      	lsls	r3, r0, #8
 8000d9e:	d500      	bpl.n	8000da2 <__aeabi_dadd+0x632>
 8000da0:	e768      	b.n	8000c74 <__aeabi_dadd+0x504>
 8000da2:	0747      	lsls	r7, r0, #29
 8000da4:	08c9      	lsrs	r1, r1, #3
 8000da6:	430f      	orrs	r7, r1
 8000da8:	08c0      	lsrs	r0, r0, #3
 8000daa:	2101      	movs	r1, #1
 8000dac:	e617      	b.n	80009de <__aeabi_dadd+0x26e>
 8000dae:	08d2      	lsrs	r2, r2, #3
 8000db0:	075f      	lsls	r7, r3, #29
 8000db2:	4317      	orrs	r7, r2
 8000db4:	08d8      	lsrs	r0, r3, #3
 8000db6:	e63f      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000db8:	000c      	movs	r4, r1
 8000dba:	2600      	movs	r6, #0
 8000dbc:	2700      	movs	r7, #0
 8000dbe:	e620      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000dc0:	2900      	cmp	r1, #0
 8000dc2:	d156      	bne.n	8000e72 <__aeabi_dadd+0x702>
 8000dc4:	075f      	lsls	r7, r3, #29
 8000dc6:	08d2      	lsrs	r2, r2, #3
 8000dc8:	4317      	orrs	r7, r2
 8000dca:	08d8      	lsrs	r0, r3, #3
 8000dcc:	e634      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000dce:	000c      	movs	r4, r1
 8000dd0:	001e      	movs	r6, r3
 8000dd2:	08d0      	lsrs	r0, r2, #3
 8000dd4:	e629      	b.n	8000a2a <__aeabi_dadd+0x2ba>
 8000dd6:	08c1      	lsrs	r1, r0, #3
 8000dd8:	0770      	lsls	r0, r6, #29
 8000dda:	4301      	orrs	r1, r0
 8000ddc:	08f0      	lsrs	r0, r6, #3
 8000dde:	2f00      	cmp	r7, #0
 8000de0:	d062      	beq.n	8000ea8 <__aeabi_dadd+0x738>
 8000de2:	2480      	movs	r4, #128	@ 0x80
 8000de4:	0324      	lsls	r4, r4, #12
 8000de6:	4220      	tst	r0, r4
 8000de8:	d007      	beq.n	8000dfa <__aeabi_dadd+0x68a>
 8000dea:	08de      	lsrs	r6, r3, #3
 8000dec:	4226      	tst	r6, r4
 8000dee:	d104      	bne.n	8000dfa <__aeabi_dadd+0x68a>
 8000df0:	4665      	mov	r5, ip
 8000df2:	0030      	movs	r0, r6
 8000df4:	08d1      	lsrs	r1, r2, #3
 8000df6:	075b      	lsls	r3, r3, #29
 8000df8:	4319      	orrs	r1, r3
 8000dfa:	0f4f      	lsrs	r7, r1, #29
 8000dfc:	00c9      	lsls	r1, r1, #3
 8000dfe:	08c9      	lsrs	r1, r1, #3
 8000e00:	077f      	lsls	r7, r7, #29
 8000e02:	430f      	orrs	r7, r1
 8000e04:	e618      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000e06:	000c      	movs	r4, r1
 8000e08:	0030      	movs	r0, r6
 8000e0a:	3c20      	subs	r4, #32
 8000e0c:	40e0      	lsrs	r0, r4
 8000e0e:	4684      	mov	ip, r0
 8000e10:	2920      	cmp	r1, #32
 8000e12:	d005      	beq.n	8000e20 <__aeabi_dadd+0x6b0>
 8000e14:	2440      	movs	r4, #64	@ 0x40
 8000e16:	1a61      	subs	r1, r4, r1
 8000e18:	408e      	lsls	r6, r1
 8000e1a:	4649      	mov	r1, r9
 8000e1c:	4331      	orrs	r1, r6
 8000e1e:	4689      	mov	r9, r1
 8000e20:	4648      	mov	r0, r9
 8000e22:	1e41      	subs	r1, r0, #1
 8000e24:	4188      	sbcs	r0, r1
 8000e26:	4661      	mov	r1, ip
 8000e28:	0007      	movs	r7, r0
 8000e2a:	430f      	orrs	r7, r1
 8000e2c:	e630      	b.n	8000a90 <__aeabi_dadd+0x320>
 8000e2e:	2120      	movs	r1, #32
 8000e30:	2700      	movs	r7, #0
 8000e32:	1a09      	subs	r1, r1, r0
 8000e34:	e50e      	b.n	8000854 <__aeabi_dadd+0xe4>
 8000e36:	001e      	movs	r6, r3
 8000e38:	2f00      	cmp	r7, #0
 8000e3a:	d000      	beq.n	8000e3e <__aeabi_dadd+0x6ce>
 8000e3c:	e522      	b.n	8000884 <__aeabi_dadd+0x114>
 8000e3e:	2400      	movs	r4, #0
 8000e40:	e758      	b.n	8000cf4 <__aeabi_dadd+0x584>
 8000e42:	2500      	movs	r5, #0
 8000e44:	2400      	movs	r4, #0
 8000e46:	2600      	movs	r6, #0
 8000e48:	e5db      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000e4a:	46c0      	nop			@ (mov r8, r8)
 8000e4c:	000007fe 	.word	0x000007fe
 8000e50:	000007ff 	.word	0x000007ff
 8000e54:	ff7fffff 	.word	0xff7fffff
 8000e58:	4647      	mov	r7, r8
 8000e5a:	430f      	orrs	r7, r1
 8000e5c:	d100      	bne.n	8000e60 <__aeabi_dadd+0x6f0>
 8000e5e:	e747      	b.n	8000cf0 <__aeabi_dadd+0x580>
 8000e60:	000e      	movs	r6, r1
 8000e62:	46c1      	mov	r9, r8
 8000e64:	e5b5      	b.n	80009d2 <__aeabi_dadd+0x262>
 8000e66:	08df      	lsrs	r7, r3, #3
 8000e68:	0764      	lsls	r4, r4, #29
 8000e6a:	2102      	movs	r1, #2
 8000e6c:	4327      	orrs	r7, r4
 8000e6e:	0900      	lsrs	r0, r0, #4
 8000e70:	e5b5      	b.n	80009de <__aeabi_dadd+0x26e>
 8000e72:	0019      	movs	r1, r3
 8000e74:	08c0      	lsrs	r0, r0, #3
 8000e76:	0777      	lsls	r7, r6, #29
 8000e78:	4307      	orrs	r7, r0
 8000e7a:	4311      	orrs	r1, r2
 8000e7c:	08f0      	lsrs	r0, r6, #3
 8000e7e:	2900      	cmp	r1, #0
 8000e80:	d100      	bne.n	8000e84 <__aeabi_dadd+0x714>
 8000e82:	e5d9      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000e84:	2180      	movs	r1, #128	@ 0x80
 8000e86:	0309      	lsls	r1, r1, #12
 8000e88:	4208      	tst	r0, r1
 8000e8a:	d007      	beq.n	8000e9c <__aeabi_dadd+0x72c>
 8000e8c:	08dc      	lsrs	r4, r3, #3
 8000e8e:	420c      	tst	r4, r1
 8000e90:	d104      	bne.n	8000e9c <__aeabi_dadd+0x72c>
 8000e92:	08d2      	lsrs	r2, r2, #3
 8000e94:	075b      	lsls	r3, r3, #29
 8000e96:	431a      	orrs	r2, r3
 8000e98:	0017      	movs	r7, r2
 8000e9a:	0020      	movs	r0, r4
 8000e9c:	0f7b      	lsrs	r3, r7, #29
 8000e9e:	00ff      	lsls	r7, r7, #3
 8000ea0:	08ff      	lsrs	r7, r7, #3
 8000ea2:	075b      	lsls	r3, r3, #29
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	e5c7      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000ea8:	000f      	movs	r7, r1
 8000eaa:	e5c5      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000eac:	4b12      	ldr	r3, [pc, #72]	@ (8000ef8 <__aeabi_dadd+0x788>)
 8000eae:	08d2      	lsrs	r2, r2, #3
 8000eb0:	4033      	ands	r3, r6
 8000eb2:	075f      	lsls	r7, r3, #29
 8000eb4:	025b      	lsls	r3, r3, #9
 8000eb6:	2401      	movs	r4, #1
 8000eb8:	4317      	orrs	r7, r2
 8000eba:	0b1e      	lsrs	r6, r3, #12
 8000ebc:	e5a1      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000ebe:	4226      	tst	r6, r4
 8000ec0:	d012      	beq.n	8000ee8 <__aeabi_dadd+0x778>
 8000ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef8 <__aeabi_dadd+0x788>)
 8000ec4:	4665      	mov	r5, ip
 8000ec6:	0002      	movs	r2, r0
 8000ec8:	2401      	movs	r4, #1
 8000eca:	401e      	ands	r6, r3
 8000ecc:	e4e6      	b.n	800089c <__aeabi_dadd+0x12c>
 8000ece:	0021      	movs	r1, r4
 8000ed0:	e585      	b.n	80009de <__aeabi_dadd+0x26e>
 8000ed2:	0017      	movs	r7, r2
 8000ed4:	e5a8      	b.n	8000a28 <__aeabi_dadd+0x2b8>
 8000ed6:	003a      	movs	r2, r7
 8000ed8:	e4d4      	b.n	8000884 <__aeabi_dadd+0x114>
 8000eda:	08db      	lsrs	r3, r3, #3
 8000edc:	0764      	lsls	r4, r4, #29
 8000ede:	431c      	orrs	r4, r3
 8000ee0:	0027      	movs	r7, r4
 8000ee2:	2102      	movs	r1, #2
 8000ee4:	0900      	lsrs	r0, r0, #4
 8000ee6:	e57a      	b.n	80009de <__aeabi_dadd+0x26e>
 8000ee8:	08c0      	lsrs	r0, r0, #3
 8000eea:	0777      	lsls	r7, r6, #29
 8000eec:	4307      	orrs	r7, r0
 8000eee:	4665      	mov	r5, ip
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	08f0      	lsrs	r0, r6, #3
 8000ef4:	e573      	b.n	80009de <__aeabi_dadd+0x26e>
 8000ef6:	46c0      	nop			@ (mov r8, r8)
 8000ef8:	ff7fffff 	.word	0xff7fffff

08000efc <__aeabi_ddiv>:
 8000efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000efe:	46de      	mov	lr, fp
 8000f00:	4645      	mov	r5, r8
 8000f02:	4657      	mov	r7, sl
 8000f04:	464e      	mov	r6, r9
 8000f06:	b5e0      	push	{r5, r6, r7, lr}
 8000f08:	b087      	sub	sp, #28
 8000f0a:	9200      	str	r2, [sp, #0]
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	030b      	lsls	r3, r1, #12
 8000f10:	0b1b      	lsrs	r3, r3, #12
 8000f12:	469b      	mov	fp, r3
 8000f14:	0fca      	lsrs	r2, r1, #31
 8000f16:	004b      	lsls	r3, r1, #1
 8000f18:	0004      	movs	r4, r0
 8000f1a:	4680      	mov	r8, r0
 8000f1c:	0d5b      	lsrs	r3, r3, #21
 8000f1e:	9202      	str	r2, [sp, #8]
 8000f20:	d100      	bne.n	8000f24 <__aeabi_ddiv+0x28>
 8000f22:	e098      	b.n	8001056 <__aeabi_ddiv+0x15a>
 8000f24:	4a7c      	ldr	r2, [pc, #496]	@ (8001118 <__aeabi_ddiv+0x21c>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d037      	beq.n	8000f9a <__aeabi_ddiv+0x9e>
 8000f2a:	4659      	mov	r1, fp
 8000f2c:	0f42      	lsrs	r2, r0, #29
 8000f2e:	00c9      	lsls	r1, r1, #3
 8000f30:	430a      	orrs	r2, r1
 8000f32:	2180      	movs	r1, #128	@ 0x80
 8000f34:	0409      	lsls	r1, r1, #16
 8000f36:	4311      	orrs	r1, r2
 8000f38:	00c2      	lsls	r2, r0, #3
 8000f3a:	4690      	mov	r8, r2
 8000f3c:	4a77      	ldr	r2, [pc, #476]	@ (800111c <__aeabi_ddiv+0x220>)
 8000f3e:	4689      	mov	r9, r1
 8000f40:	4692      	mov	sl, r2
 8000f42:	449a      	add	sl, r3
 8000f44:	2300      	movs	r3, #0
 8000f46:	2400      	movs	r4, #0
 8000f48:	9303      	str	r3, [sp, #12]
 8000f4a:	9e00      	ldr	r6, [sp, #0]
 8000f4c:	9f01      	ldr	r7, [sp, #4]
 8000f4e:	033b      	lsls	r3, r7, #12
 8000f50:	0b1b      	lsrs	r3, r3, #12
 8000f52:	469b      	mov	fp, r3
 8000f54:	007b      	lsls	r3, r7, #1
 8000f56:	0030      	movs	r0, r6
 8000f58:	0d5b      	lsrs	r3, r3, #21
 8000f5a:	0ffd      	lsrs	r5, r7, #31
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d059      	beq.n	8001014 <__aeabi_ddiv+0x118>
 8000f60:	4a6d      	ldr	r2, [pc, #436]	@ (8001118 <__aeabi_ddiv+0x21c>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d048      	beq.n	8000ff8 <__aeabi_ddiv+0xfc>
 8000f66:	4659      	mov	r1, fp
 8000f68:	0f72      	lsrs	r2, r6, #29
 8000f6a:	00c9      	lsls	r1, r1, #3
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	2180      	movs	r1, #128	@ 0x80
 8000f70:	0409      	lsls	r1, r1, #16
 8000f72:	4311      	orrs	r1, r2
 8000f74:	468b      	mov	fp, r1
 8000f76:	4969      	ldr	r1, [pc, #420]	@ (800111c <__aeabi_ddiv+0x220>)
 8000f78:	00f2      	lsls	r2, r6, #3
 8000f7a:	468c      	mov	ip, r1
 8000f7c:	4651      	mov	r1, sl
 8000f7e:	4463      	add	r3, ip
 8000f80:	1acb      	subs	r3, r1, r3
 8000f82:	469a      	mov	sl, r3
 8000f84:	2100      	movs	r1, #0
 8000f86:	9e02      	ldr	r6, [sp, #8]
 8000f88:	406e      	eors	r6, r5
 8000f8a:	b2f6      	uxtb	r6, r6
 8000f8c:	2c0f      	cmp	r4, #15
 8000f8e:	d900      	bls.n	8000f92 <__aeabi_ddiv+0x96>
 8000f90:	e0ce      	b.n	8001130 <__aeabi_ddiv+0x234>
 8000f92:	4b63      	ldr	r3, [pc, #396]	@ (8001120 <__aeabi_ddiv+0x224>)
 8000f94:	00a4      	lsls	r4, r4, #2
 8000f96:	591b      	ldr	r3, [r3, r4]
 8000f98:	469f      	mov	pc, r3
 8000f9a:	465a      	mov	r2, fp
 8000f9c:	4302      	orrs	r2, r0
 8000f9e:	4691      	mov	r9, r2
 8000fa0:	d000      	beq.n	8000fa4 <__aeabi_ddiv+0xa8>
 8000fa2:	e090      	b.n	80010c6 <__aeabi_ddiv+0x1ca>
 8000fa4:	469a      	mov	sl, r3
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	4690      	mov	r8, r2
 8000faa:	2408      	movs	r4, #8
 8000fac:	9303      	str	r3, [sp, #12]
 8000fae:	e7cc      	b.n	8000f4a <__aeabi_ddiv+0x4e>
 8000fb0:	46cb      	mov	fp, r9
 8000fb2:	4642      	mov	r2, r8
 8000fb4:	9d02      	ldr	r5, [sp, #8]
 8000fb6:	9903      	ldr	r1, [sp, #12]
 8000fb8:	2902      	cmp	r1, #2
 8000fba:	d100      	bne.n	8000fbe <__aeabi_ddiv+0xc2>
 8000fbc:	e1de      	b.n	800137c <__aeabi_ddiv+0x480>
 8000fbe:	2903      	cmp	r1, #3
 8000fc0:	d100      	bne.n	8000fc4 <__aeabi_ddiv+0xc8>
 8000fc2:	e08d      	b.n	80010e0 <__aeabi_ddiv+0x1e4>
 8000fc4:	2901      	cmp	r1, #1
 8000fc6:	d000      	beq.n	8000fca <__aeabi_ddiv+0xce>
 8000fc8:	e179      	b.n	80012be <__aeabi_ddiv+0x3c2>
 8000fca:	002e      	movs	r6, r5
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2300      	movs	r3, #0
 8000fd0:	2400      	movs	r4, #0
 8000fd2:	4690      	mov	r8, r2
 8000fd4:	051b      	lsls	r3, r3, #20
 8000fd6:	4323      	orrs	r3, r4
 8000fd8:	07f6      	lsls	r6, r6, #31
 8000fda:	4333      	orrs	r3, r6
 8000fdc:	4640      	mov	r0, r8
 8000fde:	0019      	movs	r1, r3
 8000fe0:	b007      	add	sp, #28
 8000fe2:	bcf0      	pop	{r4, r5, r6, r7}
 8000fe4:	46bb      	mov	fp, r7
 8000fe6:	46b2      	mov	sl, r6
 8000fe8:	46a9      	mov	r9, r5
 8000fea:	46a0      	mov	r8, r4
 8000fec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2400      	movs	r4, #0
 8000ff2:	4690      	mov	r8, r2
 8000ff4:	4b48      	ldr	r3, [pc, #288]	@ (8001118 <__aeabi_ddiv+0x21c>)
 8000ff6:	e7ed      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 8000ff8:	465a      	mov	r2, fp
 8000ffa:	9b00      	ldr	r3, [sp, #0]
 8000ffc:	431a      	orrs	r2, r3
 8000ffe:	4b49      	ldr	r3, [pc, #292]	@ (8001124 <__aeabi_ddiv+0x228>)
 8001000:	469c      	mov	ip, r3
 8001002:	44e2      	add	sl, ip
 8001004:	2a00      	cmp	r2, #0
 8001006:	d159      	bne.n	80010bc <__aeabi_ddiv+0x1c0>
 8001008:	2302      	movs	r3, #2
 800100a:	431c      	orrs	r4, r3
 800100c:	2300      	movs	r3, #0
 800100e:	2102      	movs	r1, #2
 8001010:	469b      	mov	fp, r3
 8001012:	e7b8      	b.n	8000f86 <__aeabi_ddiv+0x8a>
 8001014:	465a      	mov	r2, fp
 8001016:	9b00      	ldr	r3, [sp, #0]
 8001018:	431a      	orrs	r2, r3
 800101a:	d049      	beq.n	80010b0 <__aeabi_ddiv+0x1b4>
 800101c:	465b      	mov	r3, fp
 800101e:	2b00      	cmp	r3, #0
 8001020:	d100      	bne.n	8001024 <__aeabi_ddiv+0x128>
 8001022:	e19c      	b.n	800135e <__aeabi_ddiv+0x462>
 8001024:	4658      	mov	r0, fp
 8001026:	f001 fbc5 	bl	80027b4 <__clzsi2>
 800102a:	0002      	movs	r2, r0
 800102c:	0003      	movs	r3, r0
 800102e:	3a0b      	subs	r2, #11
 8001030:	271d      	movs	r7, #29
 8001032:	9e00      	ldr	r6, [sp, #0]
 8001034:	1aba      	subs	r2, r7, r2
 8001036:	0019      	movs	r1, r3
 8001038:	4658      	mov	r0, fp
 800103a:	40d6      	lsrs	r6, r2
 800103c:	3908      	subs	r1, #8
 800103e:	4088      	lsls	r0, r1
 8001040:	0032      	movs	r2, r6
 8001042:	4302      	orrs	r2, r0
 8001044:	4693      	mov	fp, r2
 8001046:	9a00      	ldr	r2, [sp, #0]
 8001048:	408a      	lsls	r2, r1
 800104a:	4937      	ldr	r1, [pc, #220]	@ (8001128 <__aeabi_ddiv+0x22c>)
 800104c:	4453      	add	r3, sl
 800104e:	468a      	mov	sl, r1
 8001050:	2100      	movs	r1, #0
 8001052:	449a      	add	sl, r3
 8001054:	e797      	b.n	8000f86 <__aeabi_ddiv+0x8a>
 8001056:	465b      	mov	r3, fp
 8001058:	4303      	orrs	r3, r0
 800105a:	4699      	mov	r9, r3
 800105c:	d021      	beq.n	80010a2 <__aeabi_ddiv+0x1a6>
 800105e:	465b      	mov	r3, fp
 8001060:	2b00      	cmp	r3, #0
 8001062:	d100      	bne.n	8001066 <__aeabi_ddiv+0x16a>
 8001064:	e169      	b.n	800133a <__aeabi_ddiv+0x43e>
 8001066:	4658      	mov	r0, fp
 8001068:	f001 fba4 	bl	80027b4 <__clzsi2>
 800106c:	230b      	movs	r3, #11
 800106e:	425b      	negs	r3, r3
 8001070:	469c      	mov	ip, r3
 8001072:	0002      	movs	r2, r0
 8001074:	4484      	add	ip, r0
 8001076:	4666      	mov	r6, ip
 8001078:	231d      	movs	r3, #29
 800107a:	1b9b      	subs	r3, r3, r6
 800107c:	0026      	movs	r6, r4
 800107e:	0011      	movs	r1, r2
 8001080:	4658      	mov	r0, fp
 8001082:	40de      	lsrs	r6, r3
 8001084:	3908      	subs	r1, #8
 8001086:	4088      	lsls	r0, r1
 8001088:	0033      	movs	r3, r6
 800108a:	4303      	orrs	r3, r0
 800108c:	4699      	mov	r9, r3
 800108e:	0023      	movs	r3, r4
 8001090:	408b      	lsls	r3, r1
 8001092:	4698      	mov	r8, r3
 8001094:	4b25      	ldr	r3, [pc, #148]	@ (800112c <__aeabi_ddiv+0x230>)
 8001096:	2400      	movs	r4, #0
 8001098:	1a9b      	subs	r3, r3, r2
 800109a:	469a      	mov	sl, r3
 800109c:	2300      	movs	r3, #0
 800109e:	9303      	str	r3, [sp, #12]
 80010a0:	e753      	b.n	8000f4a <__aeabi_ddiv+0x4e>
 80010a2:	2300      	movs	r3, #0
 80010a4:	4698      	mov	r8, r3
 80010a6:	469a      	mov	sl, r3
 80010a8:	3301      	adds	r3, #1
 80010aa:	2404      	movs	r4, #4
 80010ac:	9303      	str	r3, [sp, #12]
 80010ae:	e74c      	b.n	8000f4a <__aeabi_ddiv+0x4e>
 80010b0:	2301      	movs	r3, #1
 80010b2:	431c      	orrs	r4, r3
 80010b4:	2300      	movs	r3, #0
 80010b6:	2101      	movs	r1, #1
 80010b8:	469b      	mov	fp, r3
 80010ba:	e764      	b.n	8000f86 <__aeabi_ddiv+0x8a>
 80010bc:	2303      	movs	r3, #3
 80010be:	0032      	movs	r2, r6
 80010c0:	2103      	movs	r1, #3
 80010c2:	431c      	orrs	r4, r3
 80010c4:	e75f      	b.n	8000f86 <__aeabi_ddiv+0x8a>
 80010c6:	469a      	mov	sl, r3
 80010c8:	2303      	movs	r3, #3
 80010ca:	46d9      	mov	r9, fp
 80010cc:	240c      	movs	r4, #12
 80010ce:	9303      	str	r3, [sp, #12]
 80010d0:	e73b      	b.n	8000f4a <__aeabi_ddiv+0x4e>
 80010d2:	2300      	movs	r3, #0
 80010d4:	2480      	movs	r4, #128	@ 0x80
 80010d6:	4698      	mov	r8, r3
 80010d8:	2600      	movs	r6, #0
 80010da:	4b0f      	ldr	r3, [pc, #60]	@ (8001118 <__aeabi_ddiv+0x21c>)
 80010dc:	0324      	lsls	r4, r4, #12
 80010de:	e779      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 80010e0:	2480      	movs	r4, #128	@ 0x80
 80010e2:	465b      	mov	r3, fp
 80010e4:	0324      	lsls	r4, r4, #12
 80010e6:	431c      	orrs	r4, r3
 80010e8:	0324      	lsls	r4, r4, #12
 80010ea:	002e      	movs	r6, r5
 80010ec:	4690      	mov	r8, r2
 80010ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001118 <__aeabi_ddiv+0x21c>)
 80010f0:	0b24      	lsrs	r4, r4, #12
 80010f2:	e76f      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 80010f4:	2480      	movs	r4, #128	@ 0x80
 80010f6:	464b      	mov	r3, r9
 80010f8:	0324      	lsls	r4, r4, #12
 80010fa:	4223      	tst	r3, r4
 80010fc:	d002      	beq.n	8001104 <__aeabi_ddiv+0x208>
 80010fe:	465b      	mov	r3, fp
 8001100:	4223      	tst	r3, r4
 8001102:	d0f0      	beq.n	80010e6 <__aeabi_ddiv+0x1ea>
 8001104:	2480      	movs	r4, #128	@ 0x80
 8001106:	464b      	mov	r3, r9
 8001108:	0324      	lsls	r4, r4, #12
 800110a:	431c      	orrs	r4, r3
 800110c:	0324      	lsls	r4, r4, #12
 800110e:	9e02      	ldr	r6, [sp, #8]
 8001110:	4b01      	ldr	r3, [pc, #4]	@ (8001118 <__aeabi_ddiv+0x21c>)
 8001112:	0b24      	lsrs	r4, r4, #12
 8001114:	e75e      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 8001116:	46c0      	nop			@ (mov r8, r8)
 8001118:	000007ff 	.word	0x000007ff
 800111c:	fffffc01 	.word	0xfffffc01
 8001120:	08011b1c 	.word	0x08011b1c
 8001124:	fffff801 	.word	0xfffff801
 8001128:	000003f3 	.word	0x000003f3
 800112c:	fffffc0d 	.word	0xfffffc0d
 8001130:	45cb      	cmp	fp, r9
 8001132:	d200      	bcs.n	8001136 <__aeabi_ddiv+0x23a>
 8001134:	e0f8      	b.n	8001328 <__aeabi_ddiv+0x42c>
 8001136:	d100      	bne.n	800113a <__aeabi_ddiv+0x23e>
 8001138:	e0f3      	b.n	8001322 <__aeabi_ddiv+0x426>
 800113a:	2301      	movs	r3, #1
 800113c:	425b      	negs	r3, r3
 800113e:	469c      	mov	ip, r3
 8001140:	4644      	mov	r4, r8
 8001142:	4648      	mov	r0, r9
 8001144:	2500      	movs	r5, #0
 8001146:	44e2      	add	sl, ip
 8001148:	465b      	mov	r3, fp
 800114a:	0e17      	lsrs	r7, r2, #24
 800114c:	021b      	lsls	r3, r3, #8
 800114e:	431f      	orrs	r7, r3
 8001150:	0c19      	lsrs	r1, r3, #16
 8001152:	043b      	lsls	r3, r7, #16
 8001154:	0212      	lsls	r2, r2, #8
 8001156:	9700      	str	r7, [sp, #0]
 8001158:	0c1f      	lsrs	r7, r3, #16
 800115a:	4691      	mov	r9, r2
 800115c:	9102      	str	r1, [sp, #8]
 800115e:	9703      	str	r7, [sp, #12]
 8001160:	f7ff f87e 	bl	8000260 <__aeabi_uidivmod>
 8001164:	0002      	movs	r2, r0
 8001166:	437a      	muls	r2, r7
 8001168:	040b      	lsls	r3, r1, #16
 800116a:	0c21      	lsrs	r1, r4, #16
 800116c:	4680      	mov	r8, r0
 800116e:	4319      	orrs	r1, r3
 8001170:	428a      	cmp	r2, r1
 8001172:	d909      	bls.n	8001188 <__aeabi_ddiv+0x28c>
 8001174:	9f00      	ldr	r7, [sp, #0]
 8001176:	2301      	movs	r3, #1
 8001178:	46bc      	mov	ip, r7
 800117a:	425b      	negs	r3, r3
 800117c:	4461      	add	r1, ip
 800117e:	469c      	mov	ip, r3
 8001180:	44e0      	add	r8, ip
 8001182:	428f      	cmp	r7, r1
 8001184:	d800      	bhi.n	8001188 <__aeabi_ddiv+0x28c>
 8001186:	e15c      	b.n	8001442 <__aeabi_ddiv+0x546>
 8001188:	1a88      	subs	r0, r1, r2
 800118a:	9902      	ldr	r1, [sp, #8]
 800118c:	f7ff f868 	bl	8000260 <__aeabi_uidivmod>
 8001190:	9a03      	ldr	r2, [sp, #12]
 8001192:	0424      	lsls	r4, r4, #16
 8001194:	4342      	muls	r2, r0
 8001196:	0409      	lsls	r1, r1, #16
 8001198:	0c24      	lsrs	r4, r4, #16
 800119a:	0003      	movs	r3, r0
 800119c:	430c      	orrs	r4, r1
 800119e:	42a2      	cmp	r2, r4
 80011a0:	d906      	bls.n	80011b0 <__aeabi_ddiv+0x2b4>
 80011a2:	9900      	ldr	r1, [sp, #0]
 80011a4:	3b01      	subs	r3, #1
 80011a6:	468c      	mov	ip, r1
 80011a8:	4464      	add	r4, ip
 80011aa:	42a1      	cmp	r1, r4
 80011ac:	d800      	bhi.n	80011b0 <__aeabi_ddiv+0x2b4>
 80011ae:	e142      	b.n	8001436 <__aeabi_ddiv+0x53a>
 80011b0:	1aa0      	subs	r0, r4, r2
 80011b2:	4642      	mov	r2, r8
 80011b4:	0412      	lsls	r2, r2, #16
 80011b6:	431a      	orrs	r2, r3
 80011b8:	4693      	mov	fp, r2
 80011ba:	464b      	mov	r3, r9
 80011bc:	4659      	mov	r1, fp
 80011be:	0c1b      	lsrs	r3, r3, #16
 80011c0:	001f      	movs	r7, r3
 80011c2:	9304      	str	r3, [sp, #16]
 80011c4:	040b      	lsls	r3, r1, #16
 80011c6:	4649      	mov	r1, r9
 80011c8:	0409      	lsls	r1, r1, #16
 80011ca:	0c09      	lsrs	r1, r1, #16
 80011cc:	000c      	movs	r4, r1
 80011ce:	0c1b      	lsrs	r3, r3, #16
 80011d0:	435c      	muls	r4, r3
 80011d2:	0c12      	lsrs	r2, r2, #16
 80011d4:	437b      	muls	r3, r7
 80011d6:	4688      	mov	r8, r1
 80011d8:	4351      	muls	r1, r2
 80011da:	437a      	muls	r2, r7
 80011dc:	0c27      	lsrs	r7, r4, #16
 80011de:	46bc      	mov	ip, r7
 80011e0:	185b      	adds	r3, r3, r1
 80011e2:	4463      	add	r3, ip
 80011e4:	4299      	cmp	r1, r3
 80011e6:	d903      	bls.n	80011f0 <__aeabi_ddiv+0x2f4>
 80011e8:	2180      	movs	r1, #128	@ 0x80
 80011ea:	0249      	lsls	r1, r1, #9
 80011ec:	468c      	mov	ip, r1
 80011ee:	4462      	add	r2, ip
 80011f0:	0c19      	lsrs	r1, r3, #16
 80011f2:	0424      	lsls	r4, r4, #16
 80011f4:	041b      	lsls	r3, r3, #16
 80011f6:	0c24      	lsrs	r4, r4, #16
 80011f8:	188a      	adds	r2, r1, r2
 80011fa:	191c      	adds	r4, r3, r4
 80011fc:	4290      	cmp	r0, r2
 80011fe:	d302      	bcc.n	8001206 <__aeabi_ddiv+0x30a>
 8001200:	d116      	bne.n	8001230 <__aeabi_ddiv+0x334>
 8001202:	42a5      	cmp	r5, r4
 8001204:	d214      	bcs.n	8001230 <__aeabi_ddiv+0x334>
 8001206:	465b      	mov	r3, fp
 8001208:	9f00      	ldr	r7, [sp, #0]
 800120a:	3b01      	subs	r3, #1
 800120c:	444d      	add	r5, r9
 800120e:	9305      	str	r3, [sp, #20]
 8001210:	454d      	cmp	r5, r9
 8001212:	419b      	sbcs	r3, r3
 8001214:	46bc      	mov	ip, r7
 8001216:	425b      	negs	r3, r3
 8001218:	4463      	add	r3, ip
 800121a:	18c0      	adds	r0, r0, r3
 800121c:	4287      	cmp	r7, r0
 800121e:	d300      	bcc.n	8001222 <__aeabi_ddiv+0x326>
 8001220:	e102      	b.n	8001428 <__aeabi_ddiv+0x52c>
 8001222:	4282      	cmp	r2, r0
 8001224:	d900      	bls.n	8001228 <__aeabi_ddiv+0x32c>
 8001226:	e129      	b.n	800147c <__aeabi_ddiv+0x580>
 8001228:	d100      	bne.n	800122c <__aeabi_ddiv+0x330>
 800122a:	e124      	b.n	8001476 <__aeabi_ddiv+0x57a>
 800122c:	9b05      	ldr	r3, [sp, #20]
 800122e:	469b      	mov	fp, r3
 8001230:	1b2c      	subs	r4, r5, r4
 8001232:	42a5      	cmp	r5, r4
 8001234:	41ad      	sbcs	r5, r5
 8001236:	9b00      	ldr	r3, [sp, #0]
 8001238:	1a80      	subs	r0, r0, r2
 800123a:	426d      	negs	r5, r5
 800123c:	1b40      	subs	r0, r0, r5
 800123e:	4283      	cmp	r3, r0
 8001240:	d100      	bne.n	8001244 <__aeabi_ddiv+0x348>
 8001242:	e10f      	b.n	8001464 <__aeabi_ddiv+0x568>
 8001244:	9902      	ldr	r1, [sp, #8]
 8001246:	f7ff f80b 	bl	8000260 <__aeabi_uidivmod>
 800124a:	9a03      	ldr	r2, [sp, #12]
 800124c:	040b      	lsls	r3, r1, #16
 800124e:	4342      	muls	r2, r0
 8001250:	0c21      	lsrs	r1, r4, #16
 8001252:	0005      	movs	r5, r0
 8001254:	4319      	orrs	r1, r3
 8001256:	428a      	cmp	r2, r1
 8001258:	d900      	bls.n	800125c <__aeabi_ddiv+0x360>
 800125a:	e0cb      	b.n	80013f4 <__aeabi_ddiv+0x4f8>
 800125c:	1a88      	subs	r0, r1, r2
 800125e:	9902      	ldr	r1, [sp, #8]
 8001260:	f7fe fffe 	bl	8000260 <__aeabi_uidivmod>
 8001264:	9a03      	ldr	r2, [sp, #12]
 8001266:	0424      	lsls	r4, r4, #16
 8001268:	4342      	muls	r2, r0
 800126a:	0409      	lsls	r1, r1, #16
 800126c:	0c24      	lsrs	r4, r4, #16
 800126e:	0003      	movs	r3, r0
 8001270:	430c      	orrs	r4, r1
 8001272:	42a2      	cmp	r2, r4
 8001274:	d900      	bls.n	8001278 <__aeabi_ddiv+0x37c>
 8001276:	e0ca      	b.n	800140e <__aeabi_ddiv+0x512>
 8001278:	4641      	mov	r1, r8
 800127a:	1aa4      	subs	r4, r4, r2
 800127c:	042a      	lsls	r2, r5, #16
 800127e:	431a      	orrs	r2, r3
 8001280:	9f04      	ldr	r7, [sp, #16]
 8001282:	0413      	lsls	r3, r2, #16
 8001284:	0c1b      	lsrs	r3, r3, #16
 8001286:	4359      	muls	r1, r3
 8001288:	4640      	mov	r0, r8
 800128a:	437b      	muls	r3, r7
 800128c:	469c      	mov	ip, r3
 800128e:	0c15      	lsrs	r5, r2, #16
 8001290:	4368      	muls	r0, r5
 8001292:	0c0b      	lsrs	r3, r1, #16
 8001294:	4484      	add	ip, r0
 8001296:	4463      	add	r3, ip
 8001298:	437d      	muls	r5, r7
 800129a:	4298      	cmp	r0, r3
 800129c:	d903      	bls.n	80012a6 <__aeabi_ddiv+0x3aa>
 800129e:	2080      	movs	r0, #128	@ 0x80
 80012a0:	0240      	lsls	r0, r0, #9
 80012a2:	4684      	mov	ip, r0
 80012a4:	4465      	add	r5, ip
 80012a6:	0c18      	lsrs	r0, r3, #16
 80012a8:	0409      	lsls	r1, r1, #16
 80012aa:	041b      	lsls	r3, r3, #16
 80012ac:	0c09      	lsrs	r1, r1, #16
 80012ae:	1940      	adds	r0, r0, r5
 80012b0:	185b      	adds	r3, r3, r1
 80012b2:	4284      	cmp	r4, r0
 80012b4:	d327      	bcc.n	8001306 <__aeabi_ddiv+0x40a>
 80012b6:	d023      	beq.n	8001300 <__aeabi_ddiv+0x404>
 80012b8:	2301      	movs	r3, #1
 80012ba:	0035      	movs	r5, r6
 80012bc:	431a      	orrs	r2, r3
 80012be:	4b94      	ldr	r3, [pc, #592]	@ (8001510 <__aeabi_ddiv+0x614>)
 80012c0:	4453      	add	r3, sl
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	dd60      	ble.n	8001388 <__aeabi_ddiv+0x48c>
 80012c6:	0751      	lsls	r1, r2, #29
 80012c8:	d000      	beq.n	80012cc <__aeabi_ddiv+0x3d0>
 80012ca:	e086      	b.n	80013da <__aeabi_ddiv+0x4de>
 80012cc:	002e      	movs	r6, r5
 80012ce:	08d1      	lsrs	r1, r2, #3
 80012d0:	465a      	mov	r2, fp
 80012d2:	01d2      	lsls	r2, r2, #7
 80012d4:	d506      	bpl.n	80012e4 <__aeabi_ddiv+0x3e8>
 80012d6:	465a      	mov	r2, fp
 80012d8:	4b8e      	ldr	r3, [pc, #568]	@ (8001514 <__aeabi_ddiv+0x618>)
 80012da:	401a      	ands	r2, r3
 80012dc:	2380      	movs	r3, #128	@ 0x80
 80012de:	4693      	mov	fp, r2
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	4453      	add	r3, sl
 80012e4:	4a8c      	ldr	r2, [pc, #560]	@ (8001518 <__aeabi_ddiv+0x61c>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	dd00      	ble.n	80012ec <__aeabi_ddiv+0x3f0>
 80012ea:	e680      	b.n	8000fee <__aeabi_ddiv+0xf2>
 80012ec:	465a      	mov	r2, fp
 80012ee:	0752      	lsls	r2, r2, #29
 80012f0:	430a      	orrs	r2, r1
 80012f2:	4690      	mov	r8, r2
 80012f4:	465a      	mov	r2, fp
 80012f6:	055b      	lsls	r3, r3, #21
 80012f8:	0254      	lsls	r4, r2, #9
 80012fa:	0b24      	lsrs	r4, r4, #12
 80012fc:	0d5b      	lsrs	r3, r3, #21
 80012fe:	e669      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 8001300:	0035      	movs	r5, r6
 8001302:	2b00      	cmp	r3, #0
 8001304:	d0db      	beq.n	80012be <__aeabi_ddiv+0x3c2>
 8001306:	9d00      	ldr	r5, [sp, #0]
 8001308:	1e51      	subs	r1, r2, #1
 800130a:	46ac      	mov	ip, r5
 800130c:	4464      	add	r4, ip
 800130e:	42ac      	cmp	r4, r5
 8001310:	d200      	bcs.n	8001314 <__aeabi_ddiv+0x418>
 8001312:	e09e      	b.n	8001452 <__aeabi_ddiv+0x556>
 8001314:	4284      	cmp	r4, r0
 8001316:	d200      	bcs.n	800131a <__aeabi_ddiv+0x41e>
 8001318:	e0e1      	b.n	80014de <__aeabi_ddiv+0x5e2>
 800131a:	d100      	bne.n	800131e <__aeabi_ddiv+0x422>
 800131c:	e0ee      	b.n	80014fc <__aeabi_ddiv+0x600>
 800131e:	000a      	movs	r2, r1
 8001320:	e7ca      	b.n	80012b8 <__aeabi_ddiv+0x3bc>
 8001322:	4542      	cmp	r2, r8
 8001324:	d900      	bls.n	8001328 <__aeabi_ddiv+0x42c>
 8001326:	e708      	b.n	800113a <__aeabi_ddiv+0x23e>
 8001328:	464b      	mov	r3, r9
 800132a:	07dc      	lsls	r4, r3, #31
 800132c:	0858      	lsrs	r0, r3, #1
 800132e:	4643      	mov	r3, r8
 8001330:	085b      	lsrs	r3, r3, #1
 8001332:	431c      	orrs	r4, r3
 8001334:	4643      	mov	r3, r8
 8001336:	07dd      	lsls	r5, r3, #31
 8001338:	e706      	b.n	8001148 <__aeabi_ddiv+0x24c>
 800133a:	f001 fa3b 	bl	80027b4 <__clzsi2>
 800133e:	2315      	movs	r3, #21
 8001340:	469c      	mov	ip, r3
 8001342:	4484      	add	ip, r0
 8001344:	0002      	movs	r2, r0
 8001346:	4663      	mov	r3, ip
 8001348:	3220      	adds	r2, #32
 800134a:	2b1c      	cmp	r3, #28
 800134c:	dc00      	bgt.n	8001350 <__aeabi_ddiv+0x454>
 800134e:	e692      	b.n	8001076 <__aeabi_ddiv+0x17a>
 8001350:	0023      	movs	r3, r4
 8001352:	3808      	subs	r0, #8
 8001354:	4083      	lsls	r3, r0
 8001356:	4699      	mov	r9, r3
 8001358:	2300      	movs	r3, #0
 800135a:	4698      	mov	r8, r3
 800135c:	e69a      	b.n	8001094 <__aeabi_ddiv+0x198>
 800135e:	f001 fa29 	bl	80027b4 <__clzsi2>
 8001362:	0002      	movs	r2, r0
 8001364:	0003      	movs	r3, r0
 8001366:	3215      	adds	r2, #21
 8001368:	3320      	adds	r3, #32
 800136a:	2a1c      	cmp	r2, #28
 800136c:	dc00      	bgt.n	8001370 <__aeabi_ddiv+0x474>
 800136e:	e65f      	b.n	8001030 <__aeabi_ddiv+0x134>
 8001370:	9900      	ldr	r1, [sp, #0]
 8001372:	3808      	subs	r0, #8
 8001374:	4081      	lsls	r1, r0
 8001376:	2200      	movs	r2, #0
 8001378:	468b      	mov	fp, r1
 800137a:	e666      	b.n	800104a <__aeabi_ddiv+0x14e>
 800137c:	2200      	movs	r2, #0
 800137e:	002e      	movs	r6, r5
 8001380:	2400      	movs	r4, #0
 8001382:	4690      	mov	r8, r2
 8001384:	4b65      	ldr	r3, [pc, #404]	@ (800151c <__aeabi_ddiv+0x620>)
 8001386:	e625      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 8001388:	002e      	movs	r6, r5
 800138a:	2101      	movs	r1, #1
 800138c:	1ac9      	subs	r1, r1, r3
 800138e:	2938      	cmp	r1, #56	@ 0x38
 8001390:	dd00      	ble.n	8001394 <__aeabi_ddiv+0x498>
 8001392:	e61b      	b.n	8000fcc <__aeabi_ddiv+0xd0>
 8001394:	291f      	cmp	r1, #31
 8001396:	dc7e      	bgt.n	8001496 <__aeabi_ddiv+0x59a>
 8001398:	4861      	ldr	r0, [pc, #388]	@ (8001520 <__aeabi_ddiv+0x624>)
 800139a:	0014      	movs	r4, r2
 800139c:	4450      	add	r0, sl
 800139e:	465b      	mov	r3, fp
 80013a0:	4082      	lsls	r2, r0
 80013a2:	4083      	lsls	r3, r0
 80013a4:	40cc      	lsrs	r4, r1
 80013a6:	1e50      	subs	r0, r2, #1
 80013a8:	4182      	sbcs	r2, r0
 80013aa:	4323      	orrs	r3, r4
 80013ac:	431a      	orrs	r2, r3
 80013ae:	465b      	mov	r3, fp
 80013b0:	40cb      	lsrs	r3, r1
 80013b2:	0751      	lsls	r1, r2, #29
 80013b4:	d009      	beq.n	80013ca <__aeabi_ddiv+0x4ce>
 80013b6:	210f      	movs	r1, #15
 80013b8:	4011      	ands	r1, r2
 80013ba:	2904      	cmp	r1, #4
 80013bc:	d005      	beq.n	80013ca <__aeabi_ddiv+0x4ce>
 80013be:	1d11      	adds	r1, r2, #4
 80013c0:	4291      	cmp	r1, r2
 80013c2:	4192      	sbcs	r2, r2
 80013c4:	4252      	negs	r2, r2
 80013c6:	189b      	adds	r3, r3, r2
 80013c8:	000a      	movs	r2, r1
 80013ca:	0219      	lsls	r1, r3, #8
 80013cc:	d400      	bmi.n	80013d0 <__aeabi_ddiv+0x4d4>
 80013ce:	e09b      	b.n	8001508 <__aeabi_ddiv+0x60c>
 80013d0:	2200      	movs	r2, #0
 80013d2:	2301      	movs	r3, #1
 80013d4:	2400      	movs	r4, #0
 80013d6:	4690      	mov	r8, r2
 80013d8:	e5fc      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 80013da:	210f      	movs	r1, #15
 80013dc:	4011      	ands	r1, r2
 80013de:	2904      	cmp	r1, #4
 80013e0:	d100      	bne.n	80013e4 <__aeabi_ddiv+0x4e8>
 80013e2:	e773      	b.n	80012cc <__aeabi_ddiv+0x3d0>
 80013e4:	1d11      	adds	r1, r2, #4
 80013e6:	4291      	cmp	r1, r2
 80013e8:	4192      	sbcs	r2, r2
 80013ea:	4252      	negs	r2, r2
 80013ec:	002e      	movs	r6, r5
 80013ee:	08c9      	lsrs	r1, r1, #3
 80013f0:	4493      	add	fp, r2
 80013f2:	e76d      	b.n	80012d0 <__aeabi_ddiv+0x3d4>
 80013f4:	9b00      	ldr	r3, [sp, #0]
 80013f6:	3d01      	subs	r5, #1
 80013f8:	469c      	mov	ip, r3
 80013fa:	4461      	add	r1, ip
 80013fc:	428b      	cmp	r3, r1
 80013fe:	d900      	bls.n	8001402 <__aeabi_ddiv+0x506>
 8001400:	e72c      	b.n	800125c <__aeabi_ddiv+0x360>
 8001402:	428a      	cmp	r2, r1
 8001404:	d800      	bhi.n	8001408 <__aeabi_ddiv+0x50c>
 8001406:	e729      	b.n	800125c <__aeabi_ddiv+0x360>
 8001408:	1e85      	subs	r5, r0, #2
 800140a:	4461      	add	r1, ip
 800140c:	e726      	b.n	800125c <__aeabi_ddiv+0x360>
 800140e:	9900      	ldr	r1, [sp, #0]
 8001410:	3b01      	subs	r3, #1
 8001412:	468c      	mov	ip, r1
 8001414:	4464      	add	r4, ip
 8001416:	42a1      	cmp	r1, r4
 8001418:	d900      	bls.n	800141c <__aeabi_ddiv+0x520>
 800141a:	e72d      	b.n	8001278 <__aeabi_ddiv+0x37c>
 800141c:	42a2      	cmp	r2, r4
 800141e:	d800      	bhi.n	8001422 <__aeabi_ddiv+0x526>
 8001420:	e72a      	b.n	8001278 <__aeabi_ddiv+0x37c>
 8001422:	1e83      	subs	r3, r0, #2
 8001424:	4464      	add	r4, ip
 8001426:	e727      	b.n	8001278 <__aeabi_ddiv+0x37c>
 8001428:	4287      	cmp	r7, r0
 800142a:	d000      	beq.n	800142e <__aeabi_ddiv+0x532>
 800142c:	e6fe      	b.n	800122c <__aeabi_ddiv+0x330>
 800142e:	45a9      	cmp	r9, r5
 8001430:	d900      	bls.n	8001434 <__aeabi_ddiv+0x538>
 8001432:	e6fb      	b.n	800122c <__aeabi_ddiv+0x330>
 8001434:	e6f5      	b.n	8001222 <__aeabi_ddiv+0x326>
 8001436:	42a2      	cmp	r2, r4
 8001438:	d800      	bhi.n	800143c <__aeabi_ddiv+0x540>
 800143a:	e6b9      	b.n	80011b0 <__aeabi_ddiv+0x2b4>
 800143c:	1e83      	subs	r3, r0, #2
 800143e:	4464      	add	r4, ip
 8001440:	e6b6      	b.n	80011b0 <__aeabi_ddiv+0x2b4>
 8001442:	428a      	cmp	r2, r1
 8001444:	d800      	bhi.n	8001448 <__aeabi_ddiv+0x54c>
 8001446:	e69f      	b.n	8001188 <__aeabi_ddiv+0x28c>
 8001448:	46bc      	mov	ip, r7
 800144a:	1e83      	subs	r3, r0, #2
 800144c:	4698      	mov	r8, r3
 800144e:	4461      	add	r1, ip
 8001450:	e69a      	b.n	8001188 <__aeabi_ddiv+0x28c>
 8001452:	000a      	movs	r2, r1
 8001454:	4284      	cmp	r4, r0
 8001456:	d000      	beq.n	800145a <__aeabi_ddiv+0x55e>
 8001458:	e72e      	b.n	80012b8 <__aeabi_ddiv+0x3bc>
 800145a:	454b      	cmp	r3, r9
 800145c:	d000      	beq.n	8001460 <__aeabi_ddiv+0x564>
 800145e:	e72b      	b.n	80012b8 <__aeabi_ddiv+0x3bc>
 8001460:	0035      	movs	r5, r6
 8001462:	e72c      	b.n	80012be <__aeabi_ddiv+0x3c2>
 8001464:	4b2a      	ldr	r3, [pc, #168]	@ (8001510 <__aeabi_ddiv+0x614>)
 8001466:	4a2f      	ldr	r2, [pc, #188]	@ (8001524 <__aeabi_ddiv+0x628>)
 8001468:	4453      	add	r3, sl
 800146a:	4592      	cmp	sl, r2
 800146c:	db43      	blt.n	80014f6 <__aeabi_ddiv+0x5fa>
 800146e:	2201      	movs	r2, #1
 8001470:	2100      	movs	r1, #0
 8001472:	4493      	add	fp, r2
 8001474:	e72c      	b.n	80012d0 <__aeabi_ddiv+0x3d4>
 8001476:	42ac      	cmp	r4, r5
 8001478:	d800      	bhi.n	800147c <__aeabi_ddiv+0x580>
 800147a:	e6d7      	b.n	800122c <__aeabi_ddiv+0x330>
 800147c:	2302      	movs	r3, #2
 800147e:	425b      	negs	r3, r3
 8001480:	469c      	mov	ip, r3
 8001482:	9900      	ldr	r1, [sp, #0]
 8001484:	444d      	add	r5, r9
 8001486:	454d      	cmp	r5, r9
 8001488:	419b      	sbcs	r3, r3
 800148a:	44e3      	add	fp, ip
 800148c:	468c      	mov	ip, r1
 800148e:	425b      	negs	r3, r3
 8001490:	4463      	add	r3, ip
 8001492:	18c0      	adds	r0, r0, r3
 8001494:	e6cc      	b.n	8001230 <__aeabi_ddiv+0x334>
 8001496:	201f      	movs	r0, #31
 8001498:	4240      	negs	r0, r0
 800149a:	1ac3      	subs	r3, r0, r3
 800149c:	4658      	mov	r0, fp
 800149e:	40d8      	lsrs	r0, r3
 80014a0:	2920      	cmp	r1, #32
 80014a2:	d004      	beq.n	80014ae <__aeabi_ddiv+0x5b2>
 80014a4:	4659      	mov	r1, fp
 80014a6:	4b20      	ldr	r3, [pc, #128]	@ (8001528 <__aeabi_ddiv+0x62c>)
 80014a8:	4453      	add	r3, sl
 80014aa:	4099      	lsls	r1, r3
 80014ac:	430a      	orrs	r2, r1
 80014ae:	1e53      	subs	r3, r2, #1
 80014b0:	419a      	sbcs	r2, r3
 80014b2:	2307      	movs	r3, #7
 80014b4:	0019      	movs	r1, r3
 80014b6:	4302      	orrs	r2, r0
 80014b8:	2400      	movs	r4, #0
 80014ba:	4011      	ands	r1, r2
 80014bc:	4213      	tst	r3, r2
 80014be:	d009      	beq.n	80014d4 <__aeabi_ddiv+0x5d8>
 80014c0:	3308      	adds	r3, #8
 80014c2:	4013      	ands	r3, r2
 80014c4:	2b04      	cmp	r3, #4
 80014c6:	d01d      	beq.n	8001504 <__aeabi_ddiv+0x608>
 80014c8:	1d13      	adds	r3, r2, #4
 80014ca:	4293      	cmp	r3, r2
 80014cc:	4189      	sbcs	r1, r1
 80014ce:	001a      	movs	r2, r3
 80014d0:	4249      	negs	r1, r1
 80014d2:	0749      	lsls	r1, r1, #29
 80014d4:	08d2      	lsrs	r2, r2, #3
 80014d6:	430a      	orrs	r2, r1
 80014d8:	4690      	mov	r8, r2
 80014da:	2300      	movs	r3, #0
 80014dc:	e57a      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 80014de:	4649      	mov	r1, r9
 80014e0:	9f00      	ldr	r7, [sp, #0]
 80014e2:	004d      	lsls	r5, r1, #1
 80014e4:	454d      	cmp	r5, r9
 80014e6:	4189      	sbcs	r1, r1
 80014e8:	46bc      	mov	ip, r7
 80014ea:	4249      	negs	r1, r1
 80014ec:	4461      	add	r1, ip
 80014ee:	46a9      	mov	r9, r5
 80014f0:	3a02      	subs	r2, #2
 80014f2:	1864      	adds	r4, r4, r1
 80014f4:	e7ae      	b.n	8001454 <__aeabi_ddiv+0x558>
 80014f6:	2201      	movs	r2, #1
 80014f8:	4252      	negs	r2, r2
 80014fa:	e746      	b.n	800138a <__aeabi_ddiv+0x48e>
 80014fc:	4599      	cmp	r9, r3
 80014fe:	d3ee      	bcc.n	80014de <__aeabi_ddiv+0x5e2>
 8001500:	000a      	movs	r2, r1
 8001502:	e7aa      	b.n	800145a <__aeabi_ddiv+0x55e>
 8001504:	2100      	movs	r1, #0
 8001506:	e7e5      	b.n	80014d4 <__aeabi_ddiv+0x5d8>
 8001508:	0759      	lsls	r1, r3, #29
 800150a:	025b      	lsls	r3, r3, #9
 800150c:	0b1c      	lsrs	r4, r3, #12
 800150e:	e7e1      	b.n	80014d4 <__aeabi_ddiv+0x5d8>
 8001510:	000003ff 	.word	0x000003ff
 8001514:	feffffff 	.word	0xfeffffff
 8001518:	000007fe 	.word	0x000007fe
 800151c:	000007ff 	.word	0x000007ff
 8001520:	0000041e 	.word	0x0000041e
 8001524:	fffffc02 	.word	0xfffffc02
 8001528:	0000043e 	.word	0x0000043e

0800152c <__eqdf2>:
 800152c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800152e:	4657      	mov	r7, sl
 8001530:	46de      	mov	lr, fp
 8001532:	464e      	mov	r6, r9
 8001534:	4645      	mov	r5, r8
 8001536:	b5e0      	push	{r5, r6, r7, lr}
 8001538:	000d      	movs	r5, r1
 800153a:	0004      	movs	r4, r0
 800153c:	0fe8      	lsrs	r0, r5, #31
 800153e:	4683      	mov	fp, r0
 8001540:	0309      	lsls	r1, r1, #12
 8001542:	0fd8      	lsrs	r0, r3, #31
 8001544:	0b09      	lsrs	r1, r1, #12
 8001546:	4682      	mov	sl, r0
 8001548:	4819      	ldr	r0, [pc, #100]	@ (80015b0 <__eqdf2+0x84>)
 800154a:	468c      	mov	ip, r1
 800154c:	031f      	lsls	r7, r3, #12
 800154e:	0069      	lsls	r1, r5, #1
 8001550:	005e      	lsls	r6, r3, #1
 8001552:	0d49      	lsrs	r1, r1, #21
 8001554:	0b3f      	lsrs	r7, r7, #12
 8001556:	0d76      	lsrs	r6, r6, #21
 8001558:	4281      	cmp	r1, r0
 800155a:	d018      	beq.n	800158e <__eqdf2+0x62>
 800155c:	4286      	cmp	r6, r0
 800155e:	d00f      	beq.n	8001580 <__eqdf2+0x54>
 8001560:	2001      	movs	r0, #1
 8001562:	42b1      	cmp	r1, r6
 8001564:	d10d      	bne.n	8001582 <__eqdf2+0x56>
 8001566:	45bc      	cmp	ip, r7
 8001568:	d10b      	bne.n	8001582 <__eqdf2+0x56>
 800156a:	4294      	cmp	r4, r2
 800156c:	d109      	bne.n	8001582 <__eqdf2+0x56>
 800156e:	45d3      	cmp	fp, sl
 8001570:	d01c      	beq.n	80015ac <__eqdf2+0x80>
 8001572:	2900      	cmp	r1, #0
 8001574:	d105      	bne.n	8001582 <__eqdf2+0x56>
 8001576:	4660      	mov	r0, ip
 8001578:	4320      	orrs	r0, r4
 800157a:	1e43      	subs	r3, r0, #1
 800157c:	4198      	sbcs	r0, r3
 800157e:	e000      	b.n	8001582 <__eqdf2+0x56>
 8001580:	2001      	movs	r0, #1
 8001582:	bcf0      	pop	{r4, r5, r6, r7}
 8001584:	46bb      	mov	fp, r7
 8001586:	46b2      	mov	sl, r6
 8001588:	46a9      	mov	r9, r5
 800158a:	46a0      	mov	r8, r4
 800158c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800158e:	2001      	movs	r0, #1
 8001590:	428e      	cmp	r6, r1
 8001592:	d1f6      	bne.n	8001582 <__eqdf2+0x56>
 8001594:	4661      	mov	r1, ip
 8001596:	4339      	orrs	r1, r7
 8001598:	000f      	movs	r7, r1
 800159a:	4317      	orrs	r7, r2
 800159c:	4327      	orrs	r7, r4
 800159e:	d1f0      	bne.n	8001582 <__eqdf2+0x56>
 80015a0:	465b      	mov	r3, fp
 80015a2:	4652      	mov	r2, sl
 80015a4:	1a98      	subs	r0, r3, r2
 80015a6:	1e43      	subs	r3, r0, #1
 80015a8:	4198      	sbcs	r0, r3
 80015aa:	e7ea      	b.n	8001582 <__eqdf2+0x56>
 80015ac:	2000      	movs	r0, #0
 80015ae:	e7e8      	b.n	8001582 <__eqdf2+0x56>
 80015b0:	000007ff 	.word	0x000007ff

080015b4 <__gedf2>:
 80015b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015b6:	4657      	mov	r7, sl
 80015b8:	464e      	mov	r6, r9
 80015ba:	4645      	mov	r5, r8
 80015bc:	46de      	mov	lr, fp
 80015be:	b5e0      	push	{r5, r6, r7, lr}
 80015c0:	000d      	movs	r5, r1
 80015c2:	030e      	lsls	r6, r1, #12
 80015c4:	0049      	lsls	r1, r1, #1
 80015c6:	0d49      	lsrs	r1, r1, #21
 80015c8:	468a      	mov	sl, r1
 80015ca:	0fdf      	lsrs	r7, r3, #31
 80015cc:	0fe9      	lsrs	r1, r5, #31
 80015ce:	46bc      	mov	ip, r7
 80015d0:	b083      	sub	sp, #12
 80015d2:	4f2f      	ldr	r7, [pc, #188]	@ (8001690 <__gedf2+0xdc>)
 80015d4:	0004      	movs	r4, r0
 80015d6:	4680      	mov	r8, r0
 80015d8:	9101      	str	r1, [sp, #4]
 80015da:	0058      	lsls	r0, r3, #1
 80015dc:	0319      	lsls	r1, r3, #12
 80015de:	4691      	mov	r9, r2
 80015e0:	0b36      	lsrs	r6, r6, #12
 80015e2:	0b09      	lsrs	r1, r1, #12
 80015e4:	0d40      	lsrs	r0, r0, #21
 80015e6:	45ba      	cmp	sl, r7
 80015e8:	d01d      	beq.n	8001626 <__gedf2+0x72>
 80015ea:	42b8      	cmp	r0, r7
 80015ec:	d00d      	beq.n	800160a <__gedf2+0x56>
 80015ee:	4657      	mov	r7, sl
 80015f0:	2f00      	cmp	r7, #0
 80015f2:	d12a      	bne.n	800164a <__gedf2+0x96>
 80015f4:	4334      	orrs	r4, r6
 80015f6:	2800      	cmp	r0, #0
 80015f8:	d124      	bne.n	8001644 <__gedf2+0x90>
 80015fa:	430a      	orrs	r2, r1
 80015fc:	d036      	beq.n	800166c <__gedf2+0xb8>
 80015fe:	2c00      	cmp	r4, #0
 8001600:	d141      	bne.n	8001686 <__gedf2+0xd2>
 8001602:	4663      	mov	r3, ip
 8001604:	0058      	lsls	r0, r3, #1
 8001606:	3801      	subs	r0, #1
 8001608:	e015      	b.n	8001636 <__gedf2+0x82>
 800160a:	4311      	orrs	r1, r2
 800160c:	d138      	bne.n	8001680 <__gedf2+0xcc>
 800160e:	4653      	mov	r3, sl
 8001610:	2b00      	cmp	r3, #0
 8001612:	d101      	bne.n	8001618 <__gedf2+0x64>
 8001614:	4326      	orrs	r6, r4
 8001616:	d0f4      	beq.n	8001602 <__gedf2+0x4e>
 8001618:	9b01      	ldr	r3, [sp, #4]
 800161a:	4563      	cmp	r3, ip
 800161c:	d107      	bne.n	800162e <__gedf2+0x7a>
 800161e:	9b01      	ldr	r3, [sp, #4]
 8001620:	0058      	lsls	r0, r3, #1
 8001622:	3801      	subs	r0, #1
 8001624:	e007      	b.n	8001636 <__gedf2+0x82>
 8001626:	4326      	orrs	r6, r4
 8001628:	d12a      	bne.n	8001680 <__gedf2+0xcc>
 800162a:	4550      	cmp	r0, sl
 800162c:	d021      	beq.n	8001672 <__gedf2+0xbe>
 800162e:	2001      	movs	r0, #1
 8001630:	9b01      	ldr	r3, [sp, #4]
 8001632:	425f      	negs	r7, r3
 8001634:	4338      	orrs	r0, r7
 8001636:	b003      	add	sp, #12
 8001638:	bcf0      	pop	{r4, r5, r6, r7}
 800163a:	46bb      	mov	fp, r7
 800163c:	46b2      	mov	sl, r6
 800163e:	46a9      	mov	r9, r5
 8001640:	46a0      	mov	r8, r4
 8001642:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001644:	2c00      	cmp	r4, #0
 8001646:	d0dc      	beq.n	8001602 <__gedf2+0x4e>
 8001648:	e7e6      	b.n	8001618 <__gedf2+0x64>
 800164a:	2800      	cmp	r0, #0
 800164c:	d0ef      	beq.n	800162e <__gedf2+0x7a>
 800164e:	9b01      	ldr	r3, [sp, #4]
 8001650:	4563      	cmp	r3, ip
 8001652:	d1ec      	bne.n	800162e <__gedf2+0x7a>
 8001654:	4582      	cmp	sl, r0
 8001656:	dcea      	bgt.n	800162e <__gedf2+0x7a>
 8001658:	dbe1      	blt.n	800161e <__gedf2+0x6a>
 800165a:	428e      	cmp	r6, r1
 800165c:	d8e7      	bhi.n	800162e <__gedf2+0x7a>
 800165e:	d1de      	bne.n	800161e <__gedf2+0x6a>
 8001660:	45c8      	cmp	r8, r9
 8001662:	d8e4      	bhi.n	800162e <__gedf2+0x7a>
 8001664:	2000      	movs	r0, #0
 8001666:	45c8      	cmp	r8, r9
 8001668:	d2e5      	bcs.n	8001636 <__gedf2+0x82>
 800166a:	e7d8      	b.n	800161e <__gedf2+0x6a>
 800166c:	2c00      	cmp	r4, #0
 800166e:	d0e2      	beq.n	8001636 <__gedf2+0x82>
 8001670:	e7dd      	b.n	800162e <__gedf2+0x7a>
 8001672:	4311      	orrs	r1, r2
 8001674:	d104      	bne.n	8001680 <__gedf2+0xcc>
 8001676:	9b01      	ldr	r3, [sp, #4]
 8001678:	4563      	cmp	r3, ip
 800167a:	d1d8      	bne.n	800162e <__gedf2+0x7a>
 800167c:	2000      	movs	r0, #0
 800167e:	e7da      	b.n	8001636 <__gedf2+0x82>
 8001680:	2002      	movs	r0, #2
 8001682:	4240      	negs	r0, r0
 8001684:	e7d7      	b.n	8001636 <__gedf2+0x82>
 8001686:	9b01      	ldr	r3, [sp, #4]
 8001688:	4563      	cmp	r3, ip
 800168a:	d0e6      	beq.n	800165a <__gedf2+0xa6>
 800168c:	e7cf      	b.n	800162e <__gedf2+0x7a>
 800168e:	46c0      	nop			@ (mov r8, r8)
 8001690:	000007ff 	.word	0x000007ff

08001694 <__ledf2>:
 8001694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001696:	4657      	mov	r7, sl
 8001698:	464e      	mov	r6, r9
 800169a:	4645      	mov	r5, r8
 800169c:	46de      	mov	lr, fp
 800169e:	b5e0      	push	{r5, r6, r7, lr}
 80016a0:	000d      	movs	r5, r1
 80016a2:	030e      	lsls	r6, r1, #12
 80016a4:	0049      	lsls	r1, r1, #1
 80016a6:	0d49      	lsrs	r1, r1, #21
 80016a8:	468a      	mov	sl, r1
 80016aa:	0fdf      	lsrs	r7, r3, #31
 80016ac:	0fe9      	lsrs	r1, r5, #31
 80016ae:	46bc      	mov	ip, r7
 80016b0:	b083      	sub	sp, #12
 80016b2:	4f2e      	ldr	r7, [pc, #184]	@ (800176c <__ledf2+0xd8>)
 80016b4:	0004      	movs	r4, r0
 80016b6:	4680      	mov	r8, r0
 80016b8:	9101      	str	r1, [sp, #4]
 80016ba:	0058      	lsls	r0, r3, #1
 80016bc:	0319      	lsls	r1, r3, #12
 80016be:	4691      	mov	r9, r2
 80016c0:	0b36      	lsrs	r6, r6, #12
 80016c2:	0b09      	lsrs	r1, r1, #12
 80016c4:	0d40      	lsrs	r0, r0, #21
 80016c6:	45ba      	cmp	sl, r7
 80016c8:	d01e      	beq.n	8001708 <__ledf2+0x74>
 80016ca:	42b8      	cmp	r0, r7
 80016cc:	d00d      	beq.n	80016ea <__ledf2+0x56>
 80016ce:	4657      	mov	r7, sl
 80016d0:	2f00      	cmp	r7, #0
 80016d2:	d127      	bne.n	8001724 <__ledf2+0x90>
 80016d4:	4334      	orrs	r4, r6
 80016d6:	2800      	cmp	r0, #0
 80016d8:	d133      	bne.n	8001742 <__ledf2+0xae>
 80016da:	430a      	orrs	r2, r1
 80016dc:	d034      	beq.n	8001748 <__ledf2+0xb4>
 80016de:	2c00      	cmp	r4, #0
 80016e0:	d140      	bne.n	8001764 <__ledf2+0xd0>
 80016e2:	4663      	mov	r3, ip
 80016e4:	0058      	lsls	r0, r3, #1
 80016e6:	3801      	subs	r0, #1
 80016e8:	e015      	b.n	8001716 <__ledf2+0x82>
 80016ea:	4311      	orrs	r1, r2
 80016ec:	d112      	bne.n	8001714 <__ledf2+0x80>
 80016ee:	4653      	mov	r3, sl
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d101      	bne.n	80016f8 <__ledf2+0x64>
 80016f4:	4326      	orrs	r6, r4
 80016f6:	d0f4      	beq.n	80016e2 <__ledf2+0x4e>
 80016f8:	9b01      	ldr	r3, [sp, #4]
 80016fa:	4563      	cmp	r3, ip
 80016fc:	d01d      	beq.n	800173a <__ledf2+0xa6>
 80016fe:	2001      	movs	r0, #1
 8001700:	9b01      	ldr	r3, [sp, #4]
 8001702:	425f      	negs	r7, r3
 8001704:	4338      	orrs	r0, r7
 8001706:	e006      	b.n	8001716 <__ledf2+0x82>
 8001708:	4326      	orrs	r6, r4
 800170a:	d103      	bne.n	8001714 <__ledf2+0x80>
 800170c:	4550      	cmp	r0, sl
 800170e:	d1f6      	bne.n	80016fe <__ledf2+0x6a>
 8001710:	4311      	orrs	r1, r2
 8001712:	d01c      	beq.n	800174e <__ledf2+0xba>
 8001714:	2002      	movs	r0, #2
 8001716:	b003      	add	sp, #12
 8001718:	bcf0      	pop	{r4, r5, r6, r7}
 800171a:	46bb      	mov	fp, r7
 800171c:	46b2      	mov	sl, r6
 800171e:	46a9      	mov	r9, r5
 8001720:	46a0      	mov	r8, r4
 8001722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001724:	2800      	cmp	r0, #0
 8001726:	d0ea      	beq.n	80016fe <__ledf2+0x6a>
 8001728:	9b01      	ldr	r3, [sp, #4]
 800172a:	4563      	cmp	r3, ip
 800172c:	d1e7      	bne.n	80016fe <__ledf2+0x6a>
 800172e:	4582      	cmp	sl, r0
 8001730:	dce5      	bgt.n	80016fe <__ledf2+0x6a>
 8001732:	db02      	blt.n	800173a <__ledf2+0xa6>
 8001734:	428e      	cmp	r6, r1
 8001736:	d8e2      	bhi.n	80016fe <__ledf2+0x6a>
 8001738:	d00e      	beq.n	8001758 <__ledf2+0xc4>
 800173a:	9b01      	ldr	r3, [sp, #4]
 800173c:	0058      	lsls	r0, r3, #1
 800173e:	3801      	subs	r0, #1
 8001740:	e7e9      	b.n	8001716 <__ledf2+0x82>
 8001742:	2c00      	cmp	r4, #0
 8001744:	d0cd      	beq.n	80016e2 <__ledf2+0x4e>
 8001746:	e7d7      	b.n	80016f8 <__ledf2+0x64>
 8001748:	2c00      	cmp	r4, #0
 800174a:	d0e4      	beq.n	8001716 <__ledf2+0x82>
 800174c:	e7d7      	b.n	80016fe <__ledf2+0x6a>
 800174e:	9b01      	ldr	r3, [sp, #4]
 8001750:	2000      	movs	r0, #0
 8001752:	4563      	cmp	r3, ip
 8001754:	d0df      	beq.n	8001716 <__ledf2+0x82>
 8001756:	e7d2      	b.n	80016fe <__ledf2+0x6a>
 8001758:	45c8      	cmp	r8, r9
 800175a:	d8d0      	bhi.n	80016fe <__ledf2+0x6a>
 800175c:	2000      	movs	r0, #0
 800175e:	45c8      	cmp	r8, r9
 8001760:	d2d9      	bcs.n	8001716 <__ledf2+0x82>
 8001762:	e7ea      	b.n	800173a <__ledf2+0xa6>
 8001764:	9b01      	ldr	r3, [sp, #4]
 8001766:	4563      	cmp	r3, ip
 8001768:	d0e4      	beq.n	8001734 <__ledf2+0xa0>
 800176a:	e7c8      	b.n	80016fe <__ledf2+0x6a>
 800176c:	000007ff 	.word	0x000007ff

08001770 <__aeabi_dmul>:
 8001770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001772:	4657      	mov	r7, sl
 8001774:	464e      	mov	r6, r9
 8001776:	46de      	mov	lr, fp
 8001778:	4645      	mov	r5, r8
 800177a:	b5e0      	push	{r5, r6, r7, lr}
 800177c:	001f      	movs	r7, r3
 800177e:	030b      	lsls	r3, r1, #12
 8001780:	0b1b      	lsrs	r3, r3, #12
 8001782:	0016      	movs	r6, r2
 8001784:	469a      	mov	sl, r3
 8001786:	0fca      	lsrs	r2, r1, #31
 8001788:	004b      	lsls	r3, r1, #1
 800178a:	0004      	movs	r4, r0
 800178c:	4691      	mov	r9, r2
 800178e:	b085      	sub	sp, #20
 8001790:	0d5b      	lsrs	r3, r3, #21
 8001792:	d100      	bne.n	8001796 <__aeabi_dmul+0x26>
 8001794:	e1cf      	b.n	8001b36 <__aeabi_dmul+0x3c6>
 8001796:	4acd      	ldr	r2, [pc, #820]	@ (8001acc <__aeabi_dmul+0x35c>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d055      	beq.n	8001848 <__aeabi_dmul+0xd8>
 800179c:	4651      	mov	r1, sl
 800179e:	0f42      	lsrs	r2, r0, #29
 80017a0:	00c9      	lsls	r1, r1, #3
 80017a2:	430a      	orrs	r2, r1
 80017a4:	2180      	movs	r1, #128	@ 0x80
 80017a6:	0409      	lsls	r1, r1, #16
 80017a8:	4311      	orrs	r1, r2
 80017aa:	00c2      	lsls	r2, r0, #3
 80017ac:	4690      	mov	r8, r2
 80017ae:	4ac8      	ldr	r2, [pc, #800]	@ (8001ad0 <__aeabi_dmul+0x360>)
 80017b0:	468a      	mov	sl, r1
 80017b2:	4693      	mov	fp, r2
 80017b4:	449b      	add	fp, r3
 80017b6:	2300      	movs	r3, #0
 80017b8:	2500      	movs	r5, #0
 80017ba:	9302      	str	r3, [sp, #8]
 80017bc:	033c      	lsls	r4, r7, #12
 80017be:	007b      	lsls	r3, r7, #1
 80017c0:	0ffa      	lsrs	r2, r7, #31
 80017c2:	9601      	str	r6, [sp, #4]
 80017c4:	0b24      	lsrs	r4, r4, #12
 80017c6:	0d5b      	lsrs	r3, r3, #21
 80017c8:	9200      	str	r2, [sp, #0]
 80017ca:	d100      	bne.n	80017ce <__aeabi_dmul+0x5e>
 80017cc:	e188      	b.n	8001ae0 <__aeabi_dmul+0x370>
 80017ce:	4abf      	ldr	r2, [pc, #764]	@ (8001acc <__aeabi_dmul+0x35c>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d100      	bne.n	80017d6 <__aeabi_dmul+0x66>
 80017d4:	e092      	b.n	80018fc <__aeabi_dmul+0x18c>
 80017d6:	4abe      	ldr	r2, [pc, #760]	@ (8001ad0 <__aeabi_dmul+0x360>)
 80017d8:	4694      	mov	ip, r2
 80017da:	4463      	add	r3, ip
 80017dc:	449b      	add	fp, r3
 80017de:	2d0a      	cmp	r5, #10
 80017e0:	dc42      	bgt.n	8001868 <__aeabi_dmul+0xf8>
 80017e2:	00e4      	lsls	r4, r4, #3
 80017e4:	0f73      	lsrs	r3, r6, #29
 80017e6:	4323      	orrs	r3, r4
 80017e8:	2480      	movs	r4, #128	@ 0x80
 80017ea:	4649      	mov	r1, r9
 80017ec:	0424      	lsls	r4, r4, #16
 80017ee:	431c      	orrs	r4, r3
 80017f0:	00f3      	lsls	r3, r6, #3
 80017f2:	9301      	str	r3, [sp, #4]
 80017f4:	9b00      	ldr	r3, [sp, #0]
 80017f6:	2000      	movs	r0, #0
 80017f8:	4059      	eors	r1, r3
 80017fa:	b2cb      	uxtb	r3, r1
 80017fc:	9303      	str	r3, [sp, #12]
 80017fe:	2d02      	cmp	r5, #2
 8001800:	dc00      	bgt.n	8001804 <__aeabi_dmul+0x94>
 8001802:	e094      	b.n	800192e <__aeabi_dmul+0x1be>
 8001804:	2301      	movs	r3, #1
 8001806:	40ab      	lsls	r3, r5
 8001808:	001d      	movs	r5, r3
 800180a:	23a6      	movs	r3, #166	@ 0xa6
 800180c:	002a      	movs	r2, r5
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	401a      	ands	r2, r3
 8001812:	421d      	tst	r5, r3
 8001814:	d000      	beq.n	8001818 <__aeabi_dmul+0xa8>
 8001816:	e229      	b.n	8001c6c <__aeabi_dmul+0x4fc>
 8001818:	2390      	movs	r3, #144	@ 0x90
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	421d      	tst	r5, r3
 800181e:	d100      	bne.n	8001822 <__aeabi_dmul+0xb2>
 8001820:	e24d      	b.n	8001cbe <__aeabi_dmul+0x54e>
 8001822:	2300      	movs	r3, #0
 8001824:	2480      	movs	r4, #128	@ 0x80
 8001826:	4699      	mov	r9, r3
 8001828:	0324      	lsls	r4, r4, #12
 800182a:	4ba8      	ldr	r3, [pc, #672]	@ (8001acc <__aeabi_dmul+0x35c>)
 800182c:	0010      	movs	r0, r2
 800182e:	464a      	mov	r2, r9
 8001830:	051b      	lsls	r3, r3, #20
 8001832:	4323      	orrs	r3, r4
 8001834:	07d2      	lsls	r2, r2, #31
 8001836:	4313      	orrs	r3, r2
 8001838:	0019      	movs	r1, r3
 800183a:	b005      	add	sp, #20
 800183c:	bcf0      	pop	{r4, r5, r6, r7}
 800183e:	46bb      	mov	fp, r7
 8001840:	46b2      	mov	sl, r6
 8001842:	46a9      	mov	r9, r5
 8001844:	46a0      	mov	r8, r4
 8001846:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001848:	4652      	mov	r2, sl
 800184a:	4302      	orrs	r2, r0
 800184c:	4690      	mov	r8, r2
 800184e:	d000      	beq.n	8001852 <__aeabi_dmul+0xe2>
 8001850:	e1ac      	b.n	8001bac <__aeabi_dmul+0x43c>
 8001852:	469b      	mov	fp, r3
 8001854:	2302      	movs	r3, #2
 8001856:	4692      	mov	sl, r2
 8001858:	2508      	movs	r5, #8
 800185a:	9302      	str	r3, [sp, #8]
 800185c:	e7ae      	b.n	80017bc <__aeabi_dmul+0x4c>
 800185e:	9b00      	ldr	r3, [sp, #0]
 8001860:	46a2      	mov	sl, r4
 8001862:	4699      	mov	r9, r3
 8001864:	9b01      	ldr	r3, [sp, #4]
 8001866:	4698      	mov	r8, r3
 8001868:	9b02      	ldr	r3, [sp, #8]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d100      	bne.n	8001870 <__aeabi_dmul+0x100>
 800186e:	e1ca      	b.n	8001c06 <__aeabi_dmul+0x496>
 8001870:	2b03      	cmp	r3, #3
 8001872:	d100      	bne.n	8001876 <__aeabi_dmul+0x106>
 8001874:	e192      	b.n	8001b9c <__aeabi_dmul+0x42c>
 8001876:	2b01      	cmp	r3, #1
 8001878:	d110      	bne.n	800189c <__aeabi_dmul+0x12c>
 800187a:	2300      	movs	r3, #0
 800187c:	2400      	movs	r4, #0
 800187e:	2200      	movs	r2, #0
 8001880:	e7d4      	b.n	800182c <__aeabi_dmul+0xbc>
 8001882:	2201      	movs	r2, #1
 8001884:	087b      	lsrs	r3, r7, #1
 8001886:	403a      	ands	r2, r7
 8001888:	4313      	orrs	r3, r2
 800188a:	4652      	mov	r2, sl
 800188c:	07d2      	lsls	r2, r2, #31
 800188e:	4313      	orrs	r3, r2
 8001890:	4698      	mov	r8, r3
 8001892:	4653      	mov	r3, sl
 8001894:	085b      	lsrs	r3, r3, #1
 8001896:	469a      	mov	sl, r3
 8001898:	9b03      	ldr	r3, [sp, #12]
 800189a:	4699      	mov	r9, r3
 800189c:	465b      	mov	r3, fp
 800189e:	1c58      	adds	r0, r3, #1
 80018a0:	2380      	movs	r3, #128	@ 0x80
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	445b      	add	r3, fp
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	dc00      	bgt.n	80018ac <__aeabi_dmul+0x13c>
 80018aa:	e1b1      	b.n	8001c10 <__aeabi_dmul+0x4a0>
 80018ac:	4642      	mov	r2, r8
 80018ae:	0752      	lsls	r2, r2, #29
 80018b0:	d00b      	beq.n	80018ca <__aeabi_dmul+0x15a>
 80018b2:	220f      	movs	r2, #15
 80018b4:	4641      	mov	r1, r8
 80018b6:	400a      	ands	r2, r1
 80018b8:	2a04      	cmp	r2, #4
 80018ba:	d006      	beq.n	80018ca <__aeabi_dmul+0x15a>
 80018bc:	4642      	mov	r2, r8
 80018be:	1d11      	adds	r1, r2, #4
 80018c0:	4541      	cmp	r1, r8
 80018c2:	4192      	sbcs	r2, r2
 80018c4:	4688      	mov	r8, r1
 80018c6:	4252      	negs	r2, r2
 80018c8:	4492      	add	sl, r2
 80018ca:	4652      	mov	r2, sl
 80018cc:	01d2      	lsls	r2, r2, #7
 80018ce:	d506      	bpl.n	80018de <__aeabi_dmul+0x16e>
 80018d0:	4652      	mov	r2, sl
 80018d2:	4b80      	ldr	r3, [pc, #512]	@ (8001ad4 <__aeabi_dmul+0x364>)
 80018d4:	401a      	ands	r2, r3
 80018d6:	2380      	movs	r3, #128	@ 0x80
 80018d8:	4692      	mov	sl, r2
 80018da:	00db      	lsls	r3, r3, #3
 80018dc:	18c3      	adds	r3, r0, r3
 80018de:	4a7e      	ldr	r2, [pc, #504]	@ (8001ad8 <__aeabi_dmul+0x368>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	dd00      	ble.n	80018e6 <__aeabi_dmul+0x176>
 80018e4:	e18f      	b.n	8001c06 <__aeabi_dmul+0x496>
 80018e6:	4642      	mov	r2, r8
 80018e8:	08d1      	lsrs	r1, r2, #3
 80018ea:	4652      	mov	r2, sl
 80018ec:	0752      	lsls	r2, r2, #29
 80018ee:	430a      	orrs	r2, r1
 80018f0:	4651      	mov	r1, sl
 80018f2:	055b      	lsls	r3, r3, #21
 80018f4:	024c      	lsls	r4, r1, #9
 80018f6:	0b24      	lsrs	r4, r4, #12
 80018f8:	0d5b      	lsrs	r3, r3, #21
 80018fa:	e797      	b.n	800182c <__aeabi_dmul+0xbc>
 80018fc:	4b73      	ldr	r3, [pc, #460]	@ (8001acc <__aeabi_dmul+0x35c>)
 80018fe:	4326      	orrs	r6, r4
 8001900:	469c      	mov	ip, r3
 8001902:	44e3      	add	fp, ip
 8001904:	2e00      	cmp	r6, #0
 8001906:	d100      	bne.n	800190a <__aeabi_dmul+0x19a>
 8001908:	e16f      	b.n	8001bea <__aeabi_dmul+0x47a>
 800190a:	2303      	movs	r3, #3
 800190c:	4649      	mov	r1, r9
 800190e:	431d      	orrs	r5, r3
 8001910:	9b00      	ldr	r3, [sp, #0]
 8001912:	4059      	eors	r1, r3
 8001914:	b2cb      	uxtb	r3, r1
 8001916:	9303      	str	r3, [sp, #12]
 8001918:	2d0a      	cmp	r5, #10
 800191a:	dd00      	ble.n	800191e <__aeabi_dmul+0x1ae>
 800191c:	e133      	b.n	8001b86 <__aeabi_dmul+0x416>
 800191e:	2301      	movs	r3, #1
 8001920:	40ab      	lsls	r3, r5
 8001922:	001d      	movs	r5, r3
 8001924:	2303      	movs	r3, #3
 8001926:	9302      	str	r3, [sp, #8]
 8001928:	2288      	movs	r2, #136	@ 0x88
 800192a:	422a      	tst	r2, r5
 800192c:	d197      	bne.n	800185e <__aeabi_dmul+0xee>
 800192e:	4642      	mov	r2, r8
 8001930:	4643      	mov	r3, r8
 8001932:	0412      	lsls	r2, r2, #16
 8001934:	0c12      	lsrs	r2, r2, #16
 8001936:	0016      	movs	r6, r2
 8001938:	9801      	ldr	r0, [sp, #4]
 800193a:	0c1d      	lsrs	r5, r3, #16
 800193c:	0c03      	lsrs	r3, r0, #16
 800193e:	0400      	lsls	r0, r0, #16
 8001940:	0c00      	lsrs	r0, r0, #16
 8001942:	4346      	muls	r6, r0
 8001944:	46b4      	mov	ip, r6
 8001946:	001e      	movs	r6, r3
 8001948:	436e      	muls	r6, r5
 800194a:	9600      	str	r6, [sp, #0]
 800194c:	0016      	movs	r6, r2
 800194e:	0007      	movs	r7, r0
 8001950:	435e      	muls	r6, r3
 8001952:	4661      	mov	r1, ip
 8001954:	46b0      	mov	r8, r6
 8001956:	436f      	muls	r7, r5
 8001958:	0c0e      	lsrs	r6, r1, #16
 800195a:	44b8      	add	r8, r7
 800195c:	4446      	add	r6, r8
 800195e:	42b7      	cmp	r7, r6
 8001960:	d905      	bls.n	800196e <__aeabi_dmul+0x1fe>
 8001962:	2180      	movs	r1, #128	@ 0x80
 8001964:	0249      	lsls	r1, r1, #9
 8001966:	4688      	mov	r8, r1
 8001968:	9f00      	ldr	r7, [sp, #0]
 800196a:	4447      	add	r7, r8
 800196c:	9700      	str	r7, [sp, #0]
 800196e:	4661      	mov	r1, ip
 8001970:	0409      	lsls	r1, r1, #16
 8001972:	0c09      	lsrs	r1, r1, #16
 8001974:	0c37      	lsrs	r7, r6, #16
 8001976:	0436      	lsls	r6, r6, #16
 8001978:	468c      	mov	ip, r1
 800197a:	0031      	movs	r1, r6
 800197c:	4461      	add	r1, ip
 800197e:	9101      	str	r1, [sp, #4]
 8001980:	0011      	movs	r1, r2
 8001982:	0c26      	lsrs	r6, r4, #16
 8001984:	0424      	lsls	r4, r4, #16
 8001986:	0c24      	lsrs	r4, r4, #16
 8001988:	4361      	muls	r1, r4
 800198a:	468c      	mov	ip, r1
 800198c:	0021      	movs	r1, r4
 800198e:	4369      	muls	r1, r5
 8001990:	4689      	mov	r9, r1
 8001992:	4661      	mov	r1, ip
 8001994:	0c09      	lsrs	r1, r1, #16
 8001996:	4688      	mov	r8, r1
 8001998:	4372      	muls	r2, r6
 800199a:	444a      	add	r2, r9
 800199c:	4442      	add	r2, r8
 800199e:	4375      	muls	r5, r6
 80019a0:	4591      	cmp	r9, r2
 80019a2:	d903      	bls.n	80019ac <__aeabi_dmul+0x23c>
 80019a4:	2180      	movs	r1, #128	@ 0x80
 80019a6:	0249      	lsls	r1, r1, #9
 80019a8:	4688      	mov	r8, r1
 80019aa:	4445      	add	r5, r8
 80019ac:	0c11      	lsrs	r1, r2, #16
 80019ae:	4688      	mov	r8, r1
 80019b0:	4661      	mov	r1, ip
 80019b2:	0409      	lsls	r1, r1, #16
 80019b4:	0c09      	lsrs	r1, r1, #16
 80019b6:	468c      	mov	ip, r1
 80019b8:	0412      	lsls	r2, r2, #16
 80019ba:	4462      	add	r2, ip
 80019bc:	18b9      	adds	r1, r7, r2
 80019be:	9102      	str	r1, [sp, #8]
 80019c0:	4651      	mov	r1, sl
 80019c2:	0c09      	lsrs	r1, r1, #16
 80019c4:	468c      	mov	ip, r1
 80019c6:	4651      	mov	r1, sl
 80019c8:	040f      	lsls	r7, r1, #16
 80019ca:	0c3f      	lsrs	r7, r7, #16
 80019cc:	0039      	movs	r1, r7
 80019ce:	4341      	muls	r1, r0
 80019d0:	4445      	add	r5, r8
 80019d2:	4688      	mov	r8, r1
 80019d4:	4661      	mov	r1, ip
 80019d6:	4341      	muls	r1, r0
 80019d8:	468a      	mov	sl, r1
 80019da:	4641      	mov	r1, r8
 80019dc:	4660      	mov	r0, ip
 80019de:	0c09      	lsrs	r1, r1, #16
 80019e0:	4689      	mov	r9, r1
 80019e2:	4358      	muls	r0, r3
 80019e4:	437b      	muls	r3, r7
 80019e6:	4453      	add	r3, sl
 80019e8:	444b      	add	r3, r9
 80019ea:	459a      	cmp	sl, r3
 80019ec:	d903      	bls.n	80019f6 <__aeabi_dmul+0x286>
 80019ee:	2180      	movs	r1, #128	@ 0x80
 80019f0:	0249      	lsls	r1, r1, #9
 80019f2:	4689      	mov	r9, r1
 80019f4:	4448      	add	r0, r9
 80019f6:	0c19      	lsrs	r1, r3, #16
 80019f8:	4689      	mov	r9, r1
 80019fa:	4641      	mov	r1, r8
 80019fc:	0409      	lsls	r1, r1, #16
 80019fe:	0c09      	lsrs	r1, r1, #16
 8001a00:	4688      	mov	r8, r1
 8001a02:	0039      	movs	r1, r7
 8001a04:	4361      	muls	r1, r4
 8001a06:	041b      	lsls	r3, r3, #16
 8001a08:	4443      	add	r3, r8
 8001a0a:	4688      	mov	r8, r1
 8001a0c:	4661      	mov	r1, ip
 8001a0e:	434c      	muls	r4, r1
 8001a10:	4371      	muls	r1, r6
 8001a12:	468c      	mov	ip, r1
 8001a14:	4641      	mov	r1, r8
 8001a16:	4377      	muls	r7, r6
 8001a18:	0c0e      	lsrs	r6, r1, #16
 8001a1a:	193f      	adds	r7, r7, r4
 8001a1c:	19f6      	adds	r6, r6, r7
 8001a1e:	4448      	add	r0, r9
 8001a20:	42b4      	cmp	r4, r6
 8001a22:	d903      	bls.n	8001a2c <__aeabi_dmul+0x2bc>
 8001a24:	2180      	movs	r1, #128	@ 0x80
 8001a26:	0249      	lsls	r1, r1, #9
 8001a28:	4689      	mov	r9, r1
 8001a2a:	44cc      	add	ip, r9
 8001a2c:	9902      	ldr	r1, [sp, #8]
 8001a2e:	9f00      	ldr	r7, [sp, #0]
 8001a30:	4689      	mov	r9, r1
 8001a32:	0431      	lsls	r1, r6, #16
 8001a34:	444f      	add	r7, r9
 8001a36:	4689      	mov	r9, r1
 8001a38:	4641      	mov	r1, r8
 8001a3a:	4297      	cmp	r7, r2
 8001a3c:	4192      	sbcs	r2, r2
 8001a3e:	040c      	lsls	r4, r1, #16
 8001a40:	0c24      	lsrs	r4, r4, #16
 8001a42:	444c      	add	r4, r9
 8001a44:	18ff      	adds	r7, r7, r3
 8001a46:	4252      	negs	r2, r2
 8001a48:	1964      	adds	r4, r4, r5
 8001a4a:	18a1      	adds	r1, r4, r2
 8001a4c:	429f      	cmp	r7, r3
 8001a4e:	419b      	sbcs	r3, r3
 8001a50:	4688      	mov	r8, r1
 8001a52:	4682      	mov	sl, r0
 8001a54:	425b      	negs	r3, r3
 8001a56:	4699      	mov	r9, r3
 8001a58:	4590      	cmp	r8, r2
 8001a5a:	4192      	sbcs	r2, r2
 8001a5c:	42ac      	cmp	r4, r5
 8001a5e:	41a4      	sbcs	r4, r4
 8001a60:	44c2      	add	sl, r8
 8001a62:	44d1      	add	r9, sl
 8001a64:	4252      	negs	r2, r2
 8001a66:	4264      	negs	r4, r4
 8001a68:	4314      	orrs	r4, r2
 8001a6a:	4599      	cmp	r9, r3
 8001a6c:	419b      	sbcs	r3, r3
 8001a6e:	4582      	cmp	sl, r0
 8001a70:	4192      	sbcs	r2, r2
 8001a72:	425b      	negs	r3, r3
 8001a74:	4252      	negs	r2, r2
 8001a76:	4313      	orrs	r3, r2
 8001a78:	464a      	mov	r2, r9
 8001a7a:	0c36      	lsrs	r6, r6, #16
 8001a7c:	19a4      	adds	r4, r4, r6
 8001a7e:	18e3      	adds	r3, r4, r3
 8001a80:	4463      	add	r3, ip
 8001a82:	025b      	lsls	r3, r3, #9
 8001a84:	0dd2      	lsrs	r2, r2, #23
 8001a86:	431a      	orrs	r2, r3
 8001a88:	9901      	ldr	r1, [sp, #4]
 8001a8a:	4692      	mov	sl, r2
 8001a8c:	027a      	lsls	r2, r7, #9
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	1e50      	subs	r0, r2, #1
 8001a92:	4182      	sbcs	r2, r0
 8001a94:	0dff      	lsrs	r7, r7, #23
 8001a96:	4317      	orrs	r7, r2
 8001a98:	464a      	mov	r2, r9
 8001a9a:	0252      	lsls	r2, r2, #9
 8001a9c:	4317      	orrs	r7, r2
 8001a9e:	46b8      	mov	r8, r7
 8001aa0:	01db      	lsls	r3, r3, #7
 8001aa2:	d500      	bpl.n	8001aa6 <__aeabi_dmul+0x336>
 8001aa4:	e6ed      	b.n	8001882 <__aeabi_dmul+0x112>
 8001aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8001adc <__aeabi_dmul+0x36c>)
 8001aa8:	9a03      	ldr	r2, [sp, #12]
 8001aaa:	445b      	add	r3, fp
 8001aac:	4691      	mov	r9, r2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	dc00      	bgt.n	8001ab4 <__aeabi_dmul+0x344>
 8001ab2:	e0ac      	b.n	8001c0e <__aeabi_dmul+0x49e>
 8001ab4:	003a      	movs	r2, r7
 8001ab6:	0752      	lsls	r2, r2, #29
 8001ab8:	d100      	bne.n	8001abc <__aeabi_dmul+0x34c>
 8001aba:	e710      	b.n	80018de <__aeabi_dmul+0x16e>
 8001abc:	220f      	movs	r2, #15
 8001abe:	4658      	mov	r0, fp
 8001ac0:	403a      	ands	r2, r7
 8001ac2:	2a04      	cmp	r2, #4
 8001ac4:	d000      	beq.n	8001ac8 <__aeabi_dmul+0x358>
 8001ac6:	e6f9      	b.n	80018bc <__aeabi_dmul+0x14c>
 8001ac8:	e709      	b.n	80018de <__aeabi_dmul+0x16e>
 8001aca:	46c0      	nop			@ (mov r8, r8)
 8001acc:	000007ff 	.word	0x000007ff
 8001ad0:	fffffc01 	.word	0xfffffc01
 8001ad4:	feffffff 	.word	0xfeffffff
 8001ad8:	000007fe 	.word	0x000007fe
 8001adc:	000003ff 	.word	0x000003ff
 8001ae0:	0022      	movs	r2, r4
 8001ae2:	4332      	orrs	r2, r6
 8001ae4:	d06f      	beq.n	8001bc6 <__aeabi_dmul+0x456>
 8001ae6:	2c00      	cmp	r4, #0
 8001ae8:	d100      	bne.n	8001aec <__aeabi_dmul+0x37c>
 8001aea:	e0c2      	b.n	8001c72 <__aeabi_dmul+0x502>
 8001aec:	0020      	movs	r0, r4
 8001aee:	f000 fe61 	bl	80027b4 <__clzsi2>
 8001af2:	0002      	movs	r2, r0
 8001af4:	0003      	movs	r3, r0
 8001af6:	3a0b      	subs	r2, #11
 8001af8:	201d      	movs	r0, #29
 8001afa:	1a82      	subs	r2, r0, r2
 8001afc:	0030      	movs	r0, r6
 8001afe:	0019      	movs	r1, r3
 8001b00:	40d0      	lsrs	r0, r2
 8001b02:	3908      	subs	r1, #8
 8001b04:	408c      	lsls	r4, r1
 8001b06:	0002      	movs	r2, r0
 8001b08:	4322      	orrs	r2, r4
 8001b0a:	0034      	movs	r4, r6
 8001b0c:	408c      	lsls	r4, r1
 8001b0e:	4659      	mov	r1, fp
 8001b10:	1acb      	subs	r3, r1, r3
 8001b12:	4986      	ldr	r1, [pc, #536]	@ (8001d2c <__aeabi_dmul+0x5bc>)
 8001b14:	468b      	mov	fp, r1
 8001b16:	449b      	add	fp, r3
 8001b18:	2d0a      	cmp	r5, #10
 8001b1a:	dd00      	ble.n	8001b1e <__aeabi_dmul+0x3ae>
 8001b1c:	e6a4      	b.n	8001868 <__aeabi_dmul+0xf8>
 8001b1e:	4649      	mov	r1, r9
 8001b20:	9b00      	ldr	r3, [sp, #0]
 8001b22:	9401      	str	r4, [sp, #4]
 8001b24:	4059      	eors	r1, r3
 8001b26:	b2cb      	uxtb	r3, r1
 8001b28:	0014      	movs	r4, r2
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	9303      	str	r3, [sp, #12]
 8001b2e:	2d02      	cmp	r5, #2
 8001b30:	dd00      	ble.n	8001b34 <__aeabi_dmul+0x3c4>
 8001b32:	e667      	b.n	8001804 <__aeabi_dmul+0x94>
 8001b34:	e6fb      	b.n	800192e <__aeabi_dmul+0x1be>
 8001b36:	4653      	mov	r3, sl
 8001b38:	4303      	orrs	r3, r0
 8001b3a:	4698      	mov	r8, r3
 8001b3c:	d03c      	beq.n	8001bb8 <__aeabi_dmul+0x448>
 8001b3e:	4653      	mov	r3, sl
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d100      	bne.n	8001b46 <__aeabi_dmul+0x3d6>
 8001b44:	e0a3      	b.n	8001c8e <__aeabi_dmul+0x51e>
 8001b46:	4650      	mov	r0, sl
 8001b48:	f000 fe34 	bl	80027b4 <__clzsi2>
 8001b4c:	230b      	movs	r3, #11
 8001b4e:	425b      	negs	r3, r3
 8001b50:	469c      	mov	ip, r3
 8001b52:	0002      	movs	r2, r0
 8001b54:	4484      	add	ip, r0
 8001b56:	0011      	movs	r1, r2
 8001b58:	4650      	mov	r0, sl
 8001b5a:	3908      	subs	r1, #8
 8001b5c:	4088      	lsls	r0, r1
 8001b5e:	231d      	movs	r3, #29
 8001b60:	4680      	mov	r8, r0
 8001b62:	4660      	mov	r0, ip
 8001b64:	1a1b      	subs	r3, r3, r0
 8001b66:	0020      	movs	r0, r4
 8001b68:	40d8      	lsrs	r0, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	4640      	mov	r0, r8
 8001b6e:	4303      	orrs	r3, r0
 8001b70:	469a      	mov	sl, r3
 8001b72:	0023      	movs	r3, r4
 8001b74:	408b      	lsls	r3, r1
 8001b76:	4698      	mov	r8, r3
 8001b78:	4b6c      	ldr	r3, [pc, #432]	@ (8001d2c <__aeabi_dmul+0x5bc>)
 8001b7a:	2500      	movs	r5, #0
 8001b7c:	1a9b      	subs	r3, r3, r2
 8001b7e:	469b      	mov	fp, r3
 8001b80:	2300      	movs	r3, #0
 8001b82:	9302      	str	r3, [sp, #8]
 8001b84:	e61a      	b.n	80017bc <__aeabi_dmul+0x4c>
 8001b86:	2d0f      	cmp	r5, #15
 8001b88:	d000      	beq.n	8001b8c <__aeabi_dmul+0x41c>
 8001b8a:	e0c9      	b.n	8001d20 <__aeabi_dmul+0x5b0>
 8001b8c:	2380      	movs	r3, #128	@ 0x80
 8001b8e:	4652      	mov	r2, sl
 8001b90:	031b      	lsls	r3, r3, #12
 8001b92:	421a      	tst	r2, r3
 8001b94:	d002      	beq.n	8001b9c <__aeabi_dmul+0x42c>
 8001b96:	421c      	tst	r4, r3
 8001b98:	d100      	bne.n	8001b9c <__aeabi_dmul+0x42c>
 8001b9a:	e092      	b.n	8001cc2 <__aeabi_dmul+0x552>
 8001b9c:	2480      	movs	r4, #128	@ 0x80
 8001b9e:	4653      	mov	r3, sl
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	431c      	orrs	r4, r3
 8001ba4:	0324      	lsls	r4, r4, #12
 8001ba6:	4642      	mov	r2, r8
 8001ba8:	0b24      	lsrs	r4, r4, #12
 8001baa:	e63e      	b.n	800182a <__aeabi_dmul+0xba>
 8001bac:	469b      	mov	fp, r3
 8001bae:	2303      	movs	r3, #3
 8001bb0:	4680      	mov	r8, r0
 8001bb2:	250c      	movs	r5, #12
 8001bb4:	9302      	str	r3, [sp, #8]
 8001bb6:	e601      	b.n	80017bc <__aeabi_dmul+0x4c>
 8001bb8:	2300      	movs	r3, #0
 8001bba:	469a      	mov	sl, r3
 8001bbc:	469b      	mov	fp, r3
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	2504      	movs	r5, #4
 8001bc2:	9302      	str	r3, [sp, #8]
 8001bc4:	e5fa      	b.n	80017bc <__aeabi_dmul+0x4c>
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	430d      	orrs	r5, r1
 8001bca:	2d0a      	cmp	r5, #10
 8001bcc:	dd00      	ble.n	8001bd0 <__aeabi_dmul+0x460>
 8001bce:	e64b      	b.n	8001868 <__aeabi_dmul+0xf8>
 8001bd0:	4649      	mov	r1, r9
 8001bd2:	9800      	ldr	r0, [sp, #0]
 8001bd4:	4041      	eors	r1, r0
 8001bd6:	b2c9      	uxtb	r1, r1
 8001bd8:	9103      	str	r1, [sp, #12]
 8001bda:	2d02      	cmp	r5, #2
 8001bdc:	dc00      	bgt.n	8001be0 <__aeabi_dmul+0x470>
 8001bde:	e096      	b.n	8001d0e <__aeabi_dmul+0x59e>
 8001be0:	2300      	movs	r3, #0
 8001be2:	2400      	movs	r4, #0
 8001be4:	2001      	movs	r0, #1
 8001be6:	9301      	str	r3, [sp, #4]
 8001be8:	e60c      	b.n	8001804 <__aeabi_dmul+0x94>
 8001bea:	4649      	mov	r1, r9
 8001bec:	2302      	movs	r3, #2
 8001bee:	9a00      	ldr	r2, [sp, #0]
 8001bf0:	432b      	orrs	r3, r5
 8001bf2:	4051      	eors	r1, r2
 8001bf4:	b2ca      	uxtb	r2, r1
 8001bf6:	9203      	str	r2, [sp, #12]
 8001bf8:	2b0a      	cmp	r3, #10
 8001bfa:	dd00      	ble.n	8001bfe <__aeabi_dmul+0x48e>
 8001bfc:	e634      	b.n	8001868 <__aeabi_dmul+0xf8>
 8001bfe:	2d00      	cmp	r5, #0
 8001c00:	d157      	bne.n	8001cb2 <__aeabi_dmul+0x542>
 8001c02:	9b03      	ldr	r3, [sp, #12]
 8001c04:	4699      	mov	r9, r3
 8001c06:	2400      	movs	r4, #0
 8001c08:	2200      	movs	r2, #0
 8001c0a:	4b49      	ldr	r3, [pc, #292]	@ (8001d30 <__aeabi_dmul+0x5c0>)
 8001c0c:	e60e      	b.n	800182c <__aeabi_dmul+0xbc>
 8001c0e:	4658      	mov	r0, fp
 8001c10:	2101      	movs	r1, #1
 8001c12:	1ac9      	subs	r1, r1, r3
 8001c14:	2938      	cmp	r1, #56	@ 0x38
 8001c16:	dd00      	ble.n	8001c1a <__aeabi_dmul+0x4aa>
 8001c18:	e62f      	b.n	800187a <__aeabi_dmul+0x10a>
 8001c1a:	291f      	cmp	r1, #31
 8001c1c:	dd56      	ble.n	8001ccc <__aeabi_dmul+0x55c>
 8001c1e:	221f      	movs	r2, #31
 8001c20:	4654      	mov	r4, sl
 8001c22:	4252      	negs	r2, r2
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	40dc      	lsrs	r4, r3
 8001c28:	2920      	cmp	r1, #32
 8001c2a:	d007      	beq.n	8001c3c <__aeabi_dmul+0x4cc>
 8001c2c:	4b41      	ldr	r3, [pc, #260]	@ (8001d34 <__aeabi_dmul+0x5c4>)
 8001c2e:	4642      	mov	r2, r8
 8001c30:	469c      	mov	ip, r3
 8001c32:	4653      	mov	r3, sl
 8001c34:	4460      	add	r0, ip
 8001c36:	4083      	lsls	r3, r0
 8001c38:	431a      	orrs	r2, r3
 8001c3a:	4690      	mov	r8, r2
 8001c3c:	4642      	mov	r2, r8
 8001c3e:	2107      	movs	r1, #7
 8001c40:	1e53      	subs	r3, r2, #1
 8001c42:	419a      	sbcs	r2, r3
 8001c44:	000b      	movs	r3, r1
 8001c46:	4322      	orrs	r2, r4
 8001c48:	4013      	ands	r3, r2
 8001c4a:	2400      	movs	r4, #0
 8001c4c:	4211      	tst	r1, r2
 8001c4e:	d009      	beq.n	8001c64 <__aeabi_dmul+0x4f4>
 8001c50:	230f      	movs	r3, #15
 8001c52:	4013      	ands	r3, r2
 8001c54:	2b04      	cmp	r3, #4
 8001c56:	d05d      	beq.n	8001d14 <__aeabi_dmul+0x5a4>
 8001c58:	1d11      	adds	r1, r2, #4
 8001c5a:	4291      	cmp	r1, r2
 8001c5c:	419b      	sbcs	r3, r3
 8001c5e:	000a      	movs	r2, r1
 8001c60:	425b      	negs	r3, r3
 8001c62:	075b      	lsls	r3, r3, #29
 8001c64:	08d2      	lsrs	r2, r2, #3
 8001c66:	431a      	orrs	r2, r3
 8001c68:	2300      	movs	r3, #0
 8001c6a:	e5df      	b.n	800182c <__aeabi_dmul+0xbc>
 8001c6c:	9b03      	ldr	r3, [sp, #12]
 8001c6e:	4699      	mov	r9, r3
 8001c70:	e5fa      	b.n	8001868 <__aeabi_dmul+0xf8>
 8001c72:	9801      	ldr	r0, [sp, #4]
 8001c74:	f000 fd9e 	bl	80027b4 <__clzsi2>
 8001c78:	0002      	movs	r2, r0
 8001c7a:	0003      	movs	r3, r0
 8001c7c:	3215      	adds	r2, #21
 8001c7e:	3320      	adds	r3, #32
 8001c80:	2a1c      	cmp	r2, #28
 8001c82:	dc00      	bgt.n	8001c86 <__aeabi_dmul+0x516>
 8001c84:	e738      	b.n	8001af8 <__aeabi_dmul+0x388>
 8001c86:	9a01      	ldr	r2, [sp, #4]
 8001c88:	3808      	subs	r0, #8
 8001c8a:	4082      	lsls	r2, r0
 8001c8c:	e73f      	b.n	8001b0e <__aeabi_dmul+0x39e>
 8001c8e:	f000 fd91 	bl	80027b4 <__clzsi2>
 8001c92:	2315      	movs	r3, #21
 8001c94:	469c      	mov	ip, r3
 8001c96:	4484      	add	ip, r0
 8001c98:	0002      	movs	r2, r0
 8001c9a:	4663      	mov	r3, ip
 8001c9c:	3220      	adds	r2, #32
 8001c9e:	2b1c      	cmp	r3, #28
 8001ca0:	dc00      	bgt.n	8001ca4 <__aeabi_dmul+0x534>
 8001ca2:	e758      	b.n	8001b56 <__aeabi_dmul+0x3e6>
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	4698      	mov	r8, r3
 8001ca8:	0023      	movs	r3, r4
 8001caa:	3808      	subs	r0, #8
 8001cac:	4083      	lsls	r3, r0
 8001cae:	469a      	mov	sl, r3
 8001cb0:	e762      	b.n	8001b78 <__aeabi_dmul+0x408>
 8001cb2:	001d      	movs	r5, r3
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	2400      	movs	r4, #0
 8001cb8:	2002      	movs	r0, #2
 8001cba:	9301      	str	r3, [sp, #4]
 8001cbc:	e5a2      	b.n	8001804 <__aeabi_dmul+0x94>
 8001cbe:	9002      	str	r0, [sp, #8]
 8001cc0:	e632      	b.n	8001928 <__aeabi_dmul+0x1b8>
 8001cc2:	431c      	orrs	r4, r3
 8001cc4:	9b00      	ldr	r3, [sp, #0]
 8001cc6:	9a01      	ldr	r2, [sp, #4]
 8001cc8:	4699      	mov	r9, r3
 8001cca:	e5ae      	b.n	800182a <__aeabi_dmul+0xba>
 8001ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8001d38 <__aeabi_dmul+0x5c8>)
 8001cce:	4652      	mov	r2, sl
 8001cd0:	18c3      	adds	r3, r0, r3
 8001cd2:	4640      	mov	r0, r8
 8001cd4:	409a      	lsls	r2, r3
 8001cd6:	40c8      	lsrs	r0, r1
 8001cd8:	4302      	orrs	r2, r0
 8001cda:	4640      	mov	r0, r8
 8001cdc:	4098      	lsls	r0, r3
 8001cde:	0003      	movs	r3, r0
 8001ce0:	1e58      	subs	r0, r3, #1
 8001ce2:	4183      	sbcs	r3, r0
 8001ce4:	4654      	mov	r4, sl
 8001ce6:	431a      	orrs	r2, r3
 8001ce8:	40cc      	lsrs	r4, r1
 8001cea:	0753      	lsls	r3, r2, #29
 8001cec:	d009      	beq.n	8001d02 <__aeabi_dmul+0x592>
 8001cee:	230f      	movs	r3, #15
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	d005      	beq.n	8001d02 <__aeabi_dmul+0x592>
 8001cf6:	1d13      	adds	r3, r2, #4
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	4192      	sbcs	r2, r2
 8001cfc:	4252      	negs	r2, r2
 8001cfe:	18a4      	adds	r4, r4, r2
 8001d00:	001a      	movs	r2, r3
 8001d02:	0223      	lsls	r3, r4, #8
 8001d04:	d508      	bpl.n	8001d18 <__aeabi_dmul+0x5a8>
 8001d06:	2301      	movs	r3, #1
 8001d08:	2400      	movs	r4, #0
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	e58e      	b.n	800182c <__aeabi_dmul+0xbc>
 8001d0e:	4689      	mov	r9, r1
 8001d10:	2400      	movs	r4, #0
 8001d12:	e58b      	b.n	800182c <__aeabi_dmul+0xbc>
 8001d14:	2300      	movs	r3, #0
 8001d16:	e7a5      	b.n	8001c64 <__aeabi_dmul+0x4f4>
 8001d18:	0763      	lsls	r3, r4, #29
 8001d1a:	0264      	lsls	r4, r4, #9
 8001d1c:	0b24      	lsrs	r4, r4, #12
 8001d1e:	e7a1      	b.n	8001c64 <__aeabi_dmul+0x4f4>
 8001d20:	9b00      	ldr	r3, [sp, #0]
 8001d22:	46a2      	mov	sl, r4
 8001d24:	4699      	mov	r9, r3
 8001d26:	9b01      	ldr	r3, [sp, #4]
 8001d28:	4698      	mov	r8, r3
 8001d2a:	e737      	b.n	8001b9c <__aeabi_dmul+0x42c>
 8001d2c:	fffffc0d 	.word	0xfffffc0d
 8001d30:	000007ff 	.word	0x000007ff
 8001d34:	0000043e 	.word	0x0000043e
 8001d38:	0000041e 	.word	0x0000041e

08001d3c <__aeabi_dsub>:
 8001d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d3e:	4657      	mov	r7, sl
 8001d40:	464e      	mov	r6, r9
 8001d42:	4645      	mov	r5, r8
 8001d44:	46de      	mov	lr, fp
 8001d46:	b5e0      	push	{r5, r6, r7, lr}
 8001d48:	b083      	sub	sp, #12
 8001d4a:	9000      	str	r0, [sp, #0]
 8001d4c:	9101      	str	r1, [sp, #4]
 8001d4e:	030c      	lsls	r4, r1, #12
 8001d50:	004d      	lsls	r5, r1, #1
 8001d52:	0fce      	lsrs	r6, r1, #31
 8001d54:	0a61      	lsrs	r1, r4, #9
 8001d56:	9c00      	ldr	r4, [sp, #0]
 8001d58:	005f      	lsls	r7, r3, #1
 8001d5a:	0f64      	lsrs	r4, r4, #29
 8001d5c:	430c      	orrs	r4, r1
 8001d5e:	9900      	ldr	r1, [sp, #0]
 8001d60:	9200      	str	r2, [sp, #0]
 8001d62:	9301      	str	r3, [sp, #4]
 8001d64:	00c8      	lsls	r0, r1, #3
 8001d66:	0319      	lsls	r1, r3, #12
 8001d68:	0d7b      	lsrs	r3, r7, #21
 8001d6a:	4699      	mov	r9, r3
 8001d6c:	9b01      	ldr	r3, [sp, #4]
 8001d6e:	4fcc      	ldr	r7, [pc, #816]	@ (80020a0 <__aeabi_dsub+0x364>)
 8001d70:	0fdb      	lsrs	r3, r3, #31
 8001d72:	469c      	mov	ip, r3
 8001d74:	0a4b      	lsrs	r3, r1, #9
 8001d76:	9900      	ldr	r1, [sp, #0]
 8001d78:	4680      	mov	r8, r0
 8001d7a:	0f49      	lsrs	r1, r1, #29
 8001d7c:	4319      	orrs	r1, r3
 8001d7e:	9b00      	ldr	r3, [sp, #0]
 8001d80:	468b      	mov	fp, r1
 8001d82:	00da      	lsls	r2, r3, #3
 8001d84:	4692      	mov	sl, r2
 8001d86:	0d6d      	lsrs	r5, r5, #21
 8001d88:	45b9      	cmp	r9, r7
 8001d8a:	d100      	bne.n	8001d8e <__aeabi_dsub+0x52>
 8001d8c:	e0bf      	b.n	8001f0e <__aeabi_dsub+0x1d2>
 8001d8e:	2301      	movs	r3, #1
 8001d90:	4661      	mov	r1, ip
 8001d92:	4059      	eors	r1, r3
 8001d94:	464b      	mov	r3, r9
 8001d96:	468c      	mov	ip, r1
 8001d98:	1aeb      	subs	r3, r5, r3
 8001d9a:	428e      	cmp	r6, r1
 8001d9c:	d075      	beq.n	8001e8a <__aeabi_dsub+0x14e>
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	dc00      	bgt.n	8001da4 <__aeabi_dsub+0x68>
 8001da2:	e2a3      	b.n	80022ec <__aeabi_dsub+0x5b0>
 8001da4:	4649      	mov	r1, r9
 8001da6:	2900      	cmp	r1, #0
 8001da8:	d100      	bne.n	8001dac <__aeabi_dsub+0x70>
 8001daa:	e0ce      	b.n	8001f4a <__aeabi_dsub+0x20e>
 8001dac:	42bd      	cmp	r5, r7
 8001dae:	d100      	bne.n	8001db2 <__aeabi_dsub+0x76>
 8001db0:	e200      	b.n	80021b4 <__aeabi_dsub+0x478>
 8001db2:	2701      	movs	r7, #1
 8001db4:	2b38      	cmp	r3, #56	@ 0x38
 8001db6:	dc19      	bgt.n	8001dec <__aeabi_dsub+0xb0>
 8001db8:	2780      	movs	r7, #128	@ 0x80
 8001dba:	4659      	mov	r1, fp
 8001dbc:	043f      	lsls	r7, r7, #16
 8001dbe:	4339      	orrs	r1, r7
 8001dc0:	468b      	mov	fp, r1
 8001dc2:	2b1f      	cmp	r3, #31
 8001dc4:	dd00      	ble.n	8001dc8 <__aeabi_dsub+0x8c>
 8001dc6:	e1fa      	b.n	80021be <__aeabi_dsub+0x482>
 8001dc8:	2720      	movs	r7, #32
 8001dca:	1af9      	subs	r1, r7, r3
 8001dcc:	468c      	mov	ip, r1
 8001dce:	4659      	mov	r1, fp
 8001dd0:	4667      	mov	r7, ip
 8001dd2:	40b9      	lsls	r1, r7
 8001dd4:	000f      	movs	r7, r1
 8001dd6:	0011      	movs	r1, r2
 8001dd8:	40d9      	lsrs	r1, r3
 8001dda:	430f      	orrs	r7, r1
 8001ddc:	4661      	mov	r1, ip
 8001dde:	408a      	lsls	r2, r1
 8001de0:	1e51      	subs	r1, r2, #1
 8001de2:	418a      	sbcs	r2, r1
 8001de4:	4659      	mov	r1, fp
 8001de6:	40d9      	lsrs	r1, r3
 8001de8:	4317      	orrs	r7, r2
 8001dea:	1a64      	subs	r4, r4, r1
 8001dec:	1bc7      	subs	r7, r0, r7
 8001dee:	42b8      	cmp	r0, r7
 8001df0:	4180      	sbcs	r0, r0
 8001df2:	4240      	negs	r0, r0
 8001df4:	1a24      	subs	r4, r4, r0
 8001df6:	0223      	lsls	r3, r4, #8
 8001df8:	d400      	bmi.n	8001dfc <__aeabi_dsub+0xc0>
 8001dfa:	e140      	b.n	800207e <__aeabi_dsub+0x342>
 8001dfc:	0264      	lsls	r4, r4, #9
 8001dfe:	0a64      	lsrs	r4, r4, #9
 8001e00:	2c00      	cmp	r4, #0
 8001e02:	d100      	bne.n	8001e06 <__aeabi_dsub+0xca>
 8001e04:	e154      	b.n	80020b0 <__aeabi_dsub+0x374>
 8001e06:	0020      	movs	r0, r4
 8001e08:	f000 fcd4 	bl	80027b4 <__clzsi2>
 8001e0c:	0003      	movs	r3, r0
 8001e0e:	3b08      	subs	r3, #8
 8001e10:	2120      	movs	r1, #32
 8001e12:	0038      	movs	r0, r7
 8001e14:	1aca      	subs	r2, r1, r3
 8001e16:	40d0      	lsrs	r0, r2
 8001e18:	409c      	lsls	r4, r3
 8001e1a:	0002      	movs	r2, r0
 8001e1c:	409f      	lsls	r7, r3
 8001e1e:	4322      	orrs	r2, r4
 8001e20:	429d      	cmp	r5, r3
 8001e22:	dd00      	ble.n	8001e26 <__aeabi_dsub+0xea>
 8001e24:	e1a6      	b.n	8002174 <__aeabi_dsub+0x438>
 8001e26:	1b58      	subs	r0, r3, r5
 8001e28:	3001      	adds	r0, #1
 8001e2a:	1a09      	subs	r1, r1, r0
 8001e2c:	003c      	movs	r4, r7
 8001e2e:	408f      	lsls	r7, r1
 8001e30:	40c4      	lsrs	r4, r0
 8001e32:	1e7b      	subs	r3, r7, #1
 8001e34:	419f      	sbcs	r7, r3
 8001e36:	0013      	movs	r3, r2
 8001e38:	408b      	lsls	r3, r1
 8001e3a:	4327      	orrs	r7, r4
 8001e3c:	431f      	orrs	r7, r3
 8001e3e:	40c2      	lsrs	r2, r0
 8001e40:	003b      	movs	r3, r7
 8001e42:	0014      	movs	r4, r2
 8001e44:	2500      	movs	r5, #0
 8001e46:	4313      	orrs	r3, r2
 8001e48:	d100      	bne.n	8001e4c <__aeabi_dsub+0x110>
 8001e4a:	e1f7      	b.n	800223c <__aeabi_dsub+0x500>
 8001e4c:	077b      	lsls	r3, r7, #29
 8001e4e:	d100      	bne.n	8001e52 <__aeabi_dsub+0x116>
 8001e50:	e377      	b.n	8002542 <__aeabi_dsub+0x806>
 8001e52:	230f      	movs	r3, #15
 8001e54:	0038      	movs	r0, r7
 8001e56:	403b      	ands	r3, r7
 8001e58:	2b04      	cmp	r3, #4
 8001e5a:	d004      	beq.n	8001e66 <__aeabi_dsub+0x12a>
 8001e5c:	1d38      	adds	r0, r7, #4
 8001e5e:	42b8      	cmp	r0, r7
 8001e60:	41bf      	sbcs	r7, r7
 8001e62:	427f      	negs	r7, r7
 8001e64:	19e4      	adds	r4, r4, r7
 8001e66:	0223      	lsls	r3, r4, #8
 8001e68:	d400      	bmi.n	8001e6c <__aeabi_dsub+0x130>
 8001e6a:	e368      	b.n	800253e <__aeabi_dsub+0x802>
 8001e6c:	4b8c      	ldr	r3, [pc, #560]	@ (80020a0 <__aeabi_dsub+0x364>)
 8001e6e:	3501      	adds	r5, #1
 8001e70:	429d      	cmp	r5, r3
 8001e72:	d100      	bne.n	8001e76 <__aeabi_dsub+0x13a>
 8001e74:	e0f4      	b.n	8002060 <__aeabi_dsub+0x324>
 8001e76:	4b8b      	ldr	r3, [pc, #556]	@ (80020a4 <__aeabi_dsub+0x368>)
 8001e78:	056d      	lsls	r5, r5, #21
 8001e7a:	401c      	ands	r4, r3
 8001e7c:	0d6d      	lsrs	r5, r5, #21
 8001e7e:	0767      	lsls	r7, r4, #29
 8001e80:	08c0      	lsrs	r0, r0, #3
 8001e82:	0264      	lsls	r4, r4, #9
 8001e84:	4307      	orrs	r7, r0
 8001e86:	0b24      	lsrs	r4, r4, #12
 8001e88:	e0ec      	b.n	8002064 <__aeabi_dsub+0x328>
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	dc00      	bgt.n	8001e90 <__aeabi_dsub+0x154>
 8001e8e:	e329      	b.n	80024e4 <__aeabi_dsub+0x7a8>
 8001e90:	4649      	mov	r1, r9
 8001e92:	2900      	cmp	r1, #0
 8001e94:	d000      	beq.n	8001e98 <__aeabi_dsub+0x15c>
 8001e96:	e0d6      	b.n	8002046 <__aeabi_dsub+0x30a>
 8001e98:	4659      	mov	r1, fp
 8001e9a:	4311      	orrs	r1, r2
 8001e9c:	d100      	bne.n	8001ea0 <__aeabi_dsub+0x164>
 8001e9e:	e12e      	b.n	80020fe <__aeabi_dsub+0x3c2>
 8001ea0:	1e59      	subs	r1, r3, #1
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d100      	bne.n	8001ea8 <__aeabi_dsub+0x16c>
 8001ea6:	e1e6      	b.n	8002276 <__aeabi_dsub+0x53a>
 8001ea8:	42bb      	cmp	r3, r7
 8001eaa:	d100      	bne.n	8001eae <__aeabi_dsub+0x172>
 8001eac:	e182      	b.n	80021b4 <__aeabi_dsub+0x478>
 8001eae:	2701      	movs	r7, #1
 8001eb0:	000b      	movs	r3, r1
 8001eb2:	2938      	cmp	r1, #56	@ 0x38
 8001eb4:	dc14      	bgt.n	8001ee0 <__aeabi_dsub+0x1a4>
 8001eb6:	2b1f      	cmp	r3, #31
 8001eb8:	dd00      	ble.n	8001ebc <__aeabi_dsub+0x180>
 8001eba:	e23c      	b.n	8002336 <__aeabi_dsub+0x5fa>
 8001ebc:	2720      	movs	r7, #32
 8001ebe:	1af9      	subs	r1, r7, r3
 8001ec0:	468c      	mov	ip, r1
 8001ec2:	4659      	mov	r1, fp
 8001ec4:	4667      	mov	r7, ip
 8001ec6:	40b9      	lsls	r1, r7
 8001ec8:	000f      	movs	r7, r1
 8001eca:	0011      	movs	r1, r2
 8001ecc:	40d9      	lsrs	r1, r3
 8001ece:	430f      	orrs	r7, r1
 8001ed0:	4661      	mov	r1, ip
 8001ed2:	408a      	lsls	r2, r1
 8001ed4:	1e51      	subs	r1, r2, #1
 8001ed6:	418a      	sbcs	r2, r1
 8001ed8:	4659      	mov	r1, fp
 8001eda:	40d9      	lsrs	r1, r3
 8001edc:	4317      	orrs	r7, r2
 8001ede:	1864      	adds	r4, r4, r1
 8001ee0:	183f      	adds	r7, r7, r0
 8001ee2:	4287      	cmp	r7, r0
 8001ee4:	4180      	sbcs	r0, r0
 8001ee6:	4240      	negs	r0, r0
 8001ee8:	1824      	adds	r4, r4, r0
 8001eea:	0223      	lsls	r3, r4, #8
 8001eec:	d400      	bmi.n	8001ef0 <__aeabi_dsub+0x1b4>
 8001eee:	e0c6      	b.n	800207e <__aeabi_dsub+0x342>
 8001ef0:	4b6b      	ldr	r3, [pc, #428]	@ (80020a0 <__aeabi_dsub+0x364>)
 8001ef2:	3501      	adds	r5, #1
 8001ef4:	429d      	cmp	r5, r3
 8001ef6:	d100      	bne.n	8001efa <__aeabi_dsub+0x1be>
 8001ef8:	e0b2      	b.n	8002060 <__aeabi_dsub+0x324>
 8001efa:	2101      	movs	r1, #1
 8001efc:	4b69      	ldr	r3, [pc, #420]	@ (80020a4 <__aeabi_dsub+0x368>)
 8001efe:	087a      	lsrs	r2, r7, #1
 8001f00:	401c      	ands	r4, r3
 8001f02:	4039      	ands	r1, r7
 8001f04:	430a      	orrs	r2, r1
 8001f06:	07e7      	lsls	r7, r4, #31
 8001f08:	4317      	orrs	r7, r2
 8001f0a:	0864      	lsrs	r4, r4, #1
 8001f0c:	e79e      	b.n	8001e4c <__aeabi_dsub+0x110>
 8001f0e:	4b66      	ldr	r3, [pc, #408]	@ (80020a8 <__aeabi_dsub+0x36c>)
 8001f10:	4311      	orrs	r1, r2
 8001f12:	468a      	mov	sl, r1
 8001f14:	18eb      	adds	r3, r5, r3
 8001f16:	2900      	cmp	r1, #0
 8001f18:	d028      	beq.n	8001f6c <__aeabi_dsub+0x230>
 8001f1a:	4566      	cmp	r6, ip
 8001f1c:	d02c      	beq.n	8001f78 <__aeabi_dsub+0x23c>
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d05b      	beq.n	8001fda <__aeabi_dsub+0x29e>
 8001f22:	2d00      	cmp	r5, #0
 8001f24:	d100      	bne.n	8001f28 <__aeabi_dsub+0x1ec>
 8001f26:	e12c      	b.n	8002182 <__aeabi_dsub+0x446>
 8001f28:	465b      	mov	r3, fp
 8001f2a:	4666      	mov	r6, ip
 8001f2c:	075f      	lsls	r7, r3, #29
 8001f2e:	08d2      	lsrs	r2, r2, #3
 8001f30:	4317      	orrs	r7, r2
 8001f32:	08dd      	lsrs	r5, r3, #3
 8001f34:	003b      	movs	r3, r7
 8001f36:	432b      	orrs	r3, r5
 8001f38:	d100      	bne.n	8001f3c <__aeabi_dsub+0x200>
 8001f3a:	e0e2      	b.n	8002102 <__aeabi_dsub+0x3c6>
 8001f3c:	2480      	movs	r4, #128	@ 0x80
 8001f3e:	0324      	lsls	r4, r4, #12
 8001f40:	432c      	orrs	r4, r5
 8001f42:	0324      	lsls	r4, r4, #12
 8001f44:	4d56      	ldr	r5, [pc, #344]	@ (80020a0 <__aeabi_dsub+0x364>)
 8001f46:	0b24      	lsrs	r4, r4, #12
 8001f48:	e08c      	b.n	8002064 <__aeabi_dsub+0x328>
 8001f4a:	4659      	mov	r1, fp
 8001f4c:	4311      	orrs	r1, r2
 8001f4e:	d100      	bne.n	8001f52 <__aeabi_dsub+0x216>
 8001f50:	e0d5      	b.n	80020fe <__aeabi_dsub+0x3c2>
 8001f52:	1e59      	subs	r1, r3, #1
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d100      	bne.n	8001f5a <__aeabi_dsub+0x21e>
 8001f58:	e1b9      	b.n	80022ce <__aeabi_dsub+0x592>
 8001f5a:	42bb      	cmp	r3, r7
 8001f5c:	d100      	bne.n	8001f60 <__aeabi_dsub+0x224>
 8001f5e:	e1b1      	b.n	80022c4 <__aeabi_dsub+0x588>
 8001f60:	2701      	movs	r7, #1
 8001f62:	000b      	movs	r3, r1
 8001f64:	2938      	cmp	r1, #56	@ 0x38
 8001f66:	dd00      	ble.n	8001f6a <__aeabi_dsub+0x22e>
 8001f68:	e740      	b.n	8001dec <__aeabi_dsub+0xb0>
 8001f6a:	e72a      	b.n	8001dc2 <__aeabi_dsub+0x86>
 8001f6c:	4661      	mov	r1, ip
 8001f6e:	2701      	movs	r7, #1
 8001f70:	4079      	eors	r1, r7
 8001f72:	468c      	mov	ip, r1
 8001f74:	4566      	cmp	r6, ip
 8001f76:	d1d2      	bne.n	8001f1e <__aeabi_dsub+0x1e2>
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d100      	bne.n	8001f7e <__aeabi_dsub+0x242>
 8001f7c:	e0c5      	b.n	800210a <__aeabi_dsub+0x3ce>
 8001f7e:	2d00      	cmp	r5, #0
 8001f80:	d000      	beq.n	8001f84 <__aeabi_dsub+0x248>
 8001f82:	e155      	b.n	8002230 <__aeabi_dsub+0x4f4>
 8001f84:	464b      	mov	r3, r9
 8001f86:	0025      	movs	r5, r4
 8001f88:	4305      	orrs	r5, r0
 8001f8a:	d100      	bne.n	8001f8e <__aeabi_dsub+0x252>
 8001f8c:	e212      	b.n	80023b4 <__aeabi_dsub+0x678>
 8001f8e:	1e59      	subs	r1, r3, #1
 8001f90:	468c      	mov	ip, r1
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d100      	bne.n	8001f98 <__aeabi_dsub+0x25c>
 8001f96:	e249      	b.n	800242c <__aeabi_dsub+0x6f0>
 8001f98:	4d41      	ldr	r5, [pc, #260]	@ (80020a0 <__aeabi_dsub+0x364>)
 8001f9a:	42ab      	cmp	r3, r5
 8001f9c:	d100      	bne.n	8001fa0 <__aeabi_dsub+0x264>
 8001f9e:	e28f      	b.n	80024c0 <__aeabi_dsub+0x784>
 8001fa0:	2701      	movs	r7, #1
 8001fa2:	2938      	cmp	r1, #56	@ 0x38
 8001fa4:	dc11      	bgt.n	8001fca <__aeabi_dsub+0x28e>
 8001fa6:	4663      	mov	r3, ip
 8001fa8:	2b1f      	cmp	r3, #31
 8001faa:	dd00      	ble.n	8001fae <__aeabi_dsub+0x272>
 8001fac:	e25b      	b.n	8002466 <__aeabi_dsub+0x72a>
 8001fae:	4661      	mov	r1, ip
 8001fb0:	2320      	movs	r3, #32
 8001fb2:	0027      	movs	r7, r4
 8001fb4:	1a5b      	subs	r3, r3, r1
 8001fb6:	0005      	movs	r5, r0
 8001fb8:	4098      	lsls	r0, r3
 8001fba:	409f      	lsls	r7, r3
 8001fbc:	40cd      	lsrs	r5, r1
 8001fbe:	1e43      	subs	r3, r0, #1
 8001fc0:	4198      	sbcs	r0, r3
 8001fc2:	40cc      	lsrs	r4, r1
 8001fc4:	432f      	orrs	r7, r5
 8001fc6:	4307      	orrs	r7, r0
 8001fc8:	44a3      	add	fp, r4
 8001fca:	18bf      	adds	r7, r7, r2
 8001fcc:	4297      	cmp	r7, r2
 8001fce:	4192      	sbcs	r2, r2
 8001fd0:	4252      	negs	r2, r2
 8001fd2:	445a      	add	r2, fp
 8001fd4:	0014      	movs	r4, r2
 8001fd6:	464d      	mov	r5, r9
 8001fd8:	e787      	b.n	8001eea <__aeabi_dsub+0x1ae>
 8001fda:	4f34      	ldr	r7, [pc, #208]	@ (80020ac <__aeabi_dsub+0x370>)
 8001fdc:	1c6b      	adds	r3, r5, #1
 8001fde:	423b      	tst	r3, r7
 8001fe0:	d000      	beq.n	8001fe4 <__aeabi_dsub+0x2a8>
 8001fe2:	e0b6      	b.n	8002152 <__aeabi_dsub+0x416>
 8001fe4:	4659      	mov	r1, fp
 8001fe6:	0023      	movs	r3, r4
 8001fe8:	4311      	orrs	r1, r2
 8001fea:	000f      	movs	r7, r1
 8001fec:	4303      	orrs	r3, r0
 8001fee:	2d00      	cmp	r5, #0
 8001ff0:	d000      	beq.n	8001ff4 <__aeabi_dsub+0x2b8>
 8001ff2:	e126      	b.n	8002242 <__aeabi_dsub+0x506>
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d100      	bne.n	8001ffa <__aeabi_dsub+0x2be>
 8001ff8:	e1c0      	b.n	800237c <__aeabi_dsub+0x640>
 8001ffa:	2900      	cmp	r1, #0
 8001ffc:	d100      	bne.n	8002000 <__aeabi_dsub+0x2c4>
 8001ffe:	e0a1      	b.n	8002144 <__aeabi_dsub+0x408>
 8002000:	1a83      	subs	r3, r0, r2
 8002002:	4698      	mov	r8, r3
 8002004:	465b      	mov	r3, fp
 8002006:	4540      	cmp	r0, r8
 8002008:	41ad      	sbcs	r5, r5
 800200a:	1ae3      	subs	r3, r4, r3
 800200c:	426d      	negs	r5, r5
 800200e:	1b5b      	subs	r3, r3, r5
 8002010:	2580      	movs	r5, #128	@ 0x80
 8002012:	042d      	lsls	r5, r5, #16
 8002014:	422b      	tst	r3, r5
 8002016:	d100      	bne.n	800201a <__aeabi_dsub+0x2de>
 8002018:	e14b      	b.n	80022b2 <__aeabi_dsub+0x576>
 800201a:	465b      	mov	r3, fp
 800201c:	1a10      	subs	r0, r2, r0
 800201e:	4282      	cmp	r2, r0
 8002020:	4192      	sbcs	r2, r2
 8002022:	1b1c      	subs	r4, r3, r4
 8002024:	0007      	movs	r7, r0
 8002026:	2601      	movs	r6, #1
 8002028:	4663      	mov	r3, ip
 800202a:	4252      	negs	r2, r2
 800202c:	1aa4      	subs	r4, r4, r2
 800202e:	4327      	orrs	r7, r4
 8002030:	401e      	ands	r6, r3
 8002032:	2f00      	cmp	r7, #0
 8002034:	d100      	bne.n	8002038 <__aeabi_dsub+0x2fc>
 8002036:	e142      	b.n	80022be <__aeabi_dsub+0x582>
 8002038:	422c      	tst	r4, r5
 800203a:	d100      	bne.n	800203e <__aeabi_dsub+0x302>
 800203c:	e26d      	b.n	800251a <__aeabi_dsub+0x7de>
 800203e:	4b19      	ldr	r3, [pc, #100]	@ (80020a4 <__aeabi_dsub+0x368>)
 8002040:	2501      	movs	r5, #1
 8002042:	401c      	ands	r4, r3
 8002044:	e71b      	b.n	8001e7e <__aeabi_dsub+0x142>
 8002046:	42bd      	cmp	r5, r7
 8002048:	d100      	bne.n	800204c <__aeabi_dsub+0x310>
 800204a:	e13b      	b.n	80022c4 <__aeabi_dsub+0x588>
 800204c:	2701      	movs	r7, #1
 800204e:	2b38      	cmp	r3, #56	@ 0x38
 8002050:	dd00      	ble.n	8002054 <__aeabi_dsub+0x318>
 8002052:	e745      	b.n	8001ee0 <__aeabi_dsub+0x1a4>
 8002054:	2780      	movs	r7, #128	@ 0x80
 8002056:	4659      	mov	r1, fp
 8002058:	043f      	lsls	r7, r7, #16
 800205a:	4339      	orrs	r1, r7
 800205c:	468b      	mov	fp, r1
 800205e:	e72a      	b.n	8001eb6 <__aeabi_dsub+0x17a>
 8002060:	2400      	movs	r4, #0
 8002062:	2700      	movs	r7, #0
 8002064:	052d      	lsls	r5, r5, #20
 8002066:	4325      	orrs	r5, r4
 8002068:	07f6      	lsls	r6, r6, #31
 800206a:	4335      	orrs	r5, r6
 800206c:	0038      	movs	r0, r7
 800206e:	0029      	movs	r1, r5
 8002070:	b003      	add	sp, #12
 8002072:	bcf0      	pop	{r4, r5, r6, r7}
 8002074:	46bb      	mov	fp, r7
 8002076:	46b2      	mov	sl, r6
 8002078:	46a9      	mov	r9, r5
 800207a:	46a0      	mov	r8, r4
 800207c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800207e:	077b      	lsls	r3, r7, #29
 8002080:	d004      	beq.n	800208c <__aeabi_dsub+0x350>
 8002082:	230f      	movs	r3, #15
 8002084:	403b      	ands	r3, r7
 8002086:	2b04      	cmp	r3, #4
 8002088:	d000      	beq.n	800208c <__aeabi_dsub+0x350>
 800208a:	e6e7      	b.n	8001e5c <__aeabi_dsub+0x120>
 800208c:	002b      	movs	r3, r5
 800208e:	08f8      	lsrs	r0, r7, #3
 8002090:	4a03      	ldr	r2, [pc, #12]	@ (80020a0 <__aeabi_dsub+0x364>)
 8002092:	0767      	lsls	r7, r4, #29
 8002094:	4307      	orrs	r7, r0
 8002096:	08e5      	lsrs	r5, r4, #3
 8002098:	4293      	cmp	r3, r2
 800209a:	d100      	bne.n	800209e <__aeabi_dsub+0x362>
 800209c:	e74a      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 800209e:	e0a5      	b.n	80021ec <__aeabi_dsub+0x4b0>
 80020a0:	000007ff 	.word	0x000007ff
 80020a4:	ff7fffff 	.word	0xff7fffff
 80020a8:	fffff801 	.word	0xfffff801
 80020ac:	000007fe 	.word	0x000007fe
 80020b0:	0038      	movs	r0, r7
 80020b2:	f000 fb7f 	bl	80027b4 <__clzsi2>
 80020b6:	0003      	movs	r3, r0
 80020b8:	3318      	adds	r3, #24
 80020ba:	2b1f      	cmp	r3, #31
 80020bc:	dc00      	bgt.n	80020c0 <__aeabi_dsub+0x384>
 80020be:	e6a7      	b.n	8001e10 <__aeabi_dsub+0xd4>
 80020c0:	003a      	movs	r2, r7
 80020c2:	3808      	subs	r0, #8
 80020c4:	4082      	lsls	r2, r0
 80020c6:	429d      	cmp	r5, r3
 80020c8:	dd00      	ble.n	80020cc <__aeabi_dsub+0x390>
 80020ca:	e08a      	b.n	80021e2 <__aeabi_dsub+0x4a6>
 80020cc:	1b5b      	subs	r3, r3, r5
 80020ce:	1c58      	adds	r0, r3, #1
 80020d0:	281f      	cmp	r0, #31
 80020d2:	dc00      	bgt.n	80020d6 <__aeabi_dsub+0x39a>
 80020d4:	e1d8      	b.n	8002488 <__aeabi_dsub+0x74c>
 80020d6:	0017      	movs	r7, r2
 80020d8:	3b1f      	subs	r3, #31
 80020da:	40df      	lsrs	r7, r3
 80020dc:	2820      	cmp	r0, #32
 80020de:	d005      	beq.n	80020ec <__aeabi_dsub+0x3b0>
 80020e0:	2340      	movs	r3, #64	@ 0x40
 80020e2:	1a1b      	subs	r3, r3, r0
 80020e4:	409a      	lsls	r2, r3
 80020e6:	1e53      	subs	r3, r2, #1
 80020e8:	419a      	sbcs	r2, r3
 80020ea:	4317      	orrs	r7, r2
 80020ec:	2500      	movs	r5, #0
 80020ee:	2f00      	cmp	r7, #0
 80020f0:	d100      	bne.n	80020f4 <__aeabi_dsub+0x3b8>
 80020f2:	e0e5      	b.n	80022c0 <__aeabi_dsub+0x584>
 80020f4:	077b      	lsls	r3, r7, #29
 80020f6:	d000      	beq.n	80020fa <__aeabi_dsub+0x3be>
 80020f8:	e6ab      	b.n	8001e52 <__aeabi_dsub+0x116>
 80020fa:	002c      	movs	r4, r5
 80020fc:	e7c6      	b.n	800208c <__aeabi_dsub+0x350>
 80020fe:	08c0      	lsrs	r0, r0, #3
 8002100:	e7c6      	b.n	8002090 <__aeabi_dsub+0x354>
 8002102:	2700      	movs	r7, #0
 8002104:	2400      	movs	r4, #0
 8002106:	4dd1      	ldr	r5, [pc, #836]	@ (800244c <__aeabi_dsub+0x710>)
 8002108:	e7ac      	b.n	8002064 <__aeabi_dsub+0x328>
 800210a:	4fd1      	ldr	r7, [pc, #836]	@ (8002450 <__aeabi_dsub+0x714>)
 800210c:	1c6b      	adds	r3, r5, #1
 800210e:	423b      	tst	r3, r7
 8002110:	d171      	bne.n	80021f6 <__aeabi_dsub+0x4ba>
 8002112:	0023      	movs	r3, r4
 8002114:	4303      	orrs	r3, r0
 8002116:	2d00      	cmp	r5, #0
 8002118:	d000      	beq.n	800211c <__aeabi_dsub+0x3e0>
 800211a:	e14e      	b.n	80023ba <__aeabi_dsub+0x67e>
 800211c:	4657      	mov	r7, sl
 800211e:	2b00      	cmp	r3, #0
 8002120:	d100      	bne.n	8002124 <__aeabi_dsub+0x3e8>
 8002122:	e1b5      	b.n	8002490 <__aeabi_dsub+0x754>
 8002124:	2f00      	cmp	r7, #0
 8002126:	d00d      	beq.n	8002144 <__aeabi_dsub+0x408>
 8002128:	1883      	adds	r3, r0, r2
 800212a:	4283      	cmp	r3, r0
 800212c:	4180      	sbcs	r0, r0
 800212e:	445c      	add	r4, fp
 8002130:	4240      	negs	r0, r0
 8002132:	1824      	adds	r4, r4, r0
 8002134:	0222      	lsls	r2, r4, #8
 8002136:	d500      	bpl.n	800213a <__aeabi_dsub+0x3fe>
 8002138:	e1c8      	b.n	80024cc <__aeabi_dsub+0x790>
 800213a:	001f      	movs	r7, r3
 800213c:	4698      	mov	r8, r3
 800213e:	4327      	orrs	r7, r4
 8002140:	d100      	bne.n	8002144 <__aeabi_dsub+0x408>
 8002142:	e0bc      	b.n	80022be <__aeabi_dsub+0x582>
 8002144:	4643      	mov	r3, r8
 8002146:	0767      	lsls	r7, r4, #29
 8002148:	08db      	lsrs	r3, r3, #3
 800214a:	431f      	orrs	r7, r3
 800214c:	08e5      	lsrs	r5, r4, #3
 800214e:	2300      	movs	r3, #0
 8002150:	e04c      	b.n	80021ec <__aeabi_dsub+0x4b0>
 8002152:	1a83      	subs	r3, r0, r2
 8002154:	4698      	mov	r8, r3
 8002156:	465b      	mov	r3, fp
 8002158:	4540      	cmp	r0, r8
 800215a:	41bf      	sbcs	r7, r7
 800215c:	1ae3      	subs	r3, r4, r3
 800215e:	427f      	negs	r7, r7
 8002160:	1bdb      	subs	r3, r3, r7
 8002162:	021f      	lsls	r7, r3, #8
 8002164:	d47c      	bmi.n	8002260 <__aeabi_dsub+0x524>
 8002166:	4647      	mov	r7, r8
 8002168:	431f      	orrs	r7, r3
 800216a:	d100      	bne.n	800216e <__aeabi_dsub+0x432>
 800216c:	e0a6      	b.n	80022bc <__aeabi_dsub+0x580>
 800216e:	001c      	movs	r4, r3
 8002170:	4647      	mov	r7, r8
 8002172:	e645      	b.n	8001e00 <__aeabi_dsub+0xc4>
 8002174:	4cb7      	ldr	r4, [pc, #732]	@ (8002454 <__aeabi_dsub+0x718>)
 8002176:	1aed      	subs	r5, r5, r3
 8002178:	4014      	ands	r4, r2
 800217a:	077b      	lsls	r3, r7, #29
 800217c:	d000      	beq.n	8002180 <__aeabi_dsub+0x444>
 800217e:	e780      	b.n	8002082 <__aeabi_dsub+0x346>
 8002180:	e784      	b.n	800208c <__aeabi_dsub+0x350>
 8002182:	464b      	mov	r3, r9
 8002184:	0025      	movs	r5, r4
 8002186:	4305      	orrs	r5, r0
 8002188:	d066      	beq.n	8002258 <__aeabi_dsub+0x51c>
 800218a:	1e5f      	subs	r7, r3, #1
 800218c:	2b01      	cmp	r3, #1
 800218e:	d100      	bne.n	8002192 <__aeabi_dsub+0x456>
 8002190:	e0fc      	b.n	800238c <__aeabi_dsub+0x650>
 8002192:	4dae      	ldr	r5, [pc, #696]	@ (800244c <__aeabi_dsub+0x710>)
 8002194:	42ab      	cmp	r3, r5
 8002196:	d100      	bne.n	800219a <__aeabi_dsub+0x45e>
 8002198:	e15e      	b.n	8002458 <__aeabi_dsub+0x71c>
 800219a:	4666      	mov	r6, ip
 800219c:	2f38      	cmp	r7, #56	@ 0x38
 800219e:	dc00      	bgt.n	80021a2 <__aeabi_dsub+0x466>
 80021a0:	e0b4      	b.n	800230c <__aeabi_dsub+0x5d0>
 80021a2:	2001      	movs	r0, #1
 80021a4:	1a17      	subs	r7, r2, r0
 80021a6:	42ba      	cmp	r2, r7
 80021a8:	4192      	sbcs	r2, r2
 80021aa:	465b      	mov	r3, fp
 80021ac:	4252      	negs	r2, r2
 80021ae:	464d      	mov	r5, r9
 80021b0:	1a9c      	subs	r4, r3, r2
 80021b2:	e620      	b.n	8001df6 <__aeabi_dsub+0xba>
 80021b4:	0767      	lsls	r7, r4, #29
 80021b6:	08c0      	lsrs	r0, r0, #3
 80021b8:	4307      	orrs	r7, r0
 80021ba:	08e5      	lsrs	r5, r4, #3
 80021bc:	e6ba      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80021be:	001f      	movs	r7, r3
 80021c0:	4659      	mov	r1, fp
 80021c2:	3f20      	subs	r7, #32
 80021c4:	40f9      	lsrs	r1, r7
 80021c6:	000f      	movs	r7, r1
 80021c8:	2b20      	cmp	r3, #32
 80021ca:	d005      	beq.n	80021d8 <__aeabi_dsub+0x49c>
 80021cc:	2140      	movs	r1, #64	@ 0x40
 80021ce:	1acb      	subs	r3, r1, r3
 80021d0:	4659      	mov	r1, fp
 80021d2:	4099      	lsls	r1, r3
 80021d4:	430a      	orrs	r2, r1
 80021d6:	4692      	mov	sl, r2
 80021d8:	4653      	mov	r3, sl
 80021da:	1e5a      	subs	r2, r3, #1
 80021dc:	4193      	sbcs	r3, r2
 80021de:	431f      	orrs	r7, r3
 80021e0:	e604      	b.n	8001dec <__aeabi_dsub+0xb0>
 80021e2:	1aeb      	subs	r3, r5, r3
 80021e4:	4d9b      	ldr	r5, [pc, #620]	@ (8002454 <__aeabi_dsub+0x718>)
 80021e6:	4015      	ands	r5, r2
 80021e8:	076f      	lsls	r7, r5, #29
 80021ea:	08ed      	lsrs	r5, r5, #3
 80021ec:	032c      	lsls	r4, r5, #12
 80021ee:	055d      	lsls	r5, r3, #21
 80021f0:	0b24      	lsrs	r4, r4, #12
 80021f2:	0d6d      	lsrs	r5, r5, #21
 80021f4:	e736      	b.n	8002064 <__aeabi_dsub+0x328>
 80021f6:	4d95      	ldr	r5, [pc, #596]	@ (800244c <__aeabi_dsub+0x710>)
 80021f8:	42ab      	cmp	r3, r5
 80021fa:	d100      	bne.n	80021fe <__aeabi_dsub+0x4c2>
 80021fc:	e0d6      	b.n	80023ac <__aeabi_dsub+0x670>
 80021fe:	1882      	adds	r2, r0, r2
 8002200:	0021      	movs	r1, r4
 8002202:	4282      	cmp	r2, r0
 8002204:	4180      	sbcs	r0, r0
 8002206:	4459      	add	r1, fp
 8002208:	4240      	negs	r0, r0
 800220a:	1808      	adds	r0, r1, r0
 800220c:	07c7      	lsls	r7, r0, #31
 800220e:	0852      	lsrs	r2, r2, #1
 8002210:	4317      	orrs	r7, r2
 8002212:	0844      	lsrs	r4, r0, #1
 8002214:	0752      	lsls	r2, r2, #29
 8002216:	d400      	bmi.n	800221a <__aeabi_dsub+0x4de>
 8002218:	e185      	b.n	8002526 <__aeabi_dsub+0x7ea>
 800221a:	220f      	movs	r2, #15
 800221c:	001d      	movs	r5, r3
 800221e:	403a      	ands	r2, r7
 8002220:	2a04      	cmp	r2, #4
 8002222:	d000      	beq.n	8002226 <__aeabi_dsub+0x4ea>
 8002224:	e61a      	b.n	8001e5c <__aeabi_dsub+0x120>
 8002226:	08ff      	lsrs	r7, r7, #3
 8002228:	0764      	lsls	r4, r4, #29
 800222a:	4327      	orrs	r7, r4
 800222c:	0905      	lsrs	r5, r0, #4
 800222e:	e7dd      	b.n	80021ec <__aeabi_dsub+0x4b0>
 8002230:	465b      	mov	r3, fp
 8002232:	08d2      	lsrs	r2, r2, #3
 8002234:	075f      	lsls	r7, r3, #29
 8002236:	4317      	orrs	r7, r2
 8002238:	08dd      	lsrs	r5, r3, #3
 800223a:	e67b      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 800223c:	2700      	movs	r7, #0
 800223e:	2400      	movs	r4, #0
 8002240:	e710      	b.n	8002064 <__aeabi_dsub+0x328>
 8002242:	2b00      	cmp	r3, #0
 8002244:	d000      	beq.n	8002248 <__aeabi_dsub+0x50c>
 8002246:	e0d6      	b.n	80023f6 <__aeabi_dsub+0x6ba>
 8002248:	2900      	cmp	r1, #0
 800224a:	d000      	beq.n	800224e <__aeabi_dsub+0x512>
 800224c:	e12f      	b.n	80024ae <__aeabi_dsub+0x772>
 800224e:	2480      	movs	r4, #128	@ 0x80
 8002250:	2600      	movs	r6, #0
 8002252:	4d7e      	ldr	r5, [pc, #504]	@ (800244c <__aeabi_dsub+0x710>)
 8002254:	0324      	lsls	r4, r4, #12
 8002256:	e705      	b.n	8002064 <__aeabi_dsub+0x328>
 8002258:	4666      	mov	r6, ip
 800225a:	465c      	mov	r4, fp
 800225c:	08d0      	lsrs	r0, r2, #3
 800225e:	e717      	b.n	8002090 <__aeabi_dsub+0x354>
 8002260:	465b      	mov	r3, fp
 8002262:	1a17      	subs	r7, r2, r0
 8002264:	42ba      	cmp	r2, r7
 8002266:	4192      	sbcs	r2, r2
 8002268:	1b1c      	subs	r4, r3, r4
 800226a:	2601      	movs	r6, #1
 800226c:	4663      	mov	r3, ip
 800226e:	4252      	negs	r2, r2
 8002270:	1aa4      	subs	r4, r4, r2
 8002272:	401e      	ands	r6, r3
 8002274:	e5c4      	b.n	8001e00 <__aeabi_dsub+0xc4>
 8002276:	1883      	adds	r3, r0, r2
 8002278:	4283      	cmp	r3, r0
 800227a:	4180      	sbcs	r0, r0
 800227c:	445c      	add	r4, fp
 800227e:	4240      	negs	r0, r0
 8002280:	1825      	adds	r5, r4, r0
 8002282:	022a      	lsls	r2, r5, #8
 8002284:	d400      	bmi.n	8002288 <__aeabi_dsub+0x54c>
 8002286:	e0da      	b.n	800243e <__aeabi_dsub+0x702>
 8002288:	4a72      	ldr	r2, [pc, #456]	@ (8002454 <__aeabi_dsub+0x718>)
 800228a:	085b      	lsrs	r3, r3, #1
 800228c:	4015      	ands	r5, r2
 800228e:	07ea      	lsls	r2, r5, #31
 8002290:	431a      	orrs	r2, r3
 8002292:	0869      	lsrs	r1, r5, #1
 8002294:	075b      	lsls	r3, r3, #29
 8002296:	d400      	bmi.n	800229a <__aeabi_dsub+0x55e>
 8002298:	e14a      	b.n	8002530 <__aeabi_dsub+0x7f4>
 800229a:	230f      	movs	r3, #15
 800229c:	4013      	ands	r3, r2
 800229e:	2b04      	cmp	r3, #4
 80022a0:	d100      	bne.n	80022a4 <__aeabi_dsub+0x568>
 80022a2:	e0fc      	b.n	800249e <__aeabi_dsub+0x762>
 80022a4:	1d17      	adds	r7, r2, #4
 80022a6:	4297      	cmp	r7, r2
 80022a8:	41a4      	sbcs	r4, r4
 80022aa:	4264      	negs	r4, r4
 80022ac:	2502      	movs	r5, #2
 80022ae:	1864      	adds	r4, r4, r1
 80022b0:	e6ec      	b.n	800208c <__aeabi_dsub+0x350>
 80022b2:	4647      	mov	r7, r8
 80022b4:	001c      	movs	r4, r3
 80022b6:	431f      	orrs	r7, r3
 80022b8:	d000      	beq.n	80022bc <__aeabi_dsub+0x580>
 80022ba:	e743      	b.n	8002144 <__aeabi_dsub+0x408>
 80022bc:	2600      	movs	r6, #0
 80022be:	2500      	movs	r5, #0
 80022c0:	2400      	movs	r4, #0
 80022c2:	e6cf      	b.n	8002064 <__aeabi_dsub+0x328>
 80022c4:	08c0      	lsrs	r0, r0, #3
 80022c6:	0767      	lsls	r7, r4, #29
 80022c8:	4307      	orrs	r7, r0
 80022ca:	08e5      	lsrs	r5, r4, #3
 80022cc:	e632      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80022ce:	1a87      	subs	r7, r0, r2
 80022d0:	465b      	mov	r3, fp
 80022d2:	42b8      	cmp	r0, r7
 80022d4:	4180      	sbcs	r0, r0
 80022d6:	1ae4      	subs	r4, r4, r3
 80022d8:	4240      	negs	r0, r0
 80022da:	1a24      	subs	r4, r4, r0
 80022dc:	0223      	lsls	r3, r4, #8
 80022de:	d428      	bmi.n	8002332 <__aeabi_dsub+0x5f6>
 80022e0:	0763      	lsls	r3, r4, #29
 80022e2:	08ff      	lsrs	r7, r7, #3
 80022e4:	431f      	orrs	r7, r3
 80022e6:	08e5      	lsrs	r5, r4, #3
 80022e8:	2301      	movs	r3, #1
 80022ea:	e77f      	b.n	80021ec <__aeabi_dsub+0x4b0>
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d100      	bne.n	80022f2 <__aeabi_dsub+0x5b6>
 80022f0:	e673      	b.n	8001fda <__aeabi_dsub+0x29e>
 80022f2:	464b      	mov	r3, r9
 80022f4:	1b5f      	subs	r7, r3, r5
 80022f6:	003b      	movs	r3, r7
 80022f8:	2d00      	cmp	r5, #0
 80022fa:	d100      	bne.n	80022fe <__aeabi_dsub+0x5c2>
 80022fc:	e742      	b.n	8002184 <__aeabi_dsub+0x448>
 80022fe:	2f38      	cmp	r7, #56	@ 0x38
 8002300:	dd00      	ble.n	8002304 <__aeabi_dsub+0x5c8>
 8002302:	e0ec      	b.n	80024de <__aeabi_dsub+0x7a2>
 8002304:	2380      	movs	r3, #128	@ 0x80
 8002306:	000e      	movs	r6, r1
 8002308:	041b      	lsls	r3, r3, #16
 800230a:	431c      	orrs	r4, r3
 800230c:	2f1f      	cmp	r7, #31
 800230e:	dc25      	bgt.n	800235c <__aeabi_dsub+0x620>
 8002310:	2520      	movs	r5, #32
 8002312:	0023      	movs	r3, r4
 8002314:	1bed      	subs	r5, r5, r7
 8002316:	0001      	movs	r1, r0
 8002318:	40a8      	lsls	r0, r5
 800231a:	40ab      	lsls	r3, r5
 800231c:	40f9      	lsrs	r1, r7
 800231e:	1e45      	subs	r5, r0, #1
 8002320:	41a8      	sbcs	r0, r5
 8002322:	430b      	orrs	r3, r1
 8002324:	40fc      	lsrs	r4, r7
 8002326:	4318      	orrs	r0, r3
 8002328:	465b      	mov	r3, fp
 800232a:	1b1b      	subs	r3, r3, r4
 800232c:	469b      	mov	fp, r3
 800232e:	e739      	b.n	80021a4 <__aeabi_dsub+0x468>
 8002330:	4666      	mov	r6, ip
 8002332:	2501      	movs	r5, #1
 8002334:	e562      	b.n	8001dfc <__aeabi_dsub+0xc0>
 8002336:	001f      	movs	r7, r3
 8002338:	4659      	mov	r1, fp
 800233a:	3f20      	subs	r7, #32
 800233c:	40f9      	lsrs	r1, r7
 800233e:	468c      	mov	ip, r1
 8002340:	2b20      	cmp	r3, #32
 8002342:	d005      	beq.n	8002350 <__aeabi_dsub+0x614>
 8002344:	2740      	movs	r7, #64	@ 0x40
 8002346:	4659      	mov	r1, fp
 8002348:	1afb      	subs	r3, r7, r3
 800234a:	4099      	lsls	r1, r3
 800234c:	430a      	orrs	r2, r1
 800234e:	4692      	mov	sl, r2
 8002350:	4657      	mov	r7, sl
 8002352:	1e7b      	subs	r3, r7, #1
 8002354:	419f      	sbcs	r7, r3
 8002356:	4663      	mov	r3, ip
 8002358:	431f      	orrs	r7, r3
 800235a:	e5c1      	b.n	8001ee0 <__aeabi_dsub+0x1a4>
 800235c:	003b      	movs	r3, r7
 800235e:	0025      	movs	r5, r4
 8002360:	3b20      	subs	r3, #32
 8002362:	40dd      	lsrs	r5, r3
 8002364:	2f20      	cmp	r7, #32
 8002366:	d004      	beq.n	8002372 <__aeabi_dsub+0x636>
 8002368:	2340      	movs	r3, #64	@ 0x40
 800236a:	1bdb      	subs	r3, r3, r7
 800236c:	409c      	lsls	r4, r3
 800236e:	4320      	orrs	r0, r4
 8002370:	4680      	mov	r8, r0
 8002372:	4640      	mov	r0, r8
 8002374:	1e43      	subs	r3, r0, #1
 8002376:	4198      	sbcs	r0, r3
 8002378:	4328      	orrs	r0, r5
 800237a:	e713      	b.n	80021a4 <__aeabi_dsub+0x468>
 800237c:	2900      	cmp	r1, #0
 800237e:	d09d      	beq.n	80022bc <__aeabi_dsub+0x580>
 8002380:	2601      	movs	r6, #1
 8002382:	4663      	mov	r3, ip
 8002384:	465c      	mov	r4, fp
 8002386:	4690      	mov	r8, r2
 8002388:	401e      	ands	r6, r3
 800238a:	e6db      	b.n	8002144 <__aeabi_dsub+0x408>
 800238c:	1a17      	subs	r7, r2, r0
 800238e:	465b      	mov	r3, fp
 8002390:	42ba      	cmp	r2, r7
 8002392:	4192      	sbcs	r2, r2
 8002394:	1b1c      	subs	r4, r3, r4
 8002396:	4252      	negs	r2, r2
 8002398:	1aa4      	subs	r4, r4, r2
 800239a:	0223      	lsls	r3, r4, #8
 800239c:	d4c8      	bmi.n	8002330 <__aeabi_dsub+0x5f4>
 800239e:	0763      	lsls	r3, r4, #29
 80023a0:	08ff      	lsrs	r7, r7, #3
 80023a2:	431f      	orrs	r7, r3
 80023a4:	4666      	mov	r6, ip
 80023a6:	2301      	movs	r3, #1
 80023a8:	08e5      	lsrs	r5, r4, #3
 80023aa:	e71f      	b.n	80021ec <__aeabi_dsub+0x4b0>
 80023ac:	001d      	movs	r5, r3
 80023ae:	2400      	movs	r4, #0
 80023b0:	2700      	movs	r7, #0
 80023b2:	e657      	b.n	8002064 <__aeabi_dsub+0x328>
 80023b4:	465c      	mov	r4, fp
 80023b6:	08d0      	lsrs	r0, r2, #3
 80023b8:	e66a      	b.n	8002090 <__aeabi_dsub+0x354>
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d100      	bne.n	80023c0 <__aeabi_dsub+0x684>
 80023be:	e737      	b.n	8002230 <__aeabi_dsub+0x4f4>
 80023c0:	4653      	mov	r3, sl
 80023c2:	08c0      	lsrs	r0, r0, #3
 80023c4:	0767      	lsls	r7, r4, #29
 80023c6:	4307      	orrs	r7, r0
 80023c8:	08e5      	lsrs	r5, r4, #3
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d100      	bne.n	80023d0 <__aeabi_dsub+0x694>
 80023ce:	e5b1      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80023d0:	2380      	movs	r3, #128	@ 0x80
 80023d2:	031b      	lsls	r3, r3, #12
 80023d4:	421d      	tst	r5, r3
 80023d6:	d008      	beq.n	80023ea <__aeabi_dsub+0x6ae>
 80023d8:	4659      	mov	r1, fp
 80023da:	08c8      	lsrs	r0, r1, #3
 80023dc:	4218      	tst	r0, r3
 80023de:	d104      	bne.n	80023ea <__aeabi_dsub+0x6ae>
 80023e0:	08d2      	lsrs	r2, r2, #3
 80023e2:	0749      	lsls	r1, r1, #29
 80023e4:	430a      	orrs	r2, r1
 80023e6:	0017      	movs	r7, r2
 80023e8:	0005      	movs	r5, r0
 80023ea:	0f7b      	lsrs	r3, r7, #29
 80023ec:	00ff      	lsls	r7, r7, #3
 80023ee:	08ff      	lsrs	r7, r7, #3
 80023f0:	075b      	lsls	r3, r3, #29
 80023f2:	431f      	orrs	r7, r3
 80023f4:	e59e      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80023f6:	08c0      	lsrs	r0, r0, #3
 80023f8:	0763      	lsls	r3, r4, #29
 80023fa:	4318      	orrs	r0, r3
 80023fc:	08e5      	lsrs	r5, r4, #3
 80023fe:	2900      	cmp	r1, #0
 8002400:	d053      	beq.n	80024aa <__aeabi_dsub+0x76e>
 8002402:	2380      	movs	r3, #128	@ 0x80
 8002404:	031b      	lsls	r3, r3, #12
 8002406:	421d      	tst	r5, r3
 8002408:	d00a      	beq.n	8002420 <__aeabi_dsub+0x6e4>
 800240a:	4659      	mov	r1, fp
 800240c:	08cc      	lsrs	r4, r1, #3
 800240e:	421c      	tst	r4, r3
 8002410:	d106      	bne.n	8002420 <__aeabi_dsub+0x6e4>
 8002412:	2601      	movs	r6, #1
 8002414:	4663      	mov	r3, ip
 8002416:	0025      	movs	r5, r4
 8002418:	08d0      	lsrs	r0, r2, #3
 800241a:	0749      	lsls	r1, r1, #29
 800241c:	4308      	orrs	r0, r1
 800241e:	401e      	ands	r6, r3
 8002420:	0f47      	lsrs	r7, r0, #29
 8002422:	00c0      	lsls	r0, r0, #3
 8002424:	08c0      	lsrs	r0, r0, #3
 8002426:	077f      	lsls	r7, r7, #29
 8002428:	4307      	orrs	r7, r0
 800242a:	e583      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 800242c:	1883      	adds	r3, r0, r2
 800242e:	4293      	cmp	r3, r2
 8002430:	4192      	sbcs	r2, r2
 8002432:	445c      	add	r4, fp
 8002434:	4252      	negs	r2, r2
 8002436:	18a5      	adds	r5, r4, r2
 8002438:	022a      	lsls	r2, r5, #8
 800243a:	d500      	bpl.n	800243e <__aeabi_dsub+0x702>
 800243c:	e724      	b.n	8002288 <__aeabi_dsub+0x54c>
 800243e:	076f      	lsls	r7, r5, #29
 8002440:	08db      	lsrs	r3, r3, #3
 8002442:	431f      	orrs	r7, r3
 8002444:	08ed      	lsrs	r5, r5, #3
 8002446:	2301      	movs	r3, #1
 8002448:	e6d0      	b.n	80021ec <__aeabi_dsub+0x4b0>
 800244a:	46c0      	nop			@ (mov r8, r8)
 800244c:	000007ff 	.word	0x000007ff
 8002450:	000007fe 	.word	0x000007fe
 8002454:	ff7fffff 	.word	0xff7fffff
 8002458:	465b      	mov	r3, fp
 800245a:	08d2      	lsrs	r2, r2, #3
 800245c:	075f      	lsls	r7, r3, #29
 800245e:	4666      	mov	r6, ip
 8002460:	4317      	orrs	r7, r2
 8002462:	08dd      	lsrs	r5, r3, #3
 8002464:	e566      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 8002466:	0025      	movs	r5, r4
 8002468:	3b20      	subs	r3, #32
 800246a:	40dd      	lsrs	r5, r3
 800246c:	4663      	mov	r3, ip
 800246e:	2b20      	cmp	r3, #32
 8002470:	d005      	beq.n	800247e <__aeabi_dsub+0x742>
 8002472:	2340      	movs	r3, #64	@ 0x40
 8002474:	4661      	mov	r1, ip
 8002476:	1a5b      	subs	r3, r3, r1
 8002478:	409c      	lsls	r4, r3
 800247a:	4320      	orrs	r0, r4
 800247c:	4680      	mov	r8, r0
 800247e:	4647      	mov	r7, r8
 8002480:	1e7b      	subs	r3, r7, #1
 8002482:	419f      	sbcs	r7, r3
 8002484:	432f      	orrs	r7, r5
 8002486:	e5a0      	b.n	8001fca <__aeabi_dsub+0x28e>
 8002488:	2120      	movs	r1, #32
 800248a:	2700      	movs	r7, #0
 800248c:	1a09      	subs	r1, r1, r0
 800248e:	e4d2      	b.n	8001e36 <__aeabi_dsub+0xfa>
 8002490:	2f00      	cmp	r7, #0
 8002492:	d100      	bne.n	8002496 <__aeabi_dsub+0x75a>
 8002494:	e713      	b.n	80022be <__aeabi_dsub+0x582>
 8002496:	465c      	mov	r4, fp
 8002498:	0017      	movs	r7, r2
 800249a:	2500      	movs	r5, #0
 800249c:	e5f6      	b.n	800208c <__aeabi_dsub+0x350>
 800249e:	08d7      	lsrs	r7, r2, #3
 80024a0:	0749      	lsls	r1, r1, #29
 80024a2:	2302      	movs	r3, #2
 80024a4:	430f      	orrs	r7, r1
 80024a6:	092d      	lsrs	r5, r5, #4
 80024a8:	e6a0      	b.n	80021ec <__aeabi_dsub+0x4b0>
 80024aa:	0007      	movs	r7, r0
 80024ac:	e542      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80024ae:	465b      	mov	r3, fp
 80024b0:	2601      	movs	r6, #1
 80024b2:	075f      	lsls	r7, r3, #29
 80024b4:	08dd      	lsrs	r5, r3, #3
 80024b6:	4663      	mov	r3, ip
 80024b8:	08d2      	lsrs	r2, r2, #3
 80024ba:	4317      	orrs	r7, r2
 80024bc:	401e      	ands	r6, r3
 80024be:	e539      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80024c0:	465b      	mov	r3, fp
 80024c2:	08d2      	lsrs	r2, r2, #3
 80024c4:	075f      	lsls	r7, r3, #29
 80024c6:	4317      	orrs	r7, r2
 80024c8:	08dd      	lsrs	r5, r3, #3
 80024ca:	e533      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80024cc:	4a1e      	ldr	r2, [pc, #120]	@ (8002548 <__aeabi_dsub+0x80c>)
 80024ce:	08db      	lsrs	r3, r3, #3
 80024d0:	4022      	ands	r2, r4
 80024d2:	0757      	lsls	r7, r2, #29
 80024d4:	0252      	lsls	r2, r2, #9
 80024d6:	2501      	movs	r5, #1
 80024d8:	431f      	orrs	r7, r3
 80024da:	0b14      	lsrs	r4, r2, #12
 80024dc:	e5c2      	b.n	8002064 <__aeabi_dsub+0x328>
 80024de:	000e      	movs	r6, r1
 80024e0:	2001      	movs	r0, #1
 80024e2:	e65f      	b.n	80021a4 <__aeabi_dsub+0x468>
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00d      	beq.n	8002504 <__aeabi_dsub+0x7c8>
 80024e8:	464b      	mov	r3, r9
 80024ea:	1b5b      	subs	r3, r3, r5
 80024ec:	469c      	mov	ip, r3
 80024ee:	2d00      	cmp	r5, #0
 80024f0:	d100      	bne.n	80024f4 <__aeabi_dsub+0x7b8>
 80024f2:	e548      	b.n	8001f86 <__aeabi_dsub+0x24a>
 80024f4:	2701      	movs	r7, #1
 80024f6:	2b38      	cmp	r3, #56	@ 0x38
 80024f8:	dd00      	ble.n	80024fc <__aeabi_dsub+0x7c0>
 80024fa:	e566      	b.n	8001fca <__aeabi_dsub+0x28e>
 80024fc:	2380      	movs	r3, #128	@ 0x80
 80024fe:	041b      	lsls	r3, r3, #16
 8002500:	431c      	orrs	r4, r3
 8002502:	e550      	b.n	8001fa6 <__aeabi_dsub+0x26a>
 8002504:	1c6b      	adds	r3, r5, #1
 8002506:	4d11      	ldr	r5, [pc, #68]	@ (800254c <__aeabi_dsub+0x810>)
 8002508:	422b      	tst	r3, r5
 800250a:	d000      	beq.n	800250e <__aeabi_dsub+0x7d2>
 800250c:	e673      	b.n	80021f6 <__aeabi_dsub+0x4ba>
 800250e:	4659      	mov	r1, fp
 8002510:	0023      	movs	r3, r4
 8002512:	4311      	orrs	r1, r2
 8002514:	468a      	mov	sl, r1
 8002516:	4303      	orrs	r3, r0
 8002518:	e600      	b.n	800211c <__aeabi_dsub+0x3e0>
 800251a:	0767      	lsls	r7, r4, #29
 800251c:	08c0      	lsrs	r0, r0, #3
 800251e:	2300      	movs	r3, #0
 8002520:	4307      	orrs	r7, r0
 8002522:	08e5      	lsrs	r5, r4, #3
 8002524:	e662      	b.n	80021ec <__aeabi_dsub+0x4b0>
 8002526:	0764      	lsls	r4, r4, #29
 8002528:	08ff      	lsrs	r7, r7, #3
 800252a:	4327      	orrs	r7, r4
 800252c:	0905      	lsrs	r5, r0, #4
 800252e:	e65d      	b.n	80021ec <__aeabi_dsub+0x4b0>
 8002530:	08d2      	lsrs	r2, r2, #3
 8002532:	0749      	lsls	r1, r1, #29
 8002534:	4311      	orrs	r1, r2
 8002536:	000f      	movs	r7, r1
 8002538:	2302      	movs	r3, #2
 800253a:	092d      	lsrs	r5, r5, #4
 800253c:	e656      	b.n	80021ec <__aeabi_dsub+0x4b0>
 800253e:	0007      	movs	r7, r0
 8002540:	e5a4      	b.n	800208c <__aeabi_dsub+0x350>
 8002542:	0038      	movs	r0, r7
 8002544:	e48f      	b.n	8001e66 <__aeabi_dsub+0x12a>
 8002546:	46c0      	nop			@ (mov r8, r8)
 8002548:	ff7fffff 	.word	0xff7fffff
 800254c:	000007fe 	.word	0x000007fe

08002550 <__aeabi_dcmpun>:
 8002550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002552:	46c6      	mov	lr, r8
 8002554:	031e      	lsls	r6, r3, #12
 8002556:	0b36      	lsrs	r6, r6, #12
 8002558:	46b0      	mov	r8, r6
 800255a:	4e0d      	ldr	r6, [pc, #52]	@ (8002590 <__aeabi_dcmpun+0x40>)
 800255c:	030c      	lsls	r4, r1, #12
 800255e:	004d      	lsls	r5, r1, #1
 8002560:	005f      	lsls	r7, r3, #1
 8002562:	b500      	push	{lr}
 8002564:	0b24      	lsrs	r4, r4, #12
 8002566:	0d6d      	lsrs	r5, r5, #21
 8002568:	0d7f      	lsrs	r7, r7, #21
 800256a:	42b5      	cmp	r5, r6
 800256c:	d00b      	beq.n	8002586 <__aeabi_dcmpun+0x36>
 800256e:	4908      	ldr	r1, [pc, #32]	@ (8002590 <__aeabi_dcmpun+0x40>)
 8002570:	2000      	movs	r0, #0
 8002572:	428f      	cmp	r7, r1
 8002574:	d104      	bne.n	8002580 <__aeabi_dcmpun+0x30>
 8002576:	4646      	mov	r6, r8
 8002578:	4316      	orrs	r6, r2
 800257a:	0030      	movs	r0, r6
 800257c:	1e43      	subs	r3, r0, #1
 800257e:	4198      	sbcs	r0, r3
 8002580:	bc80      	pop	{r7}
 8002582:	46b8      	mov	r8, r7
 8002584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002586:	4304      	orrs	r4, r0
 8002588:	2001      	movs	r0, #1
 800258a:	2c00      	cmp	r4, #0
 800258c:	d1f8      	bne.n	8002580 <__aeabi_dcmpun+0x30>
 800258e:	e7ee      	b.n	800256e <__aeabi_dcmpun+0x1e>
 8002590:	000007ff 	.word	0x000007ff

08002594 <__aeabi_d2iz>:
 8002594:	000b      	movs	r3, r1
 8002596:	0002      	movs	r2, r0
 8002598:	b570      	push	{r4, r5, r6, lr}
 800259a:	4d16      	ldr	r5, [pc, #88]	@ (80025f4 <__aeabi_d2iz+0x60>)
 800259c:	030c      	lsls	r4, r1, #12
 800259e:	b082      	sub	sp, #8
 80025a0:	0049      	lsls	r1, r1, #1
 80025a2:	2000      	movs	r0, #0
 80025a4:	9200      	str	r2, [sp, #0]
 80025a6:	9301      	str	r3, [sp, #4]
 80025a8:	0b24      	lsrs	r4, r4, #12
 80025aa:	0d49      	lsrs	r1, r1, #21
 80025ac:	0fde      	lsrs	r6, r3, #31
 80025ae:	42a9      	cmp	r1, r5
 80025b0:	dd04      	ble.n	80025bc <__aeabi_d2iz+0x28>
 80025b2:	4811      	ldr	r0, [pc, #68]	@ (80025f8 <__aeabi_d2iz+0x64>)
 80025b4:	4281      	cmp	r1, r0
 80025b6:	dd03      	ble.n	80025c0 <__aeabi_d2iz+0x2c>
 80025b8:	4b10      	ldr	r3, [pc, #64]	@ (80025fc <__aeabi_d2iz+0x68>)
 80025ba:	18f0      	adds	r0, r6, r3
 80025bc:	b002      	add	sp, #8
 80025be:	bd70      	pop	{r4, r5, r6, pc}
 80025c0:	2080      	movs	r0, #128	@ 0x80
 80025c2:	0340      	lsls	r0, r0, #13
 80025c4:	4320      	orrs	r0, r4
 80025c6:	4c0e      	ldr	r4, [pc, #56]	@ (8002600 <__aeabi_d2iz+0x6c>)
 80025c8:	1a64      	subs	r4, r4, r1
 80025ca:	2c1f      	cmp	r4, #31
 80025cc:	dd08      	ble.n	80025e0 <__aeabi_d2iz+0x4c>
 80025ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002604 <__aeabi_d2iz+0x70>)
 80025d0:	1a5b      	subs	r3, r3, r1
 80025d2:	40d8      	lsrs	r0, r3
 80025d4:	0003      	movs	r3, r0
 80025d6:	4258      	negs	r0, r3
 80025d8:	2e00      	cmp	r6, #0
 80025da:	d1ef      	bne.n	80025bc <__aeabi_d2iz+0x28>
 80025dc:	0018      	movs	r0, r3
 80025de:	e7ed      	b.n	80025bc <__aeabi_d2iz+0x28>
 80025e0:	4b09      	ldr	r3, [pc, #36]	@ (8002608 <__aeabi_d2iz+0x74>)
 80025e2:	9a00      	ldr	r2, [sp, #0]
 80025e4:	469c      	mov	ip, r3
 80025e6:	0003      	movs	r3, r0
 80025e8:	4461      	add	r1, ip
 80025ea:	408b      	lsls	r3, r1
 80025ec:	40e2      	lsrs	r2, r4
 80025ee:	4313      	orrs	r3, r2
 80025f0:	e7f1      	b.n	80025d6 <__aeabi_d2iz+0x42>
 80025f2:	46c0      	nop			@ (mov r8, r8)
 80025f4:	000003fe 	.word	0x000003fe
 80025f8:	0000041d 	.word	0x0000041d
 80025fc:	7fffffff 	.word	0x7fffffff
 8002600:	00000433 	.word	0x00000433
 8002604:	00000413 	.word	0x00000413
 8002608:	fffffbed 	.word	0xfffffbed

0800260c <__aeabi_i2d>:
 800260c:	b570      	push	{r4, r5, r6, lr}
 800260e:	2800      	cmp	r0, #0
 8002610:	d016      	beq.n	8002640 <__aeabi_i2d+0x34>
 8002612:	17c3      	asrs	r3, r0, #31
 8002614:	18c5      	adds	r5, r0, r3
 8002616:	405d      	eors	r5, r3
 8002618:	0fc4      	lsrs	r4, r0, #31
 800261a:	0028      	movs	r0, r5
 800261c:	f000 f8ca 	bl	80027b4 <__clzsi2>
 8002620:	4b10      	ldr	r3, [pc, #64]	@ (8002664 <__aeabi_i2d+0x58>)
 8002622:	1a1b      	subs	r3, r3, r0
 8002624:	055b      	lsls	r3, r3, #21
 8002626:	0d5b      	lsrs	r3, r3, #21
 8002628:	280a      	cmp	r0, #10
 800262a:	dc14      	bgt.n	8002656 <__aeabi_i2d+0x4a>
 800262c:	0002      	movs	r2, r0
 800262e:	002e      	movs	r6, r5
 8002630:	3215      	adds	r2, #21
 8002632:	4096      	lsls	r6, r2
 8002634:	220b      	movs	r2, #11
 8002636:	1a12      	subs	r2, r2, r0
 8002638:	40d5      	lsrs	r5, r2
 800263a:	032d      	lsls	r5, r5, #12
 800263c:	0b2d      	lsrs	r5, r5, #12
 800263e:	e003      	b.n	8002648 <__aeabi_i2d+0x3c>
 8002640:	2400      	movs	r4, #0
 8002642:	2300      	movs	r3, #0
 8002644:	2500      	movs	r5, #0
 8002646:	2600      	movs	r6, #0
 8002648:	051b      	lsls	r3, r3, #20
 800264a:	432b      	orrs	r3, r5
 800264c:	07e4      	lsls	r4, r4, #31
 800264e:	4323      	orrs	r3, r4
 8002650:	0030      	movs	r0, r6
 8002652:	0019      	movs	r1, r3
 8002654:	bd70      	pop	{r4, r5, r6, pc}
 8002656:	380b      	subs	r0, #11
 8002658:	4085      	lsls	r5, r0
 800265a:	032d      	lsls	r5, r5, #12
 800265c:	2600      	movs	r6, #0
 800265e:	0b2d      	lsrs	r5, r5, #12
 8002660:	e7f2      	b.n	8002648 <__aeabi_i2d+0x3c>
 8002662:	46c0      	nop			@ (mov r8, r8)
 8002664:	0000041e 	.word	0x0000041e

08002668 <__aeabi_ui2d>:
 8002668:	b510      	push	{r4, lr}
 800266a:	1e04      	subs	r4, r0, #0
 800266c:	d010      	beq.n	8002690 <__aeabi_ui2d+0x28>
 800266e:	f000 f8a1 	bl	80027b4 <__clzsi2>
 8002672:	4b0e      	ldr	r3, [pc, #56]	@ (80026ac <__aeabi_ui2d+0x44>)
 8002674:	1a1b      	subs	r3, r3, r0
 8002676:	055b      	lsls	r3, r3, #21
 8002678:	0d5b      	lsrs	r3, r3, #21
 800267a:	280a      	cmp	r0, #10
 800267c:	dc0f      	bgt.n	800269e <__aeabi_ui2d+0x36>
 800267e:	220b      	movs	r2, #11
 8002680:	0021      	movs	r1, r4
 8002682:	1a12      	subs	r2, r2, r0
 8002684:	40d1      	lsrs	r1, r2
 8002686:	3015      	adds	r0, #21
 8002688:	030a      	lsls	r2, r1, #12
 800268a:	4084      	lsls	r4, r0
 800268c:	0b12      	lsrs	r2, r2, #12
 800268e:	e001      	b.n	8002694 <__aeabi_ui2d+0x2c>
 8002690:	2300      	movs	r3, #0
 8002692:	2200      	movs	r2, #0
 8002694:	051b      	lsls	r3, r3, #20
 8002696:	4313      	orrs	r3, r2
 8002698:	0020      	movs	r0, r4
 800269a:	0019      	movs	r1, r3
 800269c:	bd10      	pop	{r4, pc}
 800269e:	0022      	movs	r2, r4
 80026a0:	380b      	subs	r0, #11
 80026a2:	4082      	lsls	r2, r0
 80026a4:	0312      	lsls	r2, r2, #12
 80026a6:	2400      	movs	r4, #0
 80026a8:	0b12      	lsrs	r2, r2, #12
 80026aa:	e7f3      	b.n	8002694 <__aeabi_ui2d+0x2c>
 80026ac:	0000041e 	.word	0x0000041e

080026b0 <__aeabi_d2f>:
 80026b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026b2:	004b      	lsls	r3, r1, #1
 80026b4:	030f      	lsls	r7, r1, #12
 80026b6:	0d5b      	lsrs	r3, r3, #21
 80026b8:	4c3a      	ldr	r4, [pc, #232]	@ (80027a4 <__aeabi_d2f+0xf4>)
 80026ba:	0f45      	lsrs	r5, r0, #29
 80026bc:	b083      	sub	sp, #12
 80026be:	0a7f      	lsrs	r7, r7, #9
 80026c0:	1c5e      	adds	r6, r3, #1
 80026c2:	432f      	orrs	r7, r5
 80026c4:	9000      	str	r0, [sp, #0]
 80026c6:	9101      	str	r1, [sp, #4]
 80026c8:	0fca      	lsrs	r2, r1, #31
 80026ca:	00c5      	lsls	r5, r0, #3
 80026cc:	4226      	tst	r6, r4
 80026ce:	d00b      	beq.n	80026e8 <__aeabi_d2f+0x38>
 80026d0:	4935      	ldr	r1, [pc, #212]	@ (80027a8 <__aeabi_d2f+0xf8>)
 80026d2:	185c      	adds	r4, r3, r1
 80026d4:	2cfe      	cmp	r4, #254	@ 0xfe
 80026d6:	dd13      	ble.n	8002700 <__aeabi_d2f+0x50>
 80026d8:	20ff      	movs	r0, #255	@ 0xff
 80026da:	2300      	movs	r3, #0
 80026dc:	05c0      	lsls	r0, r0, #23
 80026de:	4318      	orrs	r0, r3
 80026e0:	07d2      	lsls	r2, r2, #31
 80026e2:	4310      	orrs	r0, r2
 80026e4:	b003      	add	sp, #12
 80026e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026e8:	433d      	orrs	r5, r7
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d101      	bne.n	80026f2 <__aeabi_d2f+0x42>
 80026ee:	2000      	movs	r0, #0
 80026f0:	e7f4      	b.n	80026dc <__aeabi_d2f+0x2c>
 80026f2:	2d00      	cmp	r5, #0
 80026f4:	d0f0      	beq.n	80026d8 <__aeabi_d2f+0x28>
 80026f6:	2380      	movs	r3, #128	@ 0x80
 80026f8:	03db      	lsls	r3, r3, #15
 80026fa:	20ff      	movs	r0, #255	@ 0xff
 80026fc:	433b      	orrs	r3, r7
 80026fe:	e7ed      	b.n	80026dc <__aeabi_d2f+0x2c>
 8002700:	2c00      	cmp	r4, #0
 8002702:	dd0c      	ble.n	800271e <__aeabi_d2f+0x6e>
 8002704:	9b00      	ldr	r3, [sp, #0]
 8002706:	00ff      	lsls	r7, r7, #3
 8002708:	019b      	lsls	r3, r3, #6
 800270a:	1e58      	subs	r0, r3, #1
 800270c:	4183      	sbcs	r3, r0
 800270e:	0f69      	lsrs	r1, r5, #29
 8002710:	433b      	orrs	r3, r7
 8002712:	430b      	orrs	r3, r1
 8002714:	0759      	lsls	r1, r3, #29
 8002716:	d127      	bne.n	8002768 <__aeabi_d2f+0xb8>
 8002718:	08db      	lsrs	r3, r3, #3
 800271a:	b2e0      	uxtb	r0, r4
 800271c:	e7de      	b.n	80026dc <__aeabi_d2f+0x2c>
 800271e:	0021      	movs	r1, r4
 8002720:	3117      	adds	r1, #23
 8002722:	db31      	blt.n	8002788 <__aeabi_d2f+0xd8>
 8002724:	2180      	movs	r1, #128	@ 0x80
 8002726:	201e      	movs	r0, #30
 8002728:	0409      	lsls	r1, r1, #16
 800272a:	4339      	orrs	r1, r7
 800272c:	1b00      	subs	r0, r0, r4
 800272e:	281f      	cmp	r0, #31
 8002730:	dd2d      	ble.n	800278e <__aeabi_d2f+0xde>
 8002732:	2602      	movs	r6, #2
 8002734:	4276      	negs	r6, r6
 8002736:	1b34      	subs	r4, r6, r4
 8002738:	000e      	movs	r6, r1
 800273a:	40e6      	lsrs	r6, r4
 800273c:	0034      	movs	r4, r6
 800273e:	2820      	cmp	r0, #32
 8002740:	d004      	beq.n	800274c <__aeabi_d2f+0x9c>
 8002742:	481a      	ldr	r0, [pc, #104]	@ (80027ac <__aeabi_d2f+0xfc>)
 8002744:	4684      	mov	ip, r0
 8002746:	4463      	add	r3, ip
 8002748:	4099      	lsls	r1, r3
 800274a:	430d      	orrs	r5, r1
 800274c:	002b      	movs	r3, r5
 800274e:	1e59      	subs	r1, r3, #1
 8002750:	418b      	sbcs	r3, r1
 8002752:	4323      	orrs	r3, r4
 8002754:	0759      	lsls	r1, r3, #29
 8002756:	d003      	beq.n	8002760 <__aeabi_d2f+0xb0>
 8002758:	210f      	movs	r1, #15
 800275a:	4019      	ands	r1, r3
 800275c:	2904      	cmp	r1, #4
 800275e:	d10b      	bne.n	8002778 <__aeabi_d2f+0xc8>
 8002760:	019b      	lsls	r3, r3, #6
 8002762:	2000      	movs	r0, #0
 8002764:	0a5b      	lsrs	r3, r3, #9
 8002766:	e7b9      	b.n	80026dc <__aeabi_d2f+0x2c>
 8002768:	210f      	movs	r1, #15
 800276a:	4019      	ands	r1, r3
 800276c:	2904      	cmp	r1, #4
 800276e:	d104      	bne.n	800277a <__aeabi_d2f+0xca>
 8002770:	019b      	lsls	r3, r3, #6
 8002772:	0a5b      	lsrs	r3, r3, #9
 8002774:	b2e0      	uxtb	r0, r4
 8002776:	e7b1      	b.n	80026dc <__aeabi_d2f+0x2c>
 8002778:	2400      	movs	r4, #0
 800277a:	3304      	adds	r3, #4
 800277c:	0159      	lsls	r1, r3, #5
 800277e:	d5f7      	bpl.n	8002770 <__aeabi_d2f+0xc0>
 8002780:	3401      	adds	r4, #1
 8002782:	2300      	movs	r3, #0
 8002784:	b2e0      	uxtb	r0, r4
 8002786:	e7a9      	b.n	80026dc <__aeabi_d2f+0x2c>
 8002788:	2000      	movs	r0, #0
 800278a:	2300      	movs	r3, #0
 800278c:	e7a6      	b.n	80026dc <__aeabi_d2f+0x2c>
 800278e:	4c08      	ldr	r4, [pc, #32]	@ (80027b0 <__aeabi_d2f+0x100>)
 8002790:	191c      	adds	r4, r3, r4
 8002792:	002b      	movs	r3, r5
 8002794:	40a5      	lsls	r5, r4
 8002796:	40c3      	lsrs	r3, r0
 8002798:	40a1      	lsls	r1, r4
 800279a:	1e68      	subs	r0, r5, #1
 800279c:	4185      	sbcs	r5, r0
 800279e:	4329      	orrs	r1, r5
 80027a0:	430b      	orrs	r3, r1
 80027a2:	e7d7      	b.n	8002754 <__aeabi_d2f+0xa4>
 80027a4:	000007fe 	.word	0x000007fe
 80027a8:	fffffc80 	.word	0xfffffc80
 80027ac:	fffffca2 	.word	0xfffffca2
 80027b0:	fffffc82 	.word	0xfffffc82

080027b4 <__clzsi2>:
 80027b4:	211c      	movs	r1, #28
 80027b6:	2301      	movs	r3, #1
 80027b8:	041b      	lsls	r3, r3, #16
 80027ba:	4298      	cmp	r0, r3
 80027bc:	d301      	bcc.n	80027c2 <__clzsi2+0xe>
 80027be:	0c00      	lsrs	r0, r0, #16
 80027c0:	3910      	subs	r1, #16
 80027c2:	0a1b      	lsrs	r3, r3, #8
 80027c4:	4298      	cmp	r0, r3
 80027c6:	d301      	bcc.n	80027cc <__clzsi2+0x18>
 80027c8:	0a00      	lsrs	r0, r0, #8
 80027ca:	3908      	subs	r1, #8
 80027cc:	091b      	lsrs	r3, r3, #4
 80027ce:	4298      	cmp	r0, r3
 80027d0:	d301      	bcc.n	80027d6 <__clzsi2+0x22>
 80027d2:	0900      	lsrs	r0, r0, #4
 80027d4:	3904      	subs	r1, #4
 80027d6:	a202      	add	r2, pc, #8	@ (adr r2, 80027e0 <__clzsi2+0x2c>)
 80027d8:	5c10      	ldrb	r0, [r2, r0]
 80027da:	1840      	adds	r0, r0, r1
 80027dc:	4770      	bx	lr
 80027de:	46c0      	nop			@ (mov r8, r8)
 80027e0:	02020304 	.word	0x02020304
 80027e4:	01010101 	.word	0x01010101
	...

080027f0 <__clzdi2>:
 80027f0:	b510      	push	{r4, lr}
 80027f2:	2900      	cmp	r1, #0
 80027f4:	d103      	bne.n	80027fe <__clzdi2+0xe>
 80027f6:	f7ff ffdd 	bl	80027b4 <__clzsi2>
 80027fa:	3020      	adds	r0, #32
 80027fc:	e002      	b.n	8002804 <__clzdi2+0x14>
 80027fe:	0008      	movs	r0, r1
 8002800:	f7ff ffd8 	bl	80027b4 <__clzsi2>
 8002804:	bd10      	pop	{r4, pc}
 8002806:	46c0      	nop			@ (mov r8, r8)

08002808 <registerDebugCallbacks>:

void debugRxCallback(UART_HandleTypeDef *huart, uint16_t dma_tail);
void debugTxDone(UART_HandleTypeDef *huart);

void registerDebugCallbacks()
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
    HAL_UART_RegisterRxEventCallback(&DEBUG_UART, debugRxCallback);
 800280c:	4a07      	ldr	r2, [pc, #28]	@ (800282c <registerDebugCallbacks+0x24>)
 800280e:	4b08      	ldr	r3, [pc, #32]	@ (8002830 <registerDebugCallbacks+0x28>)
 8002810:	0011      	movs	r1, r2
 8002812:	0018      	movs	r0, r3
 8002814:	f004 fb26 	bl	8006e64 <HAL_UART_RegisterRxEventCallback>
    HAL_UART_RegisterCallback(&DEBUG_UART, HAL_UART_TX_COMPLETE_CB_ID, debugTxDone);
 8002818:	4a06      	ldr	r2, [pc, #24]	@ (8002834 <registerDebugCallbacks+0x2c>)
 800281a:	4b05      	ldr	r3, [pc, #20]	@ (8002830 <registerDebugCallbacks+0x28>)
 800281c:	2101      	movs	r1, #1
 800281e:	0018      	movs	r0, r3
 8002820:	f004 fa7c 	bl	8006d1c <HAL_UART_RegisterCallback>
}
 8002824:	46c0      	nop			@ (mov r8, r8)
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	46c0      	nop			@ (mov r8, r8)
 800282c:	08002945 	.word	0x08002945
 8002830:	20000464 	.word	0x20000464
 8002834:	080029a1 	.word	0x080029a1

08002838 <setupDebugRtosObjects>:

void setupDebugRtosObjects()
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
	//https://stackoverflow.com/questions/67346516/using-queue-of-string-in-freertos
	debugTxQueueHandle = osMessageQueueNew (15, sizeof(debug_payload_t), &debugTxQueue_attributes);
 800283c:	4a0f      	ldr	r2, [pc, #60]	@ (800287c <setupDebugRtosObjects+0x44>)
 800283e:	2302      	movs	r3, #2
 8002840:	33ff      	adds	r3, #255	@ 0xff
 8002842:	0019      	movs	r1, r3
 8002844:	200f      	movs	r0, #15
 8002846:	f007 f8cb 	bl	80099e0 <osMessageQueueNew>
 800284a:	0002      	movs	r2, r0
 800284c:	4b0c      	ldr	r3, [pc, #48]	@ (8002880 <setupDebugRtosObjects+0x48>)
 800284e:	601a      	str	r2, [r3, #0]

	debugTxSemaphoreHandle = osSemaphoreNew(1, 1, &debugTxSemaphore_attributes);
 8002850:	4b0c      	ldr	r3, [pc, #48]	@ (8002884 <setupDebugRtosObjects+0x4c>)
 8002852:	001a      	movs	r2, r3
 8002854:	2101      	movs	r1, #1
 8002856:	2001      	movs	r0, #1
 8002858:	f006 ff44 	bl	80096e4 <osSemaphoreNew>
 800285c:	0002      	movs	r2, r0
 800285e:	4b0a      	ldr	r3, [pc, #40]	@ (8002888 <setupDebugRtosObjects+0x50>)
 8002860:	601a      	str	r2, [r3, #0]
	debugRxSemaphoreHandle = osSemaphoreNew(1, 0, &debugRxSemaphore_attributes);
 8002862:	4b0a      	ldr	r3, [pc, #40]	@ (800288c <setupDebugRtosObjects+0x54>)
 8002864:	001a      	movs	r2, r3
 8002866:	2100      	movs	r1, #0
 8002868:	2001      	movs	r0, #1
 800286a:	f006 ff3b 	bl	80096e4 <osSemaphoreNew>
 800286e:	0002      	movs	r2, r0
 8002870:	4b07      	ldr	r3, [pc, #28]	@ (8002890 <setupDebugRtosObjects+0x58>)
 8002872:	601a      	str	r2, [r3, #0]
}
 8002874:	46c0      	nop			@ (mov r8, r8)
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	46c0      	nop			@ (mov r8, r8)
 800287c:	08011b5c 	.word	0x08011b5c
 8002880:	20000348 	.word	0x20000348
 8002884:	08011b74 	.word	0x08011b74
 8002888:	2000034c 	.word	0x2000034c
 800288c:	08011b84 	.word	0x08011b84
 8002890:	20000350 	.word	0x20000350

08002894 <_Z16JumpToBootloaderv>:

void JumpToBootloader(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
	HAL_NVIC_SystemReset();
 8002898:	f002 f80f 	bl	80048ba <HAL_NVIC_SystemReset>
//	__ISB();
//	JumpToApplication = (void (*)(void)) (*((uint32_t *)(0x1FFF0000 + 4)));
//	/* Initialize user application's Stack Pointer */
//	__set_MSP(*(__IO uint32_t*) 0x1FFF0000);
//	JumpToApplication();
}
 800289c:	46c0      	nop			@ (mov r8, r8)
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
	...

080028a4 <debugRxHandler>:

void debugRxHandler(void *argument)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
    //modem_payload_t payload;
    uint8_t last_read_msg = DEBUG_MESSAGE_LIST_SIZE - 1;
 80028ac:	230f      	movs	r3, #15
 80028ae:	18fb      	adds	r3, r7, r3
 80028b0:	2201      	movs	r2, #1
 80028b2:	701a      	strb	r2, [r3, #0]

    // always be receiving from modem
    HAL_UARTEx_ReceiveToIdle_DMA(&DEBUG_UART, debug_buffer, sizeof(debug_buffer));
 80028b4:	491c      	ldr	r1, [pc, #112]	@ (8002928 <debugRxHandler+0x84>)
 80028b6:	4b1d      	ldr	r3, [pc, #116]	@ (800292c <debugRxHandler+0x88>)
 80028b8:	2280      	movs	r2, #128	@ 0x80
 80028ba:	0018      	movs	r0, r3
 80028bc:	f005 ff48 	bl	8008750 <HAL_UARTEx_ReceiveToIdle_DMA>

  /* Infinite loop */
    for(;;)
    {
        // acquire rx uart semaphore
        osSemaphoreAcquire(debugRxSemaphoreHandle, osWaitForever);
 80028c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002930 <debugRxHandler+0x8c>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2201      	movs	r2, #1
 80028c6:	4252      	negs	r2, r2
 80028c8:	0011      	movs	r1, r2
 80028ca:	0018      	movs	r0, r3
 80028cc:	f006 ffac 	bl	8009828 <osSemaphoreAcquire>

        // try parsing all stored messages
        while ((last_read_msg + 1u) % DEBUG_MESSAGE_LIST_SIZE != debug_urx.msgs.msg_current)
 80028d0:	e01f      	b.n	8002912 <debugRxHandler+0x6e>
        {
            last_read_msg = (last_read_msg + 1) % DEBUG_MESSAGE_LIST_SIZE;
 80028d2:	230f      	movs	r3, #15
 80028d4:	18fb      	adds	r3, r7, r3
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	3301      	adds	r3, #1
 80028da:	4a16      	ldr	r2, [pc, #88]	@ (8002934 <debugRxHandler+0x90>)
 80028dc:	4013      	ands	r3, r2
 80028de:	d504      	bpl.n	80028ea <debugRxHandler+0x46>
 80028e0:	3b01      	subs	r3, #1
 80028e2:	2202      	movs	r2, #2
 80028e4:	4252      	negs	r2, r2
 80028e6:	4313      	orrs	r3, r2
 80028e8:	3301      	adds	r3, #1
 80028ea:	001a      	movs	r2, r3
 80028ec:	210f      	movs	r1, #15
 80028ee:	187b      	adds	r3, r7, r1
 80028f0:	701a      	strb	r2, [r3, #0]

            if (strcmp((char*)&debug_list[last_read_msg*debug_urx.msgs.msg_size], "bootloader") == 0)
 80028f2:	187b      	adds	r3, r7, r1
 80028f4:	781a      	ldrb	r2, [r3, #0]
 80028f6:	4b10      	ldr	r3, [pc, #64]	@ (8002938 <debugRxHandler+0x94>)
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	435a      	muls	r2, r3
 80028fc:	4b0f      	ldr	r3, [pc, #60]	@ (800293c <debugRxHandler+0x98>)
 80028fe:	18d3      	adds	r3, r2, r3
 8002900:	4a0f      	ldr	r2, [pc, #60]	@ (8002940 <debugRxHandler+0x9c>)
 8002902:	0011      	movs	r1, r2
 8002904:	0018      	movs	r0, r3
 8002906:	f7fd fbff 	bl	8000108 <strcmp>
 800290a:	1e03      	subs	r3, r0, #0
 800290c:	d101      	bne.n	8002912 <debugRxHandler+0x6e>
            {
                JumpToBootloader();
 800290e:	f7ff ffc1 	bl	8002894 <_Z16JumpToBootloaderv>
        while ((last_read_msg + 1u) % DEBUG_MESSAGE_LIST_SIZE != debug_urx.msgs.msg_current)
 8002912:	230f      	movs	r3, #15
 8002914:	18fb      	adds	r3, r7, r3
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	3301      	adds	r3, #1
 800291a:	2201      	movs	r2, #1
 800291c:	401a      	ands	r2, r3
 800291e:	4b06      	ldr	r3, [pc, #24]	@ (8002938 <debugRxHandler+0x94>)
 8002920:	69db      	ldr	r3, [r3, #28]
 8002922:	429a      	cmp	r2, r3
 8002924:	d1d5      	bne.n	80028d2 <debugRxHandler+0x2e>
        osSemaphoreAcquire(debugRxSemaphoreHandle, osWaitForever);
 8002926:	e7cb      	b.n	80028c0 <debugRxHandler+0x1c>
 8002928:	20000220 	.word	0x20000220
 800292c:	20000464 	.word	0x20000464
 8002930:	20000350 	.word	0x20000350
 8002934:	80000001 	.word	0x80000001
 8002938:	20000320 	.word	0x20000320
 800293c:	200002a0 	.word	0x200002a0
 8002940:	080118e8 	.word	0x080118e8

08002944 <_Z15debugRxCallbackP20__UART_HandleTypeDeft>:
        }
    }
}

void debugRxCallback(UART_HandleTypeDef *huart, uint16_t dma_tail)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	000a      	movs	r2, r1
 800294e:	1cbb      	adds	r3, r7, #2
 8002950:	801a      	strh	r2, [r3, #0]

	debug_urx.buf.tail = dma_tail;
 8002952:	1cbb      	adds	r3, r7, #2
 8002954:	881a      	ldrh	r2, [r3, #0]
 8002956:	4b10      	ldr	r3, [pc, #64]	@ (8002998 <_Z15debugRxCallbackP20__UART_HandleTypeDeft+0x54>)
 8002958:	609a      	str	r2, [r3, #8]
    if (uartRxCallback(&debug_urx))
 800295a:	4b0f      	ldr	r3, [pc, #60]	@ (8002998 <_Z15debugRxCallbackP20__UART_HandleTypeDeft+0x54>)
 800295c:	0018      	movs	r0, r3
 800295e:	f001 fcf9 	bl	8004354 <uartRxCallback>
 8002962:	0003      	movs	r3, r0
 8002964:	1e5a      	subs	r2, r3, #1
 8002966:	4193      	sbcs	r3, r2
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00f      	beq.n	800298e <_Z15debugRxCallbackP20__UART_HandleTypeDeft+0x4a>
    {
        if (!osSemaphoreGetCount(debugRxSemaphoreHandle)) osSemaphoreRelease(debugRxSemaphoreHandle);
 800296e:	4b0b      	ldr	r3, [pc, #44]	@ (800299c <_Z15debugRxCallbackP20__UART_HandleTypeDeft+0x58>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	0018      	movs	r0, r3
 8002974:	f007 f804 	bl	8009980 <osSemaphoreGetCount>
 8002978:	0003      	movs	r3, r0
 800297a:	425a      	negs	r2, r3
 800297c:	4153      	adcs	r3, r2
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2b00      	cmp	r3, #0
 8002982:	d004      	beq.n	800298e <_Z15debugRxCallbackP20__UART_HandleTypeDeft+0x4a>
 8002984:	4b05      	ldr	r3, [pc, #20]	@ (800299c <_Z15debugRxCallbackP20__UART_HandleTypeDeft+0x58>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	0018      	movs	r0, r3
 800298a:	f006 ffab 	bl	80098e4 <osSemaphoreRelease>
    }
}
 800298e:	46c0      	nop			@ (mov r8, r8)
 8002990:	46bd      	mov	sp, r7
 8002992:	b002      	add	sp, #8
 8002994:	bd80      	pop	{r7, pc}
 8002996:	46c0      	nop			@ (mov r8, r8)
 8002998:	20000320 	.word	0x20000320
 800299c:	20000350 	.word	0x20000350

080029a0 <_Z11debugTxDoneP20__UART_HandleTypeDef>:

void debugTxDone(UART_HandleTypeDef *huart)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
	if (!osSemaphoreGetCount(debugTxSemaphoreHandle)) osSemaphoreRelease(debugTxSemaphoreHandle);
 80029a8:	4b09      	ldr	r3, [pc, #36]	@ (80029d0 <_Z11debugTxDoneP20__UART_HandleTypeDef+0x30>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	0018      	movs	r0, r3
 80029ae:	f006 ffe7 	bl	8009980 <osSemaphoreGetCount>
 80029b2:	0003      	movs	r3, r0
 80029b4:	425a      	negs	r2, r3
 80029b6:	4153      	adcs	r3, r2
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d004      	beq.n	80029c8 <_Z11debugTxDoneP20__UART_HandleTypeDef+0x28>
 80029be:	4b04      	ldr	r3, [pc, #16]	@ (80029d0 <_Z11debugTxDoneP20__UART_HandleTypeDef+0x30>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	0018      	movs	r0, r3
 80029c4:	f006 ff8e 	bl	80098e4 <osSemaphoreRelease>
}
 80029c8:	46c0      	nop			@ (mov r8, r8)
 80029ca:	46bd      	mov	sp, r7
 80029cc:	b002      	add	sp, #8
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	2000034c 	.word	0x2000034c

080029d4 <debugTxHandler>:

void debugTxHandler(void *argument)
{
 80029d4:	b5b0      	push	{r4, r5, r7, lr}
 80029d6:	b0c6      	sub	sp, #280	@ 0x118
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN debugTxHandler */
	debug_payload_t payload;
	osStatus_t status;

	HAL_UART_Transmit(&DEBUG_UART, (uint8_t*)"started debug tx handler\r\n", 25, 1000);
 80029dc:	23fa      	movs	r3, #250	@ 0xfa
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	4930      	ldr	r1, [pc, #192]	@ (8002aa4 <debugTxHandler+0xd0>)
 80029e2:	4831      	ldr	r0, [pc, #196]	@ (8002aa8 <debugTxHandler+0xd4>)
 80029e4:	2219      	movs	r2, #25
 80029e6:	f004 fa70 	bl	8006eca <HAL_UART_Transmit>

	uint32_t stack_space = osThreadGetStackSpace(osThreadGetId());
 80029ea:	f006 fc93 	bl	8009314 <osThreadGetId>
 80029ee:	0003      	movs	r3, r0
 80029f0:	0018      	movs	r0, r3
 80029f2:	f006 fc9b 	bl	800932c <osThreadGetStackSpace>
 80029f6:	0003      	movs	r3, r0
 80029f8:	228a      	movs	r2, #138	@ 0x8a
 80029fa:	0052      	lsls	r2, r2, #1
 80029fc:	18b9      	adds	r1, r7, r2
 80029fe:	600b      	str	r3, [r1, #0]
	payload.size = sprintf((char*)payload.data,"debug stack space %ld\r\n",stack_space);
 8002a00:	18bb      	adds	r3, r7, r2
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	4929      	ldr	r1, [pc, #164]	@ (8002aac <debugTxHandler+0xd8>)
 8002a06:	240c      	movs	r4, #12
 8002a08:	193b      	adds	r3, r7, r4
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f00b f98a 	bl	800dd24 <siprintf>
 8002a10:	0003      	movs	r3, r0
 8002a12:	b2d9      	uxtb	r1, r3
 8002a14:	4b26      	ldr	r3, [pc, #152]	@ (8002ab0 <debugTxHandler+0xdc>)
 8002a16:	208c      	movs	r0, #140	@ 0x8c
 8002a18:	0040      	lsls	r0, r0, #1
 8002a1a:	181b      	adds	r3, r3, r0
 8002a1c:	19da      	adds	r2, r3, r7
 8002a1e:	2380      	movs	r3, #128	@ 0x80
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	54d1      	strb	r1, [r2, r3]
	HAL_UART_Transmit(&DEBUG_UART, payload.data, payload.size, 200);
 8002a24:	4b22      	ldr	r3, [pc, #136]	@ (8002ab0 <debugTxHandler+0xdc>)
 8002a26:	181b      	adds	r3, r3, r0
 8002a28:	19da      	adds	r2, r3, r7
 8002a2a:	2380      	movs	r3, #128	@ 0x80
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	5cd3      	ldrb	r3, [r2, r3]
 8002a30:	001a      	movs	r2, r3
 8002a32:	1939      	adds	r1, r7, r4
 8002a34:	481c      	ldr	r0, [pc, #112]	@ (8002aa8 <debugTxHandler+0xd4>)
 8002a36:	23c8      	movs	r3, #200	@ 0xc8
 8002a38:	f004 fa47 	bl	8006eca <HAL_UART_Transmit>

  /* Infinite loop */
  for(;;)
  {
	  status = osSemaphoreAcquire(debugTxSemaphoreHandle, osWaitForever);
 8002a3c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ab4 <debugTxHandler+0xe0>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2201      	movs	r2, #1
 8002a42:	4252      	negs	r2, r2
 8002a44:	0011      	movs	r1, r2
 8002a46:	0018      	movs	r0, r3
 8002a48:	f006 feee 	bl	8009828 <osSemaphoreAcquire>
 8002a4c:	0003      	movs	r3, r0
 8002a4e:	2488      	movs	r4, #136	@ 0x88
 8002a50:	0064      	lsls	r4, r4, #1
 8002a52:	193a      	adds	r2, r7, r4
 8002a54:	6013      	str	r3, [r2, #0]
	  if(status != osOK) continue; // never happens if osWaitForever
 8002a56:	193b      	adds	r3, r7, r4
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d11e      	bne.n	8002a9c <debugTxHandler+0xc8>

	  status = osMessageQueueGet(debugTxQueueHandle, (void *)&payload, NULL, osWaitForever );
 8002a5e:	4b16      	ldr	r3, [pc, #88]	@ (8002ab8 <debugTxHandler+0xe4>)
 8002a60:	6818      	ldr	r0, [r3, #0]
 8002a62:	2301      	movs	r3, #1
 8002a64:	425b      	negs	r3, r3
 8002a66:	250c      	movs	r5, #12
 8002a68:	1979      	adds	r1, r7, r5
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f007 f8a8 	bl	8009bc0 <osMessageQueueGet>
 8002a70:	0003      	movs	r3, r0
 8002a72:	193a      	adds	r2, r7, r4
 8002a74:	6013      	str	r3, [r2, #0]
	  if(status != osOK) continue; // never happens if osWaitForever
 8002a76:	193b      	adds	r3, r7, r4
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d110      	bne.n	8002aa0 <debugTxHandler+0xcc>

	  HAL_UART_Transmit_DMA(&DEBUG_UART, payload.data, payload.size);
 8002a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab0 <debugTxHandler+0xdc>)
 8002a80:	228c      	movs	r2, #140	@ 0x8c
 8002a82:	0052      	lsls	r2, r2, #1
 8002a84:	189b      	adds	r3, r3, r2
 8002a86:	19da      	adds	r2, r3, r7
 8002a88:	2380      	movs	r3, #128	@ 0x80
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	5cd3      	ldrb	r3, [r2, r3]
 8002a8e:	001a      	movs	r2, r3
 8002a90:	1979      	adds	r1, r7, r5
 8002a92:	4b05      	ldr	r3, [pc, #20]	@ (8002aa8 <debugTxHandler+0xd4>)
 8002a94:	0018      	movs	r0, r3
 8002a96:	f004 fab7 	bl	8007008 <HAL_UART_Transmit_DMA>
 8002a9a:	e7cf      	b.n	8002a3c <debugTxHandler+0x68>
	  if(status != osOK) continue; // never happens if osWaitForever
 8002a9c:	46c0      	nop			@ (mov r8, r8)
 8002a9e:	e7cd      	b.n	8002a3c <debugTxHandler+0x68>
	  if(status != osOK) continue; // never happens if osWaitForever
 8002aa0:	46c0      	nop			@ (mov r8, r8)
	  status = osSemaphoreAcquire(debugTxSemaphoreHandle, osWaitForever);
 8002aa2:	e7cb      	b.n	8002a3c <debugTxHandler+0x68>
 8002aa4:	080118f4 	.word	0x080118f4
 8002aa8:	20000464 	.word	0x20000464
 8002aac:	08011910 	.word	0x08011910
 8002ab0:	fffffef4 	.word	0xfffffef4
 8002ab4:	2000034c 	.word	0x2000034c
 8002ab8:	20000348 	.word	0x20000348

08002abc <_ZN5Debug6printfEPKcz>:
  }
  /* USER CODE END debugTxHandler */
}

void Debug::printf(const char *fmt, ...) {
 8002abc:	b40e      	push	{r1, r2, r3}
 8002abe:	b580      	push	{r7, lr}
 8002ac0:	b085      	sub	sp, #20
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start(args, fmt);
 8002ac6:	2320      	movs	r3, #32
 8002ac8:	18fb      	adds	r3, r7, r3
 8002aca:	60fb      	str	r3, [r7, #12]
	payload.size = vsnprintf((char*)payload.data, sizeof(payload.data), fmt, args);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	69fa      	ldr	r2, [r7, #28]
 8002ad2:	2180      	movs	r1, #128	@ 0x80
 8002ad4:	0049      	lsls	r1, r1, #1
 8002ad6:	f00b f9c1 	bl	800de5c <vsniprintf>
 8002ada:	0003      	movs	r3, r0
 8002adc:	b2d9      	uxtb	r1, r3
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	2380      	movs	r3, #128	@ 0x80
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	54d1      	strb	r1, [r2, r3]
	va_end(args);

	osMessageQueuePut(debugTxQueueHandle, (void*)&payload, 0, 0);
 8002ae6:	4b07      	ldr	r3, [pc, #28]	@ (8002b04 <_ZN5Debug6printfEPKcz+0x48>)
 8002ae8:	6818      	ldr	r0, [r3, #0]
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	2300      	movs	r3, #0
 8002aee:	2200      	movs	r2, #0
 8002af0:	f006 fffc 	bl	8009aec <osMessageQueuePut>
}
 8002af4:	46c0      	nop			@ (mov r8, r8)
 8002af6:	46bd      	mov	sp, r7
 8002af8:	b005      	add	sp, #20
 8002afa:	bc80      	pop	{r7}
 8002afc:	bc08      	pop	{r3}
 8002afe:	b003      	add	sp, #12
 8002b00:	4718      	bx	r3
 8002b02:	46c0      	nop			@ (mov r8, r8)
 8002b04:	20000348 	.word	0x20000348

08002b08 <_Z41__static_initialization_and_destruction_0v>:
	va_list args;
	va_start(args, fmt);
	payload.size = vsnprintf((char*)payload.data, sizeof(payload.data), fmt, args);
	va_end(args);
	HAL_UART_Transmit_DMA(&DEBUG_UART, payload.data, payload.size);
}
 8002b08:	b590      	push	{r4, r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
};
 8002b0c:	4b07      	ldr	r3, [pc, #28]	@ (8002b2c <_Z41__static_initialization_and_destruction_0v+0x24>)
 8002b0e:	4a08      	ldr	r2, [pc, #32]	@ (8002b30 <_Z41__static_initialization_and_destruction_0v+0x28>)
 8002b10:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002b12:	c313      	stmia	r3!, {r0, r1, r4}
 8002b14:	6812      	ldr	r2, [r2, #0]
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	4b04      	ldr	r3, [pc, #16]	@ (8002b2c <_Z41__static_initialization_and_destruction_0v+0x24>)
 8002b1a:	4a06      	ldr	r2, [pc, #24]	@ (8002b34 <_Z41__static_initialization_and_destruction_0v+0x2c>)
 8002b1c:	3310      	adds	r3, #16
 8002b1e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002b20:	c313      	stmia	r3!, {r0, r1, r4}
 8002b22:	ca03      	ldmia	r2!, {r0, r1}
 8002b24:	c303      	stmia	r3!, {r0, r1}
}
 8002b26:	46c0      	nop			@ (mov r8, r8)
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd90      	pop	{r4, r7, pc}
 8002b2c:	20000320 	.word	0x20000320
 8002b30:	20000000 	.word	0x20000000
 8002b34:	20000010 	.word	0x20000010

08002b38 <_GLOBAL__sub_I_debug_buffer>:
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	f7ff ffe4 	bl	8002b08 <_Z41__static_initialization_and_destruction_0v>
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b48:	f001 fdbc 	bl	80046c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b4c:	f000 f85c 	bl	8002c08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b50:	f000 f950 	bl	8002df4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002b54:	f000 f928 	bl	8002da8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002b58:	f000 f8f6 	bl	8002d48 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8002b5c:	f000 f8bc 	bl	8002cd8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* Register callbacks */
  registerDebugCallbacks();
 8002b60:	f7ff fe52 	bl	8002808 <registerDebugCallbacks>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002b64:	f006 fab2 	bl	80090cc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of mainTask */
  mainTaskHandle = osThreadNew(mainHandler, NULL, &mainTask_attributes);
 8002b68:	4a19      	ldr	r2, [pc, #100]	@ (8002bd0 <main+0x8c>)
 8002b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd4 <main+0x90>)
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	0018      	movs	r0, r3
 8002b70:	f006 fb2c 	bl	80091cc <osThreadNew>
 8002b74:	0002      	movs	r2, r0
 8002b76:	4b18      	ldr	r3, [pc, #96]	@ (8002bd8 <main+0x94>)
 8002b78:	601a      	str	r2, [r3, #0]

  /* creation of debugTxTask */
  debugTxTaskHandle = osThreadNew(debugTxHandler, NULL, &debugTxTask_attributes);
 8002b7a:	4a18      	ldr	r2, [pc, #96]	@ (8002bdc <main+0x98>)
 8002b7c:	4b18      	ldr	r3, [pc, #96]	@ (8002be0 <main+0x9c>)
 8002b7e:	2100      	movs	r1, #0
 8002b80:	0018      	movs	r0, r3
 8002b82:	f006 fb23 	bl	80091cc <osThreadNew>
 8002b86:	0002      	movs	r2, r0
 8002b88:	4b16      	ldr	r3, [pc, #88]	@ (8002be4 <main+0xa0>)
 8002b8a:	601a      	str	r2, [r3, #0]

  /* creation of debugRxTask */
  debugRxTaskHandle = osThreadNew(debugRxHandler, NULL, &debugRxTask_attributes);
 8002b8c:	4a16      	ldr	r2, [pc, #88]	@ (8002be8 <main+0xa4>)
 8002b8e:	4b17      	ldr	r3, [pc, #92]	@ (8002bec <main+0xa8>)
 8002b90:	2100      	movs	r1, #0
 8002b92:	0018      	movs	r0, r3
 8002b94:	f006 fb1a 	bl	80091cc <osThreadNew>
 8002b98:	0002      	movs	r2, r0
 8002b9a:	4b15      	ldr	r3, [pc, #84]	@ (8002bf0 <main+0xac>)
 8002b9c:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  touchscreenTaskHandle = osThreadNew(displayHandler, NULL, &touchscreenTask_attributes);
 8002b9e:	4a15      	ldr	r2, [pc, #84]	@ (8002bf4 <main+0xb0>)
 8002ba0:	4b15      	ldr	r3, [pc, #84]	@ (8002bf8 <main+0xb4>)
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	0018      	movs	r0, r3
 8002ba6:	f006 fb11 	bl	80091cc <osThreadNew>
 8002baa:	0002      	movs	r2, r0
 8002bac:	4b13      	ldr	r3, [pc, #76]	@ (8002bfc <main+0xb8>)
 8002bae:	601a      	str	r2, [r3, #0]
  setupTouchscreenObjects();
 8002bb0:	f000 fde2 	bl	8003778 <setupTouchscreenObjects>
  /* add threads, ... */
  setupDebugRtosObjects();
 8002bb4:	f7ff fe40 	bl	8002838 <setupDebugRtosObjects>
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of screenSpiDoneEvent */
  screenSpiDoneEventHandle = osEventFlagsNew(&screenSpiDoneEvent_attributes);
 8002bb8:	4b11      	ldr	r3, [pc, #68]	@ (8002c00 <main+0xbc>)
 8002bba:	0018      	movs	r0, r3
 8002bbc:	f006 fc42 	bl	8009444 <osEventFlagsNew>
 8002bc0:	0002      	movs	r2, r0
 8002bc2:	4b10      	ldr	r3, [pc, #64]	@ (8002c04 <main+0xc0>)
 8002bc4:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002bc6:	f006 faad 	bl	8009124 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002bca:	46c0      	nop			@ (mov r8, r8)
 8002bcc:	e7fd      	b.n	8002bca <main+0x86>
 8002bce:	46c0      	nop			@ (mov r8, r8)
 8002bd0:	08011b94 	.word	0x08011b94
 8002bd4:	08003031 	.word	0x08003031
 8002bd8:	200005ac 	.word	0x200005ac
 8002bdc:	08011bb8 	.word	0x08011bb8
 8002be0:	080029d5 	.word	0x080029d5
 8002be4:	200005b0 	.word	0x200005b0
 8002be8:	08011bdc 	.word	0x08011bdc
 8002bec:	080028a5 	.word	0x080028a5
 8002bf0:	200005b4 	.word	0x200005b4
 8002bf4:	08011c10 	.word	0x08011c10
 8002bf8:	08003905 	.word	0x08003905
 8002bfc:	200005bc 	.word	0x200005bc
 8002c00:	08011c00 	.word	0x08011c00
 8002c04:	200005b8 	.word	0x200005b8

08002c08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c08:	b590      	push	{r4, r7, lr}
 8002c0a:	b09f      	sub	sp, #124	@ 0x7c
 8002c0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c0e:	2440      	movs	r4, #64	@ 0x40
 8002c10:	193b      	adds	r3, r7, r4
 8002c12:	0018      	movs	r0, r3
 8002c14:	2338      	movs	r3, #56	@ 0x38
 8002c16:	001a      	movs	r2, r3
 8002c18:	2100      	movs	r1, #0
 8002c1a:	f00b f92b 	bl	800de74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c1e:	232c      	movs	r3, #44	@ 0x2c
 8002c20:	18fb      	adds	r3, r7, r3
 8002c22:	0018      	movs	r0, r3
 8002c24:	2314      	movs	r3, #20
 8002c26:	001a      	movs	r2, r3
 8002c28:	2100      	movs	r1, #0
 8002c2a:	f00b f923 	bl	800de74 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c2e:	1d3b      	adds	r3, r7, #4
 8002c30:	0018      	movs	r0, r3
 8002c32:	2328      	movs	r3, #40	@ 0x28
 8002c34:	001a      	movs	r2, r3
 8002c36:	2100      	movs	r1, #0
 8002c38:	f00b f91c 	bl	800de74 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c3c:	4b24      	ldr	r3, [pc, #144]	@ (8002cd0 <SystemClock_Config+0xc8>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a24      	ldr	r2, [pc, #144]	@ (8002cd4 <SystemClock_Config+0xcc>)
 8002c42:	401a      	ands	r2, r3
 8002c44:	4b22      	ldr	r3, [pc, #136]	@ (8002cd0 <SystemClock_Config+0xc8>)
 8002c46:	2180      	movs	r1, #128	@ 0x80
 8002c48:	0109      	lsls	r1, r1, #4
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c4e:	0021      	movs	r1, r4
 8002c50:	187b      	adds	r3, r7, r1
 8002c52:	2202      	movs	r2, #2
 8002c54:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c56:	187b      	adds	r3, r7, r1
 8002c58:	2201      	movs	r2, #1
 8002c5a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c5c:	187b      	adds	r3, r7, r1
 8002c5e:	2210      	movs	r2, #16
 8002c60:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002c62:	187b      	adds	r3, r7, r1
 8002c64:	2200      	movs	r2, #0
 8002c66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c68:	187b      	adds	r3, r7, r1
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f002 fa08 	bl	8005080 <HAL_RCC_OscConfig>
 8002c70:	1e03      	subs	r3, r0, #0
 8002c72:	d001      	beq.n	8002c78 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8002c74:	f000 f9d6 	bl	8003024 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c78:	212c      	movs	r1, #44	@ 0x2c
 8002c7a:	187b      	adds	r3, r7, r1
 8002c7c:	220f      	movs	r2, #15
 8002c7e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002c80:	187b      	adds	r3, r7, r1
 8002c82:	2201      	movs	r2, #1
 8002c84:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c86:	187b      	adds	r3, r7, r1
 8002c88:	2200      	movs	r2, #0
 8002c8a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c8c:	187b      	adds	r3, r7, r1
 8002c8e:	2200      	movs	r2, #0
 8002c90:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c92:	187b      	adds	r3, r7, r1
 8002c94:	2200      	movs	r2, #0
 8002c96:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002c98:	187b      	adds	r3, r7, r1
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f002 fdc3 	bl	8005828 <HAL_RCC_ClockConfig>
 8002ca2:	1e03      	subs	r3, r0, #0
 8002ca4:	d001      	beq.n	8002caa <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002ca6:	f000 f9bd 	bl	8003024 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002caa:	1d3b      	adds	r3, r7, #4
 8002cac:	2202      	movs	r2, #2
 8002cae:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 8002cb0:	1d3b      	adds	r3, r7, #4
 8002cb2:	2208      	movs	r2, #8
 8002cb4:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002cb6:	1d3b      	adds	r3, r7, #4
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f002 ffeb 	bl	8005c94 <HAL_RCCEx_PeriphCLKConfig>
 8002cbe:	1e03      	subs	r3, r0, #0
 8002cc0:	d001      	beq.n	8002cc6 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8002cc2:	f000 f9af 	bl	8003024 <Error_Handler>
  }
}
 8002cc6:	46c0      	nop			@ (mov r8, r8)
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	b01f      	add	sp, #124	@ 0x7c
 8002ccc:	bd90      	pop	{r4, r7, pc}
 8002cce:	46c0      	nop			@ (mov r8, r8)
 8002cd0:	40007000 	.word	0x40007000
 8002cd4:	ffffe7ff 	.word	0xffffe7ff

08002cd8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002cdc:	4b18      	ldr	r3, [pc, #96]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002cde:	4a19      	ldr	r2, [pc, #100]	@ (8002d44 <MX_SPI1_Init+0x6c>)
 8002ce0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002ce2:	4b17      	ldr	r3, [pc, #92]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002ce4:	2282      	movs	r2, #130	@ 0x82
 8002ce6:	0052      	lsls	r2, r2, #1
 8002ce8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002cea:	4b15      	ldr	r3, [pc, #84]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002cf0:	4b13      	ldr	r3, [pc, #76]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cf6:	4b12      	ldr	r3, [pc, #72]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cfc:	4b10      	ldr	r3, [pc, #64]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d02:	4b0f      	ldr	r3, [pc, #60]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002d04:	2280      	movs	r2, #128	@ 0x80
 8002d06:	0092      	lsls	r2, r2, #2
 8002d08:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d10:	4b0b      	ldr	r3, [pc, #44]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d16:	4b0a      	ldr	r3, [pc, #40]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d1c:	4b08      	ldr	r3, [pc, #32]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002d22:	4b07      	ldr	r3, [pc, #28]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002d24:	2207      	movs	r2, #7
 8002d26:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d28:	4b05      	ldr	r3, [pc, #20]	@ (8002d40 <MX_SPI1_Init+0x68>)
 8002d2a:	0018      	movs	r0, r3
 8002d2c:	f003 f950 	bl	8005fd0 <HAL_SPI_Init>
 8002d30:	1e03      	subs	r3, r0, #0
 8002d32:	d001      	beq.n	8002d38 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002d34:	f000 f976 	bl	8003024 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002d38:	46c0      	nop			@ (mov r8, r8)
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	46c0      	nop			@ (mov r8, r8)
 8002d40:	20000354 	.word	0x20000354
 8002d44:	40013000 	.word	0x40013000

08002d48 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d4c:	4b14      	ldr	r3, [pc, #80]	@ (8002da0 <MX_USART2_UART_Init+0x58>)
 8002d4e:	4a15      	ldr	r2, [pc, #84]	@ (8002da4 <MX_USART2_UART_Init+0x5c>)
 8002d50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d52:	4b13      	ldr	r3, [pc, #76]	@ (8002da0 <MX_USART2_UART_Init+0x58>)
 8002d54:	22e1      	movs	r2, #225	@ 0xe1
 8002d56:	0252      	lsls	r2, r2, #9
 8002d58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d5a:	4b11      	ldr	r3, [pc, #68]	@ (8002da0 <MX_USART2_UART_Init+0x58>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d60:	4b0f      	ldr	r3, [pc, #60]	@ (8002da0 <MX_USART2_UART_Init+0x58>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d66:	4b0e      	ldr	r3, [pc, #56]	@ (8002da0 <MX_USART2_UART_Init+0x58>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002da0 <MX_USART2_UART_Init+0x58>)
 8002d6e:	220c      	movs	r2, #12
 8002d70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d72:	4b0b      	ldr	r3, [pc, #44]	@ (8002da0 <MX_USART2_UART_Init+0x58>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d78:	4b09      	ldr	r3, [pc, #36]	@ (8002da0 <MX_USART2_UART_Init+0x58>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d7e:	4b08      	ldr	r3, [pc, #32]	@ (8002da0 <MX_USART2_UART_Init+0x58>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d84:	4b06      	ldr	r3, [pc, #24]	@ (8002da0 <MX_USART2_UART_Init+0x58>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d8a:	4b05      	ldr	r3, [pc, #20]	@ (8002da0 <MX_USART2_UART_Init+0x58>)
 8002d8c:	0018      	movs	r0, r3
 8002d8e:	f003 ff5f 	bl	8006c50 <HAL_UART_Init>
 8002d92:	1e03      	subs	r3, r0, #0
 8002d94:	d001      	beq.n	8002d9a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002d96:	f000 f945 	bl	8003024 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d9a:	46c0      	nop			@ (mov r8, r8)
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	20000464 	.word	0x20000464
 8002da4:	40004400 	.word	0x40004400

08002da8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002dae:	4b10      	ldr	r3, [pc, #64]	@ (8002df0 <MX_DMA_Init+0x48>)
 8002db0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002db2:	4b0f      	ldr	r3, [pc, #60]	@ (8002df0 <MX_DMA_Init+0x48>)
 8002db4:	2101      	movs	r1, #1
 8002db6:	430a      	orrs	r2, r1
 8002db8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002dba:	4b0d      	ldr	r3, [pc, #52]	@ (8002df0 <MX_DMA_Init+0x48>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	607b      	str	r3, [r7, #4]
 8002dc4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	2103      	movs	r1, #3
 8002dca:	200a      	movs	r0, #10
 8002dcc:	f001 fd50 	bl	8004870 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002dd0:	200a      	movs	r0, #10
 8002dd2:	f001 fd62 	bl	800489a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 3, 0);
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	2103      	movs	r1, #3
 8002dda:	200b      	movs	r0, #11
 8002ddc:	f001 fd48 	bl	8004870 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8002de0:	200b      	movs	r0, #11
 8002de2:	f001 fd5a 	bl	800489a <HAL_NVIC_EnableIRQ>

}
 8002de6:	46c0      	nop			@ (mov r8, r8)
 8002de8:	46bd      	mov	sp, r7
 8002dea:	b002      	add	sp, #8
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	46c0      	nop			@ (mov r8, r8)
 8002df0:	40021000 	.word	0x40021000

08002df4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002df4:	b590      	push	{r4, r7, lr}
 8002df6:	b08b      	sub	sp, #44	@ 0x2c
 8002df8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dfa:	2414      	movs	r4, #20
 8002dfc:	193b      	adds	r3, r7, r4
 8002dfe:	0018      	movs	r0, r3
 8002e00:	2314      	movs	r3, #20
 8002e02:	001a      	movs	r2, r3
 8002e04:	2100      	movs	r1, #0
 8002e06:	f00b f835 	bl	800de74 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e0a:	4b43      	ldr	r3, [pc, #268]	@ (8002f18 <MX_GPIO_Init+0x124>)
 8002e0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e0e:	4b42      	ldr	r3, [pc, #264]	@ (8002f18 <MX_GPIO_Init+0x124>)
 8002e10:	2104      	movs	r1, #4
 8002e12:	430a      	orrs	r2, r1
 8002e14:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e16:	4b40      	ldr	r3, [pc, #256]	@ (8002f18 <MX_GPIO_Init+0x124>)
 8002e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e1a:	2204      	movs	r2, #4
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]
 8002e20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e22:	4b3d      	ldr	r3, [pc, #244]	@ (8002f18 <MX_GPIO_Init+0x124>)
 8002e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e26:	4b3c      	ldr	r3, [pc, #240]	@ (8002f18 <MX_GPIO_Init+0x124>)
 8002e28:	2180      	movs	r1, #128	@ 0x80
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e2e:	4b3a      	ldr	r3, [pc, #232]	@ (8002f18 <MX_GPIO_Init+0x124>)
 8002e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e32:	2280      	movs	r2, #128	@ 0x80
 8002e34:	4013      	ands	r3, r2
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e3a:	4b37      	ldr	r3, [pc, #220]	@ (8002f18 <MX_GPIO_Init+0x124>)
 8002e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e3e:	4b36      	ldr	r3, [pc, #216]	@ (8002f18 <MX_GPIO_Init+0x124>)
 8002e40:	2101      	movs	r1, #1
 8002e42:	430a      	orrs	r2, r1
 8002e44:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e46:	4b34      	ldr	r3, [pc, #208]	@ (8002f18 <MX_GPIO_Init+0x124>)
 8002e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	60bb      	str	r3, [r7, #8]
 8002e50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e52:	4b31      	ldr	r3, [pc, #196]	@ (8002f18 <MX_GPIO_Init+0x124>)
 8002e54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e56:	4b30      	ldr	r3, [pc, #192]	@ (8002f18 <MX_GPIO_Init+0x124>)
 8002e58:	2102      	movs	r1, #2
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e5e:	4b2e      	ldr	r3, [pc, #184]	@ (8002f18 <MX_GPIO_Init+0x124>)
 8002e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e62:	2202      	movs	r2, #2
 8002e64:	4013      	ands	r3, r2
 8002e66:	607b      	str	r3, [r7, #4]
 8002e68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_RESET);
 8002e6a:	4b2c      	ldr	r3, [pc, #176]	@ (8002f1c <MX_GPIO_Init+0x128>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	2180      	movs	r1, #128	@ 0x80
 8002e70:	0018      	movs	r0, r3
 8002e72:	f002 f8e7 	bl	8005044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Touch_CS_Pin|TFT_CS_Pin, GPIO_PIN_RESET);
 8002e76:	4b2a      	ldr	r3, [pc, #168]	@ (8002f20 <MX_GPIO_Init+0x12c>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	2160      	movs	r1, #96	@ 0x60
 8002e7c:	0018      	movs	r0, r3
 8002e7e:	f002 f8e1 	bl	8005044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002e82:	193b      	adds	r3, r7, r4
 8002e84:	2280      	movs	r2, #128	@ 0x80
 8002e86:	0192      	lsls	r2, r2, #6
 8002e88:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e8a:	193b      	adds	r3, r7, r4
 8002e8c:	2284      	movs	r2, #132	@ 0x84
 8002e8e:	0392      	lsls	r2, r2, #14
 8002e90:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e92:	193b      	adds	r3, r7, r4
 8002e94:	2200      	movs	r2, #0
 8002e96:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e98:	193b      	adds	r3, r7, r4
 8002e9a:	4a20      	ldr	r2, [pc, #128]	@ (8002f1c <MX_GPIO_Init+0x128>)
 8002e9c:	0019      	movs	r1, r3
 8002e9e:	0010      	movs	r0, r2
 8002ea0:	f001 ff52 	bl	8004d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : TFT_DC_Pin */
  GPIO_InitStruct.Pin = TFT_DC_Pin;
 8002ea4:	193b      	adds	r3, r7, r4
 8002ea6:	2280      	movs	r2, #128	@ 0x80
 8002ea8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eaa:	193b      	adds	r3, r7, r4
 8002eac:	2201      	movs	r2, #1
 8002eae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb0:	193b      	adds	r3, r7, r4
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eb6:	193b      	adds	r3, r7, r4
 8002eb8:	2200      	movs	r2, #0
 8002eba:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TFT_DC_GPIO_Port, &GPIO_InitStruct);
 8002ebc:	193b      	adds	r3, r7, r4
 8002ebe:	4a17      	ldr	r2, [pc, #92]	@ (8002f1c <MX_GPIO_Init+0x128>)
 8002ec0:	0019      	movs	r1, r3
 8002ec2:	0010      	movs	r0, r2
 8002ec4:	f001 ff40 	bl	8004d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : Touch_IRQ_Pin */
  GPIO_InitStruct.Pin = Touch_IRQ_Pin;
 8002ec8:	193b      	adds	r3, r7, r4
 8002eca:	2280      	movs	r2, #128	@ 0x80
 8002ecc:	00d2      	lsls	r2, r2, #3
 8002ece:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ed0:	193b      	adds	r3, r7, r4
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed6:	193b      	adds	r3, r7, r4
 8002ed8:	2200      	movs	r2, #0
 8002eda:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Touch_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002edc:	193a      	adds	r2, r7, r4
 8002ede:	23a0      	movs	r3, #160	@ 0xa0
 8002ee0:	05db      	lsls	r3, r3, #23
 8002ee2:	0011      	movs	r1, r2
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	f001 ff2f 	bl	8004d48 <HAL_GPIO_Init>

  /*Configure GPIO pins : Touch_CS_Pin TFT_CS_Pin */
  GPIO_InitStruct.Pin = Touch_CS_Pin|TFT_CS_Pin;
 8002eea:	0021      	movs	r1, r4
 8002eec:	187b      	adds	r3, r7, r1
 8002eee:	2260      	movs	r2, #96	@ 0x60
 8002ef0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ef2:	187b      	adds	r3, r7, r1
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef8:	187b      	adds	r3, r7, r1
 8002efa:	2200      	movs	r2, #0
 8002efc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002efe:	187b      	adds	r3, r7, r1
 8002f00:	2200      	movs	r2, #0
 8002f02:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f04:	187b      	adds	r3, r7, r1
 8002f06:	4a06      	ldr	r2, [pc, #24]	@ (8002f20 <MX_GPIO_Init+0x12c>)
 8002f08:	0019      	movs	r1, r3
 8002f0a:	0010      	movs	r0, r2
 8002f0c:	f001 ff1c 	bl	8004d48 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002f10:	46c0      	nop			@ (mov r8, r8)
 8002f12:	46bd      	mov	sp, r7
 8002f14:	b00b      	add	sp, #44	@ 0x2c
 8002f16:	bd90      	pop	{r4, r7, pc}
 8002f18:	40021000 	.word	0x40021000
 8002f1c:	50000800 	.word	0x50000800
 8002f20:	50000400 	.word	0x50000400

08002f24 <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  if (hspi == &ILI9341_SPI_PORT) osEventFlagsSet(screenSpiDoneEventHandle, 0x01);
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	4b06      	ldr	r3, [pc, #24]	@ (8002f48 <HAL_SPI_TxRxCpltCallback+0x24>)
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d105      	bne.n	8002f40 <HAL_SPI_TxRxCpltCallback+0x1c>
 8002f34:	4b05      	ldr	r3, [pc, #20]	@ (8002f4c <HAL_SPI_TxRxCpltCallback+0x28>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2101      	movs	r1, #1
 8002f3a:	0018      	movs	r0, r3
 8002f3c:	f006 fad0 	bl	80094e0 <osEventFlagsSet>
}
 8002f40:	46c0      	nop			@ (mov r8, r8)
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b002      	add	sp, #8
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	20000354 	.word	0x20000354
 8002f4c:	200005b8 	.word	0x200005b8

08002f50 <HAL_SPI_TxCpltCallback>:
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi){
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  if (hspi == &ILI9341_SPI_PORT) osEventFlagsSet(screenSpiDoneEventHandle, 0x01);
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	4b06      	ldr	r3, [pc, #24]	@ (8002f74 <HAL_SPI_TxCpltCallback+0x24>)
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d105      	bne.n	8002f6c <HAL_SPI_TxCpltCallback+0x1c>
 8002f60:	4b05      	ldr	r3, [pc, #20]	@ (8002f78 <HAL_SPI_TxCpltCallback+0x28>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2101      	movs	r1, #1
 8002f66:	0018      	movs	r0, r3
 8002f68:	f006 faba 	bl	80094e0 <osEventFlagsSet>
}
 8002f6c:	46c0      	nop			@ (mov r8, r8)
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	b002      	add	sp, #8
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	20000354 	.word	0x20000354
 8002f78:	200005b8 	.word	0x200005b8

08002f7c <HAL_SPI_RxCpltCallback>:
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi){
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  if (hspi == &ILI9341_SPI_PORT) osEventFlagsSet(screenSpiDoneEventHandle, 0x01);
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	4b06      	ldr	r3, [pc, #24]	@ (8002fa0 <HAL_SPI_RxCpltCallback+0x24>)
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d105      	bne.n	8002f98 <HAL_SPI_RxCpltCallback+0x1c>
 8002f8c:	4b05      	ldr	r3, [pc, #20]	@ (8002fa4 <HAL_SPI_RxCpltCallback+0x28>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2101      	movs	r1, #1
 8002f92:	0018      	movs	r0, r3
 8002f94:	f006 faa4 	bl	80094e0 <osEventFlagsSet>
}
 8002f98:	46c0      	nop			@ (mov r8, r8)
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	b002      	add	sp, #8
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	20000354 	.word	0x20000354
 8002fa4:	200005b8 	.word	0x200005b8

08002fa8 <HAL_SPI_ErrorCallback>:
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  if (hspi == &ILI9341_SPI_PORT) osEventFlagsSet(screenSpiDoneEventHandle, 0x01);
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	4b06      	ldr	r3, [pc, #24]	@ (8002fcc <HAL_SPI_ErrorCallback+0x24>)
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d105      	bne.n	8002fc4 <HAL_SPI_ErrorCallback+0x1c>
 8002fb8:	4b05      	ldr	r3, [pc, #20]	@ (8002fd0 <HAL_SPI_ErrorCallback+0x28>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2101      	movs	r1, #1
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	f006 fa8e 	bl	80094e0 <osEventFlagsSet>
}
 8002fc4:	46c0      	nop			@ (mov r8, r8)
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	b002      	add	sp, #8
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	20000354 	.word	0x20000354
 8002fd0:	200005b8 	.word	0x200005b8

08002fd4 <HAL_SPI_AbortCpltCallback>:
void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi){
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  if (hspi == &ILI9341_SPI_PORT) osEventFlagsSet(screenSpiDoneEventHandle, 0x01);
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	4b06      	ldr	r3, [pc, #24]	@ (8002ff8 <HAL_SPI_AbortCpltCallback+0x24>)
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d105      	bne.n	8002ff0 <HAL_SPI_AbortCpltCallback+0x1c>
 8002fe4:	4b05      	ldr	r3, [pc, #20]	@ (8002ffc <HAL_SPI_AbortCpltCallback+0x28>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2101      	movs	r1, #1
 8002fea:	0018      	movs	r0, r3
 8002fec:	f006 fa78 	bl	80094e0 <osEventFlagsSet>
}
 8002ff0:	46c0      	nop			@ (mov r8, r8)
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	b002      	add	sp, #8
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	20000354 	.word	0x20000354
 8002ffc:	200005b8 	.word	0x200005b8

08003000 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a04      	ldr	r2, [pc, #16]	@ (8003020 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d101      	bne.n	8003016 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8003012:	f001 fb77 	bl	8004704 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003016:	46c0      	nop			@ (mov r8, r8)
 8003018:	46bd      	mov	sp, r7
 800301a:	b002      	add	sp, #8
 800301c:	bd80      	pop	{r7, pc}
 800301e:	46c0      	nop			@ (mov r8, r8)
 8003020:	40001000 	.word	0x40001000

08003024 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003028:	b672      	cpsid	i
}
 800302a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800302c:	46c0      	nop			@ (mov r8, r8)
 800302e:	e7fd      	b.n	800302c <Error_Handler+0x8>

08003030 <mainHandler>:

int touchscreenUpdatePrescaler = 2;


void mainHandler(void *argument)
{
 8003030:	b590      	push	{r4, r7, lr}
 8003032:	b0e1      	sub	sp, #388	@ 0x184
 8003034:	af06      	add	r7, sp, #24
 8003036:	6078      	str	r0, [r7, #4]

	uint32_t start_tick;

    display_data_t display_data;

	uint32_t loop_sequence = 0;
 8003038:	2300      	movs	r3, #0
 800303a:	22b0      	movs	r2, #176	@ 0xb0
 800303c:	0052      	lsls	r2, r2, #1
 800303e:	18ba      	adds	r2, r7, r2
 8003040:	6013      	str	r3, [r2, #0]

	start_tick = osKernelGetTickCount();
 8003042:	f006 f89f 	bl	8009184 <osKernelGetTickCount>
 8003046:	0003      	movs	r3, r0
 8003048:	22b2      	movs	r2, #178	@ 0xb2
 800304a:	0052      	lsls	r2, r2, #1
 800304c:	18ba      	adds	r2, r7, r2
 800304e:	6013      	str	r3, [r2, #0]
	for(;;)
	{
		osDelayUntil(start_tick + 500);
 8003050:	24b2      	movs	r4, #178	@ 0xb2
 8003052:	0064      	lsls	r4, r4, #1
 8003054:	193b      	adds	r3, r7, r4
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	33f5      	adds	r3, #245	@ 0xf5
 800305a:	33ff      	adds	r3, #255	@ 0xff
 800305c:	0018      	movs	r0, r3
 800305e:	f006 f9b7 	bl	80093d0 <osDelayUntil>
		start_tick = osKernelGetTickCount();
 8003062:	f006 f88f 	bl	8009184 <osKernelGetTickCount>
 8003066:	0003      	movs	r3, r0
 8003068:	193a      	adds	r2, r7, r4
 800306a:	6013      	str	r3, [r2, #0]

		display_data.detection_state = 2;
 800306c:	4b35      	ldr	r3, [pc, #212]	@ (8003144 <mainHandler+0x114>)
 800306e:	24b4      	movs	r4, #180	@ 0xb4
 8003070:	0064      	lsls	r4, r4, #1
 8003072:	191b      	adds	r3, r3, r4
 8003074:	19db      	adds	r3, r3, r7
 8003076:	2202      	movs	r2, #2
 8003078:	731a      	strb	r2, [r3, #12]
		display_data.switch_bottom = 1;
 800307a:	4b32      	ldr	r3, [pc, #200]	@ (8003144 <mainHandler+0x114>)
 800307c:	191b      	adds	r3, r3, r4
 800307e:	19db      	adds	r3, r3, r7
 8003080:	2201      	movs	r2, #1
 8003082:	735a      	strb	r2, [r3, #13]
		display_data.motor_current = 3;
 8003084:	4b2f      	ldr	r3, [pc, #188]	@ (8003144 <mainHandler+0x114>)
 8003086:	191b      	adds	r3, r3, r4
 8003088:	19db      	adds	r3, r3, r7
 800308a:	2203      	movs	r2, #3
 800308c:	815a      	strh	r2, [r3, #10]
		display_data.floaterVolumeSpeed = 4;
 800308e:	4b2d      	ldr	r3, [pc, #180]	@ (8003144 <mainHandler+0x114>)
 8003090:	191b      	adds	r3, r3, r4
 8003092:	19db      	adds	r3, r3, r7
 8003094:	2204      	movs	r2, #4
 8003096:	811a      	strh	r2, [r3, #8]
		display_data.motor_running = 1;
 8003098:	4b2a      	ldr	r3, [pc, #168]	@ (8003144 <mainHandler+0x114>)
 800309a:	191b      	adds	r3, r3, r4
 800309c:	19db      	adds	r3, r3, r7
 800309e:	2201      	movs	r2, #1
 80030a0:	739a      	strb	r2, [r3, #14]
		display_data.motor_fault = 1;
 80030a2:	4b28      	ldr	r3, [pc, #160]	@ (8003144 <mainHandler+0x114>)
 80030a4:	191b      	adds	r3, r3, r4
 80030a6:	19db      	adds	r3, r3, r7
 80030a8:	2201      	movs	r2, #1
 80030aa:	73da      	strb	r2, [r3, #15]
		display_data.depth = 1234;
 80030ac:	4b25      	ldr	r3, [pc, #148]	@ (8003144 <mainHandler+0x114>)
 80030ae:	191b      	adds	r3, r3, r4
 80030b0:	19db      	adds	r3, r3, r7
 80030b2:	4a25      	ldr	r2, [pc, #148]	@ (8003148 <mainHandler+0x118>)
 80030b4:	809a      	strh	r2, [r3, #4]
		display_data.temperature = 2856;
 80030b6:	4b23      	ldr	r3, [pc, #140]	@ (8003144 <mainHandler+0x114>)
 80030b8:	191b      	adds	r3, r3, r4
 80030ba:	19db      	adds	r3, r3, r7
 80030bc:	4a23      	ldr	r2, [pc, #140]	@ (800314c <mainHandler+0x11c>)
 80030be:	801a      	strh	r2, [r3, #0]
		display_data.batteryVoltage = 27654;
 80030c0:	4b20      	ldr	r3, [pc, #128]	@ (8003144 <mainHandler+0x114>)
 80030c2:	191b      	adds	r3, r3, r4
 80030c4:	19db      	adds	r3, r3, r7
 80030c6:	4a22      	ldr	r2, [pc, #136]	@ (8003150 <mainHandler+0x120>)
 80030c8:	805a      	strh	r2, [r3, #2]
		display_data.floaterVolume= 12345; // originally /100
 80030ca:	4b1e      	ldr	r3, [pc, #120]	@ (8003144 <mainHandler+0x114>)
 80030cc:	191b      	adds	r3, r3, r4
 80030ce:	19db      	adds	r3, r3, r7
 80030d0:	4a20      	ldr	r2, [pc, #128]	@ (8003154 <mainHandler+0x124>)
 80030d2:	80da      	strh	r2, [r3, #6]
		sprintf((char*)display_data.message, "%02d/%02d/%02d %02d:%02d:%02d.%02d", 25, 11, 4, 5, 6, 7, 20);
 80030d4:	4920      	ldr	r1, [pc, #128]	@ (8003158 <mainHandler+0x128>)
 80030d6:	2308      	movs	r3, #8
 80030d8:	18fb      	adds	r3, r7, r3
 80030da:	3311      	adds	r3, #17
 80030dc:	0018      	movs	r0, r3
 80030de:	2314      	movs	r3, #20
 80030e0:	9304      	str	r3, [sp, #16]
 80030e2:	2307      	movs	r3, #7
 80030e4:	9303      	str	r3, [sp, #12]
 80030e6:	2306      	movs	r3, #6
 80030e8:	9302      	str	r3, [sp, #8]
 80030ea:	2305      	movs	r3, #5
 80030ec:	9301      	str	r3, [sp, #4]
 80030ee:	2304      	movs	r3, #4
 80030f0:	9300      	str	r3, [sp, #0]
 80030f2:	230b      	movs	r3, #11
 80030f4:	2219      	movs	r2, #25
 80030f6:	f00a fe15 	bl	800dd24 <siprintf>
		display_data.modem_id = 056;
 80030fa:	4b12      	ldr	r3, [pc, #72]	@ (8003144 <mainHandler+0x114>)
 80030fc:	191b      	adds	r3, r3, r4
 80030fe:	19db      	adds	r3, r3, r7
 8003100:	222e      	movs	r2, #46	@ 0x2e
 8003102:	741a      	strb	r2, [r3, #16]

		if (osMessageQueueGetCount(displayQueueHandle)) osMessageQueueReset(displayQueueHandle);
 8003104:	4b15      	ldr	r3, [pc, #84]	@ (800315c <mainHandler+0x12c>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	0018      	movs	r0, r3
 800310a:	f006 fdc1 	bl	8009c90 <osMessageQueueGetCount>
 800310e:	0003      	movs	r3, r0
 8003110:	1e5a      	subs	r2, r3, #1
 8003112:	4193      	sbcs	r3, r2
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b00      	cmp	r3, #0
 8003118:	d004      	beq.n	8003124 <mainHandler+0xf4>
 800311a:	4b10      	ldr	r3, [pc, #64]	@ (800315c <mainHandler+0x12c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	0018      	movs	r0, r3
 8003120:	f006 fde6 	bl	8009cf0 <osMessageQueueReset>
		osMessageQueuePut(displayQueueHandle, &display_data, 0, 10);
 8003124:	4b0d      	ldr	r3, [pc, #52]	@ (800315c <mainHandler+0x12c>)
 8003126:	6818      	ldr	r0, [r3, #0]
 8003128:	2308      	movs	r3, #8
 800312a:	18f9      	adds	r1, r7, r3
 800312c:	230a      	movs	r3, #10
 800312e:	2200      	movs	r2, #0
 8003130:	f006 fcdc 	bl	8009aec <osMessageQueuePut>

		debug.printf("Test!\r\n");
 8003134:	4a0a      	ldr	r2, [pc, #40]	@ (8003160 <mainHandler+0x130>)
 8003136:	235c      	movs	r3, #92	@ 0x5c
 8003138:	18fb      	adds	r3, r7, r3
 800313a:	0011      	movs	r1, r2
 800313c:	0018      	movs	r0, r3
 800313e:	f7ff fcbd 	bl	8002abc <_ZN5Debug6printfEPKcz>
		osDelayUntil(start_tick + 500);
 8003142:	e785      	b.n	8003050 <mainHandler+0x20>
 8003144:	fffffea0 	.word	0xfffffea0
 8003148:	000004d2 	.word	0x000004d2
 800314c:	00000b28 	.word	0x00000b28
 8003150:	00006c06 	.word	0x00006c06
 8003154:	00003039 	.word	0x00003039
 8003158:	08011970 	.word	0x08011970
 800315c:	20000604 	.word	0x20000604
 8003160:	08011994 	.word	0x08011994

08003164 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003168:	4b0b      	ldr	r3, [pc, #44]	@ (8003198 <HAL_MspInit+0x34>)
 800316a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800316c:	4b0a      	ldr	r3, [pc, #40]	@ (8003198 <HAL_MspInit+0x34>)
 800316e:	2101      	movs	r1, #1
 8003170:	430a      	orrs	r2, r1
 8003172:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003174:	4b08      	ldr	r3, [pc, #32]	@ (8003198 <HAL_MspInit+0x34>)
 8003176:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003178:	4b07      	ldr	r3, [pc, #28]	@ (8003198 <HAL_MspInit+0x34>)
 800317a:	2180      	movs	r1, #128	@ 0x80
 800317c:	0549      	lsls	r1, r1, #21
 800317e:	430a      	orrs	r2, r1
 8003180:	639a      	str	r2, [r3, #56]	@ 0x38

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8003182:	2302      	movs	r3, #2
 8003184:	425b      	negs	r3, r3
 8003186:	2200      	movs	r2, #0
 8003188:	2103      	movs	r1, #3
 800318a:	0018      	movs	r0, r3
 800318c:	f001 fb70 	bl	8004870 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003190:	46c0      	nop			@ (mov r8, r8)
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	46c0      	nop			@ (mov r8, r8)
 8003198:	40021000 	.word	0x40021000

0800319c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800319c:	b590      	push	{r4, r7, lr}
 800319e:	b089      	sub	sp, #36	@ 0x24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a4:	240c      	movs	r4, #12
 80031a6:	193b      	adds	r3, r7, r4
 80031a8:	0018      	movs	r0, r3
 80031aa:	2314      	movs	r3, #20
 80031ac:	001a      	movs	r2, r3
 80031ae:	2100      	movs	r1, #0
 80031b0:	f00a fe60 	bl	800de74 <memset>
  if(hspi->Instance==SPI1)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a41      	ldr	r2, [pc, #260]	@ (80032c0 <HAL_SPI_MspInit+0x124>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d000      	beq.n	80031c0 <HAL_SPI_MspInit+0x24>
 80031be:	e07b      	b.n	80032b8 <HAL_SPI_MspInit+0x11c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80031c0:	4b40      	ldr	r3, [pc, #256]	@ (80032c4 <HAL_SPI_MspInit+0x128>)
 80031c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031c4:	4b3f      	ldr	r3, [pc, #252]	@ (80032c4 <HAL_SPI_MspInit+0x128>)
 80031c6:	2180      	movs	r1, #128	@ 0x80
 80031c8:	0149      	lsls	r1, r1, #5
 80031ca:	430a      	orrs	r2, r1
 80031cc:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ce:	4b3d      	ldr	r3, [pc, #244]	@ (80032c4 <HAL_SPI_MspInit+0x128>)
 80031d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031d2:	4b3c      	ldr	r3, [pc, #240]	@ (80032c4 <HAL_SPI_MspInit+0x128>)
 80031d4:	2101      	movs	r1, #1
 80031d6:	430a      	orrs	r2, r1
 80031d8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80031da:	4b3a      	ldr	r3, [pc, #232]	@ (80032c4 <HAL_SPI_MspInit+0x128>)
 80031dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031de:	2201      	movs	r2, #1
 80031e0:	4013      	ands	r3, r2
 80031e2:	60bb      	str	r3, [r7, #8]
 80031e4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80031e6:	0021      	movs	r1, r4
 80031e8:	187b      	adds	r3, r7, r1
 80031ea:	22e0      	movs	r2, #224	@ 0xe0
 80031ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ee:	187b      	adds	r3, r7, r1
 80031f0:	2202      	movs	r2, #2
 80031f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f4:	187b      	adds	r3, r7, r1
 80031f6:	2200      	movs	r2, #0
 80031f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031fa:	187b      	adds	r3, r7, r1
 80031fc:	2203      	movs	r2, #3
 80031fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003200:	187b      	adds	r3, r7, r1
 8003202:	2200      	movs	r2, #0
 8003204:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003206:	187a      	adds	r2, r7, r1
 8003208:	23a0      	movs	r3, #160	@ 0xa0
 800320a:	05db      	lsls	r3, r3, #23
 800320c:	0011      	movs	r1, r2
 800320e:	0018      	movs	r0, r3
 8003210:	f001 fd9a 	bl	8004d48 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8003214:	4b2c      	ldr	r3, [pc, #176]	@ (80032c8 <HAL_SPI_MspInit+0x12c>)
 8003216:	4a2d      	ldr	r2, [pc, #180]	@ (80032cc <HAL_SPI_MspInit+0x130>)
 8003218:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 800321a:	4b2b      	ldr	r3, [pc, #172]	@ (80032c8 <HAL_SPI_MspInit+0x12c>)
 800321c:	2201      	movs	r2, #1
 800321e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003220:	4b29      	ldr	r3, [pc, #164]	@ (80032c8 <HAL_SPI_MspInit+0x12c>)
 8003222:	2200      	movs	r2, #0
 8003224:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003226:	4b28      	ldr	r3, [pc, #160]	@ (80032c8 <HAL_SPI_MspInit+0x12c>)
 8003228:	2200      	movs	r2, #0
 800322a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800322c:	4b26      	ldr	r3, [pc, #152]	@ (80032c8 <HAL_SPI_MspInit+0x12c>)
 800322e:	2280      	movs	r2, #128	@ 0x80
 8003230:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003232:	4b25      	ldr	r3, [pc, #148]	@ (80032c8 <HAL_SPI_MspInit+0x12c>)
 8003234:	2200      	movs	r2, #0
 8003236:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003238:	4b23      	ldr	r3, [pc, #140]	@ (80032c8 <HAL_SPI_MspInit+0x12c>)
 800323a:	2200      	movs	r2, #0
 800323c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800323e:	4b22      	ldr	r3, [pc, #136]	@ (80032c8 <HAL_SPI_MspInit+0x12c>)
 8003240:	2200      	movs	r2, #0
 8003242:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003244:	4b20      	ldr	r3, [pc, #128]	@ (80032c8 <HAL_SPI_MspInit+0x12c>)
 8003246:	2200      	movs	r2, #0
 8003248:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800324a:	4b1f      	ldr	r3, [pc, #124]	@ (80032c8 <HAL_SPI_MspInit+0x12c>)
 800324c:	0018      	movs	r0, r3
 800324e:	f001 fb39 	bl	80048c4 <HAL_DMA_Init>
 8003252:	1e03      	subs	r3, r0, #0
 8003254:	d001      	beq.n	800325a <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 8003256:	f7ff fee5 	bl	8003024 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a1a      	ldr	r2, [pc, #104]	@ (80032c8 <HAL_SPI_MspInit+0x12c>)
 800325e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003260:	4b19      	ldr	r3, [pc, #100]	@ (80032c8 <HAL_SPI_MspInit+0x12c>)
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8003266:	4b1a      	ldr	r3, [pc, #104]	@ (80032d0 <HAL_SPI_MspInit+0x134>)
 8003268:	4a1a      	ldr	r2, [pc, #104]	@ (80032d4 <HAL_SPI_MspInit+0x138>)
 800326a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 800326c:	4b18      	ldr	r3, [pc, #96]	@ (80032d0 <HAL_SPI_MspInit+0x134>)
 800326e:	2201      	movs	r2, #1
 8003270:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003272:	4b17      	ldr	r3, [pc, #92]	@ (80032d0 <HAL_SPI_MspInit+0x134>)
 8003274:	2210      	movs	r2, #16
 8003276:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003278:	4b15      	ldr	r3, [pc, #84]	@ (80032d0 <HAL_SPI_MspInit+0x134>)
 800327a:	2200      	movs	r2, #0
 800327c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800327e:	4b14      	ldr	r3, [pc, #80]	@ (80032d0 <HAL_SPI_MspInit+0x134>)
 8003280:	2280      	movs	r2, #128	@ 0x80
 8003282:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003284:	4b12      	ldr	r3, [pc, #72]	@ (80032d0 <HAL_SPI_MspInit+0x134>)
 8003286:	2200      	movs	r2, #0
 8003288:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800328a:	4b11      	ldr	r3, [pc, #68]	@ (80032d0 <HAL_SPI_MspInit+0x134>)
 800328c:	2200      	movs	r2, #0
 800328e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003290:	4b0f      	ldr	r3, [pc, #60]	@ (80032d0 <HAL_SPI_MspInit+0x134>)
 8003292:	2200      	movs	r2, #0
 8003294:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003296:	4b0e      	ldr	r3, [pc, #56]	@ (80032d0 <HAL_SPI_MspInit+0x134>)
 8003298:	2200      	movs	r2, #0
 800329a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800329c:	4b0c      	ldr	r3, [pc, #48]	@ (80032d0 <HAL_SPI_MspInit+0x134>)
 800329e:	0018      	movs	r0, r3
 80032a0:	f001 fb10 	bl	80048c4 <HAL_DMA_Init>
 80032a4:	1e03      	subs	r3, r0, #0
 80032a6:	d001      	beq.n	80032ac <HAL_SPI_MspInit+0x110>
    {
      Error_Handler();
 80032a8:	f7ff febc 	bl	8003024 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4a08      	ldr	r2, [pc, #32]	@ (80032d0 <HAL_SPI_MspInit+0x134>)
 80032b0:	649a      	str	r2, [r3, #72]	@ 0x48
 80032b2:	4b07      	ldr	r3, [pc, #28]	@ (80032d0 <HAL_SPI_MspInit+0x134>)
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80032b8:	46c0      	nop			@ (mov r8, r8)
 80032ba:	46bd      	mov	sp, r7
 80032bc:	b009      	add	sp, #36	@ 0x24
 80032be:	bd90      	pop	{r4, r7, pc}
 80032c0:	40013000 	.word	0x40013000
 80032c4:	40021000 	.word	0x40021000
 80032c8:	200003d4 	.word	0x200003d4
 80032cc:	4002001c 	.word	0x4002001c
 80032d0:	2000041c 	.word	0x2000041c
 80032d4:	40020030 	.word	0x40020030

080032d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032d8:	b590      	push	{r4, r7, lr}
 80032da:	b089      	sub	sp, #36	@ 0x24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e0:	240c      	movs	r4, #12
 80032e2:	193b      	adds	r3, r7, r4
 80032e4:	0018      	movs	r0, r3
 80032e6:	2314      	movs	r3, #20
 80032e8:	001a      	movs	r2, r3
 80032ea:	2100      	movs	r1, #0
 80032ec:	f00a fdc2 	bl	800de74 <memset>
  if(huart->Instance==USART2)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a45      	ldr	r2, [pc, #276]	@ (800340c <HAL_UART_MspInit+0x134>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d000      	beq.n	80032fc <HAL_UART_MspInit+0x24>
 80032fa:	e083      	b.n	8003404 <HAL_UART_MspInit+0x12c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80032fc:	4b44      	ldr	r3, [pc, #272]	@ (8003410 <HAL_UART_MspInit+0x138>)
 80032fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003300:	4b43      	ldr	r3, [pc, #268]	@ (8003410 <HAL_UART_MspInit+0x138>)
 8003302:	2180      	movs	r1, #128	@ 0x80
 8003304:	0289      	lsls	r1, r1, #10
 8003306:	430a      	orrs	r2, r1
 8003308:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800330a:	4b41      	ldr	r3, [pc, #260]	@ (8003410 <HAL_UART_MspInit+0x138>)
 800330c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800330e:	4b40      	ldr	r3, [pc, #256]	@ (8003410 <HAL_UART_MspInit+0x138>)
 8003310:	2101      	movs	r1, #1
 8003312:	430a      	orrs	r2, r1
 8003314:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003316:	4b3e      	ldr	r3, [pc, #248]	@ (8003410 <HAL_UART_MspInit+0x138>)
 8003318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800331a:	2201      	movs	r2, #1
 800331c:	4013      	ands	r3, r2
 800331e:	60bb      	str	r3, [r7, #8]
 8003320:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003322:	0021      	movs	r1, r4
 8003324:	187b      	adds	r3, r7, r1
 8003326:	220c      	movs	r2, #12
 8003328:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800332a:	187b      	adds	r3, r7, r1
 800332c:	2202      	movs	r2, #2
 800332e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003330:	187b      	adds	r3, r7, r1
 8003332:	2200      	movs	r2, #0
 8003334:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003336:	187b      	adds	r3, r7, r1
 8003338:	2203      	movs	r2, #3
 800333a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800333c:	187b      	adds	r3, r7, r1
 800333e:	2204      	movs	r2, #4
 8003340:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003342:	187a      	adds	r2, r7, r1
 8003344:	23a0      	movs	r3, #160	@ 0xa0
 8003346:	05db      	lsls	r3, r3, #23
 8003348:	0011      	movs	r1, r2
 800334a:	0018      	movs	r0, r3
 800334c:	f001 fcfc 	bl	8004d48 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8003350:	4b30      	ldr	r3, [pc, #192]	@ (8003414 <HAL_UART_MspInit+0x13c>)
 8003352:	4a31      	ldr	r2, [pc, #196]	@ (8003418 <HAL_UART_MspInit+0x140>)
 8003354:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_4;
 8003356:	4b2f      	ldr	r3, [pc, #188]	@ (8003414 <HAL_UART_MspInit+0x13c>)
 8003358:	2204      	movs	r2, #4
 800335a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800335c:	4b2d      	ldr	r3, [pc, #180]	@ (8003414 <HAL_UART_MspInit+0x13c>)
 800335e:	2210      	movs	r2, #16
 8003360:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003362:	4b2c      	ldr	r3, [pc, #176]	@ (8003414 <HAL_UART_MspInit+0x13c>)
 8003364:	2200      	movs	r2, #0
 8003366:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003368:	4b2a      	ldr	r3, [pc, #168]	@ (8003414 <HAL_UART_MspInit+0x13c>)
 800336a:	2280      	movs	r2, #128	@ 0x80
 800336c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800336e:	4b29      	ldr	r3, [pc, #164]	@ (8003414 <HAL_UART_MspInit+0x13c>)
 8003370:	2200      	movs	r2, #0
 8003372:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003374:	4b27      	ldr	r3, [pc, #156]	@ (8003414 <HAL_UART_MspInit+0x13c>)
 8003376:	2200      	movs	r2, #0
 8003378:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800337a:	4b26      	ldr	r3, [pc, #152]	@ (8003414 <HAL_UART_MspInit+0x13c>)
 800337c:	2200      	movs	r2, #0
 800337e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003380:	4b24      	ldr	r3, [pc, #144]	@ (8003414 <HAL_UART_MspInit+0x13c>)
 8003382:	2200      	movs	r2, #0
 8003384:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003386:	4b23      	ldr	r3, [pc, #140]	@ (8003414 <HAL_UART_MspInit+0x13c>)
 8003388:	0018      	movs	r0, r3
 800338a:	f001 fa9b 	bl	80048c4 <HAL_DMA_Init>
 800338e:	1e03      	subs	r3, r0, #0
 8003390:	d001      	beq.n	8003396 <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8003392:	f7ff fe47 	bl	8003024 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a1e      	ldr	r2, [pc, #120]	@ (8003414 <HAL_UART_MspInit+0x13c>)
 800339a:	671a      	str	r2, [r3, #112]	@ 0x70
 800339c:	4b1d      	ldr	r3, [pc, #116]	@ (8003414 <HAL_UART_MspInit+0x13c>)
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 80033a2:	4b1e      	ldr	r3, [pc, #120]	@ (800341c <HAL_UART_MspInit+0x144>)
 80033a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003420 <HAL_UART_MspInit+0x148>)
 80033a6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_4;
 80033a8:	4b1c      	ldr	r3, [pc, #112]	@ (800341c <HAL_UART_MspInit+0x144>)
 80033aa:	2204      	movs	r2, #4
 80033ac:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033ae:	4b1b      	ldr	r3, [pc, #108]	@ (800341c <HAL_UART_MspInit+0x144>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033b4:	4b19      	ldr	r3, [pc, #100]	@ (800341c <HAL_UART_MspInit+0x144>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80033ba:	4b18      	ldr	r3, [pc, #96]	@ (800341c <HAL_UART_MspInit+0x144>)
 80033bc:	2280      	movs	r2, #128	@ 0x80
 80033be:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033c0:	4b16      	ldr	r3, [pc, #88]	@ (800341c <HAL_UART_MspInit+0x144>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033c6:	4b15      	ldr	r3, [pc, #84]	@ (800341c <HAL_UART_MspInit+0x144>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80033cc:	4b13      	ldr	r3, [pc, #76]	@ (800341c <HAL_UART_MspInit+0x144>)
 80033ce:	2220      	movs	r2, #32
 80033d0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80033d2:	4b12      	ldr	r3, [pc, #72]	@ (800341c <HAL_UART_MspInit+0x144>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80033d8:	4b10      	ldr	r3, [pc, #64]	@ (800341c <HAL_UART_MspInit+0x144>)
 80033da:	0018      	movs	r0, r3
 80033dc:	f001 fa72 	bl	80048c4 <HAL_DMA_Init>
 80033e0:	1e03      	subs	r3, r0, #0
 80033e2:	d001      	beq.n	80033e8 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 80033e4:	f7ff fe1e 	bl	8003024 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4a0c      	ldr	r2, [pc, #48]	@ (800341c <HAL_UART_MspInit+0x144>)
 80033ec:	675a      	str	r2, [r3, #116]	@ 0x74
 80033ee:	4b0b      	ldr	r3, [pc, #44]	@ (800341c <HAL_UART_MspInit+0x144>)
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 80033f4:	2200      	movs	r2, #0
 80033f6:	2103      	movs	r1, #3
 80033f8:	201c      	movs	r0, #28
 80033fa:	f001 fa39 	bl	8004870 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80033fe:	201c      	movs	r0, #28
 8003400:	f001 fa4b 	bl	800489a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003404:	46c0      	nop			@ (mov r8, r8)
 8003406:	46bd      	mov	sp, r7
 8003408:	b009      	add	sp, #36	@ 0x24
 800340a:	bd90      	pop	{r4, r7, pc}
 800340c:	40004400 	.word	0x40004400
 8003410:	40021000 	.word	0x40021000
 8003414:	2000051c 	.word	0x2000051c
 8003418:	40020044 	.word	0x40020044
 800341c:	20000564 	.word	0x20000564
 8003420:	40020058 	.word	0x40020058

08003424 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003424:	b5b0      	push	{r4, r5, r7, lr}
 8003426:	b08c      	sub	sp, #48	@ 0x30
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	0019      	movs	r1, r3
 8003432:	2011      	movs	r0, #17
 8003434:	f001 fa1c 	bl	8004870 <HAL_NVIC_SetPriority>
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003438:	2011      	movs	r0, #17
 800343a:	f001 fa2e 	bl	800489a <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800343e:	4b32      	ldr	r3, [pc, #200]	@ (8003508 <HAL_InitTick+0xe4>)
 8003440:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003442:	4b31      	ldr	r3, [pc, #196]	@ (8003508 <HAL_InitTick+0xe4>)
 8003444:	2110      	movs	r1, #16
 8003446:	430a      	orrs	r2, r1
 8003448:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800344a:	2308      	movs	r3, #8
 800344c:	18fa      	adds	r2, r7, r3
 800344e:	240c      	movs	r4, #12
 8003450:	193b      	adds	r3, r7, r4
 8003452:	0011      	movs	r1, r2
 8003454:	0018      	movs	r0, r3
 8003456:	f002 fbeb 	bl	8005c30 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800345a:	193b      	adds	r3, r7, r4
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003462:	2b00      	cmp	r3, #0
 8003464:	d104      	bne.n	8003470 <HAL_InitTick+0x4c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003466:	f002 fbb7 	bl	8005bd8 <HAL_RCC_GetPCLK1Freq>
 800346a:	0003      	movs	r3, r0
 800346c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800346e:	e004      	b.n	800347a <HAL_InitTick+0x56>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003470:	f002 fbb2 	bl	8005bd8 <HAL_RCC_GetPCLK1Freq>
 8003474:	0003      	movs	r3, r0
 8003476:	005b      	lsls	r3, r3, #1
 8003478:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800347a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800347c:	4923      	ldr	r1, [pc, #140]	@ (800350c <HAL_InitTick+0xe8>)
 800347e:	0018      	movs	r0, r3
 8003480:	f7fc fe68 	bl	8000154 <__udivsi3>
 8003484:	0003      	movs	r3, r0
 8003486:	3b01      	subs	r3, #1
 8003488:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800348a:	4b21      	ldr	r3, [pc, #132]	@ (8003510 <HAL_InitTick+0xec>)
 800348c:	4a21      	ldr	r2, [pc, #132]	@ (8003514 <HAL_InitTick+0xf0>)
 800348e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003490:	4b1f      	ldr	r3, [pc, #124]	@ (8003510 <HAL_InitTick+0xec>)
 8003492:	4a21      	ldr	r2, [pc, #132]	@ (8003518 <HAL_InitTick+0xf4>)
 8003494:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003496:	4b1e      	ldr	r3, [pc, #120]	@ (8003510 <HAL_InitTick+0xec>)
 8003498:	6a3a      	ldr	r2, [r7, #32]
 800349a:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 800349c:	4b1c      	ldr	r3, [pc, #112]	@ (8003510 <HAL_InitTick+0xec>)
 800349e:	2200      	movs	r2, #0
 80034a0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003510 <HAL_InitTick+0xec>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80034a8:	252b      	movs	r5, #43	@ 0x2b
 80034aa:	197c      	adds	r4, r7, r5
 80034ac:	4b18      	ldr	r3, [pc, #96]	@ (8003510 <HAL_InitTick+0xec>)
 80034ae:	0018      	movs	r0, r3
 80034b0:	f003 f9e4 	bl	800687c <HAL_TIM_Base_Init>
 80034b4:	0003      	movs	r3, r0
 80034b6:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 80034b8:	197b      	adds	r3, r7, r5
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d11b      	bne.n	80034f8 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80034c0:	197c      	adds	r4, r7, r5
 80034c2:	4b13      	ldr	r3, [pc, #76]	@ (8003510 <HAL_InitTick+0xec>)
 80034c4:	0018      	movs	r0, r3
 80034c6:	f003 fa21 	bl	800690c <HAL_TIM_Base_Start_IT>
 80034ca:	0003      	movs	r3, r0
 80034cc:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 80034ce:	197b      	adds	r3, r7, r5
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d110      	bne.n	80034f8 <HAL_InitTick+0xd4>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b03      	cmp	r3, #3
 80034da:	d809      	bhi.n	80034f0 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	0019      	movs	r1, r3
 80034e2:	2011      	movs	r0, #17
 80034e4:	f001 f9c4 	bl	8004870 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034e8:	4b0c      	ldr	r3, [pc, #48]	@ (800351c <HAL_InitTick+0xf8>)
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	601a      	str	r2, [r3, #0]
 80034ee:	e003      	b.n	80034f8 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80034f0:	232b      	movs	r3, #43	@ 0x2b
 80034f2:	18fb      	adds	r3, r7, r3
 80034f4:	2201      	movs	r2, #1
 80034f6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80034f8:	232b      	movs	r3, #43	@ 0x2b
 80034fa:	18fb      	adds	r3, r7, r3
 80034fc:	781b      	ldrb	r3, [r3, #0]
}
 80034fe:	0018      	movs	r0, r3
 8003500:	46bd      	mov	sp, r7
 8003502:	b00c      	add	sp, #48	@ 0x30
 8003504:	bdb0      	pop	{r4, r5, r7, pc}
 8003506:	46c0      	nop			@ (mov r8, r8)
 8003508:	40021000 	.word	0x40021000
 800350c:	000f4240 	.word	0x000f4240
 8003510:	200005c0 	.word	0x200005c0
 8003514:	40001000 	.word	0x40001000
 8003518:	000003e7 	.word	0x000003e7
 800351c:	20000028 	.word	0x20000028

08003520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003524:	46c0      	nop			@ (mov r8, r8)
 8003526:	e7fd      	b.n	8003524 <NMI_Handler+0x4>

08003528 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800352c:	46c0      	nop			@ (mov r8, r8)
 800352e:	e7fd      	b.n	800352c <HardFault_Handler+0x4>

08003530 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003534:	4b05      	ldr	r3, [pc, #20]	@ (800354c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8003536:	0018      	movs	r0, r3
 8003538:	f001 fb29 	bl	8004b8e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800353c:	4b04      	ldr	r3, [pc, #16]	@ (8003550 <DMA1_Channel2_3_IRQHandler+0x20>)
 800353e:	0018      	movs	r0, r3
 8003540:	f001 fb25 	bl	8004b8e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003544:	46c0      	nop			@ (mov r8, r8)
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	46c0      	nop			@ (mov r8, r8)
 800354c:	200003d4 	.word	0x200003d4
 8003550:	2000041c 	.word	0x2000041c

08003554 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003558:	4b05      	ldr	r3, [pc, #20]	@ (8003570 <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 800355a:	0018      	movs	r0, r3
 800355c:	f001 fb17 	bl	8004b8e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003560:	4b04      	ldr	r3, [pc, #16]	@ (8003574 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 8003562:	0018      	movs	r0, r3
 8003564:	f001 fb13 	bl	8004b8e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8003568:	46c0      	nop			@ (mov r8, r8)
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	46c0      	nop			@ (mov r8, r8)
 8003570:	2000051c 	.word	0x2000051c
 8003574:	20000564 	.word	0x20000564

08003578 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800357c:	4b03      	ldr	r3, [pc, #12]	@ (800358c <TIM6_DAC_IRQHandler+0x14>)
 800357e:	0018      	movs	r0, r3
 8003580:	f003 fa16 	bl	80069b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003584:	46c0      	nop			@ (mov r8, r8)
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	46c0      	nop			@ (mov r8, r8)
 800358c:	200005c0 	.word	0x200005c0

08003590 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003594:	4b03      	ldr	r3, [pc, #12]	@ (80035a4 <USART2_IRQHandler+0x14>)
 8003596:	0018      	movs	r0, r3
 8003598:	f003 fdc6 	bl	8007128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800359c:	46c0      	nop			@ (mov r8, r8)
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	46c0      	nop			@ (mov r8, r8)
 80035a4:	20000464 	.word	0x20000464

080035a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	af00      	add	r7, sp, #0
  return 1;
 80035ac:	2301      	movs	r3, #1
}
 80035ae:	0018      	movs	r0, r3
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <_kill>:

int _kill(int pid, int sig)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80035be:	f00a fd1d 	bl	800dffc <__errno>
 80035c2:	0003      	movs	r3, r0
 80035c4:	2216      	movs	r2, #22
 80035c6:	601a      	str	r2, [r3, #0]
  return -1;
 80035c8:	2301      	movs	r3, #1
 80035ca:	425b      	negs	r3, r3
}
 80035cc:	0018      	movs	r0, r3
 80035ce:	46bd      	mov	sp, r7
 80035d0:	b002      	add	sp, #8
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <_exit>:

void _exit (int status)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035dc:	2301      	movs	r3, #1
 80035de:	425a      	negs	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	0011      	movs	r1, r2
 80035e4:	0018      	movs	r0, r3
 80035e6:	f7ff ffe5 	bl	80035b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035ea:	46c0      	nop			@ (mov r8, r8)
 80035ec:	e7fd      	b.n	80035ea <_exit+0x16>

080035ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b086      	sub	sp, #24
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	60f8      	str	r0, [r7, #12]
 80035f6:	60b9      	str	r1, [r7, #8]
 80035f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035fa:	2300      	movs	r3, #0
 80035fc:	617b      	str	r3, [r7, #20]
 80035fe:	e00a      	b.n	8003616 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003600:	e000      	b.n	8003604 <_read+0x16>
 8003602:	bf00      	nop
 8003604:	0001      	movs	r1, r0
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	1c5a      	adds	r2, r3, #1
 800360a:	60ba      	str	r2, [r7, #8]
 800360c:	b2ca      	uxtb	r2, r1
 800360e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	3301      	adds	r3, #1
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	429a      	cmp	r2, r3
 800361c:	dbf0      	blt.n	8003600 <_read+0x12>
  }

  return len;
 800361e:	687b      	ldr	r3, [r7, #4]
}
 8003620:	0018      	movs	r0, r3
 8003622:	46bd      	mov	sp, r7
 8003624:	b006      	add	sp, #24
 8003626:	bd80      	pop	{r7, pc}

08003628 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b086      	sub	sp, #24
 800362c:	af00      	add	r7, sp, #0
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]
 8003638:	e009      	b.n	800364e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	1c5a      	adds	r2, r3, #1
 800363e:	60ba      	str	r2, [r7, #8]
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	0018      	movs	r0, r3
 8003644:	e000      	b.n	8003648 <_write+0x20>
 8003646:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	3301      	adds	r3, #1
 800364c:	617b      	str	r3, [r7, #20]
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	429a      	cmp	r2, r3
 8003654:	dbf1      	blt.n	800363a <_write+0x12>
  }
  return len;
 8003656:	687b      	ldr	r3, [r7, #4]
}
 8003658:	0018      	movs	r0, r3
 800365a:	46bd      	mov	sp, r7
 800365c:	b006      	add	sp, #24
 800365e:	bd80      	pop	{r7, pc}

08003660 <_close>:

int _close(int file)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003668:	2301      	movs	r3, #1
 800366a:	425b      	negs	r3, r3
}
 800366c:	0018      	movs	r0, r3
 800366e:	46bd      	mov	sp, r7
 8003670:	b002      	add	sp, #8
 8003672:	bd80      	pop	{r7, pc}

08003674 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b082      	sub	sp, #8
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2280      	movs	r2, #128	@ 0x80
 8003682:	0192      	lsls	r2, r2, #6
 8003684:	605a      	str	r2, [r3, #4]
  return 0;
 8003686:	2300      	movs	r3, #0
}
 8003688:	0018      	movs	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	b002      	add	sp, #8
 800368e:	bd80      	pop	{r7, pc}

08003690 <_isatty>:

int _isatty(int file)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003698:	2301      	movs	r3, #1
}
 800369a:	0018      	movs	r0, r3
 800369c:	46bd      	mov	sp, r7
 800369e:	b002      	add	sp, #8
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80036a2:	b580      	push	{r7, lr}
 80036a4:	b084      	sub	sp, #16
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	60f8      	str	r0, [r7, #12]
 80036aa:	60b9      	str	r1, [r7, #8]
 80036ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	0018      	movs	r0, r3
 80036b2:	46bd      	mov	sp, r7
 80036b4:	b004      	add	sp, #16
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036c0:	4a14      	ldr	r2, [pc, #80]	@ (8003714 <_sbrk+0x5c>)
 80036c2:	4b15      	ldr	r3, [pc, #84]	@ (8003718 <_sbrk+0x60>)
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036cc:	4b13      	ldr	r3, [pc, #76]	@ (800371c <_sbrk+0x64>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d102      	bne.n	80036da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036d4:	4b11      	ldr	r3, [pc, #68]	@ (800371c <_sbrk+0x64>)
 80036d6:	4a12      	ldr	r2, [pc, #72]	@ (8003720 <_sbrk+0x68>)
 80036d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036da:	4b10      	ldr	r3, [pc, #64]	@ (800371c <_sbrk+0x64>)
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	18d3      	adds	r3, r2, r3
 80036e2:	693a      	ldr	r2, [r7, #16]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d207      	bcs.n	80036f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036e8:	f00a fc88 	bl	800dffc <__errno>
 80036ec:	0003      	movs	r3, r0
 80036ee:	220c      	movs	r2, #12
 80036f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036f2:	2301      	movs	r3, #1
 80036f4:	425b      	negs	r3, r3
 80036f6:	e009      	b.n	800370c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036f8:	4b08      	ldr	r3, [pc, #32]	@ (800371c <_sbrk+0x64>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036fe:	4b07      	ldr	r3, [pc, #28]	@ (800371c <_sbrk+0x64>)
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	18d2      	adds	r2, r2, r3
 8003706:	4b05      	ldr	r3, [pc, #20]	@ (800371c <_sbrk+0x64>)
 8003708:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800370a:	68fb      	ldr	r3, [r7, #12]
}
 800370c:	0018      	movs	r0, r3
 800370e:	46bd      	mov	sp, r7
 8003710:	b006      	add	sp, #24
 8003712:	bd80      	pop	{r7, pc}
 8003714:	20005000 	.word	0x20005000
 8003718:	00000400 	.word	0x00000400
 800371c:	20000600 	.word	0x20000600
 8003720:	20003c40 	.word	0x20003c40

08003724 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003728:	46c0      	nop			@ (mov r8, r8)
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <_Z14touchscreen_onv>:
#endif
#include <fonts.h>
#include <testimg.h>
/* LCD SCREEN CODE END Includes */

void touchscreen_on() {
 800372e:	b580      	push	{r7, lr}
 8003730:	af00      	add	r7, sp, #0
    //HAL_GPIO_WritePin(Power_Shield_5V_EN_GPIO_Port, Power_Shield_5V_EN_Pin, GPIO_PIN_SET);
    //HAL_GPIO_WritePin(Power_Shield_3V3_nEN_GPIO_Port, Power_Shield_3V3_nEN_Pin, GPIO_PIN_RESET);
}
 8003732:	46c0      	nop			@ (mov r8, r8)
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <_Z15touchscreen_offv>:

void touchscreen_off() {
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
    //HAL_GPIO_WritePin(Power_Shield_5V_EN_GPIO_Port, Power_Shield_5V_EN_Pin, GPIO_PIN_RESET);
    //HAL_GPIO_WritePin(Power_Shield_3V3_nEN_GPIO_Port, Power_Shield_3V3_nEN_Pin, GPIO_PIN_SET);
}
 800373c:	46c0      	nop			@ (mov r8, r8)
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <_Z16touchscreen_initv>:

void touchscreen_init() {
 8003742:	b580      	push	{r7, lr}
 8003744:	af00      	add	r7, sp, #0
    touchscreen_on();
 8003746:	f7ff fff2 	bl	800372e <_Z14touchscreen_onv>
    ILI9341_Unselect();
 800374a:	f005 f877 	bl	800883c <ILI9341_Unselect>
    ILI9341_TouchUnselect();
 800374e:	f005 fca9 	bl	80090a4 <ILI9341_TouchUnselect>
    osDelay(10);
 8003752:	200a      	movs	r0, #10
 8003754:	f005 fe14 	bl	8009380 <osDelay>
    ILI9341_Init();
 8003758:	f005 f940 	bl	80089dc <ILI9341_Init>
}
 800375c:	46c0      	nop			@ (mov r8, r8)
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <_Z18touchscreen_deinitv>:

void touchscreen_deinit() {
 8003762:	b580      	push	{r7, lr}
 8003764:	af00      	add	r7, sp, #0
    ILI9341_Unselect();
 8003766:	f005 f869 	bl	800883c <ILI9341_Unselect>
    ILI9341_TouchUnselect();
 800376a:	f005 fc9b 	bl	80090a4 <ILI9341_TouchUnselect>
    touchscreen_off();
 800376e:	f7ff ffe3 	bl	8003738 <_Z15touchscreen_offv>
}
 8003772:	46c0      	nop			@ (mov r8, r8)
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <setupTouchscreenObjects>:
const osMessageQueueAttr_t displayQueue_attributes = {
  .name = "displayQueue"
};

void setupTouchscreenObjects()
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
    displayQueueHandle = osMessageQueueNew (1, sizeof(display_data_t), &displayQueue_attributes);
 800377c:	4b05      	ldr	r3, [pc, #20]	@ (8003794 <setupTouchscreenObjects+0x1c>)
 800377e:	001a      	movs	r2, r3
 8003780:	2152      	movs	r1, #82	@ 0x52
 8003782:	2001      	movs	r0, #1
 8003784:	f006 f92c 	bl	80099e0 <osMessageQueueNew>
 8003788:	0002      	movs	r2, r0
 800378a:	4b03      	ldr	r3, [pc, #12]	@ (8003798 <setupTouchscreenObjects+0x20>)
 800378c:	601a      	str	r2, [r3, #0]
}
 800378e:	46c0      	nop			@ (mov r8, r8)
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}
 8003794:	08011c58 	.word	0x08011c58
 8003798:	20000604 	.word	0x20000604

0800379c <_Z24touchscreen_draw_overlayhhPht>:
#define TEXT_SPACING 5
#define LINE_SIZE 1
#define SCREEN_TIMEOUT 10

void touchscreen_draw_overlay(uint8_t font_height, uint8_t rows, uint8_t* display_buffer, uint16_t display_buffer_size)
{
 800379c:	b590      	push	{r4, r7, lr}
 800379e:	b089      	sub	sp, #36	@ 0x24
 80037a0:	af04      	add	r7, sp, #16
 80037a2:	0004      	movs	r4, r0
 80037a4:	0008      	movs	r0, r1
 80037a6:	603a      	str	r2, [r7, #0]
 80037a8:	0019      	movs	r1, r3
 80037aa:	1dfb      	adds	r3, r7, #7
 80037ac:	1c22      	adds	r2, r4, #0
 80037ae:	701a      	strb	r2, [r3, #0]
 80037b0:	1dbb      	adds	r3, r7, #6
 80037b2:	1c02      	adds	r2, r0, #0
 80037b4:	701a      	strb	r2, [r3, #0]
 80037b6:	1d3b      	adds	r3, r7, #4
 80037b8:	1c0a      	adds	r2, r1, #0
 80037ba:	801a      	strh	r2, [r3, #0]
    uint16_t box_height = TEXT_SPACING*3 + font_height*2 + LINE_SIZE*2;
 80037bc:	1dfb      	adds	r3, r7, #7
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	18db      	adds	r3, r3, r3
 80037c4:	b29a      	uxth	r2, r3
 80037c6:	240a      	movs	r4, #10
 80037c8:	193b      	adds	r3, r7, r4
 80037ca:	3211      	adds	r2, #17
 80037cc:	801a      	strh	r2, [r3, #0]
    ILI9341_FillScreen(ILI9341_BLACK, display_buffer, display_buffer_size);
 80037ce:	1d3b      	adds	r3, r7, #4
 80037d0:	881a      	ldrh	r2, [r3, #0]
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	0019      	movs	r1, r3
 80037d6:	2000      	movs	r0, #0
 80037d8:	f005 fc44 	bl	8009064 <ILI9341_FillScreen>
    // make grid
    ILI9341_FillRectangle(ILI9341_WIDTH / 2, box_height, LINE_SIZE, ILI9341_HEIGHT - box_height, ILI9341_WHITE, display_buffer, display_buffer_size);
 80037dc:	0021      	movs	r1, r4
 80037de:	187b      	adds	r3, r7, r1
 80037e0:	881b      	ldrh	r3, [r3, #0]
 80037e2:	22a0      	movs	r2, #160	@ 0xa0
 80037e4:	0052      	lsls	r2, r2, #1
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	b29a      	uxth	r2, r3
 80037ea:	187b      	adds	r3, r7, r1
 80037ec:	8819      	ldrh	r1, [r3, #0]
 80037ee:	1d3b      	adds	r3, r7, #4
 80037f0:	881b      	ldrh	r3, [r3, #0]
 80037f2:	9302      	str	r3, [sp, #8]
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	9301      	str	r3, [sp, #4]
 80037f8:	4b14      	ldr	r3, [pc, #80]	@ (800384c <_Z24touchscreen_draw_overlayhhPht+0xb0>)
 80037fa:	9300      	str	r3, [sp, #0]
 80037fc:	0013      	movs	r3, r2
 80037fe:	2201      	movs	r2, #1
 8003800:	2078      	movs	r0, #120	@ 0x78
 8003802:	f005 fb81 	bl	8008f08 <ILI9341_FillRectangle>

    for (int i=1; i < rows; i++)
 8003806:	2301      	movs	r3, #1
 8003808:	60fb      	str	r3, [r7, #12]
 800380a:	e015      	b.n	8003838 <_Z24touchscreen_draw_overlayhhPht+0x9c>
    {
        ILI9341_FillRectangle(0, box_height*i, ILI9341_WIDTH, LINE_SIZE, ILI9341_WHITE, display_buffer, display_buffer_size);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	b29b      	uxth	r3, r3
 8003810:	220a      	movs	r2, #10
 8003812:	18ba      	adds	r2, r7, r2
 8003814:	8812      	ldrh	r2, [r2, #0]
 8003816:	4353      	muls	r3, r2
 8003818:	b299      	uxth	r1, r3
 800381a:	1d3b      	adds	r3, r7, #4
 800381c:	881b      	ldrh	r3, [r3, #0]
 800381e:	9302      	str	r3, [sp, #8]
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	9301      	str	r3, [sp, #4]
 8003824:	4b09      	ldr	r3, [pc, #36]	@ (800384c <_Z24touchscreen_draw_overlayhhPht+0xb0>)
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	2301      	movs	r3, #1
 800382a:	22f0      	movs	r2, #240	@ 0xf0
 800382c:	2000      	movs	r0, #0
 800382e:	f005 fb6b 	bl	8008f08 <ILI9341_FillRectangle>
    for (int i=1; i < rows; i++)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	3301      	adds	r3, #1
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	1dbb      	adds	r3, r7, #6
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	68fa      	ldr	r2, [r7, #12]
 800383e:	429a      	cmp	r2, r3
 8003840:	dbe4      	blt.n	800380c <_Z24touchscreen_draw_overlayhhPht+0x70>
    }
}
 8003842:	46c0      	nop			@ (mov r8, r8)
 8003844:	46c0      	nop			@ (mov r8, r8)
 8003846:	46bd      	mov	sp, r7
 8003848:	b005      	add	sp, #20
 800384a:	bd90      	pop	{r4, r7, pc}
 800384c:	0000ffff 	.word	0x0000ffff

08003850 <_Z17display_write_boxtttPKc7FontDefttPht>:

void display_write_box(uint16_t i, uint16_t j, uint16_t row, const char* str, FontDef font, uint16_t color, uint16_t bgcolor, uint8_t* display_buffer, uint16_t display_buffer_size)
{
 8003850:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003852:	b08d      	sub	sp, #52	@ 0x34
 8003854:	af06      	add	r7, sp, #24
 8003856:	0004      	movs	r4, r0
 8003858:	0008      	movs	r0, r1
 800385a:	0011      	movs	r1, r2
 800385c:	607b      	str	r3, [r7, #4]
 800385e:	250e      	movs	r5, #14
 8003860:	197b      	adds	r3, r7, r5
 8003862:	1c22      	adds	r2, r4, #0
 8003864:	801a      	strh	r2, [r3, #0]
 8003866:	240c      	movs	r4, #12
 8003868:	193b      	adds	r3, r7, r4
 800386a:	1c02      	adds	r2, r0, #0
 800386c:	801a      	strh	r2, [r3, #0]
 800386e:	260a      	movs	r6, #10
 8003870:	19bb      	adds	r3, r7, r6
 8003872:	1c0a      	adds	r2, r1, #0
 8003874:	801a      	strh	r2, [r3, #0]
    uint16_t box_height = TEXT_SPACING*3 + font.height*2 + LINE_SIZE*2;
 8003876:	2128      	movs	r1, #40	@ 0x28
 8003878:	2308      	movs	r3, #8
 800387a:	18ca      	adds	r2, r1, r3
 800387c:	19d3      	adds	r3, r2, r7
 800387e:	785b      	ldrb	r3, [r3, #1]
 8003880:	18db      	adds	r3, r3, r3
 8003882:	b29a      	uxth	r2, r3
 8003884:	2316      	movs	r3, #22
 8003886:	18fb      	adds	r3, r7, r3
 8003888:	3211      	adds	r2, #17
 800388a:	801a      	strh	r2, [r3, #0]
    ILI9341_WriteString((ILI9341_WIDTH/2 + 2)*j, box_height*i + TEXT_SPACING + row*(font.height + TEXT_SPACING), str, font, color, bgcolor, display_buffer, display_buffer_size);
 800388c:	193b      	adds	r3, r7, r4
 800388e:	881b      	ldrh	r3, [r3, #0]
 8003890:	227a      	movs	r2, #122	@ 0x7a
 8003892:	4353      	muls	r3, r2
 8003894:	b298      	uxth	r0, r3
 8003896:	2316      	movs	r3, #22
 8003898:	18fb      	adds	r3, r7, r3
 800389a:	197a      	adds	r2, r7, r5
 800389c:	881b      	ldrh	r3, [r3, #0]
 800389e:	8812      	ldrh	r2, [r2, #0]
 80038a0:	4353      	muls	r3, r2
 80038a2:	b29a      	uxth	r2, r3
 80038a4:	000d      	movs	r5, r1
 80038a6:	2308      	movs	r3, #8
 80038a8:	18cc      	adds	r4, r1, r3
 80038aa:	19e3      	adds	r3, r4, r7
 80038ac:	785b      	ldrb	r3, [r3, #1]
 80038ae:	3305      	adds	r3, #5
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	19b9      	adds	r1, r7, r6
 80038b4:	8809      	ldrh	r1, [r1, #0]
 80038b6:	434b      	muls	r3, r1
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	18d3      	adds	r3, r2, r3
 80038bc:	b29b      	uxth	r3, r3
 80038be:	3305      	adds	r3, #5
 80038c0:	b29c      	uxth	r4, r3
 80038c2:	2108      	movs	r1, #8
 80038c4:	186b      	adds	r3, r5, r1
 80038c6:	19db      	adds	r3, r3, r7
 80038c8:	687d      	ldr	r5, [r7, #4]
 80038ca:	223c      	movs	r2, #60	@ 0x3c
 80038cc:	1852      	adds	r2, r2, r1
 80038ce:	19d2      	adds	r2, r2, r7
 80038d0:	8812      	ldrh	r2, [r2, #0]
 80038d2:	9204      	str	r2, [sp, #16]
 80038d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80038d6:	9203      	str	r2, [sp, #12]
 80038d8:	2234      	movs	r2, #52	@ 0x34
 80038da:	1852      	adds	r2, r2, r1
 80038dc:	19d2      	adds	r2, r2, r7
 80038de:	8812      	ldrh	r2, [r2, #0]
 80038e0:	9202      	str	r2, [sp, #8]
 80038e2:	2230      	movs	r2, #48	@ 0x30
 80038e4:	1852      	adds	r2, r2, r1
 80038e6:	19d2      	adds	r2, r2, r7
 80038e8:	8812      	ldrh	r2, [r2, #0]
 80038ea:	9201      	str	r2, [sp, #4]
 80038ec:	466a      	mov	r2, sp
 80038ee:	6859      	ldr	r1, [r3, #4]
 80038f0:	6011      	str	r1, [r2, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	002a      	movs	r2, r5
 80038f6:	0021      	movs	r1, r4
 80038f8:	f005 fa76 	bl	8008de8 <ILI9341_WriteString>
}
 80038fc:	46c0      	nop			@ (mov r8, r8)
 80038fe:	46bd      	mov	sp, r7
 8003900:	b007      	add	sp, #28
 8003902:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003904 <displayHandler>:

void displayHandler(void *argument)
{
 8003904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003906:	b0fb      	sub	sp, #492	@ 0x1ec
 8003908:	af06      	add	r7, sp, #24
 800390a:	61f8      	str	r0, [r7, #28]
    display_data_t data;
    Debug debug;

    char buffer[DISPLAY_MESSAGE_SIZE];
    FontDef font = Font_11x18;
 800390c:	49cc      	ldr	r1, [pc, #816]	@ (8003c40 <displayHandler+0x33c>)
 800390e:	20dc      	movs	r0, #220	@ 0xdc
 8003910:	0040      	lsls	r0, r0, #1
 8003912:	1809      	adds	r1, r1, r0
 8003914:	2318      	movs	r3, #24
 8003916:	469c      	mov	ip, r3
 8003918:	44bc      	add	ip, r7
 800391a:	4461      	add	r1, ip
 800391c:	48c9      	ldr	r0, [pc, #804]	@ (8003c44 <displayHandler+0x340>)
 800391e:	c818      	ldmia	r0!, {r3, r4}
 8003920:	c118      	stmia	r1!, {r3, r4}
    uint8_t character_display_buffer[Font_11x18.height*Font_11x18.width*2];
 8003922:	49c8      	ldr	r1, [pc, #800]	@ (8003c44 <displayHandler+0x340>)
 8003924:	7849      	ldrb	r1, [r1, #1]
 8003926:	0008      	movs	r0, r1
 8003928:	49c6      	ldr	r1, [pc, #792]	@ (8003c44 <displayHandler+0x340>)
 800392a:	7809      	ldrb	r1, [r1, #0]
 800392c:	4341      	muls	r1, r0
 800392e:	004c      	lsls	r4, r1, #1
 8003930:	1e61      	subs	r1, r4, #1
 8003932:	20d8      	movs	r0, #216	@ 0xd8
 8003934:	0040      	lsls	r0, r0, #1
 8003936:	2318      	movs	r3, #24
 8003938:	18c3      	adds	r3, r0, r3
 800393a:	19d8      	adds	r0, r3, r7
 800393c:	6001      	str	r1, [r0, #0]
 800393e:	0021      	movs	r1, r4
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	2100      	movs	r1, #0
 8003944:	60f9      	str	r1, [r7, #12]
 8003946:	68ba      	ldr	r2, [r7, #8]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	0011      	movs	r1, r2
 800394c:	0f49      	lsrs	r1, r1, #29
 800394e:	0018      	movs	r0, r3
 8003950:	00c6      	lsls	r6, r0, #3
 8003952:	430e      	orrs	r6, r1
 8003954:	0011      	movs	r1, r2
 8003956:	00cd      	lsls	r5, r1, #3
 8003958:	0021      	movs	r1, r4
 800395a:	6039      	str	r1, [r7, #0]
 800395c:	2100      	movs	r1, #0
 800395e:	6079      	str	r1, [r7, #4]
 8003960:	683d      	ldr	r5, [r7, #0]
 8003962:	687e      	ldr	r6, [r7, #4]
 8003964:	0029      	movs	r1, r5
 8003966:	0f49      	lsrs	r1, r1, #29
 8003968:	0030      	movs	r0, r6
 800396a:	00c3      	lsls	r3, r0, #3
 800396c:	617b      	str	r3, [r7, #20]
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	430b      	orrs	r3, r1
 8003972:	617b      	str	r3, [r7, #20]
 8003974:	0029      	movs	r1, r5
 8003976:	00cb      	lsls	r3, r1, #3
 8003978:	613b      	str	r3, [r7, #16]
 800397a:	0023      	movs	r3, r4
 800397c:	3307      	adds	r3, #7
 800397e:	08db      	lsrs	r3, r3, #3
 8003980:	00db      	lsls	r3, r3, #3
 8003982:	466a      	mov	r2, sp
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	469d      	mov	sp, r3
 8003988:	ab06      	add	r3, sp, #24
 800398a:	3300      	adds	r3, #0
 800398c:	22d6      	movs	r2, #214	@ 0xd6
 800398e:	0052      	lsls	r2, r2, #1
 8003990:	2118      	movs	r1, #24
 8003992:	1852      	adds	r2, r2, r1
 8003994:	19d2      	adds	r2, r2, r7
 8003996:	6013      	str	r3, [r2, #0]
    uint16_t color_body = ILI9341_CYAN;
 8003998:	23d5      	movs	r3, #213	@ 0xd5
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	2218      	movs	r2, #24
 800399e:	189b      	adds	r3, r3, r2
 80039a0:	19db      	adds	r3, r3, r7
 80039a2:	4aa9      	ldr	r2, [pc, #676]	@ (8003c48 <displayHandler+0x344>)
 80039a4:	801a      	strh	r2, [r3, #0]
    uint16_t color_title = ILI9341_WHITE;
 80039a6:	23d4      	movs	r3, #212	@ 0xd4
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	2218      	movs	r2, #24
 80039ac:	189b      	adds	r3, r3, r2
 80039ae:	19db      	adds	r3, r3, r7
 80039b0:	2201      	movs	r2, #1
 80039b2:	4252      	negs	r2, r2
 80039b4:	801a      	strh	r2, [r3, #0]
    uint8_t screen_on = RESET;
 80039b6:	23b8      	movs	r3, #184	@ 0xb8
 80039b8:	33ff      	adds	r3, #255	@ 0xff
 80039ba:	2218      	movs	r2, #24
 80039bc:	189b      	adds	r3, r3, r2
 80039be:	19db      	adds	r3, r3, r7
 80039c0:	2200      	movs	r2, #0
 80039c2:	701a      	strb	r2, [r3, #0]

    touchscreen_deinit();
 80039c4:	f7ff fecd 	bl	8003762 <_Z18touchscreen_deinitv>

    for(;;)
    {
    	debug.printf("Test touch!\r\n");
 80039c8:	4aa0      	ldr	r2, [pc, #640]	@ (8003c4c <displayHandler+0x348>)
 80039ca:	2350      	movs	r3, #80	@ 0x50
 80039cc:	2118      	movs	r1, #24
 80039ce:	185b      	adds	r3, r3, r1
 80039d0:	19db      	adds	r3, r3, r7
 80039d2:	0011      	movs	r1, r2
 80039d4:	0018      	movs	r0, r3
 80039d6:	f7ff f871 	bl	8002abc <_ZN5Debug6printfEPKcz>
        // receive payload
        if (osMessageQueueGet(displayQueueHandle, (void *)&data, NULL, SCREEN_TIMEOUT*1000 ) != osOK)
 80039da:	4b9d      	ldr	r3, [pc, #628]	@ (8003c50 <displayHandler+0x34c>)
 80039dc:	6818      	ldr	r0, [r3, #0]
 80039de:	4b9d      	ldr	r3, [pc, #628]	@ (8003c54 <displayHandler+0x350>)
 80039e0:	22aa      	movs	r2, #170	@ 0xaa
 80039e2:	0052      	lsls	r2, r2, #1
 80039e4:	2118      	movs	r1, #24
 80039e6:	1852      	adds	r2, r2, r1
 80039e8:	19d1      	adds	r1, r2, r7
 80039ea:	2200      	movs	r2, #0
 80039ec:	f006 f8e8 	bl	8009bc0 <osMessageQueueGet>
 80039f0:	0003      	movs	r3, r0
 80039f2:	1e5a      	subs	r2, r3, #1
 80039f4:	4193      	sbcs	r3, r2
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d012      	beq.n	8003a22 <displayHandler+0x11e>
        {
            // when screen on, turn off
            if (screen_on)
 80039fc:	25b8      	movs	r5, #184	@ 0xb8
 80039fe:	35ff      	adds	r5, #255	@ 0xff
 8003a00:	2318      	movs	r3, #24
 8003a02:	18eb      	adds	r3, r5, r3
 8003a04:	19db      	adds	r3, r3, r7
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d101      	bne.n	8003a10 <displayHandler+0x10c>
 8003a0c:	f000 fc89 	bl	8004322 <displayHandler+0xa1e>
            {
                // turn off screen
                touchscreen_deinit();
 8003a10:	f7ff fea7 	bl	8003762 <_Z18touchscreen_deinitv>
                screen_on = RESET;
 8003a14:	2318      	movs	r3, #24
 8003a16:	18eb      	adds	r3, r5, r3
 8003a18:	19db      	adds	r3, r3, r7
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	701a      	strb	r2, [r3, #0]
            }
            continue;
 8003a1e:	f000 fc80 	bl	8004322 <displayHandler+0xa1e>
        }
        // turn on screen after getting a message
        if (!screen_on)
 8003a22:	25b8      	movs	r5, #184	@ 0xb8
 8003a24:	35ff      	adds	r5, #255	@ 0xff
 8003a26:	2318      	movs	r3, #24
 8003a28:	18eb      	adds	r3, r5, r3
 8003a2a:	19db      	adds	r3, r3, r7
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d119      	bne.n	8003a66 <displayHandler+0x162>
        {
            // initialize screen
            touchscreen_init();
 8003a32:	f7ff fe86 	bl	8003742 <_Z16touchscreen_initv>
            touchscreen_draw_overlay(font.height, 6, character_display_buffer, sizeof(character_display_buffer));
 8003a36:	4b82      	ldr	r3, [pc, #520]	@ (8003c40 <displayHandler+0x33c>)
 8003a38:	22dc      	movs	r2, #220	@ 0xdc
 8003a3a:	0052      	lsls	r2, r2, #1
 8003a3c:	189b      	adds	r3, r3, r2
 8003a3e:	2218      	movs	r2, #24
 8003a40:	4694      	mov	ip, r2
 8003a42:	44bc      	add	ip, r7
 8003a44:	4463      	add	r3, ip
 8003a46:	7858      	ldrb	r0, [r3, #1]
 8003a48:	b2a3      	uxth	r3, r4
 8003a4a:	22d6      	movs	r2, #214	@ 0xd6
 8003a4c:	0052      	lsls	r2, r2, #1
 8003a4e:	2118      	movs	r1, #24
 8003a50:	1852      	adds	r2, r2, r1
 8003a52:	19d2      	adds	r2, r2, r7
 8003a54:	6812      	ldr	r2, [r2, #0]
 8003a56:	2106      	movs	r1, #6
 8003a58:	f7ff fea0 	bl	800379c <_Z24touchscreen_draw_overlayhhPht>
            screen_on = SET;
 8003a5c:	2318      	movs	r3, #24
 8003a5e:	18eb      	adds	r3, r5, r3
 8003a60:	19db      	adds	r3, r3, r7
 8003a62:	2201      	movs	r2, #1
 8003a64:	701a      	strb	r2, [r3, #0]
        }

		// display message
        display_write_box(0,0,0, (char*)data.message, font, color_title, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003a66:	b2a3      	uxth	r3, r4
 8003a68:	26aa      	movs	r6, #170	@ 0xaa
 8003a6a:	0076      	lsls	r6, r6, #1
 8003a6c:	2218      	movs	r2, #24
 8003a6e:	18b2      	adds	r2, r6, r2
 8003a70:	19d2      	adds	r2, r2, r7
 8003a72:	3211      	adds	r2, #17
 8003a74:	0011      	movs	r1, r2
 8003a76:	9305      	str	r3, [sp, #20]
 8003a78:	23d6      	movs	r3, #214	@ 0xd6
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	2218      	movs	r2, #24
 8003a7e:	189b      	adds	r3, r3, r2
 8003a80:	19da      	adds	r2, r3, r7
 8003a82:	6813      	ldr	r3, [r2, #0]
 8003a84:	9304      	str	r3, [sp, #16]
 8003a86:	2300      	movs	r3, #0
 8003a88:	9303      	str	r3, [sp, #12]
 8003a8a:	22d4      	movs	r2, #212	@ 0xd4
 8003a8c:	0052      	lsls	r2, r2, #1
 8003a8e:	2318      	movs	r3, #24
 8003a90:	18d3      	adds	r3, r2, r3
 8003a92:	19db      	adds	r3, r3, r7
 8003a94:	881b      	ldrh	r3, [r3, #0]
 8003a96:	9302      	str	r3, [sp, #8]
 8003a98:	4b69      	ldr	r3, [pc, #420]	@ (8003c40 <displayHandler+0x33c>)
 8003a9a:	22dc      	movs	r2, #220	@ 0xdc
 8003a9c:	0052      	lsls	r2, r2, #1
 8003a9e:	189d      	adds	r5, r3, r2
 8003aa0:	2318      	movs	r3, #24
 8003aa2:	18fb      	adds	r3, r7, r3
 8003aa4:	18ea      	adds	r2, r5, r3
 8003aa6:	466b      	mov	r3, sp
 8003aa8:	ca21      	ldmia	r2!, {r0, r5}
 8003aaa:	c321      	stmia	r3!, {r0, r5}
 8003aac:	000b      	movs	r3, r1
 8003aae:	2200      	movs	r2, #0
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	2000      	movs	r0, #0
 8003ab4:	f7ff fecc 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
        sprintf(buffer, "Fw: %s Id: %d", FW_VERSION, data.modem_id);
 8003ab8:	2318      	movs	r3, #24
 8003aba:	18f3      	adds	r3, r6, r3
 8003abc:	19db      	adds	r3, r3, r7
 8003abe:	7c1b      	ldrb	r3, [r3, #16]
 8003ac0:	4a65      	ldr	r2, [pc, #404]	@ (8003c58 <displayHandler+0x354>)
 8003ac2:	4966      	ldr	r1, [pc, #408]	@ (8003c5c <displayHandler+0x358>)
 8003ac4:	2510      	movs	r5, #16
 8003ac6:	2018      	movs	r0, #24
 8003ac8:	1828      	adds	r0, r5, r0
 8003aca:	19c0      	adds	r0, r0, r7
 8003acc:	f00a f92a 	bl	800dd24 <siprintf>
        display_write_box(0,0,1, buffer, font, color_title, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003ad0:	b2a3      	uxth	r3, r4
 8003ad2:	2218      	movs	r2, #24
 8003ad4:	18aa      	adds	r2, r5, r2
 8003ad6:	19d1      	adds	r1, r2, r7
 8003ad8:	9305      	str	r3, [sp, #20]
 8003ada:	23d6      	movs	r3, #214	@ 0xd6
 8003adc:	005b      	lsls	r3, r3, #1
 8003ade:	2218      	movs	r2, #24
 8003ae0:	189b      	adds	r3, r3, r2
 8003ae2:	19d8      	adds	r0, r3, r7
 8003ae4:	6803      	ldr	r3, [r0, #0]
 8003ae6:	9304      	str	r3, [sp, #16]
 8003ae8:	2300      	movs	r3, #0
 8003aea:	9303      	str	r3, [sp, #12]
 8003aec:	20d4      	movs	r0, #212	@ 0xd4
 8003aee:	0040      	lsls	r0, r0, #1
 8003af0:	2318      	movs	r3, #24
 8003af2:	18c3      	adds	r3, r0, r3
 8003af4:	19db      	adds	r3, r3, r7
 8003af6:	881b      	ldrh	r3, [r3, #0]
 8003af8:	9302      	str	r3, [sp, #8]
 8003afa:	4b51      	ldr	r3, [pc, #324]	@ (8003c40 <displayHandler+0x33c>)
 8003afc:	22dc      	movs	r2, #220	@ 0xdc
 8003afe:	0052      	lsls	r2, r2, #1
 8003b00:	1898      	adds	r0, r3, r2
 8003b02:	2318      	movs	r3, #24
 8003b04:	18fb      	adds	r3, r7, r3
 8003b06:	18c2      	adds	r2, r0, r3
 8003b08:	466b      	mov	r3, sp
 8003b0a:	ca21      	ldmia	r2!, {r0, r5}
 8003b0c:	c321      	stmia	r3!, {r0, r5}
 8003b0e:	000b      	movs	r3, r1
 8003b10:	2201      	movs	r2, #1
 8003b12:	2100      	movs	r1, #0
 8003b14:	2000      	movs	r0, #0
 8003b16:	f7ff fe9b 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>

		// display voltage
		display_write_box(1,0,0, "Voltage", font, color_title, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003b1a:	b2a3      	uxth	r3, r4
 8003b1c:	4950      	ldr	r1, [pc, #320]	@ (8003c60 <displayHandler+0x35c>)
 8003b1e:	9305      	str	r3, [sp, #20]
 8003b20:	23d6      	movs	r3, #214	@ 0xd6
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	2218      	movs	r2, #24
 8003b26:	189b      	adds	r3, r3, r2
 8003b28:	19d8      	adds	r0, r3, r7
 8003b2a:	6803      	ldr	r3, [r0, #0]
 8003b2c:	9304      	str	r3, [sp, #16]
 8003b2e:	2300      	movs	r3, #0
 8003b30:	9303      	str	r3, [sp, #12]
 8003b32:	20d4      	movs	r0, #212	@ 0xd4
 8003b34:	0040      	lsls	r0, r0, #1
 8003b36:	2318      	movs	r3, #24
 8003b38:	18c3      	adds	r3, r0, r3
 8003b3a:	19db      	adds	r3, r3, r7
 8003b3c:	881b      	ldrh	r3, [r3, #0]
 8003b3e:	9302      	str	r3, [sp, #8]
 8003b40:	4b3f      	ldr	r3, [pc, #252]	@ (8003c40 <displayHandler+0x33c>)
 8003b42:	22dc      	movs	r2, #220	@ 0xdc
 8003b44:	0052      	lsls	r2, r2, #1
 8003b46:	1898      	adds	r0, r3, r2
 8003b48:	2318      	movs	r3, #24
 8003b4a:	18fb      	adds	r3, r7, r3
 8003b4c:	18c2      	adds	r2, r0, r3
 8003b4e:	466b      	mov	r3, sp
 8003b50:	ca21      	ldmia	r2!, {r0, r5}
 8003b52:	c321      	stmia	r3!, {r0, r5}
 8003b54:	000b      	movs	r3, r1
 8003b56:	2200      	movs	r2, #0
 8003b58:	2100      	movs	r1, #0
 8003b5a:	2001      	movs	r0, #1
 8003b5c:	f7ff fe78 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		sprintf(buffer, "%*.2fV", 6, data.batteryVoltage/1000.0);
 8003b60:	2318      	movs	r3, #24
 8003b62:	18f3      	adds	r3, r6, r3
 8003b64:	19db      	adds	r3, r3, r7
 8003b66:	885b      	ldrh	r3, [r3, #2]
 8003b68:	0018      	movs	r0, r3
 8003b6a:	f7fe fd4f 	bl	800260c <__aeabi_i2d>
 8003b6e:	2200      	movs	r2, #0
 8003b70:	4b3c      	ldr	r3, [pc, #240]	@ (8003c64 <displayHandler+0x360>)
 8003b72:	f7fd f9c3 	bl	8000efc <__aeabi_ddiv>
 8003b76:	0002      	movs	r2, r0
 8003b78:	000b      	movs	r3, r1
 8003b7a:	493b      	ldr	r1, [pc, #236]	@ (8003c68 <displayHandler+0x364>)
 8003b7c:	2510      	movs	r5, #16
 8003b7e:	2018      	movs	r0, #24
 8003b80:	1828      	adds	r0, r5, r0
 8003b82:	19c0      	adds	r0, r0, r7
 8003b84:	9200      	str	r2, [sp, #0]
 8003b86:	9301      	str	r3, [sp, #4]
 8003b88:	2206      	movs	r2, #6
 8003b8a:	f00a f8cb 	bl	800dd24 <siprintf>
		display_write_box(1,0,1, buffer, font, color_body, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003b8e:	b2a3      	uxth	r3, r4
 8003b90:	2218      	movs	r2, #24
 8003b92:	18aa      	adds	r2, r5, r2
 8003b94:	19d1      	adds	r1, r2, r7
 8003b96:	9305      	str	r3, [sp, #20]
 8003b98:	23d6      	movs	r3, #214	@ 0xd6
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	2218      	movs	r2, #24
 8003b9e:	189b      	adds	r3, r3, r2
 8003ba0:	19db      	adds	r3, r3, r7
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	9304      	str	r3, [sp, #16]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	9303      	str	r3, [sp, #12]
 8003baa:	23d5      	movs	r3, #213	@ 0xd5
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	2218      	movs	r2, #24
 8003bb0:	189b      	adds	r3, r3, r2
 8003bb2:	19db      	adds	r3, r3, r7
 8003bb4:	881b      	ldrh	r3, [r3, #0]
 8003bb6:	9302      	str	r3, [sp, #8]
 8003bb8:	4b21      	ldr	r3, [pc, #132]	@ (8003c40 <displayHandler+0x33c>)
 8003bba:	22dc      	movs	r2, #220	@ 0xdc
 8003bbc:	0052      	lsls	r2, r2, #1
 8003bbe:	189b      	adds	r3, r3, r2
 8003bc0:	2218      	movs	r2, #24
 8003bc2:	18ba      	adds	r2, r7, r2
 8003bc4:	189a      	adds	r2, r3, r2
 8003bc6:	466b      	mov	r3, sp
 8003bc8:	ca21      	ldmia	r2!, {r0, r5}
 8003bca:	c321      	stmia	r3!, {r0, r5}
 8003bcc:	000b      	movs	r3, r1
 8003bce:	2201      	movs	r2, #1
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	2001      	movs	r0, #1
 8003bd4:	f7ff fe3c 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>

		// display switch top
		switch(data.detection_state)
 8003bd8:	2318      	movs	r3, #24
 8003bda:	18f3      	adds	r3, r6, r3
 8003bdc:	19db      	adds	r3, r3, r7
 8003bde:	7b1b      	ldrb	r3, [r3, #12]
 8003be0:	2b04      	cmp	r3, #4
 8003be2:	d859      	bhi.n	8003c98 <displayHandler+0x394>
 8003be4:	009a      	lsls	r2, r3, #2
 8003be6:	4b21      	ldr	r3, [pc, #132]	@ (8003c6c <displayHandler+0x368>)
 8003be8:	18d3      	adds	r3, r2, r3
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	469f      	mov	pc, r3
		{
		case 0:
			sprintf(buffer, "%-*s", 9, "Idle");
 8003bee:	4b20      	ldr	r3, [pc, #128]	@ (8003c70 <displayHandler+0x36c>)
 8003bf0:	4920      	ldr	r1, [pc, #128]	@ (8003c74 <displayHandler+0x370>)
 8003bf2:	2210      	movs	r2, #16
 8003bf4:	2018      	movs	r0, #24
 8003bf6:	1812      	adds	r2, r2, r0
 8003bf8:	19d0      	adds	r0, r2, r7
 8003bfa:	2209      	movs	r2, #9
 8003bfc:	f00a f892 	bl	800dd24 <siprintf>
			break;
 8003c00:	e04a      	b.n	8003c98 <displayHandler+0x394>

		case 1:
			sprintf(buffer, "%-*s", 9, "Listening");
 8003c02:	4b1d      	ldr	r3, [pc, #116]	@ (8003c78 <displayHandler+0x374>)
 8003c04:	491b      	ldr	r1, [pc, #108]	@ (8003c74 <displayHandler+0x370>)
 8003c06:	2210      	movs	r2, #16
 8003c08:	2018      	movs	r0, #24
 8003c0a:	1812      	adds	r2, r2, r0
 8003c0c:	19d0      	adds	r0, r2, r7
 8003c0e:	2209      	movs	r2, #9
 8003c10:	f00a f888 	bl	800dd24 <siprintf>
			break;
 8003c14:	e040      	b.n	8003c98 <displayHandler+0x394>

		case 2:
			sprintf(buffer, "%-*s", 9, "Satellite");
 8003c16:	4b19      	ldr	r3, [pc, #100]	@ (8003c7c <displayHandler+0x378>)
 8003c18:	4916      	ldr	r1, [pc, #88]	@ (8003c74 <displayHandler+0x370>)
 8003c1a:	2210      	movs	r2, #16
 8003c1c:	2018      	movs	r0, #24
 8003c1e:	1812      	adds	r2, r2, r0
 8003c20:	19d0      	adds	r0, r2, r7
 8003c22:	2209      	movs	r2, #9
 8003c24:	f00a f87e 	bl	800dd24 <siprintf>
			break;
 8003c28:	e036      	b.n	8003c98 <displayHandler+0x394>

		case 3:
			sprintf(buffer, "%-*s", 9, "Surfacing");
 8003c2a:	4b15      	ldr	r3, [pc, #84]	@ (8003c80 <displayHandler+0x37c>)
 8003c2c:	4911      	ldr	r1, [pc, #68]	@ (8003c74 <displayHandler+0x370>)
 8003c2e:	2210      	movs	r2, #16
 8003c30:	2018      	movs	r0, #24
 8003c32:	1812      	adds	r2, r2, r0
 8003c34:	19d0      	adds	r0, r2, r7
 8003c36:	2209      	movs	r2, #9
 8003c38:	f00a f874 	bl	800dd24 <siprintf>
			break;
 8003c3c:	e02c      	b.n	8003c98 <displayHandler+0x394>
 8003c3e:	46c0      	nop			@ (mov r8, r8)
 8003c40:	fffffe50 	.word	0xfffffe50
 8003c44:	20000030 	.word	0x20000030
 8003c48:	000007ff 	.word	0x000007ff
 8003c4c:	080119ac 	.word	0x080119ac
 8003c50:	20000604 	.word	0x20000604
 8003c54:	00002710 	.word	0x00002710
 8003c58:	080119bc 	.word	0x080119bc
 8003c5c:	080119c4 	.word	0x080119c4
 8003c60:	080119d4 	.word	0x080119d4
 8003c64:	408f4000 	.word	0x408f4000
 8003c68:	080119dc 	.word	0x080119dc
 8003c6c:	08011c70 	.word	0x08011c70
 8003c70:	080119e4 	.word	0x080119e4
 8003c74:	080119ec 	.word	0x080119ec
 8003c78:	080119f4 	.word	0x080119f4
 8003c7c:	08011a00 	.word	0x08011a00
 8003c80:	08011a0c 	.word	0x08011a0c

		case 4:
			sprintf(buffer, "%-*s", 9, "Sinking");
 8003c84:	4bf6      	ldr	r3, [pc, #984]	@ (8004060 <displayHandler+0x75c>)
 8003c86:	49f7      	ldr	r1, [pc, #988]	@ (8004064 <displayHandler+0x760>)
 8003c88:	2210      	movs	r2, #16
 8003c8a:	2018      	movs	r0, #24
 8003c8c:	1812      	adds	r2, r2, r0
 8003c8e:	19d0      	adds	r0, r2, r7
 8003c90:	2209      	movs	r2, #9
 8003c92:	f00a f847 	bl	800dd24 <siprintf>
			break;
 8003c96:	46c0      	nop			@ (mov r8, r8)

		}
		display_write_box(1,1,0, "Detection", font, color_title, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003c98:	b2a3      	uxth	r3, r4
 8003c9a:	49f3      	ldr	r1, [pc, #972]	@ (8004068 <displayHandler+0x764>)
 8003c9c:	9305      	str	r3, [sp, #20]
 8003c9e:	26d6      	movs	r6, #214	@ 0xd6
 8003ca0:	0076      	lsls	r6, r6, #1
 8003ca2:	2318      	movs	r3, #24
 8003ca4:	18f3      	adds	r3, r6, r3
 8003ca6:	19db      	adds	r3, r3, r7
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	9304      	str	r3, [sp, #16]
 8003cac:	2300      	movs	r3, #0
 8003cae:	9303      	str	r3, [sp, #12]
 8003cb0:	23d4      	movs	r3, #212	@ 0xd4
 8003cb2:	005b      	lsls	r3, r3, #1
 8003cb4:	2218      	movs	r2, #24
 8003cb6:	189b      	adds	r3, r3, r2
 8003cb8:	19db      	adds	r3, r3, r7
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	9302      	str	r3, [sp, #8]
 8003cbe:	4beb      	ldr	r3, [pc, #940]	@ (800406c <displayHandler+0x768>)
 8003cc0:	22dc      	movs	r2, #220	@ 0xdc
 8003cc2:	0052      	lsls	r2, r2, #1
 8003cc4:	1898      	adds	r0, r3, r2
 8003cc6:	2318      	movs	r3, #24
 8003cc8:	18fb      	adds	r3, r7, r3
 8003cca:	18c2      	adds	r2, r0, r3
 8003ccc:	466b      	mov	r3, sp
 8003cce:	ca21      	ldmia	r2!, {r0, r5}
 8003cd0:	c321      	stmia	r3!, {r0, r5}
 8003cd2:	000b      	movs	r3, r1
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	2101      	movs	r1, #1
 8003cd8:	2001      	movs	r0, #1
 8003cda:	f7ff fdb9 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		display_write_box(1,1,1, buffer, font, color_body, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003cde:	b2a3      	uxth	r3, r4
 8003ce0:	2510      	movs	r5, #16
 8003ce2:	2218      	movs	r2, #24
 8003ce4:	18aa      	adds	r2, r5, r2
 8003ce6:	19d1      	adds	r1, r2, r7
 8003ce8:	9305      	str	r3, [sp, #20]
 8003cea:	2318      	movs	r3, #24
 8003cec:	18f3      	adds	r3, r6, r3
 8003cee:	19d8      	adds	r0, r3, r7
 8003cf0:	6803      	ldr	r3, [r0, #0]
 8003cf2:	9304      	str	r3, [sp, #16]
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	9303      	str	r3, [sp, #12]
 8003cf8:	20d5      	movs	r0, #213	@ 0xd5
 8003cfa:	0040      	lsls	r0, r0, #1
 8003cfc:	2318      	movs	r3, #24
 8003cfe:	18c3      	adds	r3, r0, r3
 8003d00:	19db      	adds	r3, r3, r7
 8003d02:	881b      	ldrh	r3, [r3, #0]
 8003d04:	9302      	str	r3, [sp, #8]
 8003d06:	4bd9      	ldr	r3, [pc, #868]	@ (800406c <displayHandler+0x768>)
 8003d08:	22dc      	movs	r2, #220	@ 0xdc
 8003d0a:	0052      	lsls	r2, r2, #1
 8003d0c:	189b      	adds	r3, r3, r2
 8003d0e:	2218      	movs	r2, #24
 8003d10:	18ba      	adds	r2, r7, r2
 8003d12:	189a      	adds	r2, r3, r2
 8003d14:	466b      	mov	r3, sp
 8003d16:	ca21      	ldmia	r2!, {r0, r5}
 8003d18:	c321      	stmia	r3!, {r0, r5}
 8003d1a:	000b      	movs	r3, r1
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	2101      	movs	r1, #1
 8003d20:	2001      	movs	r0, #1
 8003d22:	f7ff fd95 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>

		// display depth keeping configuration
		display_write_box(2,0,0, "Temp", font, color_title, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003d26:	b2a3      	uxth	r3, r4
 8003d28:	49d1      	ldr	r1, [pc, #836]	@ (8004070 <displayHandler+0x76c>)
 8003d2a:	9305      	str	r3, [sp, #20]
 8003d2c:	2318      	movs	r3, #24
 8003d2e:	18f3      	adds	r3, r6, r3
 8003d30:	19db      	adds	r3, r3, r7
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	9304      	str	r3, [sp, #16]
 8003d36:	2300      	movs	r3, #0
 8003d38:	9303      	str	r3, [sp, #12]
 8003d3a:	23d4      	movs	r3, #212	@ 0xd4
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	2218      	movs	r2, #24
 8003d40:	189b      	adds	r3, r3, r2
 8003d42:	19db      	adds	r3, r3, r7
 8003d44:	881b      	ldrh	r3, [r3, #0]
 8003d46:	9302      	str	r3, [sp, #8]
 8003d48:	4bc8      	ldr	r3, [pc, #800]	@ (800406c <displayHandler+0x768>)
 8003d4a:	22dc      	movs	r2, #220	@ 0xdc
 8003d4c:	0052      	lsls	r2, r2, #1
 8003d4e:	1898      	adds	r0, r3, r2
 8003d50:	2318      	movs	r3, #24
 8003d52:	18fb      	adds	r3, r7, r3
 8003d54:	18c2      	adds	r2, r0, r3
 8003d56:	466b      	mov	r3, sp
 8003d58:	ca21      	ldmia	r2!, {r0, r5}
 8003d5a:	c321      	stmia	r3!, {r0, r5}
 8003d5c:	000b      	movs	r3, r1
 8003d5e:	2200      	movs	r2, #0
 8003d60:	2100      	movs	r1, #0
 8003d62:	2002      	movs	r0, #2
 8003d64:	f7ff fd74 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		sprintf(buffer, "%*.2fC", 6, data.temperature/100.0);
 8003d68:	21aa      	movs	r1, #170	@ 0xaa
 8003d6a:	0049      	lsls	r1, r1, #1
 8003d6c:	2318      	movs	r3, #24
 8003d6e:	18cb      	adds	r3, r1, r3
 8003d70:	19db      	adds	r3, r3, r7
 8003d72:	881b      	ldrh	r3, [r3, #0]
 8003d74:	0018      	movs	r0, r3
 8003d76:	f7fe fc49 	bl	800260c <__aeabi_i2d>
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	4bbd      	ldr	r3, [pc, #756]	@ (8004074 <displayHandler+0x770>)
 8003d7e:	f7fd f8bd 	bl	8000efc <__aeabi_ddiv>
 8003d82:	0002      	movs	r2, r0
 8003d84:	000b      	movs	r3, r1
 8003d86:	49bc      	ldr	r1, [pc, #752]	@ (8004078 <displayHandler+0x774>)
 8003d88:	2510      	movs	r5, #16
 8003d8a:	2018      	movs	r0, #24
 8003d8c:	1828      	adds	r0, r5, r0
 8003d8e:	19c0      	adds	r0, r0, r7
 8003d90:	9200      	str	r2, [sp, #0]
 8003d92:	9301      	str	r3, [sp, #4]
 8003d94:	2206      	movs	r2, #6
 8003d96:	f009 ffc5 	bl	800dd24 <siprintf>
		display_write_box(2,0,1, buffer, font, color_body, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003d9a:	b2a3      	uxth	r3, r4
 8003d9c:	2218      	movs	r2, #24
 8003d9e:	18aa      	adds	r2, r5, r2
 8003da0:	19d1      	adds	r1, r2, r7
 8003da2:	9305      	str	r3, [sp, #20]
 8003da4:	2318      	movs	r3, #24
 8003da6:	18f3      	adds	r3, r6, r3
 8003da8:	19d8      	adds	r0, r3, r7
 8003daa:	6803      	ldr	r3, [r0, #0]
 8003dac:	9304      	str	r3, [sp, #16]
 8003dae:	2300      	movs	r3, #0
 8003db0:	9303      	str	r3, [sp, #12]
 8003db2:	20d5      	movs	r0, #213	@ 0xd5
 8003db4:	0040      	lsls	r0, r0, #1
 8003db6:	2318      	movs	r3, #24
 8003db8:	18c3      	adds	r3, r0, r3
 8003dba:	19db      	adds	r3, r3, r7
 8003dbc:	881b      	ldrh	r3, [r3, #0]
 8003dbe:	9302      	str	r3, [sp, #8]
 8003dc0:	4baa      	ldr	r3, [pc, #680]	@ (800406c <displayHandler+0x768>)
 8003dc2:	22dc      	movs	r2, #220	@ 0xdc
 8003dc4:	0052      	lsls	r2, r2, #1
 8003dc6:	189b      	adds	r3, r3, r2
 8003dc8:	2218      	movs	r2, #24
 8003dca:	18ba      	adds	r2, r7, r2
 8003dcc:	189a      	adds	r2, r3, r2
 8003dce:	466b      	mov	r3, sp
 8003dd0:	ca21      	ldmia	r2!, {r0, r5}
 8003dd2:	c321      	stmia	r3!, {r0, r5}
 8003dd4:	000b      	movs	r3, r1
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	2100      	movs	r1, #0
 8003dda:	2002      	movs	r0, #2
 8003ddc:	f7ff fd38 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		// display pressure
		display_write_box(2,1,0, "Depth", font, color_title, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003de0:	b2a3      	uxth	r3, r4
 8003de2:	49a6      	ldr	r1, [pc, #664]	@ (800407c <displayHandler+0x778>)
 8003de4:	9305      	str	r3, [sp, #20]
 8003de6:	2318      	movs	r3, #24
 8003de8:	18f3      	adds	r3, r6, r3
 8003dea:	19db      	adds	r3, r3, r7
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	9304      	str	r3, [sp, #16]
 8003df0:	2300      	movs	r3, #0
 8003df2:	9303      	str	r3, [sp, #12]
 8003df4:	23d4      	movs	r3, #212	@ 0xd4
 8003df6:	005b      	lsls	r3, r3, #1
 8003df8:	2218      	movs	r2, #24
 8003dfa:	189b      	adds	r3, r3, r2
 8003dfc:	19db      	adds	r3, r3, r7
 8003dfe:	881b      	ldrh	r3, [r3, #0]
 8003e00:	9302      	str	r3, [sp, #8]
 8003e02:	4b9a      	ldr	r3, [pc, #616]	@ (800406c <displayHandler+0x768>)
 8003e04:	22dc      	movs	r2, #220	@ 0xdc
 8003e06:	0052      	lsls	r2, r2, #1
 8003e08:	1898      	adds	r0, r3, r2
 8003e0a:	2318      	movs	r3, #24
 8003e0c:	18fb      	adds	r3, r7, r3
 8003e0e:	18c2      	adds	r2, r0, r3
 8003e10:	466b      	mov	r3, sp
 8003e12:	ca21      	ldmia	r2!, {r0, r5}
 8003e14:	c321      	stmia	r3!, {r0, r5}
 8003e16:	000b      	movs	r3, r1
 8003e18:	2200      	movs	r2, #0
 8003e1a:	2101      	movs	r1, #1
 8003e1c:	2002      	movs	r0, #2
 8003e1e:	f7ff fd17 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		sprintf(buffer, "%*.2fm", 6, data.depth/100.0);
 8003e22:	21aa      	movs	r1, #170	@ 0xaa
 8003e24:	0049      	lsls	r1, r1, #1
 8003e26:	2318      	movs	r3, #24
 8003e28:	18cb      	adds	r3, r1, r3
 8003e2a:	19db      	adds	r3, r3, r7
 8003e2c:	889b      	ldrh	r3, [r3, #4]
 8003e2e:	0018      	movs	r0, r3
 8003e30:	f7fe fbec 	bl	800260c <__aeabi_i2d>
 8003e34:	2200      	movs	r2, #0
 8003e36:	4b8f      	ldr	r3, [pc, #572]	@ (8004074 <displayHandler+0x770>)
 8003e38:	f7fd f860 	bl	8000efc <__aeabi_ddiv>
 8003e3c:	0002      	movs	r2, r0
 8003e3e:	000b      	movs	r3, r1
 8003e40:	498f      	ldr	r1, [pc, #572]	@ (8004080 <displayHandler+0x77c>)
 8003e42:	2510      	movs	r5, #16
 8003e44:	2018      	movs	r0, #24
 8003e46:	1828      	adds	r0, r5, r0
 8003e48:	19c0      	adds	r0, r0, r7
 8003e4a:	9200      	str	r2, [sp, #0]
 8003e4c:	9301      	str	r3, [sp, #4]
 8003e4e:	2206      	movs	r2, #6
 8003e50:	f009 ff68 	bl	800dd24 <siprintf>
		display_write_box(2,1,1, buffer, font, color_body, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003e54:	b2a3      	uxth	r3, r4
 8003e56:	2218      	movs	r2, #24
 8003e58:	18aa      	adds	r2, r5, r2
 8003e5a:	19d1      	adds	r1, r2, r7
 8003e5c:	9305      	str	r3, [sp, #20]
 8003e5e:	2318      	movs	r3, #24
 8003e60:	18f3      	adds	r3, r6, r3
 8003e62:	19d8      	adds	r0, r3, r7
 8003e64:	6803      	ldr	r3, [r0, #0]
 8003e66:	9304      	str	r3, [sp, #16]
 8003e68:	2300      	movs	r3, #0
 8003e6a:	9303      	str	r3, [sp, #12]
 8003e6c:	20d5      	movs	r0, #213	@ 0xd5
 8003e6e:	0040      	lsls	r0, r0, #1
 8003e70:	2318      	movs	r3, #24
 8003e72:	18c3      	adds	r3, r0, r3
 8003e74:	19db      	adds	r3, r3, r7
 8003e76:	881b      	ldrh	r3, [r3, #0]
 8003e78:	9302      	str	r3, [sp, #8]
 8003e7a:	4b7c      	ldr	r3, [pc, #496]	@ (800406c <displayHandler+0x768>)
 8003e7c:	22dc      	movs	r2, #220	@ 0xdc
 8003e7e:	0052      	lsls	r2, r2, #1
 8003e80:	189b      	adds	r3, r3, r2
 8003e82:	2218      	movs	r2, #24
 8003e84:	18ba      	adds	r2, r7, r2
 8003e86:	189a      	adds	r2, r3, r2
 8003e88:	466b      	mov	r3, sp
 8003e8a:	ca21      	ldmia	r2!, {r0, r5}
 8003e8c:	c321      	stmia	r3!, {r0, r5}
 8003e8e:	000b      	movs	r3, r1
 8003e90:	2201      	movs	r2, #1
 8003e92:	2101      	movs	r1, #1
 8003e94:	2002      	movs	r0, #2
 8003e96:	f7ff fcdb 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>

		// display piston volume
		display_write_box(3,0,0, "Vp", font, color_title, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003e9a:	b2a3      	uxth	r3, r4
 8003e9c:	4979      	ldr	r1, [pc, #484]	@ (8004084 <displayHandler+0x780>)
 8003e9e:	9305      	str	r3, [sp, #20]
 8003ea0:	2318      	movs	r3, #24
 8003ea2:	18f3      	adds	r3, r6, r3
 8003ea4:	19db      	adds	r3, r3, r7
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	9304      	str	r3, [sp, #16]
 8003eaa:	2300      	movs	r3, #0
 8003eac:	9303      	str	r3, [sp, #12]
 8003eae:	23d4      	movs	r3, #212	@ 0xd4
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	2218      	movs	r2, #24
 8003eb4:	189b      	adds	r3, r3, r2
 8003eb6:	19db      	adds	r3, r3, r7
 8003eb8:	881b      	ldrh	r3, [r3, #0]
 8003eba:	9302      	str	r3, [sp, #8]
 8003ebc:	4b6b      	ldr	r3, [pc, #428]	@ (800406c <displayHandler+0x768>)
 8003ebe:	22dc      	movs	r2, #220	@ 0xdc
 8003ec0:	0052      	lsls	r2, r2, #1
 8003ec2:	189b      	adds	r3, r3, r2
 8003ec4:	2218      	movs	r2, #24
 8003ec6:	18ba      	adds	r2, r7, r2
 8003ec8:	189a      	adds	r2, r3, r2
 8003eca:	466b      	mov	r3, sp
 8003ecc:	ca21      	ldmia	r2!, {r0, r5}
 8003ece:	c321      	stmia	r3!, {r0, r5}
 8003ed0:	000b      	movs	r3, r1
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	2003      	movs	r0, #3
 8003ed8:	f7ff fcba 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		sprintf(buffer, "%*.2fcc", 7, data.floaterVolume/100.0);
 8003edc:	21aa      	movs	r1, #170	@ 0xaa
 8003ede:	0049      	lsls	r1, r1, #1
 8003ee0:	2318      	movs	r3, #24
 8003ee2:	18cb      	adds	r3, r1, r3
 8003ee4:	19db      	adds	r3, r3, r7
 8003ee6:	2206      	movs	r2, #6
 8003ee8:	5e9b      	ldrsh	r3, [r3, r2]
 8003eea:	0018      	movs	r0, r3
 8003eec:	f7fe fb8e 	bl	800260c <__aeabi_i2d>
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	4b60      	ldr	r3, [pc, #384]	@ (8004074 <displayHandler+0x770>)
 8003ef4:	f7fd f802 	bl	8000efc <__aeabi_ddiv>
 8003ef8:	0002      	movs	r2, r0
 8003efa:	000b      	movs	r3, r1
 8003efc:	4962      	ldr	r1, [pc, #392]	@ (8004088 <displayHandler+0x784>)
 8003efe:	2510      	movs	r5, #16
 8003f00:	2018      	movs	r0, #24
 8003f02:	1828      	adds	r0, r5, r0
 8003f04:	19c0      	adds	r0, r0, r7
 8003f06:	9200      	str	r2, [sp, #0]
 8003f08:	9301      	str	r3, [sp, #4]
 8003f0a:	2207      	movs	r2, #7
 8003f0c:	f009 ff0a 	bl	800dd24 <siprintf>
		display_write_box(3,0,1, buffer, font, color_body, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003f10:	b2a3      	uxth	r3, r4
 8003f12:	2218      	movs	r2, #24
 8003f14:	18aa      	adds	r2, r5, r2
 8003f16:	19d1      	adds	r1, r2, r7
 8003f18:	9305      	str	r3, [sp, #20]
 8003f1a:	2318      	movs	r3, #24
 8003f1c:	18f3      	adds	r3, r6, r3
 8003f1e:	19db      	adds	r3, r3, r7
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	9304      	str	r3, [sp, #16]
 8003f24:	2300      	movs	r3, #0
 8003f26:	9303      	str	r3, [sp, #12]
 8003f28:	20d5      	movs	r0, #213	@ 0xd5
 8003f2a:	0040      	lsls	r0, r0, #1
 8003f2c:	2318      	movs	r3, #24
 8003f2e:	18c3      	adds	r3, r0, r3
 8003f30:	19db      	adds	r3, r3, r7
 8003f32:	881b      	ldrh	r3, [r3, #0]
 8003f34:	9302      	str	r3, [sp, #8]
 8003f36:	4b4d      	ldr	r3, [pc, #308]	@ (800406c <displayHandler+0x768>)
 8003f38:	22dc      	movs	r2, #220	@ 0xdc
 8003f3a:	0052      	lsls	r2, r2, #1
 8003f3c:	189b      	adds	r3, r3, r2
 8003f3e:	2218      	movs	r2, #24
 8003f40:	18ba      	adds	r2, r7, r2
 8003f42:	189a      	adds	r2, r3, r2
 8003f44:	466b      	mov	r3, sp
 8003f46:	ca21      	ldmia	r2!, {r0, r5}
 8003f48:	c321      	stmia	r3!, {r0, r5}
 8003f4a:	000b      	movs	r3, r1
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	2100      	movs	r1, #0
 8003f50:	2003      	movs	r0, #3
 8003f52:	f7ff fc7d 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		// display motor current b
		display_write_box(3,1,0, "dVp", font, color_title, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003f56:	b2a3      	uxth	r3, r4
 8003f58:	494c      	ldr	r1, [pc, #304]	@ (800408c <displayHandler+0x788>)
 8003f5a:	9305      	str	r3, [sp, #20]
 8003f5c:	2318      	movs	r3, #24
 8003f5e:	18f3      	adds	r3, r6, r3
 8003f60:	19db      	adds	r3, r3, r7
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	9304      	str	r3, [sp, #16]
 8003f66:	2300      	movs	r3, #0
 8003f68:	9303      	str	r3, [sp, #12]
 8003f6a:	23d4      	movs	r3, #212	@ 0xd4
 8003f6c:	005b      	lsls	r3, r3, #1
 8003f6e:	2218      	movs	r2, #24
 8003f70:	189b      	adds	r3, r3, r2
 8003f72:	19db      	adds	r3, r3, r7
 8003f74:	881b      	ldrh	r3, [r3, #0]
 8003f76:	9302      	str	r3, [sp, #8]
 8003f78:	4b3c      	ldr	r3, [pc, #240]	@ (800406c <displayHandler+0x768>)
 8003f7a:	22dc      	movs	r2, #220	@ 0xdc
 8003f7c:	0052      	lsls	r2, r2, #1
 8003f7e:	189b      	adds	r3, r3, r2
 8003f80:	2218      	movs	r2, #24
 8003f82:	18ba      	adds	r2, r7, r2
 8003f84:	189a      	adds	r2, r3, r2
 8003f86:	466b      	mov	r3, sp
 8003f88:	ca21      	ldmia	r2!, {r0, r5}
 8003f8a:	c321      	stmia	r3!, {r0, r5}
 8003f8c:	000b      	movs	r3, r1
 8003f8e:	2200      	movs	r2, #0
 8003f90:	2101      	movs	r1, #1
 8003f92:	2003      	movs	r0, #3
 8003f94:	f7ff fc5c 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		sprintf(buffer, "%*.2fcc/s", 6, data.floaterVolumeSpeed/100.0);
 8003f98:	21aa      	movs	r1, #170	@ 0xaa
 8003f9a:	0049      	lsls	r1, r1, #1
 8003f9c:	2318      	movs	r3, #24
 8003f9e:	18cb      	adds	r3, r1, r3
 8003fa0:	19db      	adds	r3, r3, r7
 8003fa2:	2208      	movs	r2, #8
 8003fa4:	5e9b      	ldrsh	r3, [r3, r2]
 8003fa6:	0018      	movs	r0, r3
 8003fa8:	f7fe fb30 	bl	800260c <__aeabi_i2d>
 8003fac:	2200      	movs	r2, #0
 8003fae:	4b31      	ldr	r3, [pc, #196]	@ (8004074 <displayHandler+0x770>)
 8003fb0:	f7fc ffa4 	bl	8000efc <__aeabi_ddiv>
 8003fb4:	0002      	movs	r2, r0
 8003fb6:	000b      	movs	r3, r1
 8003fb8:	4935      	ldr	r1, [pc, #212]	@ (8004090 <displayHandler+0x78c>)
 8003fba:	2510      	movs	r5, #16
 8003fbc:	2018      	movs	r0, #24
 8003fbe:	1828      	adds	r0, r5, r0
 8003fc0:	19c0      	adds	r0, r0, r7
 8003fc2:	9200      	str	r2, [sp, #0]
 8003fc4:	9301      	str	r3, [sp, #4]
 8003fc6:	2206      	movs	r2, #6
 8003fc8:	f009 feac 	bl	800dd24 <siprintf>
		display_write_box(3,1,1, buffer, font, color_body, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8003fcc:	b2a3      	uxth	r3, r4
 8003fce:	2218      	movs	r2, #24
 8003fd0:	18aa      	adds	r2, r5, r2
 8003fd2:	19d1      	adds	r1, r2, r7
 8003fd4:	9305      	str	r3, [sp, #20]
 8003fd6:	2318      	movs	r3, #24
 8003fd8:	18f3      	adds	r3, r6, r3
 8003fda:	19db      	adds	r3, r3, r7
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	9304      	str	r3, [sp, #16]
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	9303      	str	r3, [sp, #12]
 8003fe4:	20d5      	movs	r0, #213	@ 0xd5
 8003fe6:	0040      	lsls	r0, r0, #1
 8003fe8:	2318      	movs	r3, #24
 8003fea:	18c3      	adds	r3, r0, r3
 8003fec:	19db      	adds	r3, r3, r7
 8003fee:	881b      	ldrh	r3, [r3, #0]
 8003ff0:	9302      	str	r3, [sp, #8]
 8003ff2:	4b1e      	ldr	r3, [pc, #120]	@ (800406c <displayHandler+0x768>)
 8003ff4:	22dc      	movs	r2, #220	@ 0xdc
 8003ff6:	0052      	lsls	r2, r2, #1
 8003ff8:	189b      	adds	r3, r3, r2
 8003ffa:	2218      	movs	r2, #24
 8003ffc:	18ba      	adds	r2, r7, r2
 8003ffe:	189a      	adds	r2, r3, r2
 8004000:	466b      	mov	r3, sp
 8004002:	ca21      	ldmia	r2!, {r0, r5}
 8004004:	c321      	stmia	r3!, {r0, r5}
 8004006:	000b      	movs	r3, r1
 8004008:	2201      	movs	r2, #1
 800400a:	2101      	movs	r1, #1
 800400c:	2003      	movs	r0, #3
 800400e:	f7ff fc1f 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>

		// display motor current a
		display_write_box(4,0,0, "Mot I(A)", font, color_title, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8004012:	b2a3      	uxth	r3, r4
 8004014:	491f      	ldr	r1, [pc, #124]	@ (8004094 <displayHandler+0x790>)
 8004016:	9305      	str	r3, [sp, #20]
 8004018:	2318      	movs	r3, #24
 800401a:	18f3      	adds	r3, r6, r3
 800401c:	19db      	adds	r3, r3, r7
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	9304      	str	r3, [sp, #16]
 8004022:	2300      	movs	r3, #0
 8004024:	9303      	str	r3, [sp, #12]
 8004026:	23d4      	movs	r3, #212	@ 0xd4
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	2218      	movs	r2, #24
 800402c:	189b      	adds	r3, r3, r2
 800402e:	19db      	adds	r3, r3, r7
 8004030:	881b      	ldrh	r3, [r3, #0]
 8004032:	9302      	str	r3, [sp, #8]
 8004034:	4b0d      	ldr	r3, [pc, #52]	@ (800406c <displayHandler+0x768>)
 8004036:	22dc      	movs	r2, #220	@ 0xdc
 8004038:	0052      	lsls	r2, r2, #1
 800403a:	189b      	adds	r3, r3, r2
 800403c:	2218      	movs	r2, #24
 800403e:	18ba      	adds	r2, r7, r2
 8004040:	189a      	adds	r2, r3, r2
 8004042:	466b      	mov	r3, sp
 8004044:	ca21      	ldmia	r2!, {r0, r5}
 8004046:	c321      	stmia	r3!, {r0, r5}
 8004048:	000b      	movs	r3, r1
 800404a:	2200      	movs	r2, #0
 800404c:	2100      	movs	r1, #0
 800404e:	2004      	movs	r0, #4
 8004050:	f7ff fbfe 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		sprintf(buffer, "%*.2fA", 6, data.motor_current/1000.0);
 8004054:	21aa      	movs	r1, #170	@ 0xaa
 8004056:	0049      	lsls	r1, r1, #1
 8004058:	2318      	movs	r3, #24
 800405a:	18cb      	adds	r3, r1, r3
 800405c:	19db      	adds	r3, r3, r7
 800405e:	e01b      	b.n	8004098 <displayHandler+0x794>
 8004060:	08011a18 	.word	0x08011a18
 8004064:	080119ec 	.word	0x080119ec
 8004068:	08011a20 	.word	0x08011a20
 800406c:	fffffe50 	.word	0xfffffe50
 8004070:	08011a2c 	.word	0x08011a2c
 8004074:	40590000 	.word	0x40590000
 8004078:	08011a34 	.word	0x08011a34
 800407c:	08011a3c 	.word	0x08011a3c
 8004080:	08011a44 	.word	0x08011a44
 8004084:	08011a4c 	.word	0x08011a4c
 8004088:	08011a50 	.word	0x08011a50
 800408c:	08011a58 	.word	0x08011a58
 8004090:	08011a5c 	.word	0x08011a5c
 8004094:	08011a68 	.word	0x08011a68
 8004098:	220a      	movs	r2, #10
 800409a:	5e9b      	ldrsh	r3, [r3, r2]
 800409c:	0018      	movs	r0, r3
 800409e:	f7fe fab5 	bl	800260c <__aeabi_i2d>
 80040a2:	2200      	movs	r2, #0
 80040a4:	4ba0      	ldr	r3, [pc, #640]	@ (8004328 <displayHandler+0xa24>)
 80040a6:	f7fc ff29 	bl	8000efc <__aeabi_ddiv>
 80040aa:	0002      	movs	r2, r0
 80040ac:	000b      	movs	r3, r1
 80040ae:	499f      	ldr	r1, [pc, #636]	@ (800432c <displayHandler+0xa28>)
 80040b0:	2510      	movs	r5, #16
 80040b2:	2018      	movs	r0, #24
 80040b4:	1828      	adds	r0, r5, r0
 80040b6:	19c0      	adds	r0, r0, r7
 80040b8:	9200      	str	r2, [sp, #0]
 80040ba:	9301      	str	r3, [sp, #4]
 80040bc:	2206      	movs	r2, #6
 80040be:	f009 fe31 	bl	800dd24 <siprintf>
		display_write_box(4,0,1, buffer, font, color_body, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 80040c2:	b2a3      	uxth	r3, r4
 80040c4:	2218      	movs	r2, #24
 80040c6:	18aa      	adds	r2, r5, r2
 80040c8:	19d1      	adds	r1, r2, r7
 80040ca:	9305      	str	r3, [sp, #20]
 80040cc:	2318      	movs	r3, #24
 80040ce:	18f3      	adds	r3, r6, r3
 80040d0:	19dd      	adds	r5, r3, r7
 80040d2:	682b      	ldr	r3, [r5, #0]
 80040d4:	9304      	str	r3, [sp, #16]
 80040d6:	2300      	movs	r3, #0
 80040d8:	9303      	str	r3, [sp, #12]
 80040da:	20d5      	movs	r0, #213	@ 0xd5
 80040dc:	0040      	lsls	r0, r0, #1
 80040de:	2318      	movs	r3, #24
 80040e0:	18c3      	adds	r3, r0, r3
 80040e2:	19db      	adds	r3, r3, r7
 80040e4:	881b      	ldrh	r3, [r3, #0]
 80040e6:	9302      	str	r3, [sp, #8]
 80040e8:	4b91      	ldr	r3, [pc, #580]	@ (8004330 <displayHandler+0xa2c>)
 80040ea:	22dc      	movs	r2, #220	@ 0xdc
 80040ec:	0052      	lsls	r2, r2, #1
 80040ee:	1898      	adds	r0, r3, r2
 80040f0:	2318      	movs	r3, #24
 80040f2:	18fb      	adds	r3, r7, r3
 80040f4:	18c2      	adds	r2, r0, r3
 80040f6:	466b      	mov	r3, sp
 80040f8:	ca21      	ldmia	r2!, {r0, r5}
 80040fa:	c321      	stmia	r3!, {r0, r5}
 80040fc:	000b      	movs	r3, r1
 80040fe:	2201      	movs	r2, #1
 8004100:	2100      	movs	r1, #0
 8004102:	2004      	movs	r0, #4
 8004104:	f7ff fba4 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		// display switch bottom
		display_write_box(4,1,0, "Sw bot", font, color_title, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8004108:	b2a3      	uxth	r3, r4
 800410a:	498a      	ldr	r1, [pc, #552]	@ (8004334 <displayHandler+0xa30>)
 800410c:	9305      	str	r3, [sp, #20]
 800410e:	2318      	movs	r3, #24
 8004110:	18f3      	adds	r3, r6, r3
 8004112:	19d8      	adds	r0, r3, r7
 8004114:	6803      	ldr	r3, [r0, #0]
 8004116:	9304      	str	r3, [sp, #16]
 8004118:	2300      	movs	r3, #0
 800411a:	9303      	str	r3, [sp, #12]
 800411c:	23d4      	movs	r3, #212	@ 0xd4
 800411e:	005b      	lsls	r3, r3, #1
 8004120:	2218      	movs	r2, #24
 8004122:	189b      	adds	r3, r3, r2
 8004124:	19db      	adds	r3, r3, r7
 8004126:	881b      	ldrh	r3, [r3, #0]
 8004128:	9302      	str	r3, [sp, #8]
 800412a:	4b81      	ldr	r3, [pc, #516]	@ (8004330 <displayHandler+0xa2c>)
 800412c:	22dc      	movs	r2, #220	@ 0xdc
 800412e:	0052      	lsls	r2, r2, #1
 8004130:	189b      	adds	r3, r3, r2
 8004132:	2218      	movs	r2, #24
 8004134:	18ba      	adds	r2, r7, r2
 8004136:	189a      	adds	r2, r3, r2
 8004138:	466b      	mov	r3, sp
 800413a:	ca21      	ldmia	r2!, {r0, r5}
 800413c:	c321      	stmia	r3!, {r0, r5}
 800413e:	000b      	movs	r3, r1
 8004140:	2200      	movs	r2, #0
 8004142:	2101      	movs	r1, #1
 8004144:	2004      	movs	r0, #4
 8004146:	f7ff fb83 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		sprintf(buffer, "%-*s", 3, data.switch_bottom ? "ON" : "OFF");
 800414a:	21aa      	movs	r1, #170	@ 0xaa
 800414c:	0049      	lsls	r1, r1, #1
 800414e:	2318      	movs	r3, #24
 8004150:	18cb      	adds	r3, r1, r3
 8004152:	19db      	adds	r3, r3, r7
 8004154:	7b5b      	ldrb	r3, [r3, #13]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <displayHandler+0x85a>
 800415a:	4b77      	ldr	r3, [pc, #476]	@ (8004338 <displayHandler+0xa34>)
 800415c:	e000      	b.n	8004160 <displayHandler+0x85c>
 800415e:	4b77      	ldr	r3, [pc, #476]	@ (800433c <displayHandler+0xa38>)
 8004160:	4977      	ldr	r1, [pc, #476]	@ (8004340 <displayHandler+0xa3c>)
 8004162:	2510      	movs	r5, #16
 8004164:	2218      	movs	r2, #24
 8004166:	18aa      	adds	r2, r5, r2
 8004168:	19d0      	adds	r0, r2, r7
 800416a:	2203      	movs	r2, #3
 800416c:	f009 fdda 	bl	800dd24 <siprintf>
		display_write_box(4,1,1, buffer, font, color_body, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8004170:	b2a3      	uxth	r3, r4
 8004172:	2218      	movs	r2, #24
 8004174:	18aa      	adds	r2, r5, r2
 8004176:	19d1      	adds	r1, r2, r7
 8004178:	9305      	str	r3, [sp, #20]
 800417a:	26d6      	movs	r6, #214	@ 0xd6
 800417c:	0076      	lsls	r6, r6, #1
 800417e:	2318      	movs	r3, #24
 8004180:	18f3      	adds	r3, r6, r3
 8004182:	19db      	adds	r3, r3, r7
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	9304      	str	r3, [sp, #16]
 8004188:	2300      	movs	r3, #0
 800418a:	9303      	str	r3, [sp, #12]
 800418c:	23d5      	movs	r3, #213	@ 0xd5
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	2218      	movs	r2, #24
 8004192:	189b      	adds	r3, r3, r2
 8004194:	19db      	adds	r3, r3, r7
 8004196:	881b      	ldrh	r3, [r3, #0]
 8004198:	9302      	str	r3, [sp, #8]
 800419a:	4b65      	ldr	r3, [pc, #404]	@ (8004330 <displayHandler+0xa2c>)
 800419c:	22dc      	movs	r2, #220	@ 0xdc
 800419e:	0052      	lsls	r2, r2, #1
 80041a0:	189b      	adds	r3, r3, r2
 80041a2:	2218      	movs	r2, #24
 80041a4:	18ba      	adds	r2, r7, r2
 80041a6:	189a      	adds	r2, r3, r2
 80041a8:	466b      	mov	r3, sp
 80041aa:	ca21      	ldmia	r2!, {r0, r5}
 80041ac:	c321      	stmia	r3!, {r0, r5}
 80041ae:	000b      	movs	r3, r1
 80041b0:	2201      	movs	r2, #1
 80041b2:	2101      	movs	r1, #1
 80041b4:	2004      	movs	r0, #4
 80041b6:	f7ff fb4b 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>

		// display motor running configuration
		display_write_box(5,0,0, "Mot run", font, color_title, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 80041ba:	b2a3      	uxth	r3, r4
 80041bc:	4961      	ldr	r1, [pc, #388]	@ (8004344 <displayHandler+0xa40>)
 80041be:	9305      	str	r3, [sp, #20]
 80041c0:	2318      	movs	r3, #24
 80041c2:	18f3      	adds	r3, r6, r3
 80041c4:	19db      	adds	r3, r3, r7
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	9304      	str	r3, [sp, #16]
 80041ca:	2300      	movs	r3, #0
 80041cc:	9303      	str	r3, [sp, #12]
 80041ce:	23d4      	movs	r3, #212	@ 0xd4
 80041d0:	005b      	lsls	r3, r3, #1
 80041d2:	2218      	movs	r2, #24
 80041d4:	189b      	adds	r3, r3, r2
 80041d6:	19db      	adds	r3, r3, r7
 80041d8:	881b      	ldrh	r3, [r3, #0]
 80041da:	9302      	str	r3, [sp, #8]
 80041dc:	4b54      	ldr	r3, [pc, #336]	@ (8004330 <displayHandler+0xa2c>)
 80041de:	22dc      	movs	r2, #220	@ 0xdc
 80041e0:	0052      	lsls	r2, r2, #1
 80041e2:	189b      	adds	r3, r3, r2
 80041e4:	2218      	movs	r2, #24
 80041e6:	18ba      	adds	r2, r7, r2
 80041e8:	189a      	adds	r2, r3, r2
 80041ea:	466b      	mov	r3, sp
 80041ec:	ca21      	ldmia	r2!, {r0, r5}
 80041ee:	c321      	stmia	r3!, {r0, r5}
 80041f0:	000b      	movs	r3, r1
 80041f2:	2200      	movs	r2, #0
 80041f4:	2100      	movs	r1, #0
 80041f6:	2005      	movs	r0, #5
 80041f8:	f7ff fb2a 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		sprintf(buffer, "%-*s", 3, data.motor_running ? "ON" : "OFF");
 80041fc:	23aa      	movs	r3, #170	@ 0xaa
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	2218      	movs	r2, #24
 8004202:	189b      	adds	r3, r3, r2
 8004204:	19db      	adds	r3, r3, r7
 8004206:	7b9b      	ldrb	r3, [r3, #14]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d001      	beq.n	8004210 <displayHandler+0x90c>
 800420c:	4b4a      	ldr	r3, [pc, #296]	@ (8004338 <displayHandler+0xa34>)
 800420e:	e000      	b.n	8004212 <displayHandler+0x90e>
 8004210:	4b4a      	ldr	r3, [pc, #296]	@ (800433c <displayHandler+0xa38>)
 8004212:	494b      	ldr	r1, [pc, #300]	@ (8004340 <displayHandler+0xa3c>)
 8004214:	2510      	movs	r5, #16
 8004216:	2218      	movs	r2, #24
 8004218:	18aa      	adds	r2, r5, r2
 800421a:	19d0      	adds	r0, r2, r7
 800421c:	2203      	movs	r2, #3
 800421e:	f009 fd81 	bl	800dd24 <siprintf>
		display_write_box(5,0,1, buffer, font, color_body, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 8004222:	b2a3      	uxth	r3, r4
 8004224:	2218      	movs	r2, #24
 8004226:	18aa      	adds	r2, r5, r2
 8004228:	19d1      	adds	r1, r2, r7
 800422a:	9305      	str	r3, [sp, #20]
 800422c:	26d6      	movs	r6, #214	@ 0xd6
 800422e:	0076      	lsls	r6, r6, #1
 8004230:	2318      	movs	r3, #24
 8004232:	18f3      	adds	r3, r6, r3
 8004234:	19db      	adds	r3, r3, r7
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	9304      	str	r3, [sp, #16]
 800423a:	2300      	movs	r3, #0
 800423c:	9303      	str	r3, [sp, #12]
 800423e:	23d5      	movs	r3, #213	@ 0xd5
 8004240:	005b      	lsls	r3, r3, #1
 8004242:	2218      	movs	r2, #24
 8004244:	189b      	adds	r3, r3, r2
 8004246:	19db      	adds	r3, r3, r7
 8004248:	881b      	ldrh	r3, [r3, #0]
 800424a:	9302      	str	r3, [sp, #8]
 800424c:	4b38      	ldr	r3, [pc, #224]	@ (8004330 <displayHandler+0xa2c>)
 800424e:	22dc      	movs	r2, #220	@ 0xdc
 8004250:	0052      	lsls	r2, r2, #1
 8004252:	189b      	adds	r3, r3, r2
 8004254:	2218      	movs	r2, #24
 8004256:	18ba      	adds	r2, r7, r2
 8004258:	189a      	adds	r2, r3, r2
 800425a:	466b      	mov	r3, sp
 800425c:	ca21      	ldmia	r2!, {r0, r5}
 800425e:	c321      	stmia	r3!, {r0, r5}
 8004260:	000b      	movs	r3, r1
 8004262:	2201      	movs	r2, #1
 8004264:	2100      	movs	r1, #0
 8004266:	2005      	movs	r0, #5
 8004268:	f7ff faf2 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		// display pressure
		display_write_box(5,1,0, "Mot fault", font, color_title, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 800426c:	b2a3      	uxth	r3, r4
 800426e:	4936      	ldr	r1, [pc, #216]	@ (8004348 <displayHandler+0xa44>)
 8004270:	9305      	str	r3, [sp, #20]
 8004272:	2318      	movs	r3, #24
 8004274:	18f3      	adds	r3, r6, r3
 8004276:	19db      	adds	r3, r3, r7
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	9304      	str	r3, [sp, #16]
 800427c:	2300      	movs	r3, #0
 800427e:	9303      	str	r3, [sp, #12]
 8004280:	23d4      	movs	r3, #212	@ 0xd4
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	2218      	movs	r2, #24
 8004286:	189b      	adds	r3, r3, r2
 8004288:	19db      	adds	r3, r3, r7
 800428a:	881b      	ldrh	r3, [r3, #0]
 800428c:	9302      	str	r3, [sp, #8]
 800428e:	4b28      	ldr	r3, [pc, #160]	@ (8004330 <displayHandler+0xa2c>)
 8004290:	22dc      	movs	r2, #220	@ 0xdc
 8004292:	0052      	lsls	r2, r2, #1
 8004294:	189b      	adds	r3, r3, r2
 8004296:	2218      	movs	r2, #24
 8004298:	18ba      	adds	r2, r7, r2
 800429a:	189a      	adds	r2, r3, r2
 800429c:	466b      	mov	r3, sp
 800429e:	ca21      	ldmia	r2!, {r0, r5}
 80042a0:	c321      	stmia	r3!, {r0, r5}
 80042a2:	000b      	movs	r3, r1
 80042a4:	2200      	movs	r2, #0
 80042a6:	2101      	movs	r1, #1
 80042a8:	2005      	movs	r0, #5
 80042aa:	f7ff fad1 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
		sprintf(buffer, "%-*s", 5, data.motor_fault ? "FAULT" : "OK");
 80042ae:	23aa      	movs	r3, #170	@ 0xaa
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	2218      	movs	r2, #24
 80042b4:	189b      	adds	r3, r3, r2
 80042b6:	19db      	adds	r3, r3, r7
 80042b8:	7bdb      	ldrb	r3, [r3, #15]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d001      	beq.n	80042c2 <displayHandler+0x9be>
 80042be:	4b23      	ldr	r3, [pc, #140]	@ (800434c <displayHandler+0xa48>)
 80042c0:	e000      	b.n	80042c4 <displayHandler+0x9c0>
 80042c2:	4b23      	ldr	r3, [pc, #140]	@ (8004350 <displayHandler+0xa4c>)
 80042c4:	491e      	ldr	r1, [pc, #120]	@ (8004340 <displayHandler+0xa3c>)
 80042c6:	2510      	movs	r5, #16
 80042c8:	2218      	movs	r2, #24
 80042ca:	18aa      	adds	r2, r5, r2
 80042cc:	19d0      	adds	r0, r2, r7
 80042ce:	2205      	movs	r2, #5
 80042d0:	f009 fd28 	bl	800dd24 <siprintf>
		display_write_box(5,1,1, buffer, font, color_body, ILI9341_BLACK, character_display_buffer, sizeof(character_display_buffer));
 80042d4:	b2a3      	uxth	r3, r4
 80042d6:	2218      	movs	r2, #24
 80042d8:	18aa      	adds	r2, r5, r2
 80042da:	19d1      	adds	r1, r2, r7
 80042dc:	9305      	str	r3, [sp, #20]
 80042de:	23d6      	movs	r3, #214	@ 0xd6
 80042e0:	005b      	lsls	r3, r3, #1
 80042e2:	2218      	movs	r2, #24
 80042e4:	189b      	adds	r3, r3, r2
 80042e6:	19db      	adds	r3, r3, r7
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	9304      	str	r3, [sp, #16]
 80042ec:	2300      	movs	r3, #0
 80042ee:	9303      	str	r3, [sp, #12]
 80042f0:	23d5      	movs	r3, #213	@ 0xd5
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	2218      	movs	r2, #24
 80042f6:	189b      	adds	r3, r3, r2
 80042f8:	19db      	adds	r3, r3, r7
 80042fa:	881b      	ldrh	r3, [r3, #0]
 80042fc:	9302      	str	r3, [sp, #8]
 80042fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004330 <displayHandler+0xa2c>)
 8004300:	22dc      	movs	r2, #220	@ 0xdc
 8004302:	0052      	lsls	r2, r2, #1
 8004304:	189b      	adds	r3, r3, r2
 8004306:	2218      	movs	r2, #24
 8004308:	18ba      	adds	r2, r7, r2
 800430a:	189a      	adds	r2, r3, r2
 800430c:	466b      	mov	r3, sp
 800430e:	ca21      	ldmia	r2!, {r0, r5}
 8004310:	c321      	stmia	r3!, {r0, r5}
 8004312:	000b      	movs	r3, r1
 8004314:	2201      	movs	r2, #1
 8004316:	2101      	movs	r1, #1
 8004318:	2005      	movs	r0, #5
 800431a:	f7ff fa99 	bl	8003850 <_Z17display_write_boxtttPKc7FontDefttPht>
 800431e:	f7ff fb53 	bl	80039c8 <displayHandler+0xc4>
            continue;
 8004322:	46c0      	nop			@ (mov r8, r8)
    	debug.printf("Test touch!\r\n");
 8004324:	f7ff fb50 	bl	80039c8 <displayHandler+0xc4>
 8004328:	408f4000 	.word	0x408f4000
 800432c:	08011a74 	.word	0x08011a74
 8004330:	fffffe50 	.word	0xfffffe50
 8004334:	08011a7c 	.word	0x08011a7c
 8004338:	08011a84 	.word	0x08011a84
 800433c:	08011a88 	.word	0x08011a88
 8004340:	080119ec 	.word	0x080119ec
 8004344:	08011a8c 	.word	0x08011a8c
 8004348:	08011a94 	.word	0x08011a94
 800434c:	08011aa0 	.word	0x08011aa0
 8004350:	08011aa8 	.word	0x08011aa8

08004354 <uartRxCallback>:
 */
#include <uart_utilities.h>
#include <string.h>

uint8_t uartRxCallback(uart_rx_struct_t *urx)
{
 8004354:	b5b0      	push	{r4, r5, r7, lr}
 8004356:	b086      	sub	sp, #24
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]

  size_t count = urx->msgs.msg_count;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	60fb      	str	r3, [r7, #12]
  size_t size = urx->msgs.msg_size;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	60bb      	str	r3, [r7, #8]
  size_t curr = urx->msgs.msg_current;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	69db      	ldr	r3, [r3, #28]
 800436c:	617b      	str	r3, [r7, #20]
  size_t curr_size = urx->msgs.msg_current_size;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	613b      	str	r3, [r7, #16]

  /* Check if number of received data in reception buffer has changed */
  if (urx->buf.head != urx->buf.tail)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685a      	ldr	r2, [r3, #4]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	429a      	cmp	r2, r3
 800437e:	d100      	bne.n	8004382 <uartRxCallback+0x2e>
 8004380:	e171      	b.n	8004666 <uartRxCallback+0x312>
  {
    /* Check if position of index in reception buffer has simply be increased
       of if end of buffer has been reached */
    if (urx->buf.head < urx->buf.tail)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685a      	ldr	r2, [r3, #4]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	429a      	cmp	r2, r3
 800438c:	d300      	bcc.n	8004390 <uartRxCallback+0x3c>
 800438e:	e073      	b.n	8004478 <uartRxCallback+0x124>
    {
        for(register size_t i=urx->buf.head; i<urx->buf.tail; i++)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685c      	ldr	r4, [r3, #4]
 8004394:	e06b      	b.n	800446e <uartRxCallback+0x11a>
        {
            urx->msgs.list[curr*size + curr_size++]= urx->buf.buffer[i];
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	191a      	adds	r2, r3, r4
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6919      	ldr	r1, [r3, #16]
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	68b8      	ldr	r0, [r7, #8]
 80043a4:	4358      	muls	r0, r3
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	1c5d      	adds	r5, r3, #1
 80043aa:	613d      	str	r5, [r7, #16]
 80043ac:	18c3      	adds	r3, r0, r3
 80043ae:	18cb      	adds	r3, r1, r3
 80043b0:	7812      	ldrb	r2, [r2, #0]
 80043b2:	701a      	strb	r2, [r3, #0]
            urx->payload_found = (urx->payload_found == 0 && urx->msgs.list[curr*size + curr_size-1] == '\r') ? 1
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2224      	movs	r2, #36	@ 0x24
 80043b8:	5c9b      	ldrb	r3, [r3, r2]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d10b      	bne.n	80043d6 <uartRxCallback+0x82>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	691a      	ldr	r2, [r3, #16]
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	68b9      	ldr	r1, [r7, #8]
 80043c6:	4359      	muls	r1, r3
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	18cb      	adds	r3, r1, r3
 80043cc:	3b01      	subs	r3, #1
 80043ce:	18d3      	adds	r3, r2, r3
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	2b0d      	cmp	r3, #13
 80043d4:	d014      	beq.n	8004400 <uartRxCallback+0xac>
              : (urx->payload_found == 1 && urx->msgs.list[curr*size + curr_size-1] == '\n') ? 2
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2224      	movs	r2, #36	@ 0x24
 80043da:	5c9b      	ldrb	r3, [r3, r2]
            urx->payload_found = (urx->payload_found == 0 && urx->msgs.list[curr*size + curr_size-1] == '\r') ? 1
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d10d      	bne.n	80043fc <uartRxCallback+0xa8>
              : (urx->payload_found == 1 && urx->msgs.list[curr*size + curr_size-1] == '\n') ? 2
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	691a      	ldr	r2, [r3, #16]
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	68b9      	ldr	r1, [r7, #8]
 80043e8:	4359      	muls	r1, r3
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	18cb      	adds	r3, r1, r3
 80043ee:	3b01      	subs	r3, #1
 80043f0:	18d3      	adds	r3, r2, r3
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	2b0a      	cmp	r3, #10
 80043f6:	d101      	bne.n	80043fc <uartRxCallback+0xa8>
            urx->payload_found = (urx->payload_found == 0 && urx->msgs.list[curr*size + curr_size-1] == '\r') ? 1
 80043f8:	2302      	movs	r3, #2
 80043fa:	e002      	b.n	8004402 <uartRxCallback+0xae>
 80043fc:	2300      	movs	r3, #0
 80043fe:	e000      	b.n	8004402 <uartRxCallback+0xae>
 8004400:	2301      	movs	r3, #1
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	2124      	movs	r1, #36	@ 0x24
 8004406:	5453      	strb	r3, [r2, r1]
              : 0;

            if(urx->payload_found==2)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2224      	movs	r2, #36	@ 0x24
 800440c:	5c9b      	ldrb	r3, [r3, r2]
 800440e:	2b02      	cmp	r3, #2
 8004410:	d12c      	bne.n	800446c <uartRxCallback+0x118>
            {
                urx->msgs.list[curr*size + curr_size-2] = 0;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	691a      	ldr	r2, [r3, #16]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	68b9      	ldr	r1, [r7, #8]
 800441a:	4359      	muls	r1, r3
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	18cb      	adds	r3, r1, r3
 8004420:	3b02      	subs	r3, #2
 8004422:	18d3      	adds	r3, r2, r3
 8004424:	2200      	movs	r2, #0
 8004426:	701a      	strb	r2, [r3, #0]
                urx->msgs.list[curr*size + curr_size-1] = 0;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691a      	ldr	r2, [r3, #16]
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	68b9      	ldr	r1, [r7, #8]
 8004430:	4359      	muls	r1, r3
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	18cb      	adds	r3, r1, r3
 8004436:	3b01      	subs	r3, #1
 8004438:	18d3      	adds	r3, r2, r3
 800443a:	2200      	movs	r2, #0
 800443c:	701a      	strb	r2, [r3, #0]
                curr = curr == count-1 ? 0 : curr + 1;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	3b01      	subs	r3, #1
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	429a      	cmp	r2, r3
 8004446:	d002      	beq.n	800444e <uartRxCallback+0xfa>
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	3301      	adds	r3, #1
 800444c:	e000      	b.n	8004450 <uartRxCallback+0xfc>
 800444e:	2300      	movs	r3, #0
 8004450:	617b      	str	r3, [r7, #20]
                memset(&urx->msgs.list[curr*size],0, size);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691a      	ldr	r2, [r3, #16]
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	68b9      	ldr	r1, [r7, #8]
 800445a:	434b      	muls	r3, r1
 800445c:	18d3      	adds	r3, r2, r3
 800445e:	68ba      	ldr	r2, [r7, #8]
 8004460:	2100      	movs	r1, #0
 8004462:	0018      	movs	r0, r3
 8004464:	f009 fd06 	bl	800de74 <memset>
                curr_size=0;
 8004468:	2300      	movs	r3, #0
 800446a:	613b      	str	r3, [r7, #16]
        for(register size_t i=urx->buf.head; i<urx->buf.tail; i++)
 800446c:	3401      	adds	r4, #1
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	429c      	cmp	r4, r3
 8004474:	d38f      	bcc.n	8004396 <uartRxCallback+0x42>
 8004476:	e0e4      	b.n	8004642 <uartRxCallback+0x2ee>
            }
        }
    }
    else
    {
        for(register size_t i=urx->buf.head; i<urx->buf.size; i++)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685c      	ldr	r4, [r3, #4]
 800447c:	e06b      	b.n	8004556 <uartRxCallback+0x202>
        {
            urx->msgs.list[curr*size + curr_size++]= urx->buf.buffer[i];
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	191a      	adds	r2, r3, r4
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6919      	ldr	r1, [r3, #16]
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	68b8      	ldr	r0, [r7, #8]
 800448c:	4358      	muls	r0, r3
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	1c5d      	adds	r5, r3, #1
 8004492:	613d      	str	r5, [r7, #16]
 8004494:	18c3      	adds	r3, r0, r3
 8004496:	18cb      	adds	r3, r1, r3
 8004498:	7812      	ldrb	r2, [r2, #0]
 800449a:	701a      	strb	r2, [r3, #0]
            urx->payload_found = (urx->payload_found == 0 && urx->msgs.list[curr*size + curr_size-1] == '\r') ? 1
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2224      	movs	r2, #36	@ 0x24
 80044a0:	5c9b      	ldrb	r3, [r3, r2]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d10b      	bne.n	80044be <uartRxCallback+0x16a>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	691a      	ldr	r2, [r3, #16]
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	68b9      	ldr	r1, [r7, #8]
 80044ae:	4359      	muls	r1, r3
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	18cb      	adds	r3, r1, r3
 80044b4:	3b01      	subs	r3, #1
 80044b6:	18d3      	adds	r3, r2, r3
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	2b0d      	cmp	r3, #13
 80044bc:	d014      	beq.n	80044e8 <uartRxCallback+0x194>
              : (urx->payload_found == 1 && urx->msgs.list[curr*size + curr_size-1] == '\n') ? 2
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2224      	movs	r2, #36	@ 0x24
 80044c2:	5c9b      	ldrb	r3, [r3, r2]
            urx->payload_found = (urx->payload_found == 0 && urx->msgs.list[curr*size + curr_size-1] == '\r') ? 1
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d10d      	bne.n	80044e4 <uartRxCallback+0x190>
              : (urx->payload_found == 1 && urx->msgs.list[curr*size + curr_size-1] == '\n') ? 2
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	691a      	ldr	r2, [r3, #16]
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	68b9      	ldr	r1, [r7, #8]
 80044d0:	4359      	muls	r1, r3
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	18cb      	adds	r3, r1, r3
 80044d6:	3b01      	subs	r3, #1
 80044d8:	18d3      	adds	r3, r2, r3
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	2b0a      	cmp	r3, #10
 80044de:	d101      	bne.n	80044e4 <uartRxCallback+0x190>
            urx->payload_found = (urx->payload_found == 0 && urx->msgs.list[curr*size + curr_size-1] == '\r') ? 1
 80044e0:	2302      	movs	r3, #2
 80044e2:	e002      	b.n	80044ea <uartRxCallback+0x196>
 80044e4:	2300      	movs	r3, #0
 80044e6:	e000      	b.n	80044ea <uartRxCallback+0x196>
 80044e8:	2301      	movs	r3, #1
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	2124      	movs	r1, #36	@ 0x24
 80044ee:	5453      	strb	r3, [r2, r1]
              : 0;

            if(urx->payload_found==2)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2224      	movs	r2, #36	@ 0x24
 80044f4:	5c9b      	ldrb	r3, [r3, r2]
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d12c      	bne.n	8004554 <uartRxCallback+0x200>
            {
                urx->msgs.list[curr*size + curr_size-2] = 0;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	691a      	ldr	r2, [r3, #16]
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	68b9      	ldr	r1, [r7, #8]
 8004502:	4359      	muls	r1, r3
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	18cb      	adds	r3, r1, r3
 8004508:	3b02      	subs	r3, #2
 800450a:	18d3      	adds	r3, r2, r3
 800450c:	2200      	movs	r2, #0
 800450e:	701a      	strb	r2, [r3, #0]
                urx->msgs.list[curr*size + curr_size-1] = 0;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	691a      	ldr	r2, [r3, #16]
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	68b9      	ldr	r1, [r7, #8]
 8004518:	4359      	muls	r1, r3
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	18cb      	adds	r3, r1, r3
 800451e:	3b01      	subs	r3, #1
 8004520:	18d3      	adds	r3, r2, r3
 8004522:	2200      	movs	r2, #0
 8004524:	701a      	strb	r2, [r3, #0]
                curr = curr == count-1 ? 0 : curr + 1;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	3b01      	subs	r3, #1
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	429a      	cmp	r2, r3
 800452e:	d002      	beq.n	8004536 <uartRxCallback+0x1e2>
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	3301      	adds	r3, #1
 8004534:	e000      	b.n	8004538 <uartRxCallback+0x1e4>
 8004536:	2300      	movs	r3, #0
 8004538:	617b      	str	r3, [r7, #20]
                memset(&urx->msgs.list[curr*size], 0, size);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	691a      	ldr	r2, [r3, #16]
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	68b9      	ldr	r1, [r7, #8]
 8004542:	434b      	muls	r3, r1
 8004544:	18d3      	adds	r3, r2, r3
 8004546:	68ba      	ldr	r2, [r7, #8]
 8004548:	2100      	movs	r1, #0
 800454a:	0018      	movs	r0, r3
 800454c:	f009 fc92 	bl	800de74 <memset>
                curr_size=0;
 8004550:	2300      	movs	r3, #0
 8004552:	613b      	str	r3, [r7, #16]
        for(register size_t i=urx->buf.head; i<urx->buf.size; i++)
 8004554:	3401      	adds	r4, #1
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	881b      	ldrh	r3, [r3, #0]
 800455a:	429c      	cmp	r4, r3
 800455c:	d38f      	bcc.n	800447e <uartRxCallback+0x12a>
            }
        }
        for(register size_t i=0; i<urx->buf.tail; i++)
 800455e:	2400      	movs	r4, #0
 8004560:	e06b      	b.n	800463a <uartRxCallback+0x2e6>
        {
            urx->msgs.list[curr*size + curr_size++]= urx->buf.buffer[i];
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	191a      	adds	r2, r3, r4
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6919      	ldr	r1, [r3, #16]
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	68b8      	ldr	r0, [r7, #8]
 8004570:	4358      	muls	r0, r3
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	1c5d      	adds	r5, r3, #1
 8004576:	613d      	str	r5, [r7, #16]
 8004578:	18c3      	adds	r3, r0, r3
 800457a:	18cb      	adds	r3, r1, r3
 800457c:	7812      	ldrb	r2, [r2, #0]
 800457e:	701a      	strb	r2, [r3, #0]
            urx->payload_found = (urx->payload_found == 0 && urx->msgs.list[curr*size + curr_size-1] == '\r') ? 1
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2224      	movs	r2, #36	@ 0x24
 8004584:	5c9b      	ldrb	r3, [r3, r2]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d10b      	bne.n	80045a2 <uartRxCallback+0x24e>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	691a      	ldr	r2, [r3, #16]
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	68b9      	ldr	r1, [r7, #8]
 8004592:	4359      	muls	r1, r3
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	18cb      	adds	r3, r1, r3
 8004598:	3b01      	subs	r3, #1
 800459a:	18d3      	adds	r3, r2, r3
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	2b0d      	cmp	r3, #13
 80045a0:	d014      	beq.n	80045cc <uartRxCallback+0x278>
              : (urx->payload_found == 1 && urx->msgs.list[curr*size + curr_size-1] == '\n') ? 2
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2224      	movs	r2, #36	@ 0x24
 80045a6:	5c9b      	ldrb	r3, [r3, r2]
            urx->payload_found = (urx->payload_found == 0 && urx->msgs.list[curr*size + curr_size-1] == '\r') ? 1
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d10d      	bne.n	80045c8 <uartRxCallback+0x274>
              : (urx->payload_found == 1 && urx->msgs.list[curr*size + curr_size-1] == '\n') ? 2
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	691a      	ldr	r2, [r3, #16]
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	68b9      	ldr	r1, [r7, #8]
 80045b4:	4359      	muls	r1, r3
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	18cb      	adds	r3, r1, r3
 80045ba:	3b01      	subs	r3, #1
 80045bc:	18d3      	adds	r3, r2, r3
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	2b0a      	cmp	r3, #10
 80045c2:	d101      	bne.n	80045c8 <uartRxCallback+0x274>
            urx->payload_found = (urx->payload_found == 0 && urx->msgs.list[curr*size + curr_size-1] == '\r') ? 1
 80045c4:	2302      	movs	r3, #2
 80045c6:	e002      	b.n	80045ce <uartRxCallback+0x27a>
 80045c8:	2300      	movs	r3, #0
 80045ca:	e000      	b.n	80045ce <uartRxCallback+0x27a>
 80045cc:	2301      	movs	r3, #1
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	2124      	movs	r1, #36	@ 0x24
 80045d2:	5453      	strb	r3, [r2, r1]
              : 0;

            if(urx->payload_found==2)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2224      	movs	r2, #36	@ 0x24
 80045d8:	5c9b      	ldrb	r3, [r3, r2]
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d12c      	bne.n	8004638 <uartRxCallback+0x2e4>
            {
                urx->msgs.list[curr*size + curr_size-2] = 0;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	691a      	ldr	r2, [r3, #16]
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	68b9      	ldr	r1, [r7, #8]
 80045e6:	4359      	muls	r1, r3
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	18cb      	adds	r3, r1, r3
 80045ec:	3b02      	subs	r3, #2
 80045ee:	18d3      	adds	r3, r2, r3
 80045f0:	2200      	movs	r2, #0
 80045f2:	701a      	strb	r2, [r3, #0]
                urx->msgs.list[curr*size + curr_size-1] = 0;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	691a      	ldr	r2, [r3, #16]
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	68b9      	ldr	r1, [r7, #8]
 80045fc:	4359      	muls	r1, r3
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	18cb      	adds	r3, r1, r3
 8004602:	3b01      	subs	r3, #1
 8004604:	18d3      	adds	r3, r2, r3
 8004606:	2200      	movs	r2, #0
 8004608:	701a      	strb	r2, [r3, #0]

                curr = curr == count-1 ? 0 : curr + 1;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	3b01      	subs	r3, #1
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	429a      	cmp	r2, r3
 8004612:	d002      	beq.n	800461a <uartRxCallback+0x2c6>
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	3301      	adds	r3, #1
 8004618:	e000      	b.n	800461c <uartRxCallback+0x2c8>
 800461a:	2300      	movs	r3, #0
 800461c:	617b      	str	r3, [r7, #20]
                memset(&urx->msgs.list[curr*size],0,size);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	691a      	ldr	r2, [r3, #16]
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	68b9      	ldr	r1, [r7, #8]
 8004626:	434b      	muls	r3, r1
 8004628:	18d3      	adds	r3, r2, r3
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	2100      	movs	r1, #0
 800462e:	0018      	movs	r0, r3
 8004630:	f009 fc20 	bl	800de74 <memset>
                curr_size=0;
 8004634:	2300      	movs	r3, #0
 8004636:	613b      	str	r3, [r7, #16]
        for(register size_t i=0; i<urx->buf.tail; i++)
 8004638:	3401      	adds	r4, #1
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	429c      	cmp	r4, r3
 8004640:	d38f      	bcc.n	8004562 <uartRxCallback+0x20e>
            }
        }
    }
    urx->buf.head = urx->buf.tail;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	689a      	ldr	r2, [r3, #8]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	605a      	str	r2, [r3, #4]

    urx->msgs.msg_count = count;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	615a      	str	r2, [r3, #20]
    urx->msgs.msg_size = size;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68ba      	ldr	r2, [r7, #8]
 8004654:	619a      	str	r2, [r3, #24]
    urx->msgs.msg_current = curr;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	61da      	str	r2, [r3, #28]
    urx->msgs.msg_current_size = curr_size;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	621a      	str	r2, [r3, #32]

    return 1;
 8004662:	2301      	movs	r3, #1
 8004664:	e000      	b.n	8004668 <uartRxCallback+0x314>
  }
  return 0;
 8004666:	2300      	movs	r3, #0
}
 8004668:	0018      	movs	r0, r3
 800466a:	46bd      	mov	sp, r7
 800466c:	b006      	add	sp, #24
 800466e:	bdb0      	pop	{r4, r5, r7, pc}

08004670 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8004670:	480d      	ldr	r0, [pc, #52]	@ (80046a8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8004672:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004674:	f7ff f856 	bl	8003724 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004678:	480c      	ldr	r0, [pc, #48]	@ (80046ac <LoopForever+0x6>)
  ldr r1, =_edata
 800467a:	490d      	ldr	r1, [pc, #52]	@ (80046b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800467c:	4a0d      	ldr	r2, [pc, #52]	@ (80046b4 <LoopForever+0xe>)
  movs r3, #0
 800467e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004680:	e002      	b.n	8004688 <LoopCopyDataInit>

08004682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004686:	3304      	adds	r3, #4

08004688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800468a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800468c:	d3f9      	bcc.n	8004682 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800468e:	4a0a      	ldr	r2, [pc, #40]	@ (80046b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004690:	4c0a      	ldr	r4, [pc, #40]	@ (80046bc <LoopForever+0x16>)
  movs r3, #0
 8004692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004694:	e001      	b.n	800469a <LoopFillZerobss>

08004696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004698:	3204      	adds	r2, #4

0800469a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800469a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800469c:	d3fb      	bcc.n	8004696 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800469e:	f009 fcb3 	bl	800e008 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80046a2:	f7fe fa4f 	bl	8002b44 <main>

080046a6 <LoopForever>:

LoopForever:
    b LoopForever
 80046a6:	e7fe      	b.n	80046a6 <LoopForever>
   ldr   r0, =_estack
 80046a8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80046ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80046b0:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 80046b4:	08012ec0 	.word	0x08012ec0
  ldr r2, =_sbss
 80046b8:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 80046bc:	20003c40 	.word	0x20003c40

080046c0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80046c0:	e7fe      	b.n	80046c0 <ADC1_COMP_IRQHandler>
	...

080046c4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80046ca:	1dfb      	adds	r3, r7, #7
 80046cc:	2200      	movs	r2, #0
 80046ce:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80046d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004700 <HAL_Init+0x3c>)
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004700 <HAL_Init+0x3c>)
 80046d6:	2140      	movs	r1, #64	@ 0x40
 80046d8:	430a      	orrs	r2, r1
 80046da:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80046dc:	2003      	movs	r0, #3
 80046de:	f7fe fea1 	bl	8003424 <HAL_InitTick>
 80046e2:	1e03      	subs	r3, r0, #0
 80046e4:	d003      	beq.n	80046ee <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80046e6:	1dfb      	adds	r3, r7, #7
 80046e8:	2201      	movs	r2, #1
 80046ea:	701a      	strb	r2, [r3, #0]
 80046ec:	e001      	b.n	80046f2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80046ee:	f7fe fd39 	bl	8003164 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80046f2:	1dfb      	adds	r3, r7, #7
 80046f4:	781b      	ldrb	r3, [r3, #0]
}
 80046f6:	0018      	movs	r0, r3
 80046f8:	46bd      	mov	sp, r7
 80046fa:	b002      	add	sp, #8
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	46c0      	nop			@ (mov r8, r8)
 8004700:	40022000 	.word	0x40022000

08004704 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004708:	4b05      	ldr	r3, [pc, #20]	@ (8004720 <HAL_IncTick+0x1c>)
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	001a      	movs	r2, r3
 800470e:	4b05      	ldr	r3, [pc, #20]	@ (8004724 <HAL_IncTick+0x20>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	18d2      	adds	r2, r2, r3
 8004714:	4b03      	ldr	r3, [pc, #12]	@ (8004724 <HAL_IncTick+0x20>)
 8004716:	601a      	str	r2, [r3, #0]
}
 8004718:	46c0      	nop			@ (mov r8, r8)
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	46c0      	nop			@ (mov r8, r8)
 8004720:	2000002c 	.word	0x2000002c
 8004724:	20000608 	.word	0x20000608

08004728 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	af00      	add	r7, sp, #0
  return uwTick;
 800472c:	4b02      	ldr	r3, [pc, #8]	@ (8004738 <HAL_GetTick+0x10>)
 800472e:	681b      	ldr	r3, [r3, #0]
}
 8004730:	0018      	movs	r0, r3
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	46c0      	nop			@ (mov r8, r8)
 8004738:	20000608 	.word	0x20000608

0800473c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
 8004742:	0002      	movs	r2, r0
 8004744:	1dfb      	adds	r3, r7, #7
 8004746:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004748:	1dfb      	adds	r3, r7, #7
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	2b7f      	cmp	r3, #127	@ 0x7f
 800474e:	d809      	bhi.n	8004764 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004750:	1dfb      	adds	r3, r7, #7
 8004752:	781b      	ldrb	r3, [r3, #0]
 8004754:	001a      	movs	r2, r3
 8004756:	231f      	movs	r3, #31
 8004758:	401a      	ands	r2, r3
 800475a:	4b04      	ldr	r3, [pc, #16]	@ (800476c <__NVIC_EnableIRQ+0x30>)
 800475c:	2101      	movs	r1, #1
 800475e:	4091      	lsls	r1, r2
 8004760:	000a      	movs	r2, r1
 8004762:	601a      	str	r2, [r3, #0]
  }
}
 8004764:	46c0      	nop			@ (mov r8, r8)
 8004766:	46bd      	mov	sp, r7
 8004768:	b002      	add	sp, #8
 800476a:	bd80      	pop	{r7, pc}
 800476c:	e000e100 	.word	0xe000e100

08004770 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004770:	b590      	push	{r4, r7, lr}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	0002      	movs	r2, r0
 8004778:	6039      	str	r1, [r7, #0]
 800477a:	1dfb      	adds	r3, r7, #7
 800477c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800477e:	1dfb      	adds	r3, r7, #7
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	2b7f      	cmp	r3, #127	@ 0x7f
 8004784:	d828      	bhi.n	80047d8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004786:	4a2f      	ldr	r2, [pc, #188]	@ (8004844 <__NVIC_SetPriority+0xd4>)
 8004788:	1dfb      	adds	r3, r7, #7
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	b25b      	sxtb	r3, r3
 800478e:	089b      	lsrs	r3, r3, #2
 8004790:	33c0      	adds	r3, #192	@ 0xc0
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	589b      	ldr	r3, [r3, r2]
 8004796:	1dfa      	adds	r2, r7, #7
 8004798:	7812      	ldrb	r2, [r2, #0]
 800479a:	0011      	movs	r1, r2
 800479c:	2203      	movs	r2, #3
 800479e:	400a      	ands	r2, r1
 80047a0:	00d2      	lsls	r2, r2, #3
 80047a2:	21ff      	movs	r1, #255	@ 0xff
 80047a4:	4091      	lsls	r1, r2
 80047a6:	000a      	movs	r2, r1
 80047a8:	43d2      	mvns	r2, r2
 80047aa:	401a      	ands	r2, r3
 80047ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	019b      	lsls	r3, r3, #6
 80047b2:	22ff      	movs	r2, #255	@ 0xff
 80047b4:	401a      	ands	r2, r3
 80047b6:	1dfb      	adds	r3, r7, #7
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	0018      	movs	r0, r3
 80047bc:	2303      	movs	r3, #3
 80047be:	4003      	ands	r3, r0
 80047c0:	00db      	lsls	r3, r3, #3
 80047c2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047c4:	481f      	ldr	r0, [pc, #124]	@ (8004844 <__NVIC_SetPriority+0xd4>)
 80047c6:	1dfb      	adds	r3, r7, #7
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	b25b      	sxtb	r3, r3
 80047cc:	089b      	lsrs	r3, r3, #2
 80047ce:	430a      	orrs	r2, r1
 80047d0:	33c0      	adds	r3, #192	@ 0xc0
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80047d6:	e031      	b.n	800483c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047d8:	4a1b      	ldr	r2, [pc, #108]	@ (8004848 <__NVIC_SetPriority+0xd8>)
 80047da:	1dfb      	adds	r3, r7, #7
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	0019      	movs	r1, r3
 80047e0:	230f      	movs	r3, #15
 80047e2:	400b      	ands	r3, r1
 80047e4:	3b08      	subs	r3, #8
 80047e6:	089b      	lsrs	r3, r3, #2
 80047e8:	3306      	adds	r3, #6
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	18d3      	adds	r3, r2, r3
 80047ee:	3304      	adds	r3, #4
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	1dfa      	adds	r2, r7, #7
 80047f4:	7812      	ldrb	r2, [r2, #0]
 80047f6:	0011      	movs	r1, r2
 80047f8:	2203      	movs	r2, #3
 80047fa:	400a      	ands	r2, r1
 80047fc:	00d2      	lsls	r2, r2, #3
 80047fe:	21ff      	movs	r1, #255	@ 0xff
 8004800:	4091      	lsls	r1, r2
 8004802:	000a      	movs	r2, r1
 8004804:	43d2      	mvns	r2, r2
 8004806:	401a      	ands	r2, r3
 8004808:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	019b      	lsls	r3, r3, #6
 800480e:	22ff      	movs	r2, #255	@ 0xff
 8004810:	401a      	ands	r2, r3
 8004812:	1dfb      	adds	r3, r7, #7
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	0018      	movs	r0, r3
 8004818:	2303      	movs	r3, #3
 800481a:	4003      	ands	r3, r0
 800481c:	00db      	lsls	r3, r3, #3
 800481e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004820:	4809      	ldr	r0, [pc, #36]	@ (8004848 <__NVIC_SetPriority+0xd8>)
 8004822:	1dfb      	adds	r3, r7, #7
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	001c      	movs	r4, r3
 8004828:	230f      	movs	r3, #15
 800482a:	4023      	ands	r3, r4
 800482c:	3b08      	subs	r3, #8
 800482e:	089b      	lsrs	r3, r3, #2
 8004830:	430a      	orrs	r2, r1
 8004832:	3306      	adds	r3, #6
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	18c3      	adds	r3, r0, r3
 8004838:	3304      	adds	r3, #4
 800483a:	601a      	str	r2, [r3, #0]
}
 800483c:	46c0      	nop			@ (mov r8, r8)
 800483e:	46bd      	mov	sp, r7
 8004840:	b003      	add	sp, #12
 8004842:	bd90      	pop	{r4, r7, pc}
 8004844:	e000e100 	.word	0xe000e100
 8004848:	e000ed00 	.word	0xe000ed00

0800484c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004850:	f3bf 8f4f 	dsb	sy
}
 8004854:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004856:	4b04      	ldr	r3, [pc, #16]	@ (8004868 <__NVIC_SystemReset+0x1c>)
 8004858:	4a04      	ldr	r2, [pc, #16]	@ (800486c <__NVIC_SystemReset+0x20>)
 800485a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800485c:	f3bf 8f4f 	dsb	sy
}
 8004860:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004862:	46c0      	nop			@ (mov r8, r8)
 8004864:	e7fd      	b.n	8004862 <__NVIC_SystemReset+0x16>
 8004866:	46c0      	nop			@ (mov r8, r8)
 8004868:	e000ed00 	.word	0xe000ed00
 800486c:	05fa0004 	.word	0x05fa0004

08004870 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	60b9      	str	r1, [r7, #8]
 8004878:	607a      	str	r2, [r7, #4]
 800487a:	210f      	movs	r1, #15
 800487c:	187b      	adds	r3, r7, r1
 800487e:	1c02      	adds	r2, r0, #0
 8004880:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004882:	68ba      	ldr	r2, [r7, #8]
 8004884:	187b      	adds	r3, r7, r1
 8004886:	781b      	ldrb	r3, [r3, #0]
 8004888:	b25b      	sxtb	r3, r3
 800488a:	0011      	movs	r1, r2
 800488c:	0018      	movs	r0, r3
 800488e:	f7ff ff6f 	bl	8004770 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8004892:	46c0      	nop			@ (mov r8, r8)
 8004894:	46bd      	mov	sp, r7
 8004896:	b004      	add	sp, #16
 8004898:	bd80      	pop	{r7, pc}

0800489a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800489a:	b580      	push	{r7, lr}
 800489c:	b082      	sub	sp, #8
 800489e:	af00      	add	r7, sp, #0
 80048a0:	0002      	movs	r2, r0
 80048a2:	1dfb      	adds	r3, r7, #7
 80048a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80048a6:	1dfb      	adds	r3, r7, #7
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	b25b      	sxtb	r3, r3
 80048ac:	0018      	movs	r0, r3
 80048ae:	f7ff ff45 	bl	800473c <__NVIC_EnableIRQ>
}
 80048b2:	46c0      	nop			@ (mov r8, r8)
 80048b4:	46bd      	mov	sp, r7
 80048b6:	b002      	add	sp, #8
 80048b8:	bd80      	pop	{r7, pc}

080048ba <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80048ba:	b580      	push	{r7, lr}
 80048bc:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80048be:	f7ff ffc5 	bl	800484c <__NVIC_SystemReset>
	...

080048c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e061      	b.n	800499a <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a32      	ldr	r2, [pc, #200]	@ (80049a4 <HAL_DMA_Init+0xe0>)
 80048dc:	4694      	mov	ip, r2
 80048de:	4463      	add	r3, ip
 80048e0:	2114      	movs	r1, #20
 80048e2:	0018      	movs	r0, r3
 80048e4:	f7fb fc36 	bl	8000154 <__udivsi3>
 80048e8:	0003      	movs	r3, r0
 80048ea:	009a      	lsls	r2, r3, #2
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	4a2d      	ldr	r2, [pc, #180]	@ (80049a8 <HAL_DMA_Init+0xe4>)
 80048f4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2225      	movs	r2, #37	@ 0x25
 80048fa:	2102      	movs	r1, #2
 80048fc:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	4a28      	ldr	r2, [pc, #160]	@ (80049ac <HAL_DMA_Init+0xe8>)
 800490a:	4013      	ands	r3, r2
 800490c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004916:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004922:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800492e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a1b      	ldr	r3, [r3, #32]
 8004934:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	4313      	orrs	r3, r2
 800493a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689a      	ldr	r2, [r3, #8]
 8004948:	2380      	movs	r3, #128	@ 0x80
 800494a:	01db      	lsls	r3, r3, #7
 800494c:	429a      	cmp	r2, r3
 800494e:	d018      	beq.n	8004982 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004950:	4b17      	ldr	r3, [pc, #92]	@ (80049b0 <HAL_DMA_Init+0xec>)
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004958:	211c      	movs	r1, #28
 800495a:	400b      	ands	r3, r1
 800495c:	210f      	movs	r1, #15
 800495e:	4099      	lsls	r1, r3
 8004960:	000b      	movs	r3, r1
 8004962:	43d9      	mvns	r1, r3
 8004964:	4b12      	ldr	r3, [pc, #72]	@ (80049b0 <HAL_DMA_Init+0xec>)
 8004966:	400a      	ands	r2, r1
 8004968:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800496a:	4b11      	ldr	r3, [pc, #68]	@ (80049b0 <HAL_DMA_Init+0xec>)
 800496c:	6819      	ldr	r1, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685a      	ldr	r2, [r3, #4]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004976:	201c      	movs	r0, #28
 8004978:	4003      	ands	r3, r0
 800497a:	409a      	lsls	r2, r3
 800497c:	4b0c      	ldr	r3, [pc, #48]	@ (80049b0 <HAL_DMA_Init+0xec>)
 800497e:	430a      	orrs	r2, r1
 8004980:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2225      	movs	r2, #37	@ 0x25
 800498c:	2101      	movs	r1, #1
 800498e:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2224      	movs	r2, #36	@ 0x24
 8004994:	2100      	movs	r1, #0
 8004996:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	0018      	movs	r0, r3
 800499c:	46bd      	mov	sp, r7
 800499e:	b004      	add	sp, #16
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	46c0      	nop			@ (mov r8, r8)
 80049a4:	bffdfff8 	.word	0xbffdfff8
 80049a8:	40020000 	.word	0x40020000
 80049ac:	ffff800f 	.word	0xffff800f
 80049b0:	400200a8 	.word	0x400200a8

080049b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b086      	sub	sp, #24
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
 80049c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049c2:	2317      	movs	r3, #23
 80049c4:	18fb      	adds	r3, r7, r3
 80049c6:	2200      	movs	r2, #0
 80049c8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2224      	movs	r2, #36	@ 0x24
 80049ce:	5c9b      	ldrb	r3, [r3, r2]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d101      	bne.n	80049d8 <HAL_DMA_Start_IT+0x24>
 80049d4:	2302      	movs	r3, #2
 80049d6:	e04f      	b.n	8004a78 <HAL_DMA_Start_IT+0xc4>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2224      	movs	r2, #36	@ 0x24
 80049dc:	2101      	movs	r1, #1
 80049de:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2225      	movs	r2, #37	@ 0x25
 80049e4:	5c9b      	ldrb	r3, [r3, r2]
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d13a      	bne.n	8004a62 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2225      	movs	r2, #37	@ 0x25
 80049f0:	2102      	movs	r1, #2
 80049f2:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2200      	movs	r2, #0
 80049f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2101      	movs	r1, #1
 8004a06:	438a      	bics	r2, r1
 8004a08:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	68b9      	ldr	r1, [r7, #8]
 8004a10:	68f8      	ldr	r0, [r7, #12]
 8004a12:	f000 f96a 	bl	8004cea <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d008      	beq.n	8004a30 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	210e      	movs	r1, #14
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	601a      	str	r2, [r3, #0]
 8004a2e:	e00f      	b.n	8004a50 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2104      	movs	r1, #4
 8004a3c:	438a      	bics	r2, r1
 8004a3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	210a      	movs	r1, #10
 8004a4c:	430a      	orrs	r2, r1
 8004a4e:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2101      	movs	r1, #1
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	601a      	str	r2, [r3, #0]
 8004a60:	e007      	b.n	8004a72 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2224      	movs	r2, #36	@ 0x24
 8004a66:	2100      	movs	r1, #0
 8004a68:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004a6a:	2317      	movs	r3, #23
 8004a6c:	18fb      	adds	r3, r7, r3
 8004a6e:	2202      	movs	r2, #2
 8004a70:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8004a72:	2317      	movs	r3, #23
 8004a74:	18fb      	adds	r3, r7, r3
 8004a76:	781b      	ldrb	r3, [r3, #0]
}
 8004a78:	0018      	movs	r0, r3
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	b006      	add	sp, #24
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a88:	230f      	movs	r3, #15
 8004a8a:	18fb      	adds	r3, r7, r3
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2225      	movs	r2, #37	@ 0x25
 8004a94:	5c9b      	ldrb	r3, [r3, r2]
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d008      	beq.n	8004aae <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2204      	movs	r2, #4
 8004aa0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2224      	movs	r2, #36	@ 0x24
 8004aa6:	2100      	movs	r1, #0
 8004aa8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e024      	b.n	8004af8 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	210e      	movs	r1, #14
 8004aba:	438a      	bics	r2, r1
 8004abc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2101      	movs	r1, #1
 8004aca:	438a      	bics	r2, r1
 8004acc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ad2:	221c      	movs	r2, #28
 8004ad4:	401a      	ands	r2, r3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ada:	2101      	movs	r1, #1
 8004adc:	4091      	lsls	r1, r2
 8004ade:	000a      	movs	r2, r1
 8004ae0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2225      	movs	r2, #37	@ 0x25
 8004ae6:	2101      	movs	r1, #1
 8004ae8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2224      	movs	r2, #36	@ 0x24
 8004aee:	2100      	movs	r1, #0
 8004af0:	5499      	strb	r1, [r3, r2]

    return status;
 8004af2:	230f      	movs	r3, #15
 8004af4:	18fb      	adds	r3, r7, r3
 8004af6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8004af8:	0018      	movs	r0, r3
 8004afa:	46bd      	mov	sp, r7
 8004afc:	b004      	add	sp, #16
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b08:	210f      	movs	r1, #15
 8004b0a:	187b      	adds	r3, r7, r1
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2225      	movs	r2, #37	@ 0x25
 8004b14:	5c9b      	ldrb	r3, [r3, r2]
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d006      	beq.n	8004b2a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2204      	movs	r2, #4
 8004b20:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004b22:	187b      	adds	r3, r7, r1
 8004b24:	2201      	movs	r2, #1
 8004b26:	701a      	strb	r2, [r3, #0]
 8004b28:	e02a      	b.n	8004b80 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	210e      	movs	r1, #14
 8004b36:	438a      	bics	r2, r1
 8004b38:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2101      	movs	r1, #1
 8004b46:	438a      	bics	r2, r1
 8004b48:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b4e:	221c      	movs	r2, #28
 8004b50:	401a      	ands	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b56:	2101      	movs	r1, #1
 8004b58:	4091      	lsls	r1, r2
 8004b5a:	000a      	movs	r2, r1
 8004b5c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2225      	movs	r2, #37	@ 0x25
 8004b62:	2101      	movs	r1, #1
 8004b64:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2224      	movs	r2, #36	@ 0x24
 8004b6a:	2100      	movs	r1, #0
 8004b6c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d004      	beq.n	8004b80 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	0010      	movs	r0, r2
 8004b7e:	4798      	blx	r3
    }
  }
  return status;
 8004b80:	230f      	movs	r3, #15
 8004b82:	18fb      	adds	r3, r7, r3
 8004b84:	781b      	ldrb	r3, [r3, #0]
}
 8004b86:	0018      	movs	r0, r3
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	b004      	add	sp, #16
 8004b8c:	bd80      	pop	{r7, pc}

08004b8e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b8e:	b580      	push	{r7, lr}
 8004b90:	b084      	sub	sp, #16
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004baa:	221c      	movs	r2, #28
 8004bac:	4013      	ands	r3, r2
 8004bae:	2204      	movs	r2, #4
 8004bb0:	409a      	lsls	r2, r3
 8004bb2:	0013      	movs	r3, r2
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	d026      	beq.n	8004c08 <HAL_DMA_IRQHandler+0x7a>
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	2204      	movs	r2, #4
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	d022      	beq.n	8004c08 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2220      	movs	r2, #32
 8004bca:	4013      	ands	r3, r2
 8004bcc:	d107      	bne.n	8004bde <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2104      	movs	r1, #4
 8004bda:	438a      	bics	r2, r1
 8004bdc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004be2:	221c      	movs	r2, #28
 8004be4:	401a      	ands	r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bea:	2104      	movs	r1, #4
 8004bec:	4091      	lsls	r1, r2
 8004bee:	000a      	movs	r2, r1
 8004bf0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d100      	bne.n	8004bfc <HAL_DMA_IRQHandler+0x6e>
 8004bfa:	e071      	b.n	8004ce0 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	0010      	movs	r0, r2
 8004c04:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8004c06:	e06b      	b.n	8004ce0 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c0c:	221c      	movs	r2, #28
 8004c0e:	4013      	ands	r3, r2
 8004c10:	2202      	movs	r2, #2
 8004c12:	409a      	lsls	r2, r3
 8004c14:	0013      	movs	r3, r2
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	d02d      	beq.n	8004c78 <HAL_DMA_IRQHandler+0xea>
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2202      	movs	r2, #2
 8004c20:	4013      	ands	r3, r2
 8004c22:	d029      	beq.n	8004c78 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2220      	movs	r2, #32
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	d10b      	bne.n	8004c48 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	210a      	movs	r1, #10
 8004c3c:	438a      	bics	r2, r1
 8004c3e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2225      	movs	r2, #37	@ 0x25
 8004c44:	2101      	movs	r1, #1
 8004c46:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c4c:	221c      	movs	r2, #28
 8004c4e:	401a      	ands	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c54:	2102      	movs	r1, #2
 8004c56:	4091      	lsls	r1, r2
 8004c58:	000a      	movs	r2, r1
 8004c5a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2224      	movs	r2, #36	@ 0x24
 8004c60:	2100      	movs	r1, #0
 8004c62:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d039      	beq.n	8004ce0 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	0010      	movs	r0, r2
 8004c74:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004c76:	e033      	b.n	8004ce0 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c7c:	221c      	movs	r2, #28
 8004c7e:	4013      	ands	r3, r2
 8004c80:	2208      	movs	r2, #8
 8004c82:	409a      	lsls	r2, r3
 8004c84:	0013      	movs	r3, r2
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	4013      	ands	r3, r2
 8004c8a:	d02a      	beq.n	8004ce2 <HAL_DMA_IRQHandler+0x154>
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	2208      	movs	r2, #8
 8004c90:	4013      	ands	r3, r2
 8004c92:	d026      	beq.n	8004ce2 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	210e      	movs	r1, #14
 8004ca0:	438a      	bics	r2, r1
 8004ca2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ca8:	221c      	movs	r2, #28
 8004caa:	401a      	ands	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb0:	2101      	movs	r1, #1
 8004cb2:	4091      	lsls	r1, r2
 8004cb4:	000a      	movs	r2, r1
 8004cb6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2225      	movs	r2, #37	@ 0x25
 8004cc2:	2101      	movs	r1, #1
 8004cc4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2224      	movs	r2, #36	@ 0x24
 8004cca:	2100      	movs	r1, #0
 8004ccc:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d005      	beq.n	8004ce2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	0010      	movs	r0, r2
 8004cde:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004ce0:	46c0      	nop			@ (mov r8, r8)
 8004ce2:	46c0      	nop			@ (mov r8, r8)
}
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	b004      	add	sp, #16
 8004ce8:	bd80      	pop	{r7, pc}

08004cea <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004cea:	b580      	push	{r7, lr}
 8004cec:	b084      	sub	sp, #16
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	60f8      	str	r0, [r7, #12]
 8004cf2:	60b9      	str	r1, [r7, #8]
 8004cf4:	607a      	str	r2, [r7, #4]
 8004cf6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cfc:	221c      	movs	r2, #28
 8004cfe:	401a      	ands	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d04:	2101      	movs	r1, #1
 8004d06:	4091      	lsls	r1, r2
 8004d08:	000a      	movs	r2, r1
 8004d0a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	2b10      	cmp	r3, #16
 8004d1a:	d108      	bne.n	8004d2e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68ba      	ldr	r2, [r7, #8]
 8004d2a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004d2c:	e007      	b.n	8004d3e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68ba      	ldr	r2, [r7, #8]
 8004d34:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	60da      	str	r2, [r3, #12]
}
 8004d3e:	46c0      	nop			@ (mov r8, r8)
 8004d40:	46bd      	mov	sp, r7
 8004d42:	b004      	add	sp, #16
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004d52:	2300      	movs	r3, #0
 8004d54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004d56:	2300      	movs	r3, #0
 8004d58:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004d5e:	e155      	b.n	800500c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2101      	movs	r1, #1
 8004d66:	697a      	ldr	r2, [r7, #20]
 8004d68:	4091      	lsls	r1, r2
 8004d6a:	000a      	movs	r2, r1
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d100      	bne.n	8004d78 <HAL_GPIO_Init+0x30>
 8004d76:	e146      	b.n	8005006 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	2203      	movs	r2, #3
 8004d7e:	4013      	ands	r3, r2
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d005      	beq.n	8004d90 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	2203      	movs	r2, #3
 8004d8a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d130      	bne.n	8004df2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	005b      	lsls	r3, r3, #1
 8004d9a:	2203      	movs	r2, #3
 8004d9c:	409a      	lsls	r2, r3
 8004d9e:	0013      	movs	r3, r2
 8004da0:	43da      	mvns	r2, r3
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	4013      	ands	r3, r2
 8004da6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	68da      	ldr	r2, [r3, #12]
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	409a      	lsls	r2, r3
 8004db2:	0013      	movs	r3, r2
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	693a      	ldr	r2, [r7, #16]
 8004dbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	409a      	lsls	r2, r3
 8004dcc:	0013      	movs	r3, r2
 8004dce:	43da      	mvns	r2, r3
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	091b      	lsrs	r3, r3, #4
 8004ddc:	2201      	movs	r2, #1
 8004dde:	401a      	ands	r2, r3
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	409a      	lsls	r2, r3
 8004de4:	0013      	movs	r3, r2
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	2203      	movs	r2, #3
 8004df8:	4013      	ands	r3, r2
 8004dfa:	2b03      	cmp	r3, #3
 8004dfc:	d017      	beq.n	8004e2e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	005b      	lsls	r3, r3, #1
 8004e08:	2203      	movs	r2, #3
 8004e0a:	409a      	lsls	r2, r3
 8004e0c:	0013      	movs	r3, r2
 8004e0e:	43da      	mvns	r2, r3
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	4013      	ands	r3, r2
 8004e14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	689a      	ldr	r2, [r3, #8]
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	005b      	lsls	r3, r3, #1
 8004e1e:	409a      	lsls	r2, r3
 8004e20:	0013      	movs	r3, r2
 8004e22:	693a      	ldr	r2, [r7, #16]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	693a      	ldr	r2, [r7, #16]
 8004e2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	2203      	movs	r2, #3
 8004e34:	4013      	ands	r3, r2
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d123      	bne.n	8004e82 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	08da      	lsrs	r2, r3, #3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	3208      	adds	r2, #8
 8004e42:	0092      	lsls	r2, r2, #2
 8004e44:	58d3      	ldr	r3, [r2, r3]
 8004e46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	2207      	movs	r2, #7
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	220f      	movs	r2, #15
 8004e52:	409a      	lsls	r2, r3
 8004e54:	0013      	movs	r3, r2
 8004e56:	43da      	mvns	r2, r3
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	691a      	ldr	r2, [r3, #16]
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	2107      	movs	r1, #7
 8004e66:	400b      	ands	r3, r1
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	409a      	lsls	r2, r3
 8004e6c:	0013      	movs	r3, r2
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	08da      	lsrs	r2, r3, #3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	3208      	adds	r2, #8
 8004e7c:	0092      	lsls	r2, r2, #2
 8004e7e:	6939      	ldr	r1, [r7, #16]
 8004e80:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	005b      	lsls	r3, r3, #1
 8004e8c:	2203      	movs	r2, #3
 8004e8e:	409a      	lsls	r2, r3
 8004e90:	0013      	movs	r3, r2
 8004e92:	43da      	mvns	r2, r3
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	4013      	ands	r3, r2
 8004e98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	2203      	movs	r2, #3
 8004ea0:	401a      	ands	r2, r3
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	005b      	lsls	r3, r3, #1
 8004ea6:	409a      	lsls	r2, r3
 8004ea8:	0013      	movs	r3, r2
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	693a      	ldr	r2, [r7, #16]
 8004eb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	685a      	ldr	r2, [r3, #4]
 8004eba:	23c0      	movs	r3, #192	@ 0xc0
 8004ebc:	029b      	lsls	r3, r3, #10
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	d100      	bne.n	8004ec4 <HAL_GPIO_Init+0x17c>
 8004ec2:	e0a0      	b.n	8005006 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ec4:	4b57      	ldr	r3, [pc, #348]	@ (8005024 <HAL_GPIO_Init+0x2dc>)
 8004ec6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ec8:	4b56      	ldr	r3, [pc, #344]	@ (8005024 <HAL_GPIO_Init+0x2dc>)
 8004eca:	2101      	movs	r1, #1
 8004ecc:	430a      	orrs	r2, r1
 8004ece:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ed0:	4a55      	ldr	r2, [pc, #340]	@ (8005028 <HAL_GPIO_Init+0x2e0>)
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	089b      	lsrs	r3, r3, #2
 8004ed6:	3302      	adds	r3, #2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	589b      	ldr	r3, [r3, r2]
 8004edc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	2203      	movs	r2, #3
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	220f      	movs	r2, #15
 8004ee8:	409a      	lsls	r2, r3
 8004eea:	0013      	movs	r3, r2
 8004eec:	43da      	mvns	r2, r3
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	23a0      	movs	r3, #160	@ 0xa0
 8004ef8:	05db      	lsls	r3, r3, #23
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d01f      	beq.n	8004f3e <HAL_GPIO_Init+0x1f6>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a4a      	ldr	r2, [pc, #296]	@ (800502c <HAL_GPIO_Init+0x2e4>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d019      	beq.n	8004f3a <HAL_GPIO_Init+0x1f2>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a49      	ldr	r2, [pc, #292]	@ (8005030 <HAL_GPIO_Init+0x2e8>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d013      	beq.n	8004f36 <HAL_GPIO_Init+0x1ee>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a48      	ldr	r2, [pc, #288]	@ (8005034 <HAL_GPIO_Init+0x2ec>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d00d      	beq.n	8004f32 <HAL_GPIO_Init+0x1ea>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a47      	ldr	r2, [pc, #284]	@ (8005038 <HAL_GPIO_Init+0x2f0>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d007      	beq.n	8004f2e <HAL_GPIO_Init+0x1e6>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a46      	ldr	r2, [pc, #280]	@ (800503c <HAL_GPIO_Init+0x2f4>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d101      	bne.n	8004f2a <HAL_GPIO_Init+0x1e2>
 8004f26:	2305      	movs	r3, #5
 8004f28:	e00a      	b.n	8004f40 <HAL_GPIO_Init+0x1f8>
 8004f2a:	2306      	movs	r3, #6
 8004f2c:	e008      	b.n	8004f40 <HAL_GPIO_Init+0x1f8>
 8004f2e:	2304      	movs	r3, #4
 8004f30:	e006      	b.n	8004f40 <HAL_GPIO_Init+0x1f8>
 8004f32:	2303      	movs	r3, #3
 8004f34:	e004      	b.n	8004f40 <HAL_GPIO_Init+0x1f8>
 8004f36:	2302      	movs	r3, #2
 8004f38:	e002      	b.n	8004f40 <HAL_GPIO_Init+0x1f8>
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e000      	b.n	8004f40 <HAL_GPIO_Init+0x1f8>
 8004f3e:	2300      	movs	r3, #0
 8004f40:	697a      	ldr	r2, [r7, #20]
 8004f42:	2103      	movs	r1, #3
 8004f44:	400a      	ands	r2, r1
 8004f46:	0092      	lsls	r2, r2, #2
 8004f48:	4093      	lsls	r3, r2
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f50:	4935      	ldr	r1, [pc, #212]	@ (8005028 <HAL_GPIO_Init+0x2e0>)
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	089b      	lsrs	r3, r3, #2
 8004f56:	3302      	adds	r3, #2
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	693a      	ldr	r2, [r7, #16]
 8004f5c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f5e:	4b38      	ldr	r3, [pc, #224]	@ (8005040 <HAL_GPIO_Init+0x2f8>)
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	43da      	mvns	r2, r3
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	685a      	ldr	r2, [r3, #4]
 8004f72:	2380      	movs	r3, #128	@ 0x80
 8004f74:	035b      	lsls	r3, r3, #13
 8004f76:	4013      	ands	r3, r2
 8004f78:	d003      	beq.n	8004f82 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8004f7a:	693a      	ldr	r2, [r7, #16]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004f82:	4b2f      	ldr	r3, [pc, #188]	@ (8005040 <HAL_GPIO_Init+0x2f8>)
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004f88:	4b2d      	ldr	r3, [pc, #180]	@ (8005040 <HAL_GPIO_Init+0x2f8>)
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	43da      	mvns	r2, r3
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	4013      	ands	r3, r2
 8004f96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	2380      	movs	r3, #128	@ 0x80
 8004f9e:	039b      	lsls	r3, r3, #14
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	d003      	beq.n	8004fac <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004fac:	4b24      	ldr	r3, [pc, #144]	@ (8005040 <HAL_GPIO_Init+0x2f8>)
 8004fae:	693a      	ldr	r2, [r7, #16]
 8004fb0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8004fb2:	4b23      	ldr	r3, [pc, #140]	@ (8005040 <HAL_GPIO_Init+0x2f8>)
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	43da      	mvns	r2, r3
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	685a      	ldr	r2, [r3, #4]
 8004fc6:	2380      	movs	r3, #128	@ 0x80
 8004fc8:	029b      	lsls	r3, r3, #10
 8004fca:	4013      	ands	r3, r2
 8004fcc:	d003      	beq.n	8004fd6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8005040 <HAL_GPIO_Init+0x2f8>)
 8004fd8:	693a      	ldr	r2, [r7, #16]
 8004fda:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004fdc:	4b18      	ldr	r3, [pc, #96]	@ (8005040 <HAL_GPIO_Init+0x2f8>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	43da      	mvns	r2, r3
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	685a      	ldr	r2, [r3, #4]
 8004ff0:	2380      	movs	r3, #128	@ 0x80
 8004ff2:	025b      	lsls	r3, r3, #9
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	d003      	beq.n	8005000 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8004ff8:	693a      	ldr	r2, [r7, #16]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005000:	4b0f      	ldr	r3, [pc, #60]	@ (8005040 <HAL_GPIO_Init+0x2f8>)
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	3301      	adds	r3, #1
 800500a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	40da      	lsrs	r2, r3
 8005014:	1e13      	subs	r3, r2, #0
 8005016:	d000      	beq.n	800501a <HAL_GPIO_Init+0x2d2>
 8005018:	e6a2      	b.n	8004d60 <HAL_GPIO_Init+0x18>
  }
}
 800501a:	46c0      	nop			@ (mov r8, r8)
 800501c:	46c0      	nop			@ (mov r8, r8)
 800501e:	46bd      	mov	sp, r7
 8005020:	b006      	add	sp, #24
 8005022:	bd80      	pop	{r7, pc}
 8005024:	40021000 	.word	0x40021000
 8005028:	40010000 	.word	0x40010000
 800502c:	50000400 	.word	0x50000400
 8005030:	50000800 	.word	0x50000800
 8005034:	50000c00 	.word	0x50000c00
 8005038:	50001000 	.word	0x50001000
 800503c:	50001c00 	.word	0x50001c00
 8005040:	40010400 	.word	0x40010400

08005044 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	0008      	movs	r0, r1
 800504e:	0011      	movs	r1, r2
 8005050:	1cbb      	adds	r3, r7, #2
 8005052:	1c02      	adds	r2, r0, #0
 8005054:	801a      	strh	r2, [r3, #0]
 8005056:	1c7b      	adds	r3, r7, #1
 8005058:	1c0a      	adds	r2, r1, #0
 800505a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800505c:	1c7b      	adds	r3, r7, #1
 800505e:	781b      	ldrb	r3, [r3, #0]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d004      	beq.n	800506e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005064:	1cbb      	adds	r3, r7, #2
 8005066:	881a      	ldrh	r2, [r3, #0]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800506c:	e003      	b.n	8005076 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800506e:	1cbb      	adds	r3, r7, #2
 8005070:	881a      	ldrh	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005076:	46c0      	nop			@ (mov r8, r8)
 8005078:	46bd      	mov	sp, r7
 800507a:	b002      	add	sp, #8
 800507c:	bd80      	pop	{r7, pc}
	...

08005080 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005080:	b5b0      	push	{r4, r5, r7, lr}
 8005082:	b08a      	sub	sp, #40	@ 0x28
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d102      	bne.n	8005094 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	f000 fbbf 	bl	8005812 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005094:	4bc9      	ldr	r3, [pc, #804]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	220c      	movs	r2, #12
 800509a:	4013      	ands	r3, r2
 800509c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800509e:	4bc7      	ldr	r3, [pc, #796]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80050a0:	68da      	ldr	r2, [r3, #12]
 80050a2:	2380      	movs	r3, #128	@ 0x80
 80050a4:	025b      	lsls	r3, r3, #9
 80050a6:	4013      	ands	r3, r2
 80050a8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2201      	movs	r2, #1
 80050b0:	4013      	ands	r3, r2
 80050b2:	d100      	bne.n	80050b6 <HAL_RCC_OscConfig+0x36>
 80050b4:	e07e      	b.n	80051b4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	2b08      	cmp	r3, #8
 80050ba:	d007      	beq.n	80050cc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	2b0c      	cmp	r3, #12
 80050c0:	d112      	bne.n	80050e8 <HAL_RCC_OscConfig+0x68>
 80050c2:	69ba      	ldr	r2, [r7, #24]
 80050c4:	2380      	movs	r3, #128	@ 0x80
 80050c6:	025b      	lsls	r3, r3, #9
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d10d      	bne.n	80050e8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050cc:	4bbb      	ldr	r3, [pc, #748]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	2380      	movs	r3, #128	@ 0x80
 80050d2:	029b      	lsls	r3, r3, #10
 80050d4:	4013      	ands	r3, r2
 80050d6:	d100      	bne.n	80050da <HAL_RCC_OscConfig+0x5a>
 80050d8:	e06b      	b.n	80051b2 <HAL_RCC_OscConfig+0x132>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d167      	bne.n	80051b2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	f000 fb95 	bl	8005812 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	685a      	ldr	r2, [r3, #4]
 80050ec:	2380      	movs	r3, #128	@ 0x80
 80050ee:	025b      	lsls	r3, r3, #9
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d107      	bne.n	8005104 <HAL_RCC_OscConfig+0x84>
 80050f4:	4bb1      	ldr	r3, [pc, #708]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	4bb0      	ldr	r3, [pc, #704]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80050fa:	2180      	movs	r1, #128	@ 0x80
 80050fc:	0249      	lsls	r1, r1, #9
 80050fe:	430a      	orrs	r2, r1
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	e027      	b.n	8005154 <HAL_RCC_OscConfig+0xd4>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685a      	ldr	r2, [r3, #4]
 8005108:	23a0      	movs	r3, #160	@ 0xa0
 800510a:	02db      	lsls	r3, r3, #11
 800510c:	429a      	cmp	r2, r3
 800510e:	d10e      	bne.n	800512e <HAL_RCC_OscConfig+0xae>
 8005110:	4baa      	ldr	r3, [pc, #680]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	4ba9      	ldr	r3, [pc, #676]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005116:	2180      	movs	r1, #128	@ 0x80
 8005118:	02c9      	lsls	r1, r1, #11
 800511a:	430a      	orrs	r2, r1
 800511c:	601a      	str	r2, [r3, #0]
 800511e:	4ba7      	ldr	r3, [pc, #668]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	4ba6      	ldr	r3, [pc, #664]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005124:	2180      	movs	r1, #128	@ 0x80
 8005126:	0249      	lsls	r1, r1, #9
 8005128:	430a      	orrs	r2, r1
 800512a:	601a      	str	r2, [r3, #0]
 800512c:	e012      	b.n	8005154 <HAL_RCC_OscConfig+0xd4>
 800512e:	4ba3      	ldr	r3, [pc, #652]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	4ba2      	ldr	r3, [pc, #648]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005134:	49a2      	ldr	r1, [pc, #648]	@ (80053c0 <HAL_RCC_OscConfig+0x340>)
 8005136:	400a      	ands	r2, r1
 8005138:	601a      	str	r2, [r3, #0]
 800513a:	4ba0      	ldr	r3, [pc, #640]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	2380      	movs	r3, #128	@ 0x80
 8005140:	025b      	lsls	r3, r3, #9
 8005142:	4013      	ands	r3, r2
 8005144:	60fb      	str	r3, [r7, #12]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	4b9c      	ldr	r3, [pc, #624]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	4b9b      	ldr	r3, [pc, #620]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 800514e:	499d      	ldr	r1, [pc, #628]	@ (80053c4 <HAL_RCC_OscConfig+0x344>)
 8005150:	400a      	ands	r2, r1
 8005152:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d015      	beq.n	8005188 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800515c:	f7ff fae4 	bl	8004728 <HAL_GetTick>
 8005160:	0003      	movs	r3, r0
 8005162:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005164:	e009      	b.n	800517a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005166:	f7ff fadf 	bl	8004728 <HAL_GetTick>
 800516a:	0002      	movs	r2, r0
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	2b64      	cmp	r3, #100	@ 0x64
 8005172:	d902      	bls.n	800517a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005174:	2303      	movs	r3, #3
 8005176:	f000 fb4c 	bl	8005812 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800517a:	4b90      	ldr	r3, [pc, #576]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	2380      	movs	r3, #128	@ 0x80
 8005180:	029b      	lsls	r3, r3, #10
 8005182:	4013      	ands	r3, r2
 8005184:	d0ef      	beq.n	8005166 <HAL_RCC_OscConfig+0xe6>
 8005186:	e015      	b.n	80051b4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005188:	f7ff face 	bl	8004728 <HAL_GetTick>
 800518c:	0003      	movs	r3, r0
 800518e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005190:	e008      	b.n	80051a4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005192:	f7ff fac9 	bl	8004728 <HAL_GetTick>
 8005196:	0002      	movs	r2, r0
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	2b64      	cmp	r3, #100	@ 0x64
 800519e:	d901      	bls.n	80051a4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e336      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80051a4:	4b85      	ldr	r3, [pc, #532]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	2380      	movs	r3, #128	@ 0x80
 80051aa:	029b      	lsls	r3, r3, #10
 80051ac:	4013      	ands	r3, r2
 80051ae:	d1f0      	bne.n	8005192 <HAL_RCC_OscConfig+0x112>
 80051b0:	e000      	b.n	80051b4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051b2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2202      	movs	r2, #2
 80051ba:	4013      	ands	r3, r2
 80051bc:	d100      	bne.n	80051c0 <HAL_RCC_OscConfig+0x140>
 80051be:	e099      	b.n	80052f4 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80051c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c8:	2220      	movs	r2, #32
 80051ca:	4013      	ands	r3, r2
 80051cc:	d009      	beq.n	80051e2 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80051ce:	4b7b      	ldr	r3, [pc, #492]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	4b7a      	ldr	r3, [pc, #488]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80051d4:	2120      	movs	r1, #32
 80051d6:	430a      	orrs	r2, r1
 80051d8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80051da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051dc:	2220      	movs	r2, #32
 80051de:	4393      	bics	r3, r2
 80051e0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	2b04      	cmp	r3, #4
 80051e6:	d005      	beq.n	80051f4 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	2b0c      	cmp	r3, #12
 80051ec:	d13e      	bne.n	800526c <HAL_RCC_OscConfig+0x1ec>
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d13b      	bne.n	800526c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80051f4:	4b71      	ldr	r3, [pc, #452]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2204      	movs	r2, #4
 80051fa:	4013      	ands	r3, r2
 80051fc:	d004      	beq.n	8005208 <HAL_RCC_OscConfig+0x188>
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	2b00      	cmp	r3, #0
 8005202:	d101      	bne.n	8005208 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e304      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005208:	4b6c      	ldr	r3, [pc, #432]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	4a6e      	ldr	r2, [pc, #440]	@ (80053c8 <HAL_RCC_OscConfig+0x348>)
 800520e:	4013      	ands	r3, r2
 8005210:	0019      	movs	r1, r3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	021a      	lsls	r2, r3, #8
 8005218:	4b68      	ldr	r3, [pc, #416]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 800521a:	430a      	orrs	r2, r1
 800521c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800521e:	4b67      	ldr	r3, [pc, #412]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2209      	movs	r2, #9
 8005224:	4393      	bics	r3, r2
 8005226:	0019      	movs	r1, r3
 8005228:	4b64      	ldr	r3, [pc, #400]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 800522a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800522c:	430a      	orrs	r2, r1
 800522e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005230:	f000 fc42 	bl	8005ab8 <HAL_RCC_GetSysClockFreq>
 8005234:	0001      	movs	r1, r0
 8005236:	4b61      	ldr	r3, [pc, #388]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	091b      	lsrs	r3, r3, #4
 800523c:	220f      	movs	r2, #15
 800523e:	4013      	ands	r3, r2
 8005240:	4a62      	ldr	r2, [pc, #392]	@ (80053cc <HAL_RCC_OscConfig+0x34c>)
 8005242:	5cd3      	ldrb	r3, [r2, r3]
 8005244:	000a      	movs	r2, r1
 8005246:	40da      	lsrs	r2, r3
 8005248:	4b61      	ldr	r3, [pc, #388]	@ (80053d0 <HAL_RCC_OscConfig+0x350>)
 800524a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800524c:	4b61      	ldr	r3, [pc, #388]	@ (80053d4 <HAL_RCC_OscConfig+0x354>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2513      	movs	r5, #19
 8005252:	197c      	adds	r4, r7, r5
 8005254:	0018      	movs	r0, r3
 8005256:	f7fe f8e5 	bl	8003424 <HAL_InitTick>
 800525a:	0003      	movs	r3, r0
 800525c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800525e:	197b      	adds	r3, r7, r5
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d046      	beq.n	80052f4 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8005266:	197b      	adds	r3, r7, r5
 8005268:	781b      	ldrb	r3, [r3, #0]
 800526a:	e2d2      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800526c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526e:	2b00      	cmp	r3, #0
 8005270:	d027      	beq.n	80052c2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005272:	4b52      	ldr	r3, [pc, #328]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2209      	movs	r2, #9
 8005278:	4393      	bics	r3, r2
 800527a:	0019      	movs	r1, r3
 800527c:	4b4f      	ldr	r3, [pc, #316]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 800527e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005280:	430a      	orrs	r2, r1
 8005282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005284:	f7ff fa50 	bl	8004728 <HAL_GetTick>
 8005288:	0003      	movs	r3, r0
 800528a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800528c:	e008      	b.n	80052a0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800528e:	f7ff fa4b 	bl	8004728 <HAL_GetTick>
 8005292:	0002      	movs	r2, r0
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	2b02      	cmp	r3, #2
 800529a:	d901      	bls.n	80052a0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e2b8      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80052a0:	4b46      	ldr	r3, [pc, #280]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2204      	movs	r2, #4
 80052a6:	4013      	ands	r3, r2
 80052a8:	d0f1      	beq.n	800528e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052aa:	4b44      	ldr	r3, [pc, #272]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	4a46      	ldr	r2, [pc, #280]	@ (80053c8 <HAL_RCC_OscConfig+0x348>)
 80052b0:	4013      	ands	r3, r2
 80052b2:	0019      	movs	r1, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	691b      	ldr	r3, [r3, #16]
 80052b8:	021a      	lsls	r2, r3, #8
 80052ba:	4b40      	ldr	r3, [pc, #256]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80052bc:	430a      	orrs	r2, r1
 80052be:	605a      	str	r2, [r3, #4]
 80052c0:	e018      	b.n	80052f4 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052c2:	4b3e      	ldr	r3, [pc, #248]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	4b3d      	ldr	r3, [pc, #244]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80052c8:	2101      	movs	r1, #1
 80052ca:	438a      	bics	r2, r1
 80052cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052ce:	f7ff fa2b 	bl	8004728 <HAL_GetTick>
 80052d2:	0003      	movs	r3, r0
 80052d4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80052d6:	e008      	b.n	80052ea <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052d8:	f7ff fa26 	bl	8004728 <HAL_GetTick>
 80052dc:	0002      	movs	r2, r0
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	2b02      	cmp	r3, #2
 80052e4:	d901      	bls.n	80052ea <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e293      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80052ea:	4b34      	ldr	r3, [pc, #208]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2204      	movs	r2, #4
 80052f0:	4013      	ands	r3, r2
 80052f2:	d1f1      	bne.n	80052d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2210      	movs	r2, #16
 80052fa:	4013      	ands	r3, r2
 80052fc:	d100      	bne.n	8005300 <HAL_RCC_OscConfig+0x280>
 80052fe:	e0a2      	b.n	8005446 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d140      	bne.n	8005388 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005306:	4b2d      	ldr	r3, [pc, #180]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	2380      	movs	r3, #128	@ 0x80
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	4013      	ands	r3, r2
 8005310:	d005      	beq.n	800531e <HAL_RCC_OscConfig+0x29e>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	69db      	ldr	r3, [r3, #28]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d101      	bne.n	800531e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e279      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800531e:	4b27      	ldr	r3, [pc, #156]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	4a2d      	ldr	r2, [pc, #180]	@ (80053d8 <HAL_RCC_OscConfig+0x358>)
 8005324:	4013      	ands	r3, r2
 8005326:	0019      	movs	r1, r3
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800532c:	4b23      	ldr	r3, [pc, #140]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 800532e:	430a      	orrs	r2, r1
 8005330:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005332:	4b22      	ldr	r3, [pc, #136]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	021b      	lsls	r3, r3, #8
 8005338:	0a19      	lsrs	r1, r3, #8
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6a1b      	ldr	r3, [r3, #32]
 800533e:	061a      	lsls	r2, r3, #24
 8005340:	4b1e      	ldr	r3, [pc, #120]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005342:	430a      	orrs	r2, r1
 8005344:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534a:	0b5b      	lsrs	r3, r3, #13
 800534c:	3301      	adds	r3, #1
 800534e:	2280      	movs	r2, #128	@ 0x80
 8005350:	0212      	lsls	r2, r2, #8
 8005352:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005354:	4b19      	ldr	r3, [pc, #100]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	091b      	lsrs	r3, r3, #4
 800535a:	210f      	movs	r1, #15
 800535c:	400b      	ands	r3, r1
 800535e:	491b      	ldr	r1, [pc, #108]	@ (80053cc <HAL_RCC_OscConfig+0x34c>)
 8005360:	5ccb      	ldrb	r3, [r1, r3]
 8005362:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005364:	4b1a      	ldr	r3, [pc, #104]	@ (80053d0 <HAL_RCC_OscConfig+0x350>)
 8005366:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8005368:	4b1a      	ldr	r3, [pc, #104]	@ (80053d4 <HAL_RCC_OscConfig+0x354>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2513      	movs	r5, #19
 800536e:	197c      	adds	r4, r7, r5
 8005370:	0018      	movs	r0, r3
 8005372:	f7fe f857 	bl	8003424 <HAL_InitTick>
 8005376:	0003      	movs	r3, r0
 8005378:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800537a:	197b      	adds	r3, r7, r5
 800537c:	781b      	ldrb	r3, [r3, #0]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d061      	beq.n	8005446 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8005382:	197b      	adds	r3, r7, r5
 8005384:	781b      	ldrb	r3, [r3, #0]
 8005386:	e244      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	69db      	ldr	r3, [r3, #28]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d040      	beq.n	8005412 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005390:	4b0a      	ldr	r3, [pc, #40]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	4b09      	ldr	r3, [pc, #36]	@ (80053bc <HAL_RCC_OscConfig+0x33c>)
 8005396:	2180      	movs	r1, #128	@ 0x80
 8005398:	0049      	lsls	r1, r1, #1
 800539a:	430a      	orrs	r2, r1
 800539c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800539e:	f7ff f9c3 	bl	8004728 <HAL_GetTick>
 80053a2:	0003      	movs	r3, r0
 80053a4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80053a6:	e019      	b.n	80053dc <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80053a8:	f7ff f9be 	bl	8004728 <HAL_GetTick>
 80053ac:	0002      	movs	r2, r0
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d912      	bls.n	80053dc <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e22b      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
 80053ba:	46c0      	nop			@ (mov r8, r8)
 80053bc:	40021000 	.word	0x40021000
 80053c0:	fffeffff 	.word	0xfffeffff
 80053c4:	fffbffff 	.word	0xfffbffff
 80053c8:	ffffe0ff 	.word	0xffffe0ff
 80053cc:	08011c34 	.word	0x08011c34
 80053d0:	20000024 	.word	0x20000024
 80053d4:	20000028 	.word	0x20000028
 80053d8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80053dc:	4bca      	ldr	r3, [pc, #808]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	2380      	movs	r3, #128	@ 0x80
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	4013      	ands	r3, r2
 80053e6:	d0df      	beq.n	80053a8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80053e8:	4bc7      	ldr	r3, [pc, #796]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	4ac7      	ldr	r2, [pc, #796]	@ (800570c <HAL_RCC_OscConfig+0x68c>)
 80053ee:	4013      	ands	r3, r2
 80053f0:	0019      	movs	r1, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80053f6:	4bc4      	ldr	r3, [pc, #784]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80053f8:	430a      	orrs	r2, r1
 80053fa:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80053fc:	4bc2      	ldr	r3, [pc, #776]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	021b      	lsls	r3, r3, #8
 8005402:	0a19      	lsrs	r1, r3, #8
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a1b      	ldr	r3, [r3, #32]
 8005408:	061a      	lsls	r2, r3, #24
 800540a:	4bbf      	ldr	r3, [pc, #764]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800540c:	430a      	orrs	r2, r1
 800540e:	605a      	str	r2, [r3, #4]
 8005410:	e019      	b.n	8005446 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005412:	4bbd      	ldr	r3, [pc, #756]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	4bbc      	ldr	r3, [pc, #752]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005418:	49bd      	ldr	r1, [pc, #756]	@ (8005710 <HAL_RCC_OscConfig+0x690>)
 800541a:	400a      	ands	r2, r1
 800541c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800541e:	f7ff f983 	bl	8004728 <HAL_GetTick>
 8005422:	0003      	movs	r3, r0
 8005424:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005426:	e008      	b.n	800543a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005428:	f7ff f97e 	bl	8004728 <HAL_GetTick>
 800542c:	0002      	movs	r2, r0
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	2b02      	cmp	r3, #2
 8005434:	d901      	bls.n	800543a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e1eb      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800543a:	4bb3      	ldr	r3, [pc, #716]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	2380      	movs	r3, #128	@ 0x80
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	4013      	ands	r3, r2
 8005444:	d1f0      	bne.n	8005428 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	2208      	movs	r2, #8
 800544c:	4013      	ands	r3, r2
 800544e:	d036      	beq.n	80054be <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	695b      	ldr	r3, [r3, #20]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d019      	beq.n	800548c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005458:	4bab      	ldr	r3, [pc, #684]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800545a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800545c:	4baa      	ldr	r3, [pc, #680]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800545e:	2101      	movs	r1, #1
 8005460:	430a      	orrs	r2, r1
 8005462:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005464:	f7ff f960 	bl	8004728 <HAL_GetTick>
 8005468:	0003      	movs	r3, r0
 800546a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800546c:	e008      	b.n	8005480 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800546e:	f7ff f95b 	bl	8004728 <HAL_GetTick>
 8005472:	0002      	movs	r2, r0
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	2b02      	cmp	r3, #2
 800547a:	d901      	bls.n	8005480 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 800547c:	2303      	movs	r3, #3
 800547e:	e1c8      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005480:	4ba1      	ldr	r3, [pc, #644]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005482:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005484:	2202      	movs	r2, #2
 8005486:	4013      	ands	r3, r2
 8005488:	d0f1      	beq.n	800546e <HAL_RCC_OscConfig+0x3ee>
 800548a:	e018      	b.n	80054be <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800548c:	4b9e      	ldr	r3, [pc, #632]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800548e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005490:	4b9d      	ldr	r3, [pc, #628]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005492:	2101      	movs	r1, #1
 8005494:	438a      	bics	r2, r1
 8005496:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005498:	f7ff f946 	bl	8004728 <HAL_GetTick>
 800549c:	0003      	movs	r3, r0
 800549e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80054a0:	e008      	b.n	80054b4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054a2:	f7ff f941 	bl	8004728 <HAL_GetTick>
 80054a6:	0002      	movs	r2, r0
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	2b02      	cmp	r3, #2
 80054ae:	d901      	bls.n	80054b4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e1ae      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80054b4:	4b94      	ldr	r3, [pc, #592]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80054b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054b8:	2202      	movs	r2, #2
 80054ba:	4013      	ands	r3, r2
 80054bc:	d1f1      	bne.n	80054a2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2204      	movs	r2, #4
 80054c4:	4013      	ands	r3, r2
 80054c6:	d100      	bne.n	80054ca <HAL_RCC_OscConfig+0x44a>
 80054c8:	e0ae      	b.n	8005628 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054ca:	2023      	movs	r0, #35	@ 0x23
 80054cc:	183b      	adds	r3, r7, r0
 80054ce:	2200      	movs	r2, #0
 80054d0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054d2:	4b8d      	ldr	r3, [pc, #564]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80054d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054d6:	2380      	movs	r3, #128	@ 0x80
 80054d8:	055b      	lsls	r3, r3, #21
 80054da:	4013      	ands	r3, r2
 80054dc:	d109      	bne.n	80054f2 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054de:	4b8a      	ldr	r3, [pc, #552]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80054e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054e2:	4b89      	ldr	r3, [pc, #548]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80054e4:	2180      	movs	r1, #128	@ 0x80
 80054e6:	0549      	lsls	r1, r1, #21
 80054e8:	430a      	orrs	r2, r1
 80054ea:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80054ec:	183b      	adds	r3, r7, r0
 80054ee:	2201      	movs	r2, #1
 80054f0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054f2:	4b88      	ldr	r3, [pc, #544]	@ (8005714 <HAL_RCC_OscConfig+0x694>)
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	2380      	movs	r3, #128	@ 0x80
 80054f8:	005b      	lsls	r3, r3, #1
 80054fa:	4013      	ands	r3, r2
 80054fc:	d11a      	bne.n	8005534 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054fe:	4b85      	ldr	r3, [pc, #532]	@ (8005714 <HAL_RCC_OscConfig+0x694>)
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	4b84      	ldr	r3, [pc, #528]	@ (8005714 <HAL_RCC_OscConfig+0x694>)
 8005504:	2180      	movs	r1, #128	@ 0x80
 8005506:	0049      	lsls	r1, r1, #1
 8005508:	430a      	orrs	r2, r1
 800550a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800550c:	f7ff f90c 	bl	8004728 <HAL_GetTick>
 8005510:	0003      	movs	r3, r0
 8005512:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005514:	e008      	b.n	8005528 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005516:	f7ff f907 	bl	8004728 <HAL_GetTick>
 800551a:	0002      	movs	r2, r0
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b64      	cmp	r3, #100	@ 0x64
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e174      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005528:	4b7a      	ldr	r3, [pc, #488]	@ (8005714 <HAL_RCC_OscConfig+0x694>)
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	2380      	movs	r3, #128	@ 0x80
 800552e:	005b      	lsls	r3, r3, #1
 8005530:	4013      	ands	r3, r2
 8005532:	d0f0      	beq.n	8005516 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	689a      	ldr	r2, [r3, #8]
 8005538:	2380      	movs	r3, #128	@ 0x80
 800553a:	005b      	lsls	r3, r3, #1
 800553c:	429a      	cmp	r2, r3
 800553e:	d107      	bne.n	8005550 <HAL_RCC_OscConfig+0x4d0>
 8005540:	4b71      	ldr	r3, [pc, #452]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005542:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005544:	4b70      	ldr	r3, [pc, #448]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005546:	2180      	movs	r1, #128	@ 0x80
 8005548:	0049      	lsls	r1, r1, #1
 800554a:	430a      	orrs	r2, r1
 800554c:	651a      	str	r2, [r3, #80]	@ 0x50
 800554e:	e031      	b.n	80055b4 <HAL_RCC_OscConfig+0x534>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d10c      	bne.n	8005572 <HAL_RCC_OscConfig+0x4f2>
 8005558:	4b6b      	ldr	r3, [pc, #428]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800555a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800555c:	4b6a      	ldr	r3, [pc, #424]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800555e:	496c      	ldr	r1, [pc, #432]	@ (8005710 <HAL_RCC_OscConfig+0x690>)
 8005560:	400a      	ands	r2, r1
 8005562:	651a      	str	r2, [r3, #80]	@ 0x50
 8005564:	4b68      	ldr	r3, [pc, #416]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005566:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005568:	4b67      	ldr	r3, [pc, #412]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800556a:	496b      	ldr	r1, [pc, #428]	@ (8005718 <HAL_RCC_OscConfig+0x698>)
 800556c:	400a      	ands	r2, r1
 800556e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005570:	e020      	b.n	80055b4 <HAL_RCC_OscConfig+0x534>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	689a      	ldr	r2, [r3, #8]
 8005576:	23a0      	movs	r3, #160	@ 0xa0
 8005578:	00db      	lsls	r3, r3, #3
 800557a:	429a      	cmp	r2, r3
 800557c:	d10e      	bne.n	800559c <HAL_RCC_OscConfig+0x51c>
 800557e:	4b62      	ldr	r3, [pc, #392]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005580:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005582:	4b61      	ldr	r3, [pc, #388]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005584:	2180      	movs	r1, #128	@ 0x80
 8005586:	00c9      	lsls	r1, r1, #3
 8005588:	430a      	orrs	r2, r1
 800558a:	651a      	str	r2, [r3, #80]	@ 0x50
 800558c:	4b5e      	ldr	r3, [pc, #376]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800558e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005590:	4b5d      	ldr	r3, [pc, #372]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005592:	2180      	movs	r1, #128	@ 0x80
 8005594:	0049      	lsls	r1, r1, #1
 8005596:	430a      	orrs	r2, r1
 8005598:	651a      	str	r2, [r3, #80]	@ 0x50
 800559a:	e00b      	b.n	80055b4 <HAL_RCC_OscConfig+0x534>
 800559c:	4b5a      	ldr	r3, [pc, #360]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800559e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055a0:	4b59      	ldr	r3, [pc, #356]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80055a2:	495b      	ldr	r1, [pc, #364]	@ (8005710 <HAL_RCC_OscConfig+0x690>)
 80055a4:	400a      	ands	r2, r1
 80055a6:	651a      	str	r2, [r3, #80]	@ 0x50
 80055a8:	4b57      	ldr	r3, [pc, #348]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80055aa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055ac:	4b56      	ldr	r3, [pc, #344]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80055ae:	495a      	ldr	r1, [pc, #360]	@ (8005718 <HAL_RCC_OscConfig+0x698>)
 80055b0:	400a      	ands	r2, r1
 80055b2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d015      	beq.n	80055e8 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055bc:	f7ff f8b4 	bl	8004728 <HAL_GetTick>
 80055c0:	0003      	movs	r3, r0
 80055c2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80055c4:	e009      	b.n	80055da <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055c6:	f7ff f8af 	bl	8004728 <HAL_GetTick>
 80055ca:	0002      	movs	r2, r0
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	4a52      	ldr	r2, [pc, #328]	@ (800571c <HAL_RCC_OscConfig+0x69c>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d901      	bls.n	80055da <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e11b      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80055da:	4b4b      	ldr	r3, [pc, #300]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80055dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055de:	2380      	movs	r3, #128	@ 0x80
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	4013      	ands	r3, r2
 80055e4:	d0ef      	beq.n	80055c6 <HAL_RCC_OscConfig+0x546>
 80055e6:	e014      	b.n	8005612 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055e8:	f7ff f89e 	bl	8004728 <HAL_GetTick>
 80055ec:	0003      	movs	r3, r0
 80055ee:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80055f0:	e009      	b.n	8005606 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055f2:	f7ff f899 	bl	8004728 <HAL_GetTick>
 80055f6:	0002      	movs	r2, r0
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	4a47      	ldr	r2, [pc, #284]	@ (800571c <HAL_RCC_OscConfig+0x69c>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e105      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005606:	4b40      	ldr	r3, [pc, #256]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005608:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800560a:	2380      	movs	r3, #128	@ 0x80
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	4013      	ands	r3, r2
 8005610:	d1ef      	bne.n	80055f2 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005612:	2323      	movs	r3, #35	@ 0x23
 8005614:	18fb      	adds	r3, r7, r3
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	2b01      	cmp	r3, #1
 800561a:	d105      	bne.n	8005628 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800561c:	4b3a      	ldr	r3, [pc, #232]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800561e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005620:	4b39      	ldr	r3, [pc, #228]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005622:	493f      	ldr	r1, [pc, #252]	@ (8005720 <HAL_RCC_OscConfig+0x6a0>)
 8005624:	400a      	ands	r2, r1
 8005626:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2220      	movs	r2, #32
 800562e:	4013      	ands	r3, r2
 8005630:	d049      	beq.n	80056c6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	699b      	ldr	r3, [r3, #24]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d026      	beq.n	8005688 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800563a:	4b33      	ldr	r3, [pc, #204]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800563c:	689a      	ldr	r2, [r3, #8]
 800563e:	4b32      	ldr	r3, [pc, #200]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005640:	2101      	movs	r1, #1
 8005642:	430a      	orrs	r2, r1
 8005644:	609a      	str	r2, [r3, #8]
 8005646:	4b30      	ldr	r3, [pc, #192]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 8005648:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800564a:	4b2f      	ldr	r3, [pc, #188]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800564c:	2101      	movs	r1, #1
 800564e:	430a      	orrs	r2, r1
 8005650:	635a      	str	r2, [r3, #52]	@ 0x34
 8005652:	4b34      	ldr	r3, [pc, #208]	@ (8005724 <HAL_RCC_OscConfig+0x6a4>)
 8005654:	6a1a      	ldr	r2, [r3, #32]
 8005656:	4b33      	ldr	r3, [pc, #204]	@ (8005724 <HAL_RCC_OscConfig+0x6a4>)
 8005658:	2180      	movs	r1, #128	@ 0x80
 800565a:	0189      	lsls	r1, r1, #6
 800565c:	430a      	orrs	r2, r1
 800565e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005660:	f7ff f862 	bl	8004728 <HAL_GetTick>
 8005664:	0003      	movs	r3, r0
 8005666:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005668:	e008      	b.n	800567c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800566a:	f7ff f85d 	bl	8004728 <HAL_GetTick>
 800566e:	0002      	movs	r2, r0
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	2b02      	cmp	r3, #2
 8005676:	d901      	bls.n	800567c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e0ca      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800567c:	4b22      	ldr	r3, [pc, #136]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	2202      	movs	r2, #2
 8005682:	4013      	ands	r3, r2
 8005684:	d0f1      	beq.n	800566a <HAL_RCC_OscConfig+0x5ea>
 8005686:	e01e      	b.n	80056c6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8005688:	4b1f      	ldr	r3, [pc, #124]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800568a:	689a      	ldr	r2, [r3, #8]
 800568c:	4b1e      	ldr	r3, [pc, #120]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 800568e:	2101      	movs	r1, #1
 8005690:	438a      	bics	r2, r1
 8005692:	609a      	str	r2, [r3, #8]
 8005694:	4b23      	ldr	r3, [pc, #140]	@ (8005724 <HAL_RCC_OscConfig+0x6a4>)
 8005696:	6a1a      	ldr	r2, [r3, #32]
 8005698:	4b22      	ldr	r3, [pc, #136]	@ (8005724 <HAL_RCC_OscConfig+0x6a4>)
 800569a:	4923      	ldr	r1, [pc, #140]	@ (8005728 <HAL_RCC_OscConfig+0x6a8>)
 800569c:	400a      	ands	r2, r1
 800569e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a0:	f7ff f842 	bl	8004728 <HAL_GetTick>
 80056a4:	0003      	movs	r3, r0
 80056a6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80056a8:	e008      	b.n	80056bc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80056aa:	f7ff f83d 	bl	8004728 <HAL_GetTick>
 80056ae:	0002      	movs	r2, r0
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d901      	bls.n	80056bc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80056b8:	2303      	movs	r3, #3
 80056ba:	e0aa      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80056bc:	4b12      	ldr	r3, [pc, #72]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	2202      	movs	r2, #2
 80056c2:	4013      	ands	r3, r2
 80056c4:	d1f1      	bne.n	80056aa <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d100      	bne.n	80056d0 <HAL_RCC_OscConfig+0x650>
 80056ce:	e09f      	b.n	8005810 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	2b0c      	cmp	r3, #12
 80056d4:	d100      	bne.n	80056d8 <HAL_RCC_OscConfig+0x658>
 80056d6:	e078      	b.n	80057ca <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d159      	bne.n	8005794 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056e0:	4b09      	ldr	r3, [pc, #36]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	4b08      	ldr	r3, [pc, #32]	@ (8005708 <HAL_RCC_OscConfig+0x688>)
 80056e6:	4911      	ldr	r1, [pc, #68]	@ (800572c <HAL_RCC_OscConfig+0x6ac>)
 80056e8:	400a      	ands	r2, r1
 80056ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ec:	f7ff f81c 	bl	8004728 <HAL_GetTick>
 80056f0:	0003      	movs	r3, r0
 80056f2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80056f4:	e01c      	b.n	8005730 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056f6:	f7ff f817 	bl	8004728 <HAL_GetTick>
 80056fa:	0002      	movs	r2, r0
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	2b02      	cmp	r3, #2
 8005702:	d915      	bls.n	8005730 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e084      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
 8005708:	40021000 	.word	0x40021000
 800570c:	ffff1fff 	.word	0xffff1fff
 8005710:	fffffeff 	.word	0xfffffeff
 8005714:	40007000 	.word	0x40007000
 8005718:	fffffbff 	.word	0xfffffbff
 800571c:	00001388 	.word	0x00001388
 8005720:	efffffff 	.word	0xefffffff
 8005724:	40010000 	.word	0x40010000
 8005728:	ffffdfff 	.word	0xffffdfff
 800572c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005730:	4b3a      	ldr	r3, [pc, #232]	@ (800581c <HAL_RCC_OscConfig+0x79c>)
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	2380      	movs	r3, #128	@ 0x80
 8005736:	049b      	lsls	r3, r3, #18
 8005738:	4013      	ands	r3, r2
 800573a:	d1dc      	bne.n	80056f6 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800573c:	4b37      	ldr	r3, [pc, #220]	@ (800581c <HAL_RCC_OscConfig+0x79c>)
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	4a37      	ldr	r2, [pc, #220]	@ (8005820 <HAL_RCC_OscConfig+0x7a0>)
 8005742:	4013      	ands	r3, r2
 8005744:	0019      	movs	r1, r3
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800574e:	431a      	orrs	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005754:	431a      	orrs	r2, r3
 8005756:	4b31      	ldr	r3, [pc, #196]	@ (800581c <HAL_RCC_OscConfig+0x79c>)
 8005758:	430a      	orrs	r2, r1
 800575a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800575c:	4b2f      	ldr	r3, [pc, #188]	@ (800581c <HAL_RCC_OscConfig+0x79c>)
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	4b2e      	ldr	r3, [pc, #184]	@ (800581c <HAL_RCC_OscConfig+0x79c>)
 8005762:	2180      	movs	r1, #128	@ 0x80
 8005764:	0449      	lsls	r1, r1, #17
 8005766:	430a      	orrs	r2, r1
 8005768:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800576a:	f7fe ffdd 	bl	8004728 <HAL_GetTick>
 800576e:	0003      	movs	r3, r0
 8005770:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005772:	e008      	b.n	8005786 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005774:	f7fe ffd8 	bl	8004728 <HAL_GetTick>
 8005778:	0002      	movs	r2, r0
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	2b02      	cmp	r3, #2
 8005780:	d901      	bls.n	8005786 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e045      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005786:	4b25      	ldr	r3, [pc, #148]	@ (800581c <HAL_RCC_OscConfig+0x79c>)
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	2380      	movs	r3, #128	@ 0x80
 800578c:	049b      	lsls	r3, r3, #18
 800578e:	4013      	ands	r3, r2
 8005790:	d0f0      	beq.n	8005774 <HAL_RCC_OscConfig+0x6f4>
 8005792:	e03d      	b.n	8005810 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005794:	4b21      	ldr	r3, [pc, #132]	@ (800581c <HAL_RCC_OscConfig+0x79c>)
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	4b20      	ldr	r3, [pc, #128]	@ (800581c <HAL_RCC_OscConfig+0x79c>)
 800579a:	4922      	ldr	r1, [pc, #136]	@ (8005824 <HAL_RCC_OscConfig+0x7a4>)
 800579c:	400a      	ands	r2, r1
 800579e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057a0:	f7fe ffc2 	bl	8004728 <HAL_GetTick>
 80057a4:	0003      	movs	r3, r0
 80057a6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80057a8:	e008      	b.n	80057bc <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057aa:	f7fe ffbd 	bl	8004728 <HAL_GetTick>
 80057ae:	0002      	movs	r2, r0
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d901      	bls.n	80057bc <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	e02a      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80057bc:	4b17      	ldr	r3, [pc, #92]	@ (800581c <HAL_RCC_OscConfig+0x79c>)
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	2380      	movs	r3, #128	@ 0x80
 80057c2:	049b      	lsls	r3, r3, #18
 80057c4:	4013      	ands	r3, r2
 80057c6:	d1f0      	bne.n	80057aa <HAL_RCC_OscConfig+0x72a>
 80057c8:	e022      	b.n	8005810 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d101      	bne.n	80057d6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e01d      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80057d6:	4b11      	ldr	r3, [pc, #68]	@ (800581c <HAL_RCC_OscConfig+0x79c>)
 80057d8:	68db      	ldr	r3, [r3, #12]
 80057da:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057dc:	69ba      	ldr	r2, [r7, #24]
 80057de:	2380      	movs	r3, #128	@ 0x80
 80057e0:	025b      	lsls	r3, r3, #9
 80057e2:	401a      	ands	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d10f      	bne.n	800580c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80057ec:	69ba      	ldr	r2, [r7, #24]
 80057ee:	23f0      	movs	r3, #240	@ 0xf0
 80057f0:	039b      	lsls	r3, r3, #14
 80057f2:	401a      	ands	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d107      	bne.n	800580c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80057fc:	69ba      	ldr	r2, [r7, #24]
 80057fe:	23c0      	movs	r3, #192	@ 0xc0
 8005800:	041b      	lsls	r3, r3, #16
 8005802:	401a      	ands	r2, r3
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005808:	429a      	cmp	r2, r3
 800580a:	d001      	beq.n	8005810 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e000      	b.n	8005812 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	0018      	movs	r0, r3
 8005814:	46bd      	mov	sp, r7
 8005816:	b00a      	add	sp, #40	@ 0x28
 8005818:	bdb0      	pop	{r4, r5, r7, pc}
 800581a:	46c0      	nop			@ (mov r8, r8)
 800581c:	40021000 	.word	0x40021000
 8005820:	ff02ffff 	.word	0xff02ffff
 8005824:	feffffff 	.word	0xfeffffff

08005828 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005828:	b5b0      	push	{r4, r5, r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e128      	b.n	8005a8e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800583c:	4b96      	ldr	r3, [pc, #600]	@ (8005a98 <HAL_RCC_ClockConfig+0x270>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2201      	movs	r2, #1
 8005842:	4013      	ands	r3, r2
 8005844:	683a      	ldr	r2, [r7, #0]
 8005846:	429a      	cmp	r2, r3
 8005848:	d91e      	bls.n	8005888 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800584a:	4b93      	ldr	r3, [pc, #588]	@ (8005a98 <HAL_RCC_ClockConfig+0x270>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2201      	movs	r2, #1
 8005850:	4393      	bics	r3, r2
 8005852:	0019      	movs	r1, r3
 8005854:	4b90      	ldr	r3, [pc, #576]	@ (8005a98 <HAL_RCC_ClockConfig+0x270>)
 8005856:	683a      	ldr	r2, [r7, #0]
 8005858:	430a      	orrs	r2, r1
 800585a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800585c:	f7fe ff64 	bl	8004728 <HAL_GetTick>
 8005860:	0003      	movs	r3, r0
 8005862:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005864:	e009      	b.n	800587a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005866:	f7fe ff5f 	bl	8004728 <HAL_GetTick>
 800586a:	0002      	movs	r2, r0
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	4a8a      	ldr	r2, [pc, #552]	@ (8005a9c <HAL_RCC_ClockConfig+0x274>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d901      	bls.n	800587a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e109      	b.n	8005a8e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800587a:	4b87      	ldr	r3, [pc, #540]	@ (8005a98 <HAL_RCC_ClockConfig+0x270>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2201      	movs	r2, #1
 8005880:	4013      	ands	r3, r2
 8005882:	683a      	ldr	r2, [r7, #0]
 8005884:	429a      	cmp	r2, r3
 8005886:	d1ee      	bne.n	8005866 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2202      	movs	r2, #2
 800588e:	4013      	ands	r3, r2
 8005890:	d009      	beq.n	80058a6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005892:	4b83      	ldr	r3, [pc, #524]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	22f0      	movs	r2, #240	@ 0xf0
 8005898:	4393      	bics	r3, r2
 800589a:	0019      	movs	r1, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	689a      	ldr	r2, [r3, #8]
 80058a0:	4b7f      	ldr	r3, [pc, #508]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 80058a2:	430a      	orrs	r2, r1
 80058a4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2201      	movs	r2, #1
 80058ac:	4013      	ands	r3, r2
 80058ae:	d100      	bne.n	80058b2 <HAL_RCC_ClockConfig+0x8a>
 80058b0:	e089      	b.n	80059c6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d107      	bne.n	80058ca <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80058ba:	4b79      	ldr	r3, [pc, #484]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	2380      	movs	r3, #128	@ 0x80
 80058c0:	029b      	lsls	r3, r3, #10
 80058c2:	4013      	ands	r3, r2
 80058c4:	d120      	bne.n	8005908 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e0e1      	b.n	8005a8e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	2b03      	cmp	r3, #3
 80058d0:	d107      	bne.n	80058e2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80058d2:	4b73      	ldr	r3, [pc, #460]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	2380      	movs	r3, #128	@ 0x80
 80058d8:	049b      	lsls	r3, r3, #18
 80058da:	4013      	ands	r3, r2
 80058dc:	d114      	bne.n	8005908 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e0d5      	b.n	8005a8e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d106      	bne.n	80058f8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80058ea:	4b6d      	ldr	r3, [pc, #436]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2204      	movs	r2, #4
 80058f0:	4013      	ands	r3, r2
 80058f2:	d109      	bne.n	8005908 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e0ca      	b.n	8005a8e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80058f8:	4b69      	ldr	r3, [pc, #420]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	2380      	movs	r3, #128	@ 0x80
 80058fe:	009b      	lsls	r3, r3, #2
 8005900:	4013      	ands	r3, r2
 8005902:	d101      	bne.n	8005908 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e0c2      	b.n	8005a8e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005908:	4b65      	ldr	r3, [pc, #404]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	2203      	movs	r2, #3
 800590e:	4393      	bics	r3, r2
 8005910:	0019      	movs	r1, r3
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	685a      	ldr	r2, [r3, #4]
 8005916:	4b62      	ldr	r3, [pc, #392]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 8005918:	430a      	orrs	r2, r1
 800591a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800591c:	f7fe ff04 	bl	8004728 <HAL_GetTick>
 8005920:	0003      	movs	r3, r0
 8005922:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	2b02      	cmp	r3, #2
 800592a:	d111      	bne.n	8005950 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800592c:	e009      	b.n	8005942 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800592e:	f7fe fefb 	bl	8004728 <HAL_GetTick>
 8005932:	0002      	movs	r2, r0
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	4a58      	ldr	r2, [pc, #352]	@ (8005a9c <HAL_RCC_ClockConfig+0x274>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d901      	bls.n	8005942 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e0a5      	b.n	8005a8e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005942:	4b57      	ldr	r3, [pc, #348]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 8005944:	68db      	ldr	r3, [r3, #12]
 8005946:	220c      	movs	r2, #12
 8005948:	4013      	ands	r3, r2
 800594a:	2b08      	cmp	r3, #8
 800594c:	d1ef      	bne.n	800592e <HAL_RCC_ClockConfig+0x106>
 800594e:	e03a      	b.n	80059c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	2b03      	cmp	r3, #3
 8005956:	d111      	bne.n	800597c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005958:	e009      	b.n	800596e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800595a:	f7fe fee5 	bl	8004728 <HAL_GetTick>
 800595e:	0002      	movs	r2, r0
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	4a4d      	ldr	r2, [pc, #308]	@ (8005a9c <HAL_RCC_ClockConfig+0x274>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d901      	bls.n	800596e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e08f      	b.n	8005a8e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800596e:	4b4c      	ldr	r3, [pc, #304]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	220c      	movs	r2, #12
 8005974:	4013      	ands	r3, r2
 8005976:	2b0c      	cmp	r3, #12
 8005978:	d1ef      	bne.n	800595a <HAL_RCC_ClockConfig+0x132>
 800597a:	e024      	b.n	80059c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	2b01      	cmp	r3, #1
 8005982:	d11b      	bne.n	80059bc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005984:	e009      	b.n	800599a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005986:	f7fe fecf 	bl	8004728 <HAL_GetTick>
 800598a:	0002      	movs	r2, r0
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	4a42      	ldr	r2, [pc, #264]	@ (8005a9c <HAL_RCC_ClockConfig+0x274>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d901      	bls.n	800599a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	e079      	b.n	8005a8e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800599a:	4b41      	ldr	r3, [pc, #260]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	220c      	movs	r2, #12
 80059a0:	4013      	ands	r3, r2
 80059a2:	2b04      	cmp	r3, #4
 80059a4:	d1ef      	bne.n	8005986 <HAL_RCC_ClockConfig+0x15e>
 80059a6:	e00e      	b.n	80059c6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059a8:	f7fe febe 	bl	8004728 <HAL_GetTick>
 80059ac:	0002      	movs	r2, r0
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	1ad3      	subs	r3, r2, r3
 80059b2:	4a3a      	ldr	r2, [pc, #232]	@ (8005a9c <HAL_RCC_ClockConfig+0x274>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d901      	bls.n	80059bc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	e068      	b.n	8005a8e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80059bc:	4b38      	ldr	r3, [pc, #224]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	220c      	movs	r2, #12
 80059c2:	4013      	ands	r3, r2
 80059c4:	d1f0      	bne.n	80059a8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059c6:	4b34      	ldr	r3, [pc, #208]	@ (8005a98 <HAL_RCC_ClockConfig+0x270>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2201      	movs	r2, #1
 80059cc:	4013      	ands	r3, r2
 80059ce:	683a      	ldr	r2, [r7, #0]
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d21e      	bcs.n	8005a12 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059d4:	4b30      	ldr	r3, [pc, #192]	@ (8005a98 <HAL_RCC_ClockConfig+0x270>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2201      	movs	r2, #1
 80059da:	4393      	bics	r3, r2
 80059dc:	0019      	movs	r1, r3
 80059de:	4b2e      	ldr	r3, [pc, #184]	@ (8005a98 <HAL_RCC_ClockConfig+0x270>)
 80059e0:	683a      	ldr	r2, [r7, #0]
 80059e2:	430a      	orrs	r2, r1
 80059e4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80059e6:	f7fe fe9f 	bl	8004728 <HAL_GetTick>
 80059ea:	0003      	movs	r3, r0
 80059ec:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059ee:	e009      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059f0:	f7fe fe9a 	bl	8004728 <HAL_GetTick>
 80059f4:	0002      	movs	r2, r0
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	4a28      	ldr	r2, [pc, #160]	@ (8005a9c <HAL_RCC_ClockConfig+0x274>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d901      	bls.n	8005a04 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e044      	b.n	8005a8e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a04:	4b24      	ldr	r3, [pc, #144]	@ (8005a98 <HAL_RCC_ClockConfig+0x270>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	683a      	ldr	r2, [r7, #0]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d1ee      	bne.n	80059f0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	2204      	movs	r2, #4
 8005a18:	4013      	ands	r3, r2
 8005a1a:	d009      	beq.n	8005a30 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a1c:	4b20      	ldr	r3, [pc, #128]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	4a20      	ldr	r2, [pc, #128]	@ (8005aa4 <HAL_RCC_ClockConfig+0x27c>)
 8005a22:	4013      	ands	r3, r2
 8005a24:	0019      	movs	r1, r3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68da      	ldr	r2, [r3, #12]
 8005a2a:	4b1d      	ldr	r3, [pc, #116]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2208      	movs	r2, #8
 8005a36:	4013      	ands	r3, r2
 8005a38:	d00a      	beq.n	8005a50 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005a3a:	4b19      	ldr	r3, [pc, #100]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	4a1a      	ldr	r2, [pc, #104]	@ (8005aa8 <HAL_RCC_ClockConfig+0x280>)
 8005a40:	4013      	ands	r3, r2
 8005a42:	0019      	movs	r1, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	00da      	lsls	r2, r3, #3
 8005a4a:	4b15      	ldr	r3, [pc, #84]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005a50:	f000 f832 	bl	8005ab8 <HAL_RCC_GetSysClockFreq>
 8005a54:	0001      	movs	r1, r0
 8005a56:	4b12      	ldr	r3, [pc, #72]	@ (8005aa0 <HAL_RCC_ClockConfig+0x278>)
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	091b      	lsrs	r3, r3, #4
 8005a5c:	220f      	movs	r2, #15
 8005a5e:	4013      	ands	r3, r2
 8005a60:	4a12      	ldr	r2, [pc, #72]	@ (8005aac <HAL_RCC_ClockConfig+0x284>)
 8005a62:	5cd3      	ldrb	r3, [r2, r3]
 8005a64:	000a      	movs	r2, r1
 8005a66:	40da      	lsrs	r2, r3
 8005a68:	4b11      	ldr	r3, [pc, #68]	@ (8005ab0 <HAL_RCC_ClockConfig+0x288>)
 8005a6a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005a6c:	4b11      	ldr	r3, [pc, #68]	@ (8005ab4 <HAL_RCC_ClockConfig+0x28c>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	250b      	movs	r5, #11
 8005a72:	197c      	adds	r4, r7, r5
 8005a74:	0018      	movs	r0, r3
 8005a76:	f7fd fcd5 	bl	8003424 <HAL_InitTick>
 8005a7a:	0003      	movs	r3, r0
 8005a7c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8005a7e:	197b      	adds	r3, r7, r5
 8005a80:	781b      	ldrb	r3, [r3, #0]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d002      	beq.n	8005a8c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8005a86:	197b      	adds	r3, r7, r5
 8005a88:	781b      	ldrb	r3, [r3, #0]
 8005a8a:	e000      	b.n	8005a8e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	0018      	movs	r0, r3
 8005a90:	46bd      	mov	sp, r7
 8005a92:	b004      	add	sp, #16
 8005a94:	bdb0      	pop	{r4, r5, r7, pc}
 8005a96:	46c0      	nop			@ (mov r8, r8)
 8005a98:	40022000 	.word	0x40022000
 8005a9c:	00001388 	.word	0x00001388
 8005aa0:	40021000 	.word	0x40021000
 8005aa4:	fffff8ff 	.word	0xfffff8ff
 8005aa8:	ffffc7ff 	.word	0xffffc7ff
 8005aac:	08011c34 	.word	0x08011c34
 8005ab0:	20000024 	.word	0x20000024
 8005ab4:	20000028 	.word	0x20000028

08005ab8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b086      	sub	sp, #24
 8005abc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8005abe:	4b3c      	ldr	r3, [pc, #240]	@ (8005bb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	220c      	movs	r2, #12
 8005ac8:	4013      	ands	r3, r2
 8005aca:	2b0c      	cmp	r3, #12
 8005acc:	d013      	beq.n	8005af6 <HAL_RCC_GetSysClockFreq+0x3e>
 8005ace:	d85c      	bhi.n	8005b8a <HAL_RCC_GetSysClockFreq+0xd2>
 8005ad0:	2b04      	cmp	r3, #4
 8005ad2:	d002      	beq.n	8005ada <HAL_RCC_GetSysClockFreq+0x22>
 8005ad4:	2b08      	cmp	r3, #8
 8005ad6:	d00b      	beq.n	8005af0 <HAL_RCC_GetSysClockFreq+0x38>
 8005ad8:	e057      	b.n	8005b8a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005ada:	4b35      	ldr	r3, [pc, #212]	@ (8005bb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2210      	movs	r2, #16
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	d002      	beq.n	8005aea <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005ae4:	4b33      	ldr	r3, [pc, #204]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005ae6:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005ae8:	e05d      	b.n	8005ba6 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8005aea:	4b33      	ldr	r3, [pc, #204]	@ (8005bb8 <HAL_RCC_GetSysClockFreq+0x100>)
 8005aec:	613b      	str	r3, [r7, #16]
      break;
 8005aee:	e05a      	b.n	8005ba6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005af0:	4b32      	ldr	r3, [pc, #200]	@ (8005bbc <HAL_RCC_GetSysClockFreq+0x104>)
 8005af2:	613b      	str	r3, [r7, #16]
      break;
 8005af4:	e057      	b.n	8005ba6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	0c9b      	lsrs	r3, r3, #18
 8005afa:	220f      	movs	r2, #15
 8005afc:	4013      	ands	r3, r2
 8005afe:	4a30      	ldr	r2, [pc, #192]	@ (8005bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b00:	5cd3      	ldrb	r3, [r2, r3]
 8005b02:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	0d9b      	lsrs	r3, r3, #22
 8005b08:	2203      	movs	r2, #3
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	3301      	adds	r3, #1
 8005b0e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b10:	4b27      	ldr	r3, [pc, #156]	@ (8005bb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b12:	68da      	ldr	r2, [r3, #12]
 8005b14:	2380      	movs	r3, #128	@ 0x80
 8005b16:	025b      	lsls	r3, r3, #9
 8005b18:	4013      	ands	r3, r2
 8005b1a:	d00f      	beq.n	8005b3c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8005b1c:	68b9      	ldr	r1, [r7, #8]
 8005b1e:	000a      	movs	r2, r1
 8005b20:	0152      	lsls	r2, r2, #5
 8005b22:	1a52      	subs	r2, r2, r1
 8005b24:	0193      	lsls	r3, r2, #6
 8005b26:	1a9b      	subs	r3, r3, r2
 8005b28:	00db      	lsls	r3, r3, #3
 8005b2a:	185b      	adds	r3, r3, r1
 8005b2c:	025b      	lsls	r3, r3, #9
 8005b2e:	6879      	ldr	r1, [r7, #4]
 8005b30:	0018      	movs	r0, r3
 8005b32:	f7fa fb0f 	bl	8000154 <__udivsi3>
 8005b36:	0003      	movs	r3, r0
 8005b38:	617b      	str	r3, [r7, #20]
 8005b3a:	e023      	b.n	8005b84 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8005bb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2210      	movs	r2, #16
 8005b42:	4013      	ands	r3, r2
 8005b44:	d00f      	beq.n	8005b66 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8005b46:	68b9      	ldr	r1, [r7, #8]
 8005b48:	000a      	movs	r2, r1
 8005b4a:	0152      	lsls	r2, r2, #5
 8005b4c:	1a52      	subs	r2, r2, r1
 8005b4e:	0193      	lsls	r3, r2, #6
 8005b50:	1a9b      	subs	r3, r3, r2
 8005b52:	00db      	lsls	r3, r3, #3
 8005b54:	185b      	adds	r3, r3, r1
 8005b56:	021b      	lsls	r3, r3, #8
 8005b58:	6879      	ldr	r1, [r7, #4]
 8005b5a:	0018      	movs	r0, r3
 8005b5c:	f7fa fafa 	bl	8000154 <__udivsi3>
 8005b60:	0003      	movs	r3, r0
 8005b62:	617b      	str	r3, [r7, #20]
 8005b64:	e00e      	b.n	8005b84 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8005b66:	68b9      	ldr	r1, [r7, #8]
 8005b68:	000a      	movs	r2, r1
 8005b6a:	0152      	lsls	r2, r2, #5
 8005b6c:	1a52      	subs	r2, r2, r1
 8005b6e:	0193      	lsls	r3, r2, #6
 8005b70:	1a9b      	subs	r3, r3, r2
 8005b72:	00db      	lsls	r3, r3, #3
 8005b74:	185b      	adds	r3, r3, r1
 8005b76:	029b      	lsls	r3, r3, #10
 8005b78:	6879      	ldr	r1, [r7, #4]
 8005b7a:	0018      	movs	r0, r3
 8005b7c:	f7fa faea 	bl	8000154 <__udivsi3>
 8005b80:	0003      	movs	r3, r0
 8005b82:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	613b      	str	r3, [r7, #16]
      break;
 8005b88:	e00d      	b.n	8005ba6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005b8a:	4b09      	ldr	r3, [pc, #36]	@ (8005bb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	0b5b      	lsrs	r3, r3, #13
 8005b90:	2207      	movs	r2, #7
 8005b92:	4013      	ands	r3, r2
 8005b94:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	3301      	adds	r3, #1
 8005b9a:	2280      	movs	r2, #128	@ 0x80
 8005b9c:	0212      	lsls	r2, r2, #8
 8005b9e:	409a      	lsls	r2, r3
 8005ba0:	0013      	movs	r3, r2
 8005ba2:	613b      	str	r3, [r7, #16]
      break;
 8005ba4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005ba6:	693b      	ldr	r3, [r7, #16]
}
 8005ba8:	0018      	movs	r0, r3
 8005baa:	46bd      	mov	sp, r7
 8005bac:	b006      	add	sp, #24
 8005bae:	bd80      	pop	{r7, pc}
 8005bb0:	40021000 	.word	0x40021000
 8005bb4:	003d0900 	.word	0x003d0900
 8005bb8:	00f42400 	.word	0x00f42400
 8005bbc:	007a1200 	.word	0x007a1200
 8005bc0:	08011c4c 	.word	0x08011c4c

08005bc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bc8:	4b02      	ldr	r3, [pc, #8]	@ (8005bd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8005bca:	681b      	ldr	r3, [r3, #0]
}
 8005bcc:	0018      	movs	r0, r3
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	46c0      	nop			@ (mov r8, r8)
 8005bd4:	20000024 	.word	0x20000024

08005bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005bdc:	f7ff fff2 	bl	8005bc4 <HAL_RCC_GetHCLKFreq>
 8005be0:	0001      	movs	r1, r0
 8005be2:	4b06      	ldr	r3, [pc, #24]	@ (8005bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	0a1b      	lsrs	r3, r3, #8
 8005be8:	2207      	movs	r2, #7
 8005bea:	4013      	ands	r3, r2
 8005bec:	4a04      	ldr	r2, [pc, #16]	@ (8005c00 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005bee:	5cd3      	ldrb	r3, [r2, r3]
 8005bf0:	40d9      	lsrs	r1, r3
 8005bf2:	000b      	movs	r3, r1
}
 8005bf4:	0018      	movs	r0, r3
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	46c0      	nop			@ (mov r8, r8)
 8005bfc:	40021000 	.word	0x40021000
 8005c00:	08011c44 	.word	0x08011c44

08005c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c08:	f7ff ffdc 	bl	8005bc4 <HAL_RCC_GetHCLKFreq>
 8005c0c:	0001      	movs	r1, r0
 8005c0e:	4b06      	ldr	r3, [pc, #24]	@ (8005c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	0adb      	lsrs	r3, r3, #11
 8005c14:	2207      	movs	r2, #7
 8005c16:	4013      	ands	r3, r2
 8005c18:	4a04      	ldr	r2, [pc, #16]	@ (8005c2c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005c1a:	5cd3      	ldrb	r3, [r2, r3]
 8005c1c:	40d9      	lsrs	r1, r3
 8005c1e:	000b      	movs	r3, r1
}
 8005c20:	0018      	movs	r0, r3
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	46c0      	nop			@ (mov r8, r8)
 8005c28:	40021000 	.word	0x40021000
 8005c2c:	08011c44 	.word	0x08011c44

08005c30 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b082      	sub	sp, #8
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	220f      	movs	r2, #15
 8005c3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005c40:	4b12      	ldr	r3, [pc, #72]	@ (8005c8c <HAL_RCC_GetClockConfig+0x5c>)
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	2203      	movs	r2, #3
 8005c46:	401a      	ands	r2, r3
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8005c8c <HAL_RCC_GetClockConfig+0x5c>)
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	22f0      	movs	r2, #240	@ 0xf0
 8005c52:	401a      	ands	r2, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005c58:	4b0c      	ldr	r3, [pc, #48]	@ (8005c8c <HAL_RCC_GetClockConfig+0x5c>)
 8005c5a:	68da      	ldr	r2, [r3, #12]
 8005c5c:	23e0      	movs	r3, #224	@ 0xe0
 8005c5e:	00db      	lsls	r3, r3, #3
 8005c60:	401a      	ands	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005c66:	4b09      	ldr	r3, [pc, #36]	@ (8005c8c <HAL_RCC_GetClockConfig+0x5c>)
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	08da      	lsrs	r2, r3, #3
 8005c6c:	23e0      	movs	r3, #224	@ 0xe0
 8005c6e:	00db      	lsls	r3, r3, #3
 8005c70:	401a      	ands	r2, r3
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005c76:	4b06      	ldr	r3, [pc, #24]	@ (8005c90 <HAL_RCC_GetClockConfig+0x60>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	401a      	ands	r2, r3
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	601a      	str	r2, [r3, #0]
}
 8005c82:	46c0      	nop			@ (mov r8, r8)
 8005c84:	46bd      	mov	sp, r7
 8005c86:	b002      	add	sp, #8
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	46c0      	nop			@ (mov r8, r8)
 8005c8c:	40021000 	.word	0x40021000
 8005c90:	40022000 	.word	0x40022000

08005c94 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b086      	sub	sp, #24
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005c9c:	2317      	movs	r3, #23
 8005c9e:	18fb      	adds	r3, r7, r3
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2220      	movs	r2, #32
 8005caa:	4013      	ands	r3, r2
 8005cac:	d106      	bne.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	2380      	movs	r3, #128	@ 0x80
 8005cb4:	011b      	lsls	r3, r3, #4
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	d100      	bne.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x28>
 8005cba:	e104      	b.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cbc:	4bb9      	ldr	r3, [pc, #740]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005cbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cc0:	2380      	movs	r3, #128	@ 0x80
 8005cc2:	055b      	lsls	r3, r3, #21
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	d10a      	bne.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cc8:	4bb6      	ldr	r3, [pc, #728]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005cca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ccc:	4bb5      	ldr	r3, [pc, #724]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005cce:	2180      	movs	r1, #128	@ 0x80
 8005cd0:	0549      	lsls	r1, r1, #21
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8005cd6:	2317      	movs	r3, #23
 8005cd8:	18fb      	adds	r3, r7, r3
 8005cda:	2201      	movs	r2, #1
 8005cdc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cde:	4bb2      	ldr	r3, [pc, #712]	@ (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	2380      	movs	r3, #128	@ 0x80
 8005ce4:	005b      	lsls	r3, r3, #1
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	d11a      	bne.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cea:	4baf      	ldr	r3, [pc, #700]	@ (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	4bae      	ldr	r3, [pc, #696]	@ (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8005cf0:	2180      	movs	r1, #128	@ 0x80
 8005cf2:	0049      	lsls	r1, r1, #1
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cf8:	f7fe fd16 	bl	8004728 <HAL_GetTick>
 8005cfc:	0003      	movs	r3, r0
 8005cfe:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d00:	e008      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d02:	f7fe fd11 	bl	8004728 <HAL_GetTick>
 8005d06:	0002      	movs	r2, r0
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	1ad3      	subs	r3, r2, r3
 8005d0c:	2b64      	cmp	r3, #100	@ 0x64
 8005d0e:	d901      	bls.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005d10:	2303      	movs	r3, #3
 8005d12:	e143      	b.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d14:	4ba4      	ldr	r3, [pc, #656]	@ (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	2380      	movs	r3, #128	@ 0x80
 8005d1a:	005b      	lsls	r3, r3, #1
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	d0f0      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005d20:	4ba0      	ldr	r3, [pc, #640]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	23c0      	movs	r3, #192	@ 0xc0
 8005d26:	039b      	lsls	r3, r3, #14
 8005d28:	4013      	ands	r3, r2
 8005d2a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685a      	ldr	r2, [r3, #4]
 8005d30:	23c0      	movs	r3, #192	@ 0xc0
 8005d32:	039b      	lsls	r3, r3, #14
 8005d34:	4013      	ands	r3, r2
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d107      	bne.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689a      	ldr	r2, [r3, #8]
 8005d40:	23c0      	movs	r3, #192	@ 0xc0
 8005d42:	039b      	lsls	r3, r3, #14
 8005d44:	4013      	ands	r3, r2
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d013      	beq.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	685a      	ldr	r2, [r3, #4]
 8005d50:	23c0      	movs	r3, #192	@ 0xc0
 8005d52:	029b      	lsls	r3, r3, #10
 8005d54:	401a      	ands	r2, r3
 8005d56:	23c0      	movs	r3, #192	@ 0xc0
 8005d58:	029b      	lsls	r3, r3, #10
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d10a      	bne.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005d5e:	4b91      	ldr	r3, [pc, #580]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	2380      	movs	r3, #128	@ 0x80
 8005d64:	029b      	lsls	r3, r3, #10
 8005d66:	401a      	ands	r2, r3
 8005d68:	2380      	movs	r3, #128	@ 0x80
 8005d6a:	029b      	lsls	r3, r3, #10
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d101      	bne.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e113      	b.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005d74:	4b8b      	ldr	r3, [pc, #556]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005d76:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005d78:	23c0      	movs	r3, #192	@ 0xc0
 8005d7a:	029b      	lsls	r3, r3, #10
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d049      	beq.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	685a      	ldr	r2, [r3, #4]
 8005d8a:	23c0      	movs	r3, #192	@ 0xc0
 8005d8c:	029b      	lsls	r3, r3, #10
 8005d8e:	4013      	ands	r3, r2
 8005d90:	68fa      	ldr	r2, [r7, #12]
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d004      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	2220      	movs	r2, #32
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	d10d      	bne.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	689a      	ldr	r2, [r3, #8]
 8005da4:	23c0      	movs	r3, #192	@ 0xc0
 8005da6:	029b      	lsls	r3, r3, #10
 8005da8:	4013      	ands	r3, r2
 8005daa:	68fa      	ldr	r2, [r7, #12]
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d034      	beq.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	2380      	movs	r3, #128	@ 0x80
 8005db6:	011b      	lsls	r3, r3, #4
 8005db8:	4013      	ands	r3, r2
 8005dba:	d02e      	beq.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005dbc:	4b79      	ldr	r3, [pc, #484]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005dbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dc0:	4a7a      	ldr	r2, [pc, #488]	@ (8005fac <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005dc6:	4b77      	ldr	r3, [pc, #476]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005dc8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005dca:	4b76      	ldr	r3, [pc, #472]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005dcc:	2180      	movs	r1, #128	@ 0x80
 8005dce:	0309      	lsls	r1, r1, #12
 8005dd0:	430a      	orrs	r2, r1
 8005dd2:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005dd4:	4b73      	ldr	r3, [pc, #460]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005dd6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005dd8:	4b72      	ldr	r3, [pc, #456]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005dda:	4975      	ldr	r1, [pc, #468]	@ (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8005ddc:	400a      	ands	r2, r1
 8005dde:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005de0:	4b70      	ldr	r3, [pc, #448]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	2380      	movs	r3, #128	@ 0x80
 8005dea:	005b      	lsls	r3, r3, #1
 8005dec:	4013      	ands	r3, r2
 8005dee:	d014      	beq.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005df0:	f7fe fc9a 	bl	8004728 <HAL_GetTick>
 8005df4:	0003      	movs	r3, r0
 8005df6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005df8:	e009      	b.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dfa:	f7fe fc95 	bl	8004728 <HAL_GetTick>
 8005dfe:	0002      	movs	r2, r0
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	4a6b      	ldr	r2, [pc, #428]	@ (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d901      	bls.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8005e0a:	2303      	movs	r3, #3
 8005e0c:	e0c6      	b.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005e0e:	4b65      	ldr	r3, [pc, #404]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005e10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e12:	2380      	movs	r3, #128	@ 0x80
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	4013      	ands	r3, r2
 8005e18:	d0ef      	beq.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	2380      	movs	r3, #128	@ 0x80
 8005e20:	011b      	lsls	r3, r3, #4
 8005e22:	4013      	ands	r3, r2
 8005e24:	d01f      	beq.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	689a      	ldr	r2, [r3, #8]
 8005e2a:	23c0      	movs	r3, #192	@ 0xc0
 8005e2c:	029b      	lsls	r3, r3, #10
 8005e2e:	401a      	ands	r2, r3
 8005e30:	23c0      	movs	r3, #192	@ 0xc0
 8005e32:	029b      	lsls	r3, r3, #10
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d10c      	bne.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8005e38:	4b5a      	ldr	r3, [pc, #360]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a5e      	ldr	r2, [pc, #376]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005e3e:	4013      	ands	r3, r2
 8005e40:	0019      	movs	r1, r3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	23c0      	movs	r3, #192	@ 0xc0
 8005e48:	039b      	lsls	r3, r3, #14
 8005e4a:	401a      	ands	r2, r3
 8005e4c:	4b55      	ldr	r3, [pc, #340]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005e4e:	430a      	orrs	r2, r1
 8005e50:	601a      	str	r2, [r3, #0]
 8005e52:	4b54      	ldr	r3, [pc, #336]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005e54:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	689a      	ldr	r2, [r3, #8]
 8005e5a:	23c0      	movs	r3, #192	@ 0xc0
 8005e5c:	029b      	lsls	r3, r3, #10
 8005e5e:	401a      	ands	r2, r3
 8005e60:	4b50      	ldr	r3, [pc, #320]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005e62:	430a      	orrs	r2, r1
 8005e64:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2220      	movs	r2, #32
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	d01f      	beq.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685a      	ldr	r2, [r3, #4]
 8005e74:	23c0      	movs	r3, #192	@ 0xc0
 8005e76:	029b      	lsls	r3, r3, #10
 8005e78:	401a      	ands	r2, r3
 8005e7a:	23c0      	movs	r3, #192	@ 0xc0
 8005e7c:	029b      	lsls	r3, r3, #10
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d10c      	bne.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x208>
 8005e82:	4b48      	ldr	r3, [pc, #288]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a4c      	ldr	r2, [pc, #304]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005e88:	4013      	ands	r3, r2
 8005e8a:	0019      	movs	r1, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685a      	ldr	r2, [r3, #4]
 8005e90:	23c0      	movs	r3, #192	@ 0xc0
 8005e92:	039b      	lsls	r3, r3, #14
 8005e94:	401a      	ands	r2, r3
 8005e96:	4b43      	ldr	r3, [pc, #268]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005e98:	430a      	orrs	r2, r1
 8005e9a:	601a      	str	r2, [r3, #0]
 8005e9c:	4b41      	ldr	r3, [pc, #260]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005e9e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685a      	ldr	r2, [r3, #4]
 8005ea4:	23c0      	movs	r3, #192	@ 0xc0
 8005ea6:	029b      	lsls	r3, r3, #10
 8005ea8:	401a      	ands	r2, r3
 8005eaa:	4b3e      	ldr	r3, [pc, #248]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005eac:	430a      	orrs	r2, r1
 8005eae:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005eb0:	2317      	movs	r3, #23
 8005eb2:	18fb      	adds	r3, r7, r3
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d105      	bne.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005eba:	4b3a      	ldr	r3, [pc, #232]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005ebc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ebe:	4b39      	ldr	r3, [pc, #228]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005ec0:	493e      	ldr	r1, [pc, #248]	@ (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8005ec2:	400a      	ands	r2, r1
 8005ec4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	4013      	ands	r3, r2
 8005ece:	d009      	beq.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ed0:	4b34      	ldr	r3, [pc, #208]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ed4:	2203      	movs	r2, #3
 8005ed6:	4393      	bics	r3, r2
 8005ed8:	0019      	movs	r1, r3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	68da      	ldr	r2, [r3, #12]
 8005ede:	4b31      	ldr	r3, [pc, #196]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005ee0:	430a      	orrs	r2, r1
 8005ee2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	2202      	movs	r2, #2
 8005eea:	4013      	ands	r3, r2
 8005eec:	d009      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005eee:	4b2d      	ldr	r3, [pc, #180]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ef2:	220c      	movs	r2, #12
 8005ef4:	4393      	bics	r3, r2
 8005ef6:	0019      	movs	r1, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	691a      	ldr	r2, [r3, #16]
 8005efc:	4b29      	ldr	r3, [pc, #164]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005efe:	430a      	orrs	r2, r1
 8005f00:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	2204      	movs	r2, #4
 8005f08:	4013      	ands	r3, r2
 8005f0a:	d009      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005f0c:	4b25      	ldr	r3, [pc, #148]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f10:	4a2b      	ldr	r2, [pc, #172]	@ (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8005f12:	4013      	ands	r3, r2
 8005f14:	0019      	movs	r1, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	695a      	ldr	r2, [r3, #20]
 8005f1a:	4b22      	ldr	r3, [pc, #136]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005f1c:	430a      	orrs	r2, r1
 8005f1e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2208      	movs	r2, #8
 8005f26:	4013      	ands	r3, r2
 8005f28:	d009      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f2e:	4a25      	ldr	r2, [pc, #148]	@ (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005f30:	4013      	ands	r3, r2
 8005f32:	0019      	movs	r1, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	699a      	ldr	r2, [r3, #24]
 8005f38:	4b1a      	ldr	r3, [pc, #104]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005f3a:	430a      	orrs	r2, r1
 8005f3c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	2380      	movs	r3, #128	@ 0x80
 8005f44:	005b      	lsls	r3, r3, #1
 8005f46:	4013      	ands	r3, r2
 8005f48:	d009      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005f4a:	4b16      	ldr	r3, [pc, #88]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f4e:	4a17      	ldr	r2, [pc, #92]	@ (8005fac <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8005f50:	4013      	ands	r3, r2
 8005f52:	0019      	movs	r1, r3
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	69da      	ldr	r2, [r3, #28]
 8005f58:	4b12      	ldr	r3, [pc, #72]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005f5a:	430a      	orrs	r2, r1
 8005f5c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	2240      	movs	r2, #64	@ 0x40
 8005f64:	4013      	ands	r3, r2
 8005f66:	d009      	beq.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005f68:	4b0e      	ldr	r3, [pc, #56]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005f6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f6c:	4a16      	ldr	r2, [pc, #88]	@ (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8005f6e:	4013      	ands	r3, r2
 8005f70:	0019      	movs	r1, r3
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f76:	4b0b      	ldr	r3, [pc, #44]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2280      	movs	r2, #128	@ 0x80
 8005f82:	4013      	ands	r3, r2
 8005f84:	d009      	beq.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005f86:	4b07      	ldr	r3, [pc, #28]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f8a:	4a10      	ldr	r2, [pc, #64]	@ (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	0019      	movs	r1, r3
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6a1a      	ldr	r2, [r3, #32]
 8005f94:	4b03      	ldr	r3, [pc, #12]	@ (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005f96:	430a      	orrs	r2, r1
 8005f98:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	0018      	movs	r0, r3
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	b006      	add	sp, #24
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	40021000 	.word	0x40021000
 8005fa8:	40007000 	.word	0x40007000
 8005fac:	fffcffff 	.word	0xfffcffff
 8005fb0:	fff7ffff 	.word	0xfff7ffff
 8005fb4:	00001388 	.word	0x00001388
 8005fb8:	ffcfffff 	.word	0xffcfffff
 8005fbc:	efffffff 	.word	0xefffffff
 8005fc0:	fffff3ff 	.word	0xfffff3ff
 8005fc4:	ffffcfff 	.word	0xffffcfff
 8005fc8:	fbffffff 	.word	0xfbffffff
 8005fcc:	fff3ffff 	.word	0xfff3ffff

08005fd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d101      	bne.n	8005fe2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e0a3      	b.n	800612a <HAL_SPI_Init+0x15a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d109      	bne.n	8005ffe <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685a      	ldr	r2, [r3, #4]
 8005fee:	2382      	movs	r3, #130	@ 0x82
 8005ff0:	005b      	lsls	r3, r3, #1
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d009      	beq.n	800600a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	61da      	str	r2, [r3, #28]
 8005ffc:	e005      	b.n	800600a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2200      	movs	r2, #0
 800600e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2251      	movs	r2, #81	@ 0x51
 8006014:	5c9b      	ldrb	r3, [r3, r2]
 8006016:	b2db      	uxtb	r3, r3
 8006018:	2b00      	cmp	r3, #0
 800601a:	d127      	bne.n	800606c <HAL_SPI_Init+0x9c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2250      	movs	r2, #80	@ 0x50
 8006020:	2100      	movs	r1, #0
 8006022:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	4a43      	ldr	r2, [pc, #268]	@ (8006134 <HAL_SPI_Init+0x164>)
 8006028:	659a      	str	r2, [r3, #88]	@ 0x58
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a42      	ldr	r2, [pc, #264]	@ (8006138 <HAL_SPI_Init+0x168>)
 800602e:	65da      	str	r2, [r3, #92]	@ 0x5c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a42      	ldr	r2, [pc, #264]	@ (800613c <HAL_SPI_Init+0x16c>)
 8006034:	661a      	str	r2, [r3, #96]	@ 0x60
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a41      	ldr	r2, [pc, #260]	@ (8006140 <HAL_SPI_Init+0x170>)
 800603a:	665a      	str	r2, [r3, #100]	@ 0x64
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a41      	ldr	r2, [pc, #260]	@ (8006144 <HAL_SPI_Init+0x174>)
 8006040:	669a      	str	r2, [r3, #104]	@ 0x68
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a40      	ldr	r2, [pc, #256]	@ (8006148 <HAL_SPI_Init+0x178>)
 8006046:	66da      	str	r2, [r3, #108]	@ 0x6c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a40      	ldr	r2, [pc, #256]	@ (800614c <HAL_SPI_Init+0x17c>)
 800604c:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a3f      	ldr	r2, [pc, #252]	@ (8006150 <HAL_SPI_Init+0x180>)
 8006052:	675a      	str	r2, [r3, #116]	@ 0x74

    if (hspi->MspInitCallback == NULL)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006058:	2b00      	cmp	r3, #0
 800605a:	d102      	bne.n	8006062 <HAL_SPI_Init+0x92>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a3d      	ldr	r2, [pc, #244]	@ (8006154 <HAL_SPI_Init+0x184>)
 8006060:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	0010      	movs	r0, r2
 800606a:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2251      	movs	r2, #81	@ 0x51
 8006070:	2102      	movs	r1, #2
 8006072:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2140      	movs	r1, #64	@ 0x40
 8006080:	438a      	bics	r2, r1
 8006082:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	2382      	movs	r3, #130	@ 0x82
 800608a:	005b      	lsls	r3, r3, #1
 800608c:	401a      	ands	r2, r3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6899      	ldr	r1, [r3, #8]
 8006092:	2384      	movs	r3, #132	@ 0x84
 8006094:	021b      	lsls	r3, r3, #8
 8006096:	400b      	ands	r3, r1
 8006098:	431a      	orrs	r2, r3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	68d9      	ldr	r1, [r3, #12]
 800609e:	2380      	movs	r3, #128	@ 0x80
 80060a0:	011b      	lsls	r3, r3, #4
 80060a2:	400b      	ands	r3, r1
 80060a4:	431a      	orrs	r2, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	2102      	movs	r1, #2
 80060ac:	400b      	ands	r3, r1
 80060ae:	431a      	orrs	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	695b      	ldr	r3, [r3, #20]
 80060b4:	2101      	movs	r1, #1
 80060b6:	400b      	ands	r3, r1
 80060b8:	431a      	orrs	r2, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6999      	ldr	r1, [r3, #24]
 80060be:	2380      	movs	r3, #128	@ 0x80
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	400b      	ands	r3, r1
 80060c4:	431a      	orrs	r2, r3
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	69db      	ldr	r3, [r3, #28]
 80060ca:	2138      	movs	r1, #56	@ 0x38
 80060cc:	400b      	ands	r3, r1
 80060ce:	431a      	orrs	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a1b      	ldr	r3, [r3, #32]
 80060d4:	2180      	movs	r1, #128	@ 0x80
 80060d6:	400b      	ands	r3, r1
 80060d8:	431a      	orrs	r2, r3
 80060da:	0011      	movs	r1, r2
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80060e0:	2380      	movs	r3, #128	@ 0x80
 80060e2:	019b      	lsls	r3, r3, #6
 80060e4:	401a      	ands	r2, r3
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	430a      	orrs	r2, r1
 80060ec:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	699b      	ldr	r3, [r3, #24]
 80060f2:	0c1b      	lsrs	r3, r3, #16
 80060f4:	2204      	movs	r2, #4
 80060f6:	4013      	ands	r3, r2
 80060f8:	0019      	movs	r1, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060fe:	2210      	movs	r2, #16
 8006100:	401a      	ands	r2, r3
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	430a      	orrs	r2, r1
 8006108:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	69da      	ldr	r2, [r3, #28]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4910      	ldr	r1, [pc, #64]	@ (8006158 <HAL_SPI_Init+0x188>)
 8006116:	400a      	ands	r2, r1
 8006118:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2251      	movs	r2, #81	@ 0x51
 8006124:	2101      	movs	r1, #1
 8006126:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	0018      	movs	r0, r3
 800612c:	46bd      	mov	sp, r7
 800612e:	b002      	add	sp, #8
 8006130:	bd80      	pop	{r7, pc}
 8006132:	46c0      	nop			@ (mov r8, r8)
 8006134:	08002f51 	.word	0x08002f51
 8006138:	08002f7d 	.word	0x08002f7d
 800613c:	08002f25 	.word	0x08002f25
 8006140:	08006569 	.word	0x08006569
 8006144:	08006579 	.word	0x08006579
 8006148:	08006589 	.word	0x08006589
 800614c:	08002fa9 	.word	0x08002fa9
 8006150:	08002fd5 	.word	0x08002fd5
 8006154:	0800319d 	.word	0x0800319d
 8006158:	fffff7ff 	.word	0xfffff7ff

0800615c <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b088      	sub	sp, #32
 8006160:	af00      	add	r7, sp, #0
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	60b9      	str	r1, [r7, #8]
 8006166:	603b      	str	r3, [r7, #0]
 8006168:	1dbb      	adds	r3, r7, #6
 800616a:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800616c:	f7fe fadc 	bl	8004728 <HAL_GetTick>
 8006170:	0003      	movs	r3, r0
 8006172:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006174:	231a      	movs	r3, #26
 8006176:	18fb      	adds	r3, r7, r3
 8006178:	1dba      	adds	r2, r7, #6
 800617a:	8812      	ldrh	r2, [r2, #0]
 800617c:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2251      	movs	r2, #81	@ 0x51
 8006182:	5c9b      	ldrb	r3, [r3, r2]
 8006184:	b2db      	uxtb	r3, r3
 8006186:	2b01      	cmp	r3, #1
 8006188:	d001      	beq.n	800618e <HAL_SPI_Transmit+0x32>
  {
    return HAL_BUSY;
 800618a:	2302      	movs	r3, #2
 800618c:	e132      	b.n	80063f4 <HAL_SPI_Transmit+0x298>
  }

  if ((pData == NULL) || (Size == 0U))
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d003      	beq.n	800619c <HAL_SPI_Transmit+0x40>
 8006194:	1dbb      	adds	r3, r7, #6
 8006196:	881b      	ldrh	r3, [r3, #0]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d101      	bne.n	80061a0 <HAL_SPI_Transmit+0x44>
  {
    return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e129      	b.n	80063f4 <HAL_SPI_Transmit+0x298>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2250      	movs	r2, #80	@ 0x50
 80061a4:	5c9b      	ldrb	r3, [r3, r2]
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	d101      	bne.n	80061ae <HAL_SPI_Transmit+0x52>
 80061aa:	2302      	movs	r3, #2
 80061ac:	e122      	b.n	80063f4 <HAL_SPI_Transmit+0x298>
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2250      	movs	r2, #80	@ 0x50
 80061b2:	2101      	movs	r1, #1
 80061b4:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2251      	movs	r2, #81	@ 0x51
 80061ba:	2103      	movs	r1, #3
 80061bc:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2200      	movs	r2, #0
 80061c2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	1dba      	adds	r2, r7, #6
 80061ce:	8812      	ldrh	r2, [r2, #0]
 80061d0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	1dba      	adds	r2, r7, #6
 80061d6:	8812      	ldrh	r2, [r2, #0]
 80061d8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2200      	movs	r2, #0
 80061de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2200      	movs	r2, #0
 80061e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2200      	movs	r2, #0
 80061ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2200      	movs	r2, #0
 80061f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2200      	movs	r2, #0
 80061f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	689a      	ldr	r2, [r3, #8]
 80061fc:	2380      	movs	r3, #128	@ 0x80
 80061fe:	021b      	lsls	r3, r3, #8
 8006200:	429a      	cmp	r2, r3
 8006202:	d110      	bne.n	8006226 <HAL_SPI_Transmit+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2140      	movs	r1, #64	@ 0x40
 8006210:	438a      	bics	r2, r1
 8006212:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2180      	movs	r1, #128	@ 0x80
 8006220:	01c9      	lsls	r1, r1, #7
 8006222:	430a      	orrs	r2, r1
 8006224:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2240      	movs	r2, #64	@ 0x40
 800622e:	4013      	ands	r3, r2
 8006230:	2b40      	cmp	r3, #64	@ 0x40
 8006232:	d007      	beq.n	8006244 <HAL_SPI_Transmit+0xe8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2140      	movs	r1, #64	@ 0x40
 8006240:	430a      	orrs	r2, r1
 8006242:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	68da      	ldr	r2, [r3, #12]
 8006248:	2380      	movs	r3, #128	@ 0x80
 800624a:	011b      	lsls	r3, r3, #4
 800624c:	429a      	cmp	r2, r3
 800624e:	d153      	bne.n	80062f8 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d004      	beq.n	8006262 <HAL_SPI_Transmit+0x106>
 8006258:	231a      	movs	r3, #26
 800625a:	18fb      	adds	r3, r7, r3
 800625c:	881b      	ldrh	r3, [r3, #0]
 800625e:	2b01      	cmp	r3, #1
 8006260:	d144      	bne.n	80062ec <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006266:	881a      	ldrh	r2, [r3, #0]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006272:	1c9a      	adds	r2, r3, #2
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800627c:	b29b      	uxth	r3, r3
 800627e:	3b01      	subs	r3, #1
 8006280:	b29a      	uxth	r2, r3
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006286:	e031      	b.n	80062ec <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	2202      	movs	r2, #2
 8006290:	4013      	ands	r3, r2
 8006292:	2b02      	cmp	r3, #2
 8006294:	d112      	bne.n	80062bc <HAL_SPI_Transmit+0x160>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800629a:	881a      	ldrh	r2, [r3, #0]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062a6:	1c9a      	adds	r2, r3, #2
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	3b01      	subs	r3, #1
 80062b4:	b29a      	uxth	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80062ba:	e017      	b.n	80062ec <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062bc:	f7fe fa34 	bl	8004728 <HAL_GetTick>
 80062c0:	0002      	movs	r2, r0
 80062c2:	69fb      	ldr	r3, [r7, #28]
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	683a      	ldr	r2, [r7, #0]
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d802      	bhi.n	80062d2 <HAL_SPI_Transmit+0x176>
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	3301      	adds	r3, #1
 80062d0:	d102      	bne.n	80062d8 <HAL_SPI_Transmit+0x17c>
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d109      	bne.n	80062ec <HAL_SPI_Transmit+0x190>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2251      	movs	r2, #81	@ 0x51
 80062dc:	2101      	movs	r1, #1
 80062de:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2250      	movs	r2, #80	@ 0x50
 80062e4:	2100      	movs	r1, #0
 80062e6:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e083      	b.n	80063f4 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1c8      	bne.n	8006288 <HAL_SPI_Transmit+0x12c>
 80062f6:	e054      	b.n	80063a2 <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d004      	beq.n	800630a <HAL_SPI_Transmit+0x1ae>
 8006300:	231a      	movs	r3, #26
 8006302:	18fb      	adds	r3, r7, r3
 8006304:	881b      	ldrh	r3, [r3, #0]
 8006306:	2b01      	cmp	r3, #1
 8006308:	d146      	bne.n	8006398 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	330c      	adds	r3, #12
 8006314:	7812      	ldrb	r2, [r2, #0]
 8006316:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800631c:	1c5a      	adds	r2, r3, #1
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006326:	b29b      	uxth	r3, r3
 8006328:	3b01      	subs	r3, #1
 800632a:	b29a      	uxth	r2, r3
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006330:	e032      	b.n	8006398 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	2202      	movs	r2, #2
 800633a:	4013      	ands	r3, r2
 800633c:	2b02      	cmp	r3, #2
 800633e:	d113      	bne.n	8006368 <HAL_SPI_Transmit+0x20c>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	330c      	adds	r3, #12
 800634a:	7812      	ldrb	r2, [r2, #0]
 800634c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006352:	1c5a      	adds	r2, r3, #1
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800635c:	b29b      	uxth	r3, r3
 800635e:	3b01      	subs	r3, #1
 8006360:	b29a      	uxth	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006366:	e017      	b.n	8006398 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006368:	f7fe f9de 	bl	8004728 <HAL_GetTick>
 800636c:	0002      	movs	r2, r0
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	683a      	ldr	r2, [r7, #0]
 8006374:	429a      	cmp	r2, r3
 8006376:	d802      	bhi.n	800637e <HAL_SPI_Transmit+0x222>
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	3301      	adds	r3, #1
 800637c:	d102      	bne.n	8006384 <HAL_SPI_Transmit+0x228>
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d109      	bne.n	8006398 <HAL_SPI_Transmit+0x23c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2251      	movs	r2, #81	@ 0x51
 8006388:	2101      	movs	r1, #1
 800638a:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2250      	movs	r2, #80	@ 0x50
 8006390:	2100      	movs	r1, #0
 8006392:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8006394:	2303      	movs	r3, #3
 8006396:	e02d      	b.n	80063f4 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800639c:	b29b      	uxth	r3, r3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d1c7      	bne.n	8006332 <HAL_SPI_Transmit+0x1d6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063a2:	69fa      	ldr	r2, [r7, #28]
 80063a4:	6839      	ldr	r1, [r7, #0]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	0018      	movs	r0, r3
 80063aa:	f000 fa0d 	bl	80067c8 <SPI_EndRxTxTransaction>
 80063ae:	1e03      	subs	r3, r0, #0
 80063b0:	d002      	beq.n	80063b8 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2220      	movs	r2, #32
 80063b6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d10a      	bne.n	80063d6 <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063c0:	2300      	movs	r3, #0
 80063c2:	617b      	str	r3, [r7, #20]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	617b      	str	r3, [r7, #20]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	617b      	str	r3, [r7, #20]
 80063d4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2251      	movs	r2, #81	@ 0x51
 80063da:	2101      	movs	r1, #1
 80063dc:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2250      	movs	r2, #80	@ 0x50
 80063e2:	2100      	movs	r1, #0
 80063e4:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d001      	beq.n	80063f2 <HAL_SPI_Transmit+0x296>
  {
    return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e000      	b.n	80063f4 <HAL_SPI_Transmit+0x298>
  }
  else
  {
    return HAL_OK;
 80063f2:	2300      	movs	r3, #0
  }
}
 80063f4:	0018      	movs	r0, r3
 80063f6:	46bd      	mov	sp, r7
 80063f8:	b008      	add	sp, #32
 80063fa:	bd80      	pop	{r7, pc}

080063fc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	60b9      	str	r1, [r7, #8]
 8006406:	1dbb      	adds	r3, r7, #6
 8006408:	801a      	strh	r2, [r3, #0]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2251      	movs	r2, #81	@ 0x51
 800640e:	5c9b      	ldrb	r3, [r3, r2]
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b01      	cmp	r3, #1
 8006414:	d001      	beq.n	800641a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8006416:	2302      	movs	r3, #2
 8006418:	e09b      	b.n	8006552 <HAL_SPI_Transmit_DMA+0x156>
  }

  if ((pData == NULL) || (Size == 0U))
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d003      	beq.n	8006428 <HAL_SPI_Transmit_DMA+0x2c>
 8006420:	1dbb      	adds	r3, r7, #6
 8006422:	881b      	ldrh	r3, [r3, #0]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d101      	bne.n	800642c <HAL_SPI_Transmit_DMA+0x30>
  {
    return HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	e092      	b.n	8006552 <HAL_SPI_Transmit_DMA+0x156>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2250      	movs	r2, #80	@ 0x50
 8006430:	5c9b      	ldrb	r3, [r3, r2]
 8006432:	2b01      	cmp	r3, #1
 8006434:	d101      	bne.n	800643a <HAL_SPI_Transmit_DMA+0x3e>
 8006436:	2302      	movs	r3, #2
 8006438:	e08b      	b.n	8006552 <HAL_SPI_Transmit_DMA+0x156>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2250      	movs	r2, #80	@ 0x50
 800643e:	2101      	movs	r1, #1
 8006440:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2251      	movs	r2, #81	@ 0x51
 8006446:	2103      	movs	r1, #3
 8006448:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	68ba      	ldr	r2, [r7, #8]
 8006454:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	1dba      	adds	r2, r7, #6
 800645a:	8812      	ldrh	r2, [r2, #0]
 800645c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	1dba      	adds	r2, r7, #6
 8006462:	8812      	ldrh	r2, [r2, #0]
 8006464:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2200      	movs	r2, #0
 800646a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2200      	movs	r2, #0
 8006476:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2200      	movs	r2, #0
 800647c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2200      	movs	r2, #0
 8006482:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	689a      	ldr	r2, [r3, #8]
 8006488:	2380      	movs	r3, #128	@ 0x80
 800648a:	021b      	lsls	r3, r3, #8
 800648c:	429a      	cmp	r2, r3
 800648e:	d110      	bne.n	80064b2 <HAL_SPI_Transmit_DMA+0xb6>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	2140      	movs	r1, #64	@ 0x40
 800649c:	438a      	bics	r2, r1
 800649e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2180      	movs	r1, #128	@ 0x80
 80064ac:	01c9      	lsls	r1, r1, #7
 80064ae:	430a      	orrs	r2, r1
 80064b0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064b6:	4a29      	ldr	r2, [pc, #164]	@ (800655c <HAL_SPI_Transmit_DMA+0x160>)
 80064b8:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064be:	4a28      	ldr	r2, [pc, #160]	@ (8006560 <HAL_SPI_Transmit_DMA+0x164>)
 80064c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064c6:	4a27      	ldr	r2, [pc, #156]	@ (8006564 <HAL_SPI_Transmit_DMA+0x168>)
 80064c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064ce:	2200      	movs	r2, #0
 80064d0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064da:	0019      	movs	r1, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	330c      	adds	r3, #12
 80064e2:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064e8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80064ea:	f7fe fa63 	bl	80049b4 <HAL_DMA_Start_IT>
 80064ee:	1e03      	subs	r3, r0, #0
 80064f0:	d00b      	beq.n	800650a <HAL_SPI_Transmit_DMA+0x10e>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064f6:	2210      	movs	r2, #16
 80064f8:	431a      	orrs	r2, r3
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2250      	movs	r2, #80	@ 0x50
 8006502:	2100      	movs	r1, #0
 8006504:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e023      	b.n	8006552 <HAL_SPI_Transmit_DMA+0x156>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2240      	movs	r2, #64	@ 0x40
 8006512:	4013      	ands	r3, r2
 8006514:	2b40      	cmp	r3, #64	@ 0x40
 8006516:	d007      	beq.n	8006528 <HAL_SPI_Transmit_DMA+0x12c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	2140      	movs	r1, #64	@ 0x40
 8006524:	430a      	orrs	r2, r1
 8006526:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2250      	movs	r2, #80	@ 0x50
 800652c:	2100      	movs	r1, #0
 800652e:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	685a      	ldr	r2, [r3, #4]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	2120      	movs	r1, #32
 800653c:	430a      	orrs	r2, r1
 800653e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	685a      	ldr	r2, [r3, #4]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2102      	movs	r1, #2
 800654c:	430a      	orrs	r2, r1
 800654e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006550:	2300      	movs	r3, #0
}
 8006552:	0018      	movs	r0, r3
 8006554:	46bd      	mov	sp, r7
 8006556:	b004      	add	sp, #16
 8006558:	bd80      	pop	{r7, pc}
 800655a:	46c0      	nop			@ (mov r8, r8)
 800655c:	08006649 	.word	0x08006649
 8006560:	08006599 	.word	0x08006599
 8006564:	08006669 	.word	0x08006669

08006568 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b082      	sub	sp, #8
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006570:	46c0      	nop			@ (mov r8, r8)
 8006572:	46bd      	mov	sp, r7
 8006574:	b002      	add	sp, #8
 8006576:	bd80      	pop	{r7, pc}

08006578 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006580:	46c0      	nop			@ (mov r8, r8)
 8006582:	46bd      	mov	sp, r7
 8006584:	b002      	add	sp, #8
 8006586:	bd80      	pop	{r7, pc}

08006588 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b082      	sub	sp, #8
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006590:	46c0      	nop			@ (mov r8, r8)
 8006592:	46bd      	mov	sp, r7
 8006594:	b002      	add	sp, #8
 8006596:	bd80      	pop	{r7, pc}

08006598 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b086      	sub	sp, #24
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065a4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065a6:	f7fe f8bf 	bl	8004728 <HAL_GetTick>
 80065aa:	0003      	movs	r3, r0
 80065ac:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2220      	movs	r2, #32
 80065b6:	4013      	ands	r3, r2
 80065b8:	2b20      	cmp	r3, #32
 80065ba:	d03d      	beq.n	8006638 <SPI_DMATransmitCplt+0xa0>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	685a      	ldr	r2, [r3, #4]
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2120      	movs	r1, #32
 80065c8:	438a      	bics	r2, r1
 80065ca:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	685a      	ldr	r2, [r3, #4]
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2102      	movs	r1, #2
 80065d8:	438a      	bics	r2, r1
 80065da:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80065dc:	693a      	ldr	r2, [r7, #16]
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	2164      	movs	r1, #100	@ 0x64
 80065e2:	0018      	movs	r0, r3
 80065e4:	f000 f8f0 	bl	80067c8 <SPI_EndRxTxTransaction>
 80065e8:	1e03      	subs	r3, r0, #0
 80065ea:	d005      	beq.n	80065f8 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f0:	2220      	movs	r2, #32
 80065f2:	431a      	orrs	r2, r3
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d10a      	bne.n	8006616 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006600:	2300      	movs	r3, #0
 8006602:	60fb      	str	r3, [r7, #12]
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	60fb      	str	r3, [r7, #12]
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	60fb      	str	r3, [r7, #12]
 8006614:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	2200      	movs	r2, #0
 800661a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	2251      	movs	r2, #81	@ 0x51
 8006620:	2101      	movs	r1, #1
 8006622:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006628:	2b00      	cmp	r3, #0
 800662a:	d005      	beq.n	8006638 <SPI_DMATransmitCplt+0xa0>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	0010      	movs	r0, r2
 8006634:	4798      	blx	r3
#else
      HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006636:	e004      	b.n	8006642 <SPI_DMATransmitCplt+0xaa>
    }
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800663c:	697a      	ldr	r2, [r7, #20]
 800663e:	0010      	movs	r0, r2
 8006640:	4798      	blx	r3
#else
  HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006642:	46bd      	mov	sp, r7
 8006644:	b006      	add	sp, #24
 8006646:	bd80      	pop	{r7, pc}

08006648 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006654:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800665a:	68fa      	ldr	r2, [r7, #12]
 800665c:	0010      	movs	r0, r2
 800665e:	4798      	blx	r3
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006660:	46c0      	nop			@ (mov r8, r8)
 8006662:	46bd      	mov	sp, r7
 8006664:	b004      	add	sp, #16
 8006666:	bd80      	pop	{r7, pc}

08006668 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006674:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	685a      	ldr	r2, [r3, #4]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2103      	movs	r1, #3
 8006682:	438a      	bics	r2, r1
 8006684:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800668a:	2210      	movs	r2, #16
 800668c:	431a      	orrs	r2, r3
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2251      	movs	r2, #81	@ 0x51
 8006696:	2101      	movs	r1, #1
 8006698:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	0010      	movs	r0, r2
 80066a2:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80066a4:	46c0      	nop			@ (mov r8, r8)
 80066a6:	46bd      	mov	sp, r7
 80066a8:	b004      	add	sp, #16
 80066aa:	bd80      	pop	{r7, pc}

080066ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b088      	sub	sp, #32
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	603b      	str	r3, [r7, #0]
 80066b8:	1dfb      	adds	r3, r7, #7
 80066ba:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80066bc:	f7fe f834 	bl	8004728 <HAL_GetTick>
 80066c0:	0002      	movs	r2, r0
 80066c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c4:	1a9b      	subs	r3, r3, r2
 80066c6:	683a      	ldr	r2, [r7, #0]
 80066c8:	18d3      	adds	r3, r2, r3
 80066ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80066cc:	f7fe f82c 	bl	8004728 <HAL_GetTick>
 80066d0:	0003      	movs	r3, r0
 80066d2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80066d4:	4b3a      	ldr	r3, [pc, #232]	@ (80067c0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	015b      	lsls	r3, r3, #5
 80066da:	0d1b      	lsrs	r3, r3, #20
 80066dc:	69fa      	ldr	r2, [r7, #28]
 80066de:	4353      	muls	r3, r2
 80066e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066e2:	e059      	b.n	8006798 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	3301      	adds	r3, #1
 80066e8:	d056      	beq.n	8006798 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80066ea:	f7fe f81d 	bl	8004728 <HAL_GetTick>
 80066ee:	0002      	movs	r2, r0
 80066f0:	69bb      	ldr	r3, [r7, #24]
 80066f2:	1ad3      	subs	r3, r2, r3
 80066f4:	69fa      	ldr	r2, [r7, #28]
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d902      	bls.n	8006700 <SPI_WaitFlagStateUntilTimeout+0x54>
 80066fa:	69fb      	ldr	r3, [r7, #28]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d142      	bne.n	8006786 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685a      	ldr	r2, [r3, #4]
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	21e0      	movs	r1, #224	@ 0xe0
 800670c:	438a      	bics	r2, r1
 800670e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	685a      	ldr	r2, [r3, #4]
 8006714:	2382      	movs	r3, #130	@ 0x82
 8006716:	005b      	lsls	r3, r3, #1
 8006718:	429a      	cmp	r2, r3
 800671a:	d113      	bne.n	8006744 <SPI_WaitFlagStateUntilTimeout+0x98>
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	689a      	ldr	r2, [r3, #8]
 8006720:	2380      	movs	r3, #128	@ 0x80
 8006722:	021b      	lsls	r3, r3, #8
 8006724:	429a      	cmp	r2, r3
 8006726:	d005      	beq.n	8006734 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	689a      	ldr	r2, [r3, #8]
 800672c:	2380      	movs	r3, #128	@ 0x80
 800672e:	00db      	lsls	r3, r3, #3
 8006730:	429a      	cmp	r2, r3
 8006732:	d107      	bne.n	8006744 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	2140      	movs	r1, #64	@ 0x40
 8006740:	438a      	bics	r2, r1
 8006742:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006748:	2380      	movs	r3, #128	@ 0x80
 800674a:	019b      	lsls	r3, r3, #6
 800674c:	429a      	cmp	r2, r3
 800674e:	d110      	bne.n	8006772 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	491a      	ldr	r1, [pc, #104]	@ (80067c4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800675c:	400a      	ands	r2, r1
 800675e:	601a      	str	r2, [r3, #0]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	2180      	movs	r1, #128	@ 0x80
 800676c:	0189      	lsls	r1, r1, #6
 800676e:	430a      	orrs	r2, r1
 8006770:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2251      	movs	r2, #81	@ 0x51
 8006776:	2101      	movs	r1, #1
 8006778:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2250      	movs	r2, #80	@ 0x50
 800677e:	2100      	movs	r1, #0
 8006780:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	e018      	b.n	80067b8 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d102      	bne.n	8006792 <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 800678c:	2300      	movs	r3, #0
 800678e:	61fb      	str	r3, [r7, #28]
 8006790:	e002      	b.n	8006798 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	3b01      	subs	r3, #1
 8006796:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	68ba      	ldr	r2, [r7, #8]
 80067a0:	4013      	ands	r3, r2
 80067a2:	68ba      	ldr	r2, [r7, #8]
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	425a      	negs	r2, r3
 80067a8:	4153      	adcs	r3, r2
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	001a      	movs	r2, r3
 80067ae:	1dfb      	adds	r3, r7, #7
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d196      	bne.n	80066e4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80067b6:	2300      	movs	r3, #0
}
 80067b8:	0018      	movs	r0, r3
 80067ba:	46bd      	mov	sp, r7
 80067bc:	b008      	add	sp, #32
 80067be:	bd80      	pop	{r7, pc}
 80067c0:	20000024 	.word	0x20000024
 80067c4:	ffffdfff 	.word	0xffffdfff

080067c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b088      	sub	sp, #32
 80067cc:	af02      	add	r7, sp, #8
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80067d4:	68ba      	ldr	r2, [r7, #8]
 80067d6:	68f8      	ldr	r0, [r7, #12]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	9300      	str	r3, [sp, #0]
 80067dc:	0013      	movs	r3, r2
 80067de:	2201      	movs	r2, #1
 80067e0:	2102      	movs	r1, #2
 80067e2:	f7ff ff63 	bl	80066ac <SPI_WaitFlagStateUntilTimeout>
 80067e6:	1e03      	subs	r3, r0, #0
 80067e8:	d007      	beq.n	80067fa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ee:	2220      	movs	r2, #32
 80067f0:	431a      	orrs	r2, r3
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e037      	b.n	800686a <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80067fa:	4b1e      	ldr	r3, [pc, #120]	@ (8006874 <SPI_EndRxTxTransaction+0xac>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	491e      	ldr	r1, [pc, #120]	@ (8006878 <SPI_EndRxTxTransaction+0xb0>)
 8006800:	0018      	movs	r0, r3
 8006802:	f7f9 fca7 	bl	8000154 <__udivsi3>
 8006806:	0003      	movs	r3, r0
 8006808:	001a      	movs	r2, r3
 800680a:	0013      	movs	r3, r2
 800680c:	015b      	lsls	r3, r3, #5
 800680e:	1a9b      	subs	r3, r3, r2
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	189b      	adds	r3, r3, r2
 8006814:	00db      	lsls	r3, r3, #3
 8006816:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	2382      	movs	r3, #130	@ 0x82
 800681e:	005b      	lsls	r3, r3, #1
 8006820:	429a      	cmp	r2, r3
 8006822:	d112      	bne.n	800684a <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	68f8      	ldr	r0, [r7, #12]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	9300      	str	r3, [sp, #0]
 800682c:	0013      	movs	r3, r2
 800682e:	2200      	movs	r2, #0
 8006830:	2180      	movs	r1, #128	@ 0x80
 8006832:	f7ff ff3b 	bl	80066ac <SPI_WaitFlagStateUntilTimeout>
 8006836:	1e03      	subs	r3, r0, #0
 8006838:	d016      	beq.n	8006868 <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800683e:	2220      	movs	r2, #32
 8006840:	431a      	orrs	r2, r3
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006846:	2303      	movs	r3, #3
 8006848:	e00f      	b.n	800686a <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d00a      	beq.n	8006866 <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	3b01      	subs	r3, #1
 8006854:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	2280      	movs	r2, #128	@ 0x80
 800685e:	4013      	ands	r3, r2
 8006860:	2b80      	cmp	r3, #128	@ 0x80
 8006862:	d0f2      	beq.n	800684a <SPI_EndRxTxTransaction+0x82>
 8006864:	e000      	b.n	8006868 <SPI_EndRxTxTransaction+0xa0>
        break;
 8006866:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8006868:	2300      	movs	r3, #0
}
 800686a:	0018      	movs	r0, r3
 800686c:	46bd      	mov	sp, r7
 800686e:	b006      	add	sp, #24
 8006870:	bd80      	pop	{r7, pc}
 8006872:	46c0      	nop			@ (mov r8, r8)
 8006874:	20000024 	.word	0x20000024
 8006878:	016e3600 	.word	0x016e3600

0800687c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b082      	sub	sp, #8
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d101      	bne.n	800688e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	e032      	b.n	80068f4 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2239      	movs	r2, #57	@ 0x39
 8006892:	5c9b      	ldrb	r3, [r3, r2]
 8006894:	b2db      	uxtb	r3, r3
 8006896:	2b00      	cmp	r3, #0
 8006898:	d107      	bne.n	80068aa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2238      	movs	r2, #56	@ 0x38
 800689e:	2100      	movs	r1, #0
 80068a0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	0018      	movs	r0, r3
 80068a6:	f000 f829 	bl	80068fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2239      	movs	r2, #57	@ 0x39
 80068ae:	2102      	movs	r1, #2
 80068b0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	3304      	adds	r3, #4
 80068ba:	0019      	movs	r1, r3
 80068bc:	0010      	movs	r0, r2
 80068be:	f000 f963 	bl	8006b88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	223e      	movs	r2, #62	@ 0x3e
 80068c6:	2101      	movs	r1, #1
 80068c8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	223a      	movs	r2, #58	@ 0x3a
 80068ce:	2101      	movs	r1, #1
 80068d0:	5499      	strb	r1, [r3, r2]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	223b      	movs	r2, #59	@ 0x3b
 80068d6:	2101      	movs	r1, #1
 80068d8:	5499      	strb	r1, [r3, r2]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	223c      	movs	r2, #60	@ 0x3c
 80068de:	2101      	movs	r1, #1
 80068e0:	5499      	strb	r1, [r3, r2]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	223d      	movs	r2, #61	@ 0x3d
 80068e6:	2101      	movs	r1, #1
 80068e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2239      	movs	r2, #57	@ 0x39
 80068ee:	2101      	movs	r1, #1
 80068f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80068f2:	2300      	movs	r3, #0
}
 80068f4:	0018      	movs	r0, r3
 80068f6:	46bd      	mov	sp, r7
 80068f8:	b002      	add	sp, #8
 80068fa:	bd80      	pop	{r7, pc}

080068fc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b082      	sub	sp, #8
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006904:	46c0      	nop			@ (mov r8, r8)
 8006906:	46bd      	mov	sp, r7
 8006908:	b002      	add	sp, #8
 800690a:	bd80      	pop	{r7, pc}

0800690c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2239      	movs	r2, #57	@ 0x39
 8006918:	5c9b      	ldrb	r3, [r3, r2]
 800691a:	b2db      	uxtb	r3, r3
 800691c:	2b01      	cmp	r3, #1
 800691e:	d001      	beq.n	8006924 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e03b      	b.n	800699c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2239      	movs	r2, #57	@ 0x39
 8006928:	2102      	movs	r1, #2
 800692a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68da      	ldr	r2, [r3, #12]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	2101      	movs	r1, #1
 8006938:	430a      	orrs	r2, r1
 800693a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	2380      	movs	r3, #128	@ 0x80
 8006942:	05db      	lsls	r3, r3, #23
 8006944:	429a      	cmp	r2, r3
 8006946:	d00e      	beq.n	8006966 <HAL_TIM_Base_Start_IT+0x5a>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a15      	ldr	r2, [pc, #84]	@ (80069a4 <HAL_TIM_Base_Start_IT+0x98>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d009      	beq.n	8006966 <HAL_TIM_Base_Start_IT+0x5a>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a14      	ldr	r2, [pc, #80]	@ (80069a8 <HAL_TIM_Base_Start_IT+0x9c>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d004      	beq.n	8006966 <HAL_TIM_Base_Start_IT+0x5a>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a12      	ldr	r2, [pc, #72]	@ (80069ac <HAL_TIM_Base_Start_IT+0xa0>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d111      	bne.n	800698a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	2207      	movs	r2, #7
 800696e:	4013      	ands	r3, r2
 8006970:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2b06      	cmp	r3, #6
 8006976:	d010      	beq.n	800699a <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	2101      	movs	r1, #1
 8006984:	430a      	orrs	r2, r1
 8006986:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006988:	e007      	b.n	800699a <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2101      	movs	r1, #1
 8006996:	430a      	orrs	r2, r1
 8006998:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800699a:	2300      	movs	r3, #0
}
 800699c:	0018      	movs	r0, r3
 800699e:	46bd      	mov	sp, r7
 80069a0:	b004      	add	sp, #16
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	40000400 	.word	0x40000400
 80069a8:	40010800 	.word	0x40010800
 80069ac:	40011400 	.word	0x40011400

080069b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68db      	ldr	r3, [r3, #12]
 80069be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	691b      	ldr	r3, [r3, #16]
 80069c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	2202      	movs	r2, #2
 80069cc:	4013      	ands	r3, r2
 80069ce:	d021      	beq.n	8006a14 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2202      	movs	r2, #2
 80069d4:	4013      	ands	r3, r2
 80069d6:	d01d      	beq.n	8006a14 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2203      	movs	r2, #3
 80069de:	4252      	negs	r2, r2
 80069e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2201      	movs	r2, #1
 80069e6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	699b      	ldr	r3, [r3, #24]
 80069ee:	2203      	movs	r2, #3
 80069f0:	4013      	ands	r3, r2
 80069f2:	d004      	beq.n	80069fe <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	0018      	movs	r0, r3
 80069f8:	f000 f8ae 	bl	8006b58 <HAL_TIM_IC_CaptureCallback>
 80069fc:	e007      	b.n	8006a0e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	0018      	movs	r0, r3
 8006a02:	f000 f8a1 	bl	8006b48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	0018      	movs	r0, r3
 8006a0a:	f000 f8ad 	bl	8006b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	2204      	movs	r2, #4
 8006a18:	4013      	ands	r3, r2
 8006a1a:	d022      	beq.n	8006a62 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2204      	movs	r2, #4
 8006a20:	4013      	ands	r3, r2
 8006a22:	d01e      	beq.n	8006a62 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2205      	movs	r2, #5
 8006a2a:	4252      	negs	r2, r2
 8006a2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2202      	movs	r2, #2
 8006a32:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	699a      	ldr	r2, [r3, #24]
 8006a3a:	23c0      	movs	r3, #192	@ 0xc0
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	4013      	ands	r3, r2
 8006a40:	d004      	beq.n	8006a4c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	0018      	movs	r0, r3
 8006a46:	f000 f887 	bl	8006b58 <HAL_TIM_IC_CaptureCallback>
 8006a4a:	e007      	b.n	8006a5c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	0018      	movs	r0, r3
 8006a50:	f000 f87a 	bl	8006b48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	0018      	movs	r0, r3
 8006a58:	f000 f886 	bl	8006b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	2208      	movs	r2, #8
 8006a66:	4013      	ands	r3, r2
 8006a68:	d021      	beq.n	8006aae <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2208      	movs	r2, #8
 8006a6e:	4013      	ands	r3, r2
 8006a70:	d01d      	beq.n	8006aae <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2209      	movs	r2, #9
 8006a78:	4252      	negs	r2, r2
 8006a7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2204      	movs	r2, #4
 8006a80:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	69db      	ldr	r3, [r3, #28]
 8006a88:	2203      	movs	r2, #3
 8006a8a:	4013      	ands	r3, r2
 8006a8c:	d004      	beq.n	8006a98 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	0018      	movs	r0, r3
 8006a92:	f000 f861 	bl	8006b58 <HAL_TIM_IC_CaptureCallback>
 8006a96:	e007      	b.n	8006aa8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	0018      	movs	r0, r3
 8006a9c:	f000 f854 	bl	8006b48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	0018      	movs	r0, r3
 8006aa4:	f000 f860 	bl	8006b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	2210      	movs	r2, #16
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	d022      	beq.n	8006afc <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2210      	movs	r2, #16
 8006aba:	4013      	ands	r3, r2
 8006abc:	d01e      	beq.n	8006afc <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2211      	movs	r2, #17
 8006ac4:	4252      	negs	r2, r2
 8006ac6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2208      	movs	r2, #8
 8006acc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	69da      	ldr	r2, [r3, #28]
 8006ad4:	23c0      	movs	r3, #192	@ 0xc0
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	4013      	ands	r3, r2
 8006ada:	d004      	beq.n	8006ae6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	0018      	movs	r0, r3
 8006ae0:	f000 f83a 	bl	8006b58 <HAL_TIM_IC_CaptureCallback>
 8006ae4:	e007      	b.n	8006af6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	0018      	movs	r0, r3
 8006aea:	f000 f82d 	bl	8006b48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	0018      	movs	r0, r3
 8006af2:	f000 f839 	bl	8006b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	2201      	movs	r2, #1
 8006b00:	4013      	ands	r3, r2
 8006b02:	d00c      	beq.n	8006b1e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2201      	movs	r2, #1
 8006b08:	4013      	ands	r3, r2
 8006b0a:	d008      	beq.n	8006b1e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2202      	movs	r2, #2
 8006b12:	4252      	negs	r2, r2
 8006b14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	0018      	movs	r0, r3
 8006b1a:	f7fc fa71 	bl	8003000 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	2240      	movs	r2, #64	@ 0x40
 8006b22:	4013      	ands	r3, r2
 8006b24:	d00c      	beq.n	8006b40 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2240      	movs	r2, #64	@ 0x40
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	d008      	beq.n	8006b40 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2241      	movs	r2, #65	@ 0x41
 8006b34:	4252      	negs	r2, r2
 8006b36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	0018      	movs	r0, r3
 8006b3c:	f000 f81c 	bl	8006b78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b40:	46c0      	nop			@ (mov r8, r8)
 8006b42:	46bd      	mov	sp, r7
 8006b44:	b004      	add	sp, #16
 8006b46:	bd80      	pop	{r7, pc}

08006b48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b082      	sub	sp, #8
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b50:	46c0      	nop			@ (mov r8, r8)
 8006b52:	46bd      	mov	sp, r7
 8006b54:	b002      	add	sp, #8
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b082      	sub	sp, #8
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b60:	46c0      	nop			@ (mov r8, r8)
 8006b62:	46bd      	mov	sp, r7
 8006b64:	b002      	add	sp, #8
 8006b66:	bd80      	pop	{r7, pc}

08006b68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b082      	sub	sp, #8
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b70:	46c0      	nop			@ (mov r8, r8)
 8006b72:	46bd      	mov	sp, r7
 8006b74:	b002      	add	sp, #8
 8006b76:	bd80      	pop	{r7, pc}

08006b78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b082      	sub	sp, #8
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b80:	46c0      	nop			@ (mov r8, r8)
 8006b82:	46bd      	mov	sp, r7
 8006b84:	b002      	add	sp, #8
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b98:	687a      	ldr	r2, [r7, #4]
 8006b9a:	2380      	movs	r3, #128	@ 0x80
 8006b9c:	05db      	lsls	r3, r3, #23
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d00b      	beq.n	8006bba <TIM_Base_SetConfig+0x32>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a26      	ldr	r2, [pc, #152]	@ (8006c40 <TIM_Base_SetConfig+0xb8>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d007      	beq.n	8006bba <TIM_Base_SetConfig+0x32>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a25      	ldr	r2, [pc, #148]	@ (8006c44 <TIM_Base_SetConfig+0xbc>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d003      	beq.n	8006bba <TIM_Base_SetConfig+0x32>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a24      	ldr	r2, [pc, #144]	@ (8006c48 <TIM_Base_SetConfig+0xc0>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d108      	bne.n	8006bcc <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2270      	movs	r2, #112	@ 0x70
 8006bbe:	4393      	bics	r3, r2
 8006bc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	2380      	movs	r3, #128	@ 0x80
 8006bd0:	05db      	lsls	r3, r3, #23
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d00b      	beq.n	8006bee <TIM_Base_SetConfig+0x66>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a19      	ldr	r2, [pc, #100]	@ (8006c40 <TIM_Base_SetConfig+0xb8>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d007      	beq.n	8006bee <TIM_Base_SetConfig+0x66>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a18      	ldr	r2, [pc, #96]	@ (8006c44 <TIM_Base_SetConfig+0xbc>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d003      	beq.n	8006bee <TIM_Base_SetConfig+0x66>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a17      	ldr	r2, [pc, #92]	@ (8006c48 <TIM_Base_SetConfig+0xc0>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d108      	bne.n	8006c00 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	4a16      	ldr	r2, [pc, #88]	@ (8006c4c <TIM_Base_SetConfig+0xc4>)
 8006bf2:	4013      	ands	r3, r2
 8006bf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	68db      	ldr	r3, [r3, #12]
 8006bfa:	68fa      	ldr	r2, [r7, #12]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2280      	movs	r2, #128	@ 0x80
 8006c04:	4393      	bics	r3, r2
 8006c06:	001a      	movs	r2, r3
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	691b      	ldr	r3, [r3, #16]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	689a      	ldr	r2, [r3, #8]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	2204      	movs	r2, #4
 8006c26:	431a      	orrs	r2, r3
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	68fa      	ldr	r2, [r7, #12]
 8006c36:	601a      	str	r2, [r3, #0]
}
 8006c38:	46c0      	nop			@ (mov r8, r8)
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	b004      	add	sp, #16
 8006c3e:	bd80      	pop	{r7, pc}
 8006c40:	40000400 	.word	0x40000400
 8006c44:	40010800 	.word	0x40010800
 8006c48:	40011400 	.word	0x40011400
 8006c4c:	fffffcff 	.word	0xfffffcff

08006c50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b082      	sub	sp, #8
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d101      	bne.n	8006c62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e053      	b.n	8006d0a <HAL_UART_Init+0xba>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d116      	bne.n	8006c98 <HAL_UART_Init+0x48>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2278      	movs	r2, #120	@ 0x78
 8006c6e:	2100      	movs	r1, #0
 8006c70:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	0018      	movs	r0, r3
 8006c76:	f000 fdaf 	bl	80077d8 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	22b0      	movs	r2, #176	@ 0xb0
 8006c7e:	589b      	ldr	r3, [r3, r2]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d103      	bne.n	8006c8c <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	21b0      	movs	r1, #176	@ 0xb0
 8006c88:	4a22      	ldr	r2, [pc, #136]	@ (8006d14 <HAL_UART_Init+0xc4>)
 8006c8a:	505a      	str	r2, [r3, r1]
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	22b0      	movs	r2, #176	@ 0xb0
 8006c90:	589b      	ldr	r3, [r3, r2]
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	0010      	movs	r0, r2
 8006c96:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2224      	movs	r2, #36	@ 0x24
 8006c9c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2101      	movs	r1, #1
 8006caa:	438a      	bics	r2, r1
 8006cac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d003      	beq.n	8006cbe <HAL_UART_Init+0x6e>
  {
    UART_AdvFeatureConfig(huart);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	0018      	movs	r0, r3
 8006cba:	f001 f86f 	bl	8007d9c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	0018      	movs	r0, r3
 8006cc2:	f000 fdcd 	bl	8007860 <UART_SetConfig>
 8006cc6:	0003      	movs	r3, r0
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d101      	bne.n	8006cd0 <HAL_UART_Init+0x80>
  {
    return HAL_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e01c      	b.n	8006d0a <HAL_UART_Init+0xba>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	685a      	ldr	r2, [r3, #4]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	490f      	ldr	r1, [pc, #60]	@ (8006d18 <HAL_UART_Init+0xc8>)
 8006cdc:	400a      	ands	r2, r1
 8006cde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	689a      	ldr	r2, [r3, #8]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	212a      	movs	r1, #42	@ 0x2a
 8006cec:	438a      	bics	r2, r1
 8006cee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2101      	movs	r1, #1
 8006cfc:	430a      	orrs	r2, r1
 8006cfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	0018      	movs	r0, r3
 8006d04:	f001 f8fe 	bl	8007f04 <UART_CheckIdleState>
 8006d08:	0003      	movs	r3, r0
}
 8006d0a:	0018      	movs	r0, r3
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	b002      	add	sp, #8
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	46c0      	nop			@ (mov r8, r8)
 8006d14:	080032d9 	.word	0x080032d9
 8006d18:	ffffb7ff 	.word	0xffffb7ff

08006d1c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b086      	sub	sp, #24
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	607a      	str	r2, [r7, #4]
 8006d26:	230b      	movs	r3, #11
 8006d28:	18fb      	adds	r3, r7, r3
 8006d2a:	1c0a      	adds	r2, r1, #0
 8006d2c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d2e:	2317      	movs	r3, #23
 8006d30:	18fb      	adds	r3, r7, r3
 8006d32:	2200      	movs	r2, #0
 8006d34:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d109      	bne.n	8006d50 <HAL_UART_RegisterCallback+0x34>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2284      	movs	r2, #132	@ 0x84
 8006d40:	589b      	ldr	r3, [r3, r2]
 8006d42:	2240      	movs	r2, #64	@ 0x40
 8006d44:	431a      	orrs	r2, r3
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2184      	movs	r1, #132	@ 0x84
 8006d4a:	505a      	str	r2, [r3, r1]

    return HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e083      	b.n	8006e58 <HAL_UART_RegisterCallback+0x13c>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d54:	2b20      	cmp	r3, #32
 8006d56:	d14d      	bne.n	8006df4 <HAL_UART_RegisterCallback+0xd8>
  {
    switch (CallbackID)
 8006d58:	230b      	movs	r3, #11
 8006d5a:	18fb      	adds	r3, r7, r3
 8006d5c:	781b      	ldrb	r3, [r3, #0]
 8006d5e:	2b0c      	cmp	r3, #12
 8006d60:	d83b      	bhi.n	8006dda <HAL_UART_RegisterCallback+0xbe>
 8006d62:	009a      	lsls	r2, r3, #2
 8006d64:	4b3e      	ldr	r3, [pc, #248]	@ (8006e60 <HAL_UART_RegisterCallback+0x144>)
 8006d66:	18d3      	adds	r3, r2, r3
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	469f      	mov	pc, r3
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2188      	movs	r1, #136	@ 0x88
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	505a      	str	r2, [r3, r1]
        break;
 8006d74:	e06d      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	218c      	movs	r1, #140	@ 0x8c
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	505a      	str	r2, [r3, r1]
        break;
 8006d7e:	e068      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2190      	movs	r1, #144	@ 0x90
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	505a      	str	r2, [r3, r1]
        break;
 8006d88:	e063      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2194      	movs	r1, #148	@ 0x94
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	505a      	str	r2, [r3, r1]
        break;
 8006d92:	e05e      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2198      	movs	r1, #152	@ 0x98
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	505a      	str	r2, [r3, r1]
        break;
 8006d9c:	e059      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	219c      	movs	r1, #156	@ 0x9c
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	505a      	str	r2, [r3, r1]
        break;
 8006da6:	e054      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	21a0      	movs	r1, #160	@ 0xa0
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	505a      	str	r2, [r3, r1]
        break;
 8006db0:	e04f      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	21a4      	movs	r1, #164	@ 0xa4
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	505a      	str	r2, [r3, r1]
        break;
 8006dba:	e04a      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	21a8      	movs	r1, #168	@ 0xa8
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	505a      	str	r2, [r3, r1]
        break;
 8006dc4:	e045      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>


      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	21b0      	movs	r1, #176	@ 0xb0
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	505a      	str	r2, [r3, r1]
        break;
 8006dce:	e040      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	21b4      	movs	r1, #180	@ 0xb4
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	505a      	str	r2, [r3, r1]
        break;
 8006dd8:	e03b      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2284      	movs	r2, #132	@ 0x84
 8006dde:	589b      	ldr	r3, [r3, r2]
 8006de0:	2240      	movs	r2, #64	@ 0x40
 8006de2:	431a      	orrs	r2, r3
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2184      	movs	r1, #132	@ 0x84
 8006de8:	505a      	str	r2, [r3, r1]

        status =  HAL_ERROR;
 8006dea:	2317      	movs	r3, #23
 8006dec:	18fb      	adds	r3, r7, r3
 8006dee:	2201      	movs	r2, #1
 8006df0:	701a      	strb	r2, [r3, #0]
        break;
 8006df2:	e02e      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d11e      	bne.n	8006e3a <HAL_UART_RegisterCallback+0x11e>
  {
    switch (CallbackID)
 8006dfc:	230b      	movs	r3, #11
 8006dfe:	18fb      	adds	r3, r7, r3
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	2b0b      	cmp	r3, #11
 8006e04:	d002      	beq.n	8006e0c <HAL_UART_RegisterCallback+0xf0>
 8006e06:	2b0c      	cmp	r3, #12
 8006e08:	d005      	beq.n	8006e16 <HAL_UART_RegisterCallback+0xfa>
 8006e0a:	e009      	b.n	8006e20 <HAL_UART_RegisterCallback+0x104>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	21b0      	movs	r1, #176	@ 0xb0
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	505a      	str	r2, [r3, r1]
        break;
 8006e14:	e01d      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	21b4      	movs	r1, #180	@ 0xb4
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	505a      	str	r2, [r3, r1]
        break;
 8006e1e:	e018      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2284      	movs	r2, #132	@ 0x84
 8006e24:	589b      	ldr	r3, [r3, r2]
 8006e26:	2240      	movs	r2, #64	@ 0x40
 8006e28:	431a      	orrs	r2, r3
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2184      	movs	r1, #132	@ 0x84
 8006e2e:	505a      	str	r2, [r3, r1]

        status =  HAL_ERROR;
 8006e30:	2317      	movs	r3, #23
 8006e32:	18fb      	adds	r3, r7, r3
 8006e34:	2201      	movs	r2, #1
 8006e36:	701a      	strb	r2, [r3, #0]
        break;
 8006e38:	e00b      	b.n	8006e52 <HAL_UART_RegisterCallback+0x136>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2284      	movs	r2, #132	@ 0x84
 8006e3e:	589b      	ldr	r3, [r3, r2]
 8006e40:	2240      	movs	r2, #64	@ 0x40
 8006e42:	431a      	orrs	r2, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2184      	movs	r1, #132	@ 0x84
 8006e48:	505a      	str	r2, [r3, r1]

    status =  HAL_ERROR;
 8006e4a:	2317      	movs	r3, #23
 8006e4c:	18fb      	adds	r3, r7, r3
 8006e4e:	2201      	movs	r2, #1
 8006e50:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8006e52:	2317      	movs	r3, #23
 8006e54:	18fb      	adds	r3, r7, r3
 8006e56:	781b      	ldrb	r3, [r3, #0]
}
 8006e58:	0018      	movs	r0, r3
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	b006      	add	sp, #24
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	08011c84 	.word	0x08011c84

08006e64 <HAL_UART_RegisterRxEventCallback>:
  * @param  huart     Uart handle
  * @param  pCallback Pointer to the Rx Event Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(UART_HandleTypeDef *huart, pUART_RxEventCallbackTypeDef pCallback)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
 8006e6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e6e:	230f      	movs	r3, #15
 8006e70:	18fb      	adds	r3, r7, r3
 8006e72:	2200      	movs	r2, #0
 8006e74:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d109      	bne.n	8006e90 <HAL_UART_RegisterRxEventCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2284      	movs	r2, #132	@ 0x84
 8006e80:	589b      	ldr	r3, [r3, r2]
 8006e82:	2240      	movs	r2, #64	@ 0x40
 8006e84:	431a      	orrs	r2, r3
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2184      	movs	r1, #132	@ 0x84
 8006e8a:	505a      	str	r2, [r3, r1]

    return HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e018      	b.n	8006ec2 <HAL_UART_RegisterRxEventCallback+0x5e>
  }

  if (huart->RxState == HAL_UART_STATE_READY)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2280      	movs	r2, #128	@ 0x80
 8006e94:	589b      	ldr	r3, [r3, r2]
 8006e96:	2b20      	cmp	r3, #32
 8006e98:	d104      	bne.n	8006ea4 <HAL_UART_RegisterRxEventCallback+0x40>
  {
    huart->RxEventCallback = pCallback;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	21ac      	movs	r1, #172	@ 0xac
 8006e9e:	683a      	ldr	r2, [r7, #0]
 8006ea0:	505a      	str	r2, [r3, r1]
 8006ea2:	e00b      	b.n	8006ebc <HAL_UART_RegisterRxEventCallback+0x58>
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2284      	movs	r2, #132	@ 0x84
 8006ea8:	589b      	ldr	r3, [r3, r2]
 8006eaa:	2240      	movs	r2, #64	@ 0x40
 8006eac:	431a      	orrs	r2, r3
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2184      	movs	r1, #132	@ 0x84
 8006eb2:	505a      	str	r2, [r3, r1]

    status =  HAL_ERROR;
 8006eb4:	230f      	movs	r3, #15
 8006eb6:	18fb      	adds	r3, r7, r3
 8006eb8:	2201      	movs	r2, #1
 8006eba:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8006ebc:	230f      	movs	r3, #15
 8006ebe:	18fb      	adds	r3, r7, r3
 8006ec0:	781b      	ldrb	r3, [r3, #0]
}
 8006ec2:	0018      	movs	r0, r3
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	b004      	add	sp, #16
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b08a      	sub	sp, #40	@ 0x28
 8006ece:	af02      	add	r7, sp, #8
 8006ed0:	60f8      	str	r0, [r7, #12]
 8006ed2:	60b9      	str	r1, [r7, #8]
 8006ed4:	603b      	str	r3, [r7, #0]
 8006ed6:	1dbb      	adds	r3, r7, #6
 8006ed8:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ede:	2b20      	cmp	r3, #32
 8006ee0:	d000      	beq.n	8006ee4 <HAL_UART_Transmit+0x1a>
 8006ee2:	e08c      	b.n	8006ffe <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d003      	beq.n	8006ef2 <HAL_UART_Transmit+0x28>
 8006eea:	1dbb      	adds	r3, r7, #6
 8006eec:	881b      	ldrh	r3, [r3, #0]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d101      	bne.n	8006ef6 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e084      	b.n	8007000 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	689a      	ldr	r2, [r3, #8]
 8006efa:	2380      	movs	r3, #128	@ 0x80
 8006efc:	015b      	lsls	r3, r3, #5
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d109      	bne.n	8006f16 <HAL_UART_Transmit+0x4c>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d105      	bne.n	8006f16 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	4013      	ands	r3, r2
 8006f10:	d001      	beq.n	8006f16 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e074      	b.n	8007000 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2284      	movs	r2, #132	@ 0x84
 8006f1a:	2100      	movs	r1, #0
 8006f1c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2221      	movs	r2, #33	@ 0x21
 8006f22:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f24:	f7fd fc00 	bl	8004728 <HAL_GetTick>
 8006f28:	0003      	movs	r3, r0
 8006f2a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	1dba      	adds	r2, r7, #6
 8006f30:	2150      	movs	r1, #80	@ 0x50
 8006f32:	8812      	ldrh	r2, [r2, #0]
 8006f34:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	1dba      	adds	r2, r7, #6
 8006f3a:	2152      	movs	r1, #82	@ 0x52
 8006f3c:	8812      	ldrh	r2, [r2, #0]
 8006f3e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	689a      	ldr	r2, [r3, #8]
 8006f44:	2380      	movs	r3, #128	@ 0x80
 8006f46:	015b      	lsls	r3, r3, #5
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d108      	bne.n	8006f5e <HAL_UART_Transmit+0x94>
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	691b      	ldr	r3, [r3, #16]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d104      	bne.n	8006f5e <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8006f54:	2300      	movs	r3, #0
 8006f56:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	61bb      	str	r3, [r7, #24]
 8006f5c:	e003      	b.n	8006f66 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f62:	2300      	movs	r3, #0
 8006f64:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f66:	e02f      	b.n	8006fc8 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f68:	697a      	ldr	r2, [r7, #20]
 8006f6a:	68f8      	ldr	r0, [r7, #12]
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	9300      	str	r3, [sp, #0]
 8006f70:	0013      	movs	r3, r2
 8006f72:	2200      	movs	r2, #0
 8006f74:	2180      	movs	r1, #128	@ 0x80
 8006f76:	f001 f86d 	bl	8008054 <UART_WaitOnFlagUntilTimeout>
 8006f7a:	1e03      	subs	r3, r0, #0
 8006f7c:	d004      	beq.n	8006f88 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2220      	movs	r2, #32
 8006f82:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006f84:	2303      	movs	r3, #3
 8006f86:	e03b      	b.n	8007000 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d10b      	bne.n	8006fa6 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f8e:	69bb      	ldr	r3, [r7, #24]
 8006f90:	881b      	ldrh	r3, [r3, #0]
 8006f92:	001a      	movs	r2, r3
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	05d2      	lsls	r2, r2, #23
 8006f9a:	0dd2      	lsrs	r2, r2, #23
 8006f9c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006f9e:	69bb      	ldr	r3, [r7, #24]
 8006fa0:	3302      	adds	r3, #2
 8006fa2:	61bb      	str	r3, [r7, #24]
 8006fa4:	e007      	b.n	8006fb6 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006fa6:	69fb      	ldr	r3, [r7, #28]
 8006fa8:	781a      	ldrb	r2, [r3, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006fb0:	69fb      	ldr	r3, [r7, #28]
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2252      	movs	r2, #82	@ 0x52
 8006fba:	5a9b      	ldrh	r3, [r3, r2]
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	b299      	uxth	r1, r3
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2252      	movs	r2, #82	@ 0x52
 8006fc6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2252      	movs	r2, #82	@ 0x52
 8006fcc:	5a9b      	ldrh	r3, [r3, r2]
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d1c9      	bne.n	8006f68 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fd4:	697a      	ldr	r2, [r7, #20]
 8006fd6:	68f8      	ldr	r0, [r7, #12]
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	9300      	str	r3, [sp, #0]
 8006fdc:	0013      	movs	r3, r2
 8006fde:	2200      	movs	r2, #0
 8006fe0:	2140      	movs	r1, #64	@ 0x40
 8006fe2:	f001 f837 	bl	8008054 <UART_WaitOnFlagUntilTimeout>
 8006fe6:	1e03      	subs	r3, r0, #0
 8006fe8:	d004      	beq.n	8006ff4 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2220      	movs	r2, #32
 8006fee:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	e005      	b.n	8007000 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2220      	movs	r2, #32
 8006ff8:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	e000      	b.n	8007000 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8006ffe:	2302      	movs	r3, #2
  }
}
 8007000:	0018      	movs	r0, r3
 8007002:	46bd      	mov	sp, r7
 8007004:	b008      	add	sp, #32
 8007006:	bd80      	pop	{r7, pc}

08007008 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b088      	sub	sp, #32
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	1dbb      	adds	r3, r7, #6
 8007014:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800701a:	2b20      	cmp	r3, #32
 800701c:	d000      	beq.n	8007020 <HAL_UART_Transmit_DMA+0x18>
 800701e:	e077      	b.n	8007110 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d003      	beq.n	800702e <HAL_UART_Transmit_DMA+0x26>
 8007026:	1dbb      	adds	r3, r7, #6
 8007028:	881b      	ldrh	r3, [r3, #0]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d101      	bne.n	8007032 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	e06f      	b.n	8007112 <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	689a      	ldr	r2, [r3, #8]
 8007036:	2380      	movs	r3, #128	@ 0x80
 8007038:	015b      	lsls	r3, r3, #5
 800703a:	429a      	cmp	r2, r3
 800703c:	d109      	bne.n	8007052 <HAL_UART_Transmit_DMA+0x4a>
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d105      	bne.n	8007052 <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	2201      	movs	r2, #1
 800704a:	4013      	ands	r3, r2
 800704c:	d001      	beq.n	8007052 <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e05f      	b.n	8007112 <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	68ba      	ldr	r2, [r7, #8]
 8007056:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	1dba      	adds	r2, r7, #6
 800705c:	2150      	movs	r1, #80	@ 0x50
 800705e:	8812      	ldrh	r2, [r2, #0]
 8007060:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	1dba      	adds	r2, r7, #6
 8007066:	2152      	movs	r1, #82	@ 0x52
 8007068:	8812      	ldrh	r2, [r2, #0]
 800706a:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2284      	movs	r2, #132	@ 0x84
 8007070:	2100      	movs	r1, #0
 8007072:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2221      	movs	r2, #33	@ 0x21
 8007078:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800707e:	2b00      	cmp	r3, #0
 8007080:	d027      	beq.n	80070d2 <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007086:	4a25      	ldr	r2, [pc, #148]	@ (800711c <HAL_UART_Transmit_DMA+0x114>)
 8007088:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800708e:	4a24      	ldr	r2, [pc, #144]	@ (8007120 <HAL_UART_Transmit_DMA+0x118>)
 8007090:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007096:	4a23      	ldr	r2, [pc, #140]	@ (8007124 <HAL_UART_Transmit_DMA+0x11c>)
 8007098:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800709e:	2200      	movs	r2, #0
 80070a0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070aa:	0019      	movs	r1, r3
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	3328      	adds	r3, #40	@ 0x28
 80070b2:	001a      	movs	r2, r3
 80070b4:	1dbb      	adds	r3, r7, #6
 80070b6:	881b      	ldrh	r3, [r3, #0]
 80070b8:	f7fd fc7c 	bl	80049b4 <HAL_DMA_Start_IT>
 80070bc:	1e03      	subs	r3, r0, #0
 80070be:	d008      	beq.n	80070d2 <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2284      	movs	r2, #132	@ 0x84
 80070c4:	2110      	movs	r1, #16
 80070c6:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2220      	movs	r2, #32
 80070cc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 80070ce:	2301      	movs	r3, #1
 80070d0:	e01f      	b.n	8007112 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2240      	movs	r2, #64	@ 0x40
 80070d8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070da:	f3ef 8310 	mrs	r3, PRIMASK
 80070de:	613b      	str	r3, [r7, #16]
  return(result);
 80070e0:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80070e2:	61fb      	str	r3, [r7, #28]
 80070e4:	2301      	movs	r3, #1
 80070e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	f383 8810 	msr	PRIMASK, r3
}
 80070ee:	46c0      	nop			@ (mov r8, r8)
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	689a      	ldr	r2, [r3, #8]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2180      	movs	r1, #128	@ 0x80
 80070fc:	430a      	orrs	r2, r1
 80070fe:	609a      	str	r2, [r3, #8]
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007104:	69bb      	ldr	r3, [r7, #24]
 8007106:	f383 8810 	msr	PRIMASK, r3
}
 800710a:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 800710c:	2300      	movs	r3, #0
 800710e:	e000      	b.n	8007112 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007110:	2302      	movs	r3, #2
  }
}
 8007112:	0018      	movs	r0, r3
 8007114:	46bd      	mov	sp, r7
 8007116:	b008      	add	sp, #32
 8007118:	bd80      	pop	{r7, pc}
 800711a:	46c0      	nop			@ (mov r8, r8)
 800711c:	08008385 	.word	0x08008385
 8007120:	08008421 	.word	0x08008421
 8007124:	08008635 	.word	0x08008635

08007128 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007128:	b590      	push	{r4, r7, lr}
 800712a:	b0ab      	sub	sp, #172	@ 0xac
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	69db      	ldr	r3, [r3, #28]
 8007136:	22a4      	movs	r2, #164	@ 0xa4
 8007138:	18b9      	adds	r1, r7, r2
 800713a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	20a0      	movs	r0, #160	@ 0xa0
 8007144:	1839      	adds	r1, r7, r0
 8007146:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	219c      	movs	r1, #156	@ 0x9c
 8007150:	1879      	adds	r1, r7, r1
 8007152:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007154:	0011      	movs	r1, r2
 8007156:	18bb      	adds	r3, r7, r2
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a9c      	ldr	r2, [pc, #624]	@ (80073cc <HAL_UART_IRQHandler+0x2a4>)
 800715c:	4013      	ands	r3, r2
 800715e:	2298      	movs	r2, #152	@ 0x98
 8007160:	18bc      	adds	r4, r7, r2
 8007162:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8007164:	18bb      	adds	r3, r7, r2
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d114      	bne.n	8007196 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800716c:	187b      	adds	r3, r7, r1
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2220      	movs	r2, #32
 8007172:	4013      	ands	r3, r2
 8007174:	d00f      	beq.n	8007196 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007176:	183b      	adds	r3, r7, r0
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2220      	movs	r2, #32
 800717c:	4013      	ands	r3, r2
 800717e:	d00a      	beq.n	8007196 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007184:	2b00      	cmp	r3, #0
 8007186:	d100      	bne.n	800718a <HAL_UART_IRQHandler+0x62>
 8007188:	e2c9      	b.n	800771e <HAL_UART_IRQHandler+0x5f6>
      {
        huart->RxISR(huart);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800718e:	687a      	ldr	r2, [r7, #4]
 8007190:	0010      	movs	r0, r2
 8007192:	4798      	blx	r3
      }
      return;
 8007194:	e2c3      	b.n	800771e <HAL_UART_IRQHandler+0x5f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007196:	2398      	movs	r3, #152	@ 0x98
 8007198:	18fb      	adds	r3, r7, r3
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d100      	bne.n	80071a2 <HAL_UART_IRQHandler+0x7a>
 80071a0:	e11a      	b.n	80073d8 <HAL_UART_IRQHandler+0x2b0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80071a2:	239c      	movs	r3, #156	@ 0x9c
 80071a4:	18fb      	adds	r3, r7, r3
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	2201      	movs	r2, #1
 80071aa:	4013      	ands	r3, r2
 80071ac:	d106      	bne.n	80071bc <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80071ae:	23a0      	movs	r3, #160	@ 0xa0
 80071b0:	18fb      	adds	r3, r7, r3
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a86      	ldr	r2, [pc, #536]	@ (80073d0 <HAL_UART_IRQHandler+0x2a8>)
 80071b6:	4013      	ands	r3, r2
 80071b8:	d100      	bne.n	80071bc <HAL_UART_IRQHandler+0x94>
 80071ba:	e10d      	b.n	80073d8 <HAL_UART_IRQHandler+0x2b0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80071bc:	23a4      	movs	r3, #164	@ 0xa4
 80071be:	18fb      	adds	r3, r7, r3
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	2201      	movs	r2, #1
 80071c4:	4013      	ands	r3, r2
 80071c6:	d012      	beq.n	80071ee <HAL_UART_IRQHandler+0xc6>
 80071c8:	23a0      	movs	r3, #160	@ 0xa0
 80071ca:	18fb      	adds	r3, r7, r3
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	2380      	movs	r3, #128	@ 0x80
 80071d0:	005b      	lsls	r3, r3, #1
 80071d2:	4013      	ands	r3, r2
 80071d4:	d00b      	beq.n	80071ee <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	2201      	movs	r2, #1
 80071dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2284      	movs	r2, #132	@ 0x84
 80071e2:	589b      	ldr	r3, [r3, r2]
 80071e4:	2201      	movs	r2, #1
 80071e6:	431a      	orrs	r2, r3
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2184      	movs	r1, #132	@ 0x84
 80071ec:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071ee:	23a4      	movs	r3, #164	@ 0xa4
 80071f0:	18fb      	adds	r3, r7, r3
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2202      	movs	r2, #2
 80071f6:	4013      	ands	r3, r2
 80071f8:	d011      	beq.n	800721e <HAL_UART_IRQHandler+0xf6>
 80071fa:	239c      	movs	r3, #156	@ 0x9c
 80071fc:	18fb      	adds	r3, r7, r3
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2201      	movs	r2, #1
 8007202:	4013      	ands	r3, r2
 8007204:	d00b      	beq.n	800721e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	2202      	movs	r2, #2
 800720c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2284      	movs	r2, #132	@ 0x84
 8007212:	589b      	ldr	r3, [r3, r2]
 8007214:	2204      	movs	r2, #4
 8007216:	431a      	orrs	r2, r3
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2184      	movs	r1, #132	@ 0x84
 800721c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800721e:	23a4      	movs	r3, #164	@ 0xa4
 8007220:	18fb      	adds	r3, r7, r3
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2204      	movs	r2, #4
 8007226:	4013      	ands	r3, r2
 8007228:	d011      	beq.n	800724e <HAL_UART_IRQHandler+0x126>
 800722a:	239c      	movs	r3, #156	@ 0x9c
 800722c:	18fb      	adds	r3, r7, r3
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2201      	movs	r2, #1
 8007232:	4013      	ands	r3, r2
 8007234:	d00b      	beq.n	800724e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	2204      	movs	r2, #4
 800723c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2284      	movs	r2, #132	@ 0x84
 8007242:	589b      	ldr	r3, [r3, r2]
 8007244:	2202      	movs	r2, #2
 8007246:	431a      	orrs	r2, r3
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2184      	movs	r1, #132	@ 0x84
 800724c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800724e:	23a4      	movs	r3, #164	@ 0xa4
 8007250:	18fb      	adds	r3, r7, r3
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2208      	movs	r2, #8
 8007256:	4013      	ands	r3, r2
 8007258:	d017      	beq.n	800728a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800725a:	23a0      	movs	r3, #160	@ 0xa0
 800725c:	18fb      	adds	r3, r7, r3
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2220      	movs	r2, #32
 8007262:	4013      	ands	r3, r2
 8007264:	d105      	bne.n	8007272 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007266:	239c      	movs	r3, #156	@ 0x9c
 8007268:	18fb      	adds	r3, r7, r3
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2201      	movs	r2, #1
 800726e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007270:	d00b      	beq.n	800728a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2208      	movs	r2, #8
 8007278:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2284      	movs	r2, #132	@ 0x84
 800727e:	589b      	ldr	r3, [r3, r2]
 8007280:	2208      	movs	r2, #8
 8007282:	431a      	orrs	r2, r3
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2184      	movs	r1, #132	@ 0x84
 8007288:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800728a:	23a4      	movs	r3, #164	@ 0xa4
 800728c:	18fb      	adds	r3, r7, r3
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	2380      	movs	r3, #128	@ 0x80
 8007292:	011b      	lsls	r3, r3, #4
 8007294:	4013      	ands	r3, r2
 8007296:	d013      	beq.n	80072c0 <HAL_UART_IRQHandler+0x198>
 8007298:	23a0      	movs	r3, #160	@ 0xa0
 800729a:	18fb      	adds	r3, r7, r3
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	2380      	movs	r3, #128	@ 0x80
 80072a0:	04db      	lsls	r3, r3, #19
 80072a2:	4013      	ands	r3, r2
 80072a4:	d00c      	beq.n	80072c0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2280      	movs	r2, #128	@ 0x80
 80072ac:	0112      	lsls	r2, r2, #4
 80072ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2284      	movs	r2, #132	@ 0x84
 80072b4:	589b      	ldr	r3, [r3, r2]
 80072b6:	2220      	movs	r2, #32
 80072b8:	431a      	orrs	r2, r3
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2184      	movs	r1, #132	@ 0x84
 80072be:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2284      	movs	r2, #132	@ 0x84
 80072c4:	589b      	ldr	r3, [r3, r2]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d100      	bne.n	80072cc <HAL_UART_IRQHandler+0x1a4>
 80072ca:	e22a      	b.n	8007722 <HAL_UART_IRQHandler+0x5fa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80072cc:	23a4      	movs	r3, #164	@ 0xa4
 80072ce:	18fb      	adds	r3, r7, r3
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	2220      	movs	r2, #32
 80072d4:	4013      	ands	r3, r2
 80072d6:	d00e      	beq.n	80072f6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80072d8:	23a0      	movs	r3, #160	@ 0xa0
 80072da:	18fb      	adds	r3, r7, r3
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	2220      	movs	r2, #32
 80072e0:	4013      	ands	r3, r2
 80072e2:	d008      	beq.n	80072f6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d004      	beq.n	80072f6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072f0:	687a      	ldr	r2, [r7, #4]
 80072f2:	0010      	movs	r0, r2
 80072f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2284      	movs	r2, #132	@ 0x84
 80072fa:	589b      	ldr	r3, [r3, r2]
 80072fc:	2194      	movs	r1, #148	@ 0x94
 80072fe:	187a      	adds	r2, r7, r1
 8007300:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	2240      	movs	r2, #64	@ 0x40
 800730a:	4013      	ands	r3, r2
 800730c:	2b40      	cmp	r3, #64	@ 0x40
 800730e:	d004      	beq.n	800731a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007310:	187b      	adds	r3, r7, r1
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2228      	movs	r2, #40	@ 0x28
 8007316:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007318:	d04b      	beq.n	80073b2 <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	0018      	movs	r0, r3
 800731e:	f000 ffcd 	bl	80082bc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	2240      	movs	r2, #64	@ 0x40
 800732a:	4013      	ands	r3, r2
 800732c:	2b40      	cmp	r3, #64	@ 0x40
 800732e:	d139      	bne.n	80073a4 <HAL_UART_IRQHandler+0x27c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007330:	f3ef 8310 	mrs	r3, PRIMASK
 8007334:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8007336:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007338:	2090      	movs	r0, #144	@ 0x90
 800733a:	183a      	adds	r2, r7, r0
 800733c:	6013      	str	r3, [r2, #0]
 800733e:	2301      	movs	r3, #1
 8007340:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007342:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007344:	f383 8810 	msr	PRIMASK, r3
}
 8007348:	46c0      	nop			@ (mov r8, r8)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	689a      	ldr	r2, [r3, #8]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	2140      	movs	r1, #64	@ 0x40
 8007356:	438a      	bics	r2, r1
 8007358:	609a      	str	r2, [r3, #8]
 800735a:	183b      	adds	r3, r7, r0
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007360:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007362:	f383 8810 	msr	PRIMASK, r3
}
 8007366:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800736c:	2b00      	cmp	r3, #0
 800736e:	d012      	beq.n	8007396 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007374:	4a17      	ldr	r2, [pc, #92]	@ (80073d4 <HAL_UART_IRQHandler+0x2ac>)
 8007376:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800737c:	0018      	movs	r0, r3
 800737e:	f7fd fbbf 	bl	8004b00 <HAL_DMA_Abort_IT>
 8007382:	1e03      	subs	r3, r0, #0
 8007384:	d020      	beq.n	80073c8 <HAL_UART_IRQHandler+0x2a0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800738a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007390:	0018      	movs	r0, r3
 8007392:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007394:	e018      	b.n	80073c8 <HAL_UART_IRQHandler+0x2a0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2298      	movs	r2, #152	@ 0x98
 800739a:	589b      	ldr	r3, [r3, r2]
 800739c:	687a      	ldr	r2, [r7, #4]
 800739e:	0010      	movs	r0, r2
 80073a0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a2:	e011      	b.n	80073c8 <HAL_UART_IRQHandler+0x2a0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2298      	movs	r2, #152	@ 0x98
 80073a8:	589b      	ldr	r3, [r3, r2]
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	0010      	movs	r0, r2
 80073ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073b0:	e00a      	b.n	80073c8 <HAL_UART_IRQHandler+0x2a0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2298      	movs	r2, #152	@ 0x98
 80073b6:	589b      	ldr	r3, [r3, r2]
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	0010      	movs	r0, r2
 80073bc:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2284      	movs	r2, #132	@ 0x84
 80073c2:	2100      	movs	r1, #0
 80073c4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80073c6:	e1ac      	b.n	8007722 <HAL_UART_IRQHandler+0x5fa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073c8:	46c0      	nop			@ (mov r8, r8)
    return;
 80073ca:	e1aa      	b.n	8007722 <HAL_UART_IRQHandler+0x5fa>
 80073cc:	0000080f 	.word	0x0000080f
 80073d0:	04000120 	.word	0x04000120
 80073d4:	080086bd 	.word	0x080086bd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d000      	beq.n	80073e2 <HAL_UART_IRQHandler+0x2ba>
 80073e0:	e15c      	b.n	800769c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80073e2:	23a4      	movs	r3, #164	@ 0xa4
 80073e4:	18fb      	adds	r3, r7, r3
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	2210      	movs	r2, #16
 80073ea:	4013      	ands	r3, r2
 80073ec:	d100      	bne.n	80073f0 <HAL_UART_IRQHandler+0x2c8>
 80073ee:	e155      	b.n	800769c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80073f0:	23a0      	movs	r3, #160	@ 0xa0
 80073f2:	18fb      	adds	r3, r7, r3
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	2210      	movs	r2, #16
 80073f8:	4013      	ands	r3, r2
 80073fa:	d100      	bne.n	80073fe <HAL_UART_IRQHandler+0x2d6>
 80073fc:	e14e      	b.n	800769c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	2210      	movs	r2, #16
 8007404:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	2240      	movs	r2, #64	@ 0x40
 800740e:	4013      	ands	r3, r2
 8007410:	2b40      	cmp	r3, #64	@ 0x40
 8007412:	d000      	beq.n	8007416 <HAL_UART_IRQHandler+0x2ee>
 8007414:	e0c1      	b.n	800759a <HAL_UART_IRQHandler+0x472>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	685a      	ldr	r2, [r3, #4]
 800741e:	217e      	movs	r1, #126	@ 0x7e
 8007420:	187b      	adds	r3, r7, r1
 8007422:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8007424:	187b      	adds	r3, r7, r1
 8007426:	881b      	ldrh	r3, [r3, #0]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d100      	bne.n	800742e <HAL_UART_IRQHandler+0x306>
 800742c:	e096      	b.n	800755c <HAL_UART_IRQHandler+0x434>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2258      	movs	r2, #88	@ 0x58
 8007432:	5a9b      	ldrh	r3, [r3, r2]
 8007434:	187a      	adds	r2, r7, r1
 8007436:	8812      	ldrh	r2, [r2, #0]
 8007438:	429a      	cmp	r2, r3
 800743a:	d300      	bcc.n	800743e <HAL_UART_IRQHandler+0x316>
 800743c:	e08e      	b.n	800755c <HAL_UART_IRQHandler+0x434>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	187a      	adds	r2, r7, r1
 8007442:	215a      	movs	r1, #90	@ 0x5a
 8007444:	8812      	ldrh	r2, [r2, #0]
 8007446:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2220      	movs	r2, #32
 8007452:	4013      	ands	r3, r2
 8007454:	d16f      	bne.n	8007536 <HAL_UART_IRQHandler+0x40e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007456:	f3ef 8310 	mrs	r3, PRIMASK
 800745a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800745c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800745e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007460:	2301      	movs	r3, #1
 8007462:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007466:	f383 8810 	msr	PRIMASK, r3
}
 800746a:	46c0      	nop			@ (mov r8, r8)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	49b0      	ldr	r1, [pc, #704]	@ (8007738 <HAL_UART_IRQHandler+0x610>)
 8007478:	400a      	ands	r2, r1
 800747a:	601a      	str	r2, [r3, #0]
 800747c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800747e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007482:	f383 8810 	msr	PRIMASK, r3
}
 8007486:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007488:	f3ef 8310 	mrs	r3, PRIMASK
 800748c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800748e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007490:	677b      	str	r3, [r7, #116]	@ 0x74
 8007492:	2301      	movs	r3, #1
 8007494:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007496:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007498:	f383 8810 	msr	PRIMASK, r3
}
 800749c:	46c0      	nop			@ (mov r8, r8)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	689a      	ldr	r2, [r3, #8]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2101      	movs	r1, #1
 80074aa:	438a      	bics	r2, r1
 80074ac:	609a      	str	r2, [r3, #8]
 80074ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074b0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074b4:	f383 8810 	msr	PRIMASK, r3
}
 80074b8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074ba:	f3ef 8310 	mrs	r3, PRIMASK
 80074be:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80074c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074c2:	673b      	str	r3, [r7, #112]	@ 0x70
 80074c4:	2301      	movs	r3, #1
 80074c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074ca:	f383 8810 	msr	PRIMASK, r3
}
 80074ce:	46c0      	nop			@ (mov r8, r8)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	689a      	ldr	r2, [r3, #8]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	2140      	movs	r1, #64	@ 0x40
 80074dc:	438a      	bics	r2, r1
 80074de:	609a      	str	r2, [r3, #8]
 80074e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80074e2:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074e6:	f383 8810 	msr	PRIMASK, r3
}
 80074ea:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2280      	movs	r2, #128	@ 0x80
 80074f0:	2120      	movs	r1, #32
 80074f2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074fa:	f3ef 8310 	mrs	r3, PRIMASK
 80074fe:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8007500:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007502:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007504:	2301      	movs	r3, #1
 8007506:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007508:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800750a:	f383 8810 	msr	PRIMASK, r3
}
 800750e:	46c0      	nop			@ (mov r8, r8)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2110      	movs	r1, #16
 800751c:	438a      	bics	r2, r1
 800751e:	601a      	str	r2, [r3, #0]
 8007520:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007522:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007524:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007526:	f383 8810 	msr	PRIMASK, r3
}
 800752a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007530:	0018      	movs	r0, r3
 8007532:	f7fd faa5 	bl	8004a80 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2202      	movs	r2, #2
 800753a:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	22ac      	movs	r2, #172	@ 0xac
 8007540:	589b      	ldr	r3, [r3, r2]
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	2158      	movs	r1, #88	@ 0x58
 8007546:	5a51      	ldrh	r1, [r2, r1]
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	205a      	movs	r0, #90	@ 0x5a
 800754c:	5a12      	ldrh	r2, [r2, r0]
 800754e:	b292      	uxth	r2, r2
 8007550:	1a8a      	subs	r2, r1, r2
 8007552:	b291      	uxth	r1, r2
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	0010      	movs	r0, r2
 8007558:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800755a:	e0e4      	b.n	8007726 <HAL_UART_IRQHandler+0x5fe>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2258      	movs	r2, #88	@ 0x58
 8007560:	5a9b      	ldrh	r3, [r3, r2]
 8007562:	227e      	movs	r2, #126	@ 0x7e
 8007564:	18ba      	adds	r2, r7, r2
 8007566:	8812      	ldrh	r2, [r2, #0]
 8007568:	429a      	cmp	r2, r3
 800756a:	d000      	beq.n	800756e <HAL_UART_IRQHandler+0x446>
 800756c:	e0db      	b.n	8007726 <HAL_UART_IRQHandler+0x5fe>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2220      	movs	r2, #32
 8007578:	4013      	ands	r3, r2
 800757a:	2b20      	cmp	r3, #32
 800757c:	d000      	beq.n	8007580 <HAL_UART_IRQHandler+0x458>
 800757e:	e0d2      	b.n	8007726 <HAL_UART_IRQHandler+0x5fe>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2202      	movs	r2, #2
 8007584:	665a      	str	r2, [r3, #100]	@ 0x64
            huart->RxEventCallback(huart, huart->RxXferSize);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	22ac      	movs	r2, #172	@ 0xac
 800758a:	589b      	ldr	r3, [r3, r2]
 800758c:	687a      	ldr	r2, [r7, #4]
 800758e:	2158      	movs	r1, #88	@ 0x58
 8007590:	5a51      	ldrh	r1, [r2, r1]
 8007592:	687a      	ldr	r2, [r7, #4]
 8007594:	0010      	movs	r0, r2
 8007596:	4798      	blx	r3
      return;
 8007598:	e0c5      	b.n	8007726 <HAL_UART_IRQHandler+0x5fe>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2258      	movs	r2, #88	@ 0x58
 800759e:	5a99      	ldrh	r1, [r3, r2]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	225a      	movs	r2, #90	@ 0x5a
 80075a4:	5a9b      	ldrh	r3, [r3, r2]
 80075a6:	b29a      	uxth	r2, r3
 80075a8:	208e      	movs	r0, #142	@ 0x8e
 80075aa:	183b      	adds	r3, r7, r0
 80075ac:	1a8a      	subs	r2, r1, r2
 80075ae:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	225a      	movs	r2, #90	@ 0x5a
 80075b4:	5a9b      	ldrh	r3, [r3, r2]
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d100      	bne.n	80075be <HAL_UART_IRQHandler+0x496>
 80075bc:	e0b5      	b.n	800772a <HAL_UART_IRQHandler+0x602>
          && (nb_rx_data > 0U))
 80075be:	183b      	adds	r3, r7, r0
 80075c0:	881b      	ldrh	r3, [r3, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d100      	bne.n	80075c8 <HAL_UART_IRQHandler+0x4a0>
 80075c6:	e0b0      	b.n	800772a <HAL_UART_IRQHandler+0x602>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075c8:	f3ef 8310 	mrs	r3, PRIMASK
 80075cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80075ce:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075d0:	2488      	movs	r4, #136	@ 0x88
 80075d2:	193a      	adds	r2, r7, r4
 80075d4:	6013      	str	r3, [r2, #0]
 80075d6:	2301      	movs	r3, #1
 80075d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	f383 8810 	msr	PRIMASK, r3
}
 80075e0:	46c0      	nop			@ (mov r8, r8)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	681a      	ldr	r2, [r3, #0]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4953      	ldr	r1, [pc, #332]	@ (800773c <HAL_UART_IRQHandler+0x614>)
 80075ee:	400a      	ands	r2, r1
 80075f0:	601a      	str	r2, [r3, #0]
 80075f2:	193b      	adds	r3, r7, r4
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	f383 8810 	msr	PRIMASK, r3
}
 80075fe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007600:	f3ef 8310 	mrs	r3, PRIMASK
 8007604:	61bb      	str	r3, [r7, #24]
  return(result);
 8007606:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007608:	2484      	movs	r4, #132	@ 0x84
 800760a:	193a      	adds	r2, r7, r4
 800760c:	6013      	str	r3, [r2, #0]
 800760e:	2301      	movs	r3, #1
 8007610:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	f383 8810 	msr	PRIMASK, r3
}
 8007618:	46c0      	nop			@ (mov r8, r8)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	689a      	ldr	r2, [r3, #8]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	2101      	movs	r1, #1
 8007626:	438a      	bics	r2, r1
 8007628:	609a      	str	r2, [r3, #8]
 800762a:	193b      	adds	r3, r7, r4
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007630:	6a3b      	ldr	r3, [r7, #32]
 8007632:	f383 8810 	msr	PRIMASK, r3
}
 8007636:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2280      	movs	r2, #128	@ 0x80
 800763c:	2120      	movs	r1, #32
 800763e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2200      	movs	r2, #0
 8007644:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2200      	movs	r2, #0
 800764a:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800764c:	f3ef 8310 	mrs	r3, PRIMASK
 8007650:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007654:	2480      	movs	r4, #128	@ 0x80
 8007656:	193a      	adds	r2, r7, r4
 8007658:	6013      	str	r3, [r2, #0]
 800765a:	2301      	movs	r3, #1
 800765c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800765e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007660:	f383 8810 	msr	PRIMASK, r3
}
 8007664:	46c0      	nop			@ (mov r8, r8)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	2110      	movs	r1, #16
 8007672:	438a      	bics	r2, r1
 8007674:	601a      	str	r2, [r3, #0]
 8007676:	193b      	adds	r3, r7, r4
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800767c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800767e:	f383 8810 	msr	PRIMASK, r3
}
 8007682:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2202      	movs	r2, #2
 8007688:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	22ac      	movs	r2, #172	@ 0xac
 800768e:	589b      	ldr	r3, [r3, r2]
 8007690:	183a      	adds	r2, r7, r0
 8007692:	8811      	ldrh	r1, [r2, #0]
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	0010      	movs	r0, r2
 8007698:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800769a:	e046      	b.n	800772a <HAL_UART_IRQHandler+0x602>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800769c:	23a4      	movs	r3, #164	@ 0xa4
 800769e:	18fb      	adds	r3, r7, r3
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	2380      	movs	r3, #128	@ 0x80
 80076a4:	035b      	lsls	r3, r3, #13
 80076a6:	4013      	ands	r3, r2
 80076a8:	d012      	beq.n	80076d0 <HAL_UART_IRQHandler+0x5a8>
 80076aa:	239c      	movs	r3, #156	@ 0x9c
 80076ac:	18fb      	adds	r3, r7, r3
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	2380      	movs	r3, #128	@ 0x80
 80076b2:	03db      	lsls	r3, r3, #15
 80076b4:	4013      	ands	r3, r2
 80076b6:	d00b      	beq.n	80076d0 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2280      	movs	r2, #128	@ 0x80
 80076be:	0352      	lsls	r2, r2, #13
 80076c0:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	22a8      	movs	r2, #168	@ 0xa8
 80076c6:	589b      	ldr	r3, [r3, r2]
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	0010      	movs	r0, r2
 80076cc:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80076ce:	e02f      	b.n	8007730 <HAL_UART_IRQHandler+0x608>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80076d0:	23a4      	movs	r3, #164	@ 0xa4
 80076d2:	18fb      	adds	r3, r7, r3
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2280      	movs	r2, #128	@ 0x80
 80076d8:	4013      	ands	r3, r2
 80076da:	d00f      	beq.n	80076fc <HAL_UART_IRQHandler+0x5d4>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80076dc:	23a0      	movs	r3, #160	@ 0xa0
 80076de:	18fb      	adds	r3, r7, r3
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2280      	movs	r2, #128	@ 0x80
 80076e4:	4013      	ands	r3, r2
 80076e6:	d009      	beq.n	80076fc <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d01e      	beq.n	800772e <HAL_UART_IRQHandler+0x606>
    {
      huart->TxISR(huart);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	0010      	movs	r0, r2
 80076f8:	4798      	blx	r3
    }
    return;
 80076fa:	e018      	b.n	800772e <HAL_UART_IRQHandler+0x606>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80076fc:	23a4      	movs	r3, #164	@ 0xa4
 80076fe:	18fb      	adds	r3, r7, r3
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	2240      	movs	r2, #64	@ 0x40
 8007704:	4013      	ands	r3, r2
 8007706:	d013      	beq.n	8007730 <HAL_UART_IRQHandler+0x608>
 8007708:	23a0      	movs	r3, #160	@ 0xa0
 800770a:	18fb      	adds	r3, r7, r3
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	2240      	movs	r2, #64	@ 0x40
 8007710:	4013      	ands	r3, r2
 8007712:	d00d      	beq.n	8007730 <HAL_UART_IRQHandler+0x608>
  {
    UART_EndTransmit_IT(huart);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	0018      	movs	r0, r3
 8007718:	f000 ffe5 	bl	80086e6 <UART_EndTransmit_IT>
    return;
 800771c:	e008      	b.n	8007730 <HAL_UART_IRQHandler+0x608>
      return;
 800771e:	46c0      	nop			@ (mov r8, r8)
 8007720:	e006      	b.n	8007730 <HAL_UART_IRQHandler+0x608>
    return;
 8007722:	46c0      	nop			@ (mov r8, r8)
 8007724:	e004      	b.n	8007730 <HAL_UART_IRQHandler+0x608>
      return;
 8007726:	46c0      	nop			@ (mov r8, r8)
 8007728:	e002      	b.n	8007730 <HAL_UART_IRQHandler+0x608>
      return;
 800772a:	46c0      	nop			@ (mov r8, r8)
 800772c:	e000      	b.n	8007730 <HAL_UART_IRQHandler+0x608>
    return;
 800772e:	46c0      	nop			@ (mov r8, r8)
  }

}
 8007730:	46bd      	mov	sp, r7
 8007732:	b02b      	add	sp, #172	@ 0xac
 8007734:	bd90      	pop	{r4, r7, pc}
 8007736:	46c0      	nop			@ (mov r8, r8)
 8007738:	fffffeff 	.word	0xfffffeff
 800773c:	fffffedf 	.word	0xfffffedf

08007740 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b082      	sub	sp, #8
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007748:	46c0      	nop			@ (mov r8, r8)
 800774a:	46bd      	mov	sp, r7
 800774c:	b002      	add	sp, #8
 800774e:	bd80      	pop	{r7, pc}

08007750 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b082      	sub	sp, #8
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007758:	46c0      	nop			@ (mov r8, r8)
 800775a:	46bd      	mov	sp, r7
 800775c:	b002      	add	sp, #8
 800775e:	bd80      	pop	{r7, pc}

08007760 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b082      	sub	sp, #8
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007768:	46c0      	nop			@ (mov r8, r8)
 800776a:	46bd      	mov	sp, r7
 800776c:	b002      	add	sp, #8
 800776e:	bd80      	pop	{r7, pc}

08007770 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b082      	sub	sp, #8
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007778:	46c0      	nop			@ (mov r8, r8)
 800777a:	46bd      	mov	sp, r7
 800777c:	b002      	add	sp, #8
 800777e:	bd80      	pop	{r7, pc}

08007780 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007788:	46c0      	nop			@ (mov r8, r8)
 800778a:	46bd      	mov	sp, r7
 800778c:	b002      	add	sp, #8
 800778e:	bd80      	pop	{r7, pc}

08007790 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b082      	sub	sp, #8
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8007798:	46c0      	nop			@ (mov r8, r8)
 800779a:	46bd      	mov	sp, r7
 800779c:	b002      	add	sp, #8
 800779e:	bd80      	pop	{r7, pc}

080077a0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b082      	sub	sp, #8
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80077a8:	46c0      	nop			@ (mov r8, r8)
 80077aa:	46bd      	mov	sp, r7
 80077ac:	b002      	add	sp, #8
 80077ae:	bd80      	pop	{r7, pc}

080077b0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80077b8:	46c0      	nop			@ (mov r8, r8)
 80077ba:	46bd      	mov	sp, r7
 80077bc:	b002      	add	sp, #8
 80077be:	bd80      	pop	{r7, pc}

080077c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b082      	sub	sp, #8
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	000a      	movs	r2, r1
 80077ca:	1cbb      	adds	r3, r7, #2
 80077cc:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80077ce:	46c0      	nop			@ (mov r8, r8)
 80077d0:	46bd      	mov	sp, r7
 80077d2:	b002      	add	sp, #8
 80077d4:	bd80      	pop	{r7, pc}
	...

080077d8 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b082      	sub	sp, #8
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2188      	movs	r1, #136	@ 0x88
 80077e4:	4a14      	ldr	r2, [pc, #80]	@ (8007838 <UART_InitCallbacksToDefault+0x60>)
 80077e6:	505a      	str	r2, [r3, r1]
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	218c      	movs	r1, #140	@ 0x8c
 80077ec:	4a13      	ldr	r2, [pc, #76]	@ (800783c <UART_InitCallbacksToDefault+0x64>)
 80077ee:	505a      	str	r2, [r3, r1]
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2190      	movs	r1, #144	@ 0x90
 80077f4:	4a12      	ldr	r2, [pc, #72]	@ (8007840 <UART_InitCallbacksToDefault+0x68>)
 80077f6:	505a      	str	r2, [r3, r1]
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2194      	movs	r1, #148	@ 0x94
 80077fc:	4a11      	ldr	r2, [pc, #68]	@ (8007844 <UART_InitCallbacksToDefault+0x6c>)
 80077fe:	505a      	str	r2, [r3, r1]
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2198      	movs	r1, #152	@ 0x98
 8007804:	4a10      	ldr	r2, [pc, #64]	@ (8007848 <UART_InitCallbacksToDefault+0x70>)
 8007806:	505a      	str	r2, [r3, r1]
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	219c      	movs	r1, #156	@ 0x9c
 800780c:	4a0f      	ldr	r2, [pc, #60]	@ (800784c <UART_InitCallbacksToDefault+0x74>)
 800780e:	505a      	str	r2, [r3, r1]
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	21a0      	movs	r1, #160	@ 0xa0
 8007814:	4a0e      	ldr	r2, [pc, #56]	@ (8007850 <UART_InitCallbacksToDefault+0x78>)
 8007816:	505a      	str	r2, [r3, r1]
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	21a4      	movs	r1, #164	@ 0xa4
 800781c:	4a0d      	ldr	r2, [pc, #52]	@ (8007854 <UART_InitCallbacksToDefault+0x7c>)
 800781e:	505a      	str	r2, [r3, r1]
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	21a8      	movs	r1, #168	@ 0xa8
 8007824:	4a0c      	ldr	r2, [pc, #48]	@ (8007858 <UART_InitCallbacksToDefault+0x80>)
 8007826:	505a      	str	r2, [r3, r1]
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	21ac      	movs	r1, #172	@ 0xac
 800782c:	4a0b      	ldr	r2, [pc, #44]	@ (800785c <UART_InitCallbacksToDefault+0x84>)
 800782e:	505a      	str	r2, [r3, r1]

}
 8007830:	46c0      	nop			@ (mov r8, r8)
 8007832:	46bd      	mov	sp, r7
 8007834:	b002      	add	sp, #8
 8007836:	bd80      	pop	{r7, pc}
 8007838:	08007751 	.word	0x08007751
 800783c:	08007741 	.word	0x08007741
 8007840:	08007771 	.word	0x08007771
 8007844:	08007761 	.word	0x08007761
 8007848:	08007781 	.word	0x08007781
 800784c:	08007791 	.word	0x08007791
 8007850:	080077a1 	.word	0x080077a1
 8007854:	080077b1 	.word	0x080077b1
 8007858:	08008741 	.word	0x08008741
 800785c:	080077c1 	.word	0x080077c1

08007860 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007860:	b5b0      	push	{r4, r5, r7, lr}
 8007862:	b08e      	sub	sp, #56	@ 0x38
 8007864:	af00      	add	r7, sp, #0
 8007866:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007868:	231a      	movs	r3, #26
 800786a:	2218      	movs	r2, #24
 800786c:	189b      	adds	r3, r3, r2
 800786e:	19db      	adds	r3, r3, r7
 8007870:	2200      	movs	r2, #0
 8007872:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007874:	69fb      	ldr	r3, [r7, #28]
 8007876:	689a      	ldr	r2, [r3, #8]
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	691b      	ldr	r3, [r3, #16]
 800787c:	431a      	orrs	r2, r3
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	695b      	ldr	r3, [r3, #20]
 8007882:	431a      	orrs	r2, r3
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	69db      	ldr	r3, [r3, #28]
 8007888:	4313      	orrs	r3, r2
 800788a:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800788c:	69fb      	ldr	r3, [r7, #28]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4ac3      	ldr	r2, [pc, #780]	@ (8007ba0 <UART_SetConfig+0x340>)
 8007894:	4013      	ands	r3, r2
 8007896:	0019      	movs	r1, r3
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800789e:	430a      	orrs	r2, r1
 80078a0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078a2:	69fb      	ldr	r3, [r7, #28]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	4abe      	ldr	r2, [pc, #760]	@ (8007ba4 <UART_SetConfig+0x344>)
 80078aa:	4013      	ands	r3, r2
 80078ac:	0019      	movs	r1, r3
 80078ae:	69fb      	ldr	r3, [r7, #28]
 80078b0:	68da      	ldr	r2, [r3, #12]
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	430a      	orrs	r2, r1
 80078b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	699b      	ldr	r3, [r3, #24]
 80078be:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80078c0:	69fb      	ldr	r3, [r7, #28]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4ab8      	ldr	r2, [pc, #736]	@ (8007ba8 <UART_SetConfig+0x348>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d004      	beq.n	80078d4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80078ca:	69fb      	ldr	r3, [r7, #28]
 80078cc:	6a1b      	ldr	r3, [r3, #32]
 80078ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80078d0:	4313      	orrs	r3, r2
 80078d2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80078d4:	69fb      	ldr	r3, [r7, #28]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	4ab4      	ldr	r2, [pc, #720]	@ (8007bac <UART_SetConfig+0x34c>)
 80078dc:	4013      	ands	r3, r2
 80078de:	0019      	movs	r1, r3
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80078e6:	430a      	orrs	r2, r1
 80078e8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4ab0      	ldr	r2, [pc, #704]	@ (8007bb0 <UART_SetConfig+0x350>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d131      	bne.n	8007958 <UART_SetConfig+0xf8>
 80078f4:	4baf      	ldr	r3, [pc, #700]	@ (8007bb4 <UART_SetConfig+0x354>)
 80078f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078f8:	2203      	movs	r2, #3
 80078fa:	4013      	ands	r3, r2
 80078fc:	2b03      	cmp	r3, #3
 80078fe:	d01d      	beq.n	800793c <UART_SetConfig+0xdc>
 8007900:	d823      	bhi.n	800794a <UART_SetConfig+0xea>
 8007902:	2b02      	cmp	r3, #2
 8007904:	d00c      	beq.n	8007920 <UART_SetConfig+0xc0>
 8007906:	d820      	bhi.n	800794a <UART_SetConfig+0xea>
 8007908:	2b00      	cmp	r3, #0
 800790a:	d002      	beq.n	8007912 <UART_SetConfig+0xb2>
 800790c:	2b01      	cmp	r3, #1
 800790e:	d00e      	beq.n	800792e <UART_SetConfig+0xce>
 8007910:	e01b      	b.n	800794a <UART_SetConfig+0xea>
 8007912:	231b      	movs	r3, #27
 8007914:	2218      	movs	r2, #24
 8007916:	189b      	adds	r3, r3, r2
 8007918:	19db      	adds	r3, r3, r7
 800791a:	2201      	movs	r2, #1
 800791c:	701a      	strb	r2, [r3, #0]
 800791e:	e0b4      	b.n	8007a8a <UART_SetConfig+0x22a>
 8007920:	231b      	movs	r3, #27
 8007922:	2218      	movs	r2, #24
 8007924:	189b      	adds	r3, r3, r2
 8007926:	19db      	adds	r3, r3, r7
 8007928:	2202      	movs	r2, #2
 800792a:	701a      	strb	r2, [r3, #0]
 800792c:	e0ad      	b.n	8007a8a <UART_SetConfig+0x22a>
 800792e:	231b      	movs	r3, #27
 8007930:	2218      	movs	r2, #24
 8007932:	189b      	adds	r3, r3, r2
 8007934:	19db      	adds	r3, r3, r7
 8007936:	2204      	movs	r2, #4
 8007938:	701a      	strb	r2, [r3, #0]
 800793a:	e0a6      	b.n	8007a8a <UART_SetConfig+0x22a>
 800793c:	231b      	movs	r3, #27
 800793e:	2218      	movs	r2, #24
 8007940:	189b      	adds	r3, r3, r2
 8007942:	19db      	adds	r3, r3, r7
 8007944:	2208      	movs	r2, #8
 8007946:	701a      	strb	r2, [r3, #0]
 8007948:	e09f      	b.n	8007a8a <UART_SetConfig+0x22a>
 800794a:	231b      	movs	r3, #27
 800794c:	2218      	movs	r2, #24
 800794e:	189b      	adds	r3, r3, r2
 8007950:	19db      	adds	r3, r3, r7
 8007952:	2210      	movs	r2, #16
 8007954:	701a      	strb	r2, [r3, #0]
 8007956:	e098      	b.n	8007a8a <UART_SetConfig+0x22a>
 8007958:	69fb      	ldr	r3, [r7, #28]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a96      	ldr	r2, [pc, #600]	@ (8007bb8 <UART_SetConfig+0x358>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d131      	bne.n	80079c6 <UART_SetConfig+0x166>
 8007962:	4b94      	ldr	r3, [pc, #592]	@ (8007bb4 <UART_SetConfig+0x354>)
 8007964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007966:	220c      	movs	r2, #12
 8007968:	4013      	ands	r3, r2
 800796a:	2b0c      	cmp	r3, #12
 800796c:	d01d      	beq.n	80079aa <UART_SetConfig+0x14a>
 800796e:	d823      	bhi.n	80079b8 <UART_SetConfig+0x158>
 8007970:	2b08      	cmp	r3, #8
 8007972:	d00c      	beq.n	800798e <UART_SetConfig+0x12e>
 8007974:	d820      	bhi.n	80079b8 <UART_SetConfig+0x158>
 8007976:	2b00      	cmp	r3, #0
 8007978:	d002      	beq.n	8007980 <UART_SetConfig+0x120>
 800797a:	2b04      	cmp	r3, #4
 800797c:	d00e      	beq.n	800799c <UART_SetConfig+0x13c>
 800797e:	e01b      	b.n	80079b8 <UART_SetConfig+0x158>
 8007980:	231b      	movs	r3, #27
 8007982:	2218      	movs	r2, #24
 8007984:	189b      	adds	r3, r3, r2
 8007986:	19db      	adds	r3, r3, r7
 8007988:	2200      	movs	r2, #0
 800798a:	701a      	strb	r2, [r3, #0]
 800798c:	e07d      	b.n	8007a8a <UART_SetConfig+0x22a>
 800798e:	231b      	movs	r3, #27
 8007990:	2218      	movs	r2, #24
 8007992:	189b      	adds	r3, r3, r2
 8007994:	19db      	adds	r3, r3, r7
 8007996:	2202      	movs	r2, #2
 8007998:	701a      	strb	r2, [r3, #0]
 800799a:	e076      	b.n	8007a8a <UART_SetConfig+0x22a>
 800799c:	231b      	movs	r3, #27
 800799e:	2218      	movs	r2, #24
 80079a0:	189b      	adds	r3, r3, r2
 80079a2:	19db      	adds	r3, r3, r7
 80079a4:	2204      	movs	r2, #4
 80079a6:	701a      	strb	r2, [r3, #0]
 80079a8:	e06f      	b.n	8007a8a <UART_SetConfig+0x22a>
 80079aa:	231b      	movs	r3, #27
 80079ac:	2218      	movs	r2, #24
 80079ae:	189b      	adds	r3, r3, r2
 80079b0:	19db      	adds	r3, r3, r7
 80079b2:	2208      	movs	r2, #8
 80079b4:	701a      	strb	r2, [r3, #0]
 80079b6:	e068      	b.n	8007a8a <UART_SetConfig+0x22a>
 80079b8:	231b      	movs	r3, #27
 80079ba:	2218      	movs	r2, #24
 80079bc:	189b      	adds	r3, r3, r2
 80079be:	19db      	adds	r3, r3, r7
 80079c0:	2210      	movs	r2, #16
 80079c2:	701a      	strb	r2, [r3, #0]
 80079c4:	e061      	b.n	8007a8a <UART_SetConfig+0x22a>
 80079c6:	69fb      	ldr	r3, [r7, #28]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a7c      	ldr	r2, [pc, #496]	@ (8007bbc <UART_SetConfig+0x35c>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d106      	bne.n	80079de <UART_SetConfig+0x17e>
 80079d0:	231b      	movs	r3, #27
 80079d2:	2218      	movs	r2, #24
 80079d4:	189b      	adds	r3, r3, r2
 80079d6:	19db      	adds	r3, r3, r7
 80079d8:	2200      	movs	r2, #0
 80079da:	701a      	strb	r2, [r3, #0]
 80079dc:	e055      	b.n	8007a8a <UART_SetConfig+0x22a>
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a77      	ldr	r2, [pc, #476]	@ (8007bc0 <UART_SetConfig+0x360>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d106      	bne.n	80079f6 <UART_SetConfig+0x196>
 80079e8:	231b      	movs	r3, #27
 80079ea:	2218      	movs	r2, #24
 80079ec:	189b      	adds	r3, r3, r2
 80079ee:	19db      	adds	r3, r3, r7
 80079f0:	2200      	movs	r2, #0
 80079f2:	701a      	strb	r2, [r3, #0]
 80079f4:	e049      	b.n	8007a8a <UART_SetConfig+0x22a>
 80079f6:	69fb      	ldr	r3, [r7, #28]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a6b      	ldr	r2, [pc, #428]	@ (8007ba8 <UART_SetConfig+0x348>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d13e      	bne.n	8007a7e <UART_SetConfig+0x21e>
 8007a00:	4b6c      	ldr	r3, [pc, #432]	@ (8007bb4 <UART_SetConfig+0x354>)
 8007a02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a04:	23c0      	movs	r3, #192	@ 0xc0
 8007a06:	011b      	lsls	r3, r3, #4
 8007a08:	4013      	ands	r3, r2
 8007a0a:	22c0      	movs	r2, #192	@ 0xc0
 8007a0c:	0112      	lsls	r2, r2, #4
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d027      	beq.n	8007a62 <UART_SetConfig+0x202>
 8007a12:	22c0      	movs	r2, #192	@ 0xc0
 8007a14:	0112      	lsls	r2, r2, #4
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d82a      	bhi.n	8007a70 <UART_SetConfig+0x210>
 8007a1a:	2280      	movs	r2, #128	@ 0x80
 8007a1c:	0112      	lsls	r2, r2, #4
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d011      	beq.n	8007a46 <UART_SetConfig+0x1e6>
 8007a22:	2280      	movs	r2, #128	@ 0x80
 8007a24:	0112      	lsls	r2, r2, #4
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d822      	bhi.n	8007a70 <UART_SetConfig+0x210>
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d004      	beq.n	8007a38 <UART_SetConfig+0x1d8>
 8007a2e:	2280      	movs	r2, #128	@ 0x80
 8007a30:	00d2      	lsls	r2, r2, #3
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d00e      	beq.n	8007a54 <UART_SetConfig+0x1f4>
 8007a36:	e01b      	b.n	8007a70 <UART_SetConfig+0x210>
 8007a38:	231b      	movs	r3, #27
 8007a3a:	2218      	movs	r2, #24
 8007a3c:	189b      	adds	r3, r3, r2
 8007a3e:	19db      	adds	r3, r3, r7
 8007a40:	2200      	movs	r2, #0
 8007a42:	701a      	strb	r2, [r3, #0]
 8007a44:	e021      	b.n	8007a8a <UART_SetConfig+0x22a>
 8007a46:	231b      	movs	r3, #27
 8007a48:	2218      	movs	r2, #24
 8007a4a:	189b      	adds	r3, r3, r2
 8007a4c:	19db      	adds	r3, r3, r7
 8007a4e:	2202      	movs	r2, #2
 8007a50:	701a      	strb	r2, [r3, #0]
 8007a52:	e01a      	b.n	8007a8a <UART_SetConfig+0x22a>
 8007a54:	231b      	movs	r3, #27
 8007a56:	2218      	movs	r2, #24
 8007a58:	189b      	adds	r3, r3, r2
 8007a5a:	19db      	adds	r3, r3, r7
 8007a5c:	2204      	movs	r2, #4
 8007a5e:	701a      	strb	r2, [r3, #0]
 8007a60:	e013      	b.n	8007a8a <UART_SetConfig+0x22a>
 8007a62:	231b      	movs	r3, #27
 8007a64:	2218      	movs	r2, #24
 8007a66:	189b      	adds	r3, r3, r2
 8007a68:	19db      	adds	r3, r3, r7
 8007a6a:	2208      	movs	r2, #8
 8007a6c:	701a      	strb	r2, [r3, #0]
 8007a6e:	e00c      	b.n	8007a8a <UART_SetConfig+0x22a>
 8007a70:	231b      	movs	r3, #27
 8007a72:	2218      	movs	r2, #24
 8007a74:	189b      	adds	r3, r3, r2
 8007a76:	19db      	adds	r3, r3, r7
 8007a78:	2210      	movs	r2, #16
 8007a7a:	701a      	strb	r2, [r3, #0]
 8007a7c:	e005      	b.n	8007a8a <UART_SetConfig+0x22a>
 8007a7e:	231b      	movs	r3, #27
 8007a80:	2218      	movs	r2, #24
 8007a82:	189b      	adds	r3, r3, r2
 8007a84:	19db      	adds	r3, r3, r7
 8007a86:	2210      	movs	r2, #16
 8007a88:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4a46      	ldr	r2, [pc, #280]	@ (8007ba8 <UART_SetConfig+0x348>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d000      	beq.n	8007a96 <UART_SetConfig+0x236>
 8007a94:	e09a      	b.n	8007bcc <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007a96:	231b      	movs	r3, #27
 8007a98:	2218      	movs	r2, #24
 8007a9a:	189b      	adds	r3, r3, r2
 8007a9c:	19db      	adds	r3, r3, r7
 8007a9e:	781b      	ldrb	r3, [r3, #0]
 8007aa0:	2b08      	cmp	r3, #8
 8007aa2:	d01d      	beq.n	8007ae0 <UART_SetConfig+0x280>
 8007aa4:	dc20      	bgt.n	8007ae8 <UART_SetConfig+0x288>
 8007aa6:	2b04      	cmp	r3, #4
 8007aa8:	d015      	beq.n	8007ad6 <UART_SetConfig+0x276>
 8007aaa:	dc1d      	bgt.n	8007ae8 <UART_SetConfig+0x288>
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d002      	beq.n	8007ab6 <UART_SetConfig+0x256>
 8007ab0:	2b02      	cmp	r3, #2
 8007ab2:	d005      	beq.n	8007ac0 <UART_SetConfig+0x260>
 8007ab4:	e018      	b.n	8007ae8 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ab6:	f7fe f88f 	bl	8005bd8 <HAL_RCC_GetPCLK1Freq>
 8007aba:	0003      	movs	r3, r0
 8007abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007abe:	e01c      	b.n	8007afa <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ac0:	4b3c      	ldr	r3, [pc, #240]	@ (8007bb4 <UART_SetConfig+0x354>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	2210      	movs	r2, #16
 8007ac6:	4013      	ands	r3, r2
 8007ac8:	d002      	beq.n	8007ad0 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007aca:	4b3e      	ldr	r3, [pc, #248]	@ (8007bc4 <UART_SetConfig+0x364>)
 8007acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007ace:	e014      	b.n	8007afa <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8007ad0:	4b3d      	ldr	r3, [pc, #244]	@ (8007bc8 <UART_SetConfig+0x368>)
 8007ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ad4:	e011      	b.n	8007afa <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ad6:	f7fd ffef 	bl	8005ab8 <HAL_RCC_GetSysClockFreq>
 8007ada:	0003      	movs	r3, r0
 8007adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ade:	e00c      	b.n	8007afa <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ae0:	2380      	movs	r3, #128	@ 0x80
 8007ae2:	021b      	lsls	r3, r3, #8
 8007ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ae6:	e008      	b.n	8007afa <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8007aec:	231a      	movs	r3, #26
 8007aee:	2218      	movs	r2, #24
 8007af0:	189b      	adds	r3, r3, r2
 8007af2:	19db      	adds	r3, r3, r7
 8007af4:	2201      	movs	r2, #1
 8007af6:	701a      	strb	r2, [r3, #0]
        break;
 8007af8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d100      	bne.n	8007b02 <UART_SetConfig+0x2a2>
 8007b00:	e133      	b.n	8007d6a <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	685a      	ldr	r2, [r3, #4]
 8007b06:	0013      	movs	r3, r2
 8007b08:	005b      	lsls	r3, r3, #1
 8007b0a:	189b      	adds	r3, r3, r2
 8007b0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d305      	bcc.n	8007b1e <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007b12:	69fb      	ldr	r3, [r7, #28]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007b18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d906      	bls.n	8007b2c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8007b1e:	231a      	movs	r3, #26
 8007b20:	2218      	movs	r2, #24
 8007b22:	189b      	adds	r3, r3, r2
 8007b24:	19db      	adds	r3, r3, r7
 8007b26:	2201      	movs	r2, #1
 8007b28:	701a      	strb	r2, [r3, #0]
 8007b2a:	e11e      	b.n	8007d6a <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b2e:	613b      	str	r3, [r7, #16]
 8007b30:	2300      	movs	r3, #0
 8007b32:	617b      	str	r3, [r7, #20]
 8007b34:	6939      	ldr	r1, [r7, #16]
 8007b36:	697a      	ldr	r2, [r7, #20]
 8007b38:	000b      	movs	r3, r1
 8007b3a:	0e1b      	lsrs	r3, r3, #24
 8007b3c:	0010      	movs	r0, r2
 8007b3e:	0205      	lsls	r5, r0, #8
 8007b40:	431d      	orrs	r5, r3
 8007b42:	000b      	movs	r3, r1
 8007b44:	021c      	lsls	r4, r3, #8
 8007b46:	69fb      	ldr	r3, [r7, #28]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	085b      	lsrs	r3, r3, #1
 8007b4c:	60bb      	str	r3, [r7, #8]
 8007b4e:	2300      	movs	r3, #0
 8007b50:	60fb      	str	r3, [r7, #12]
 8007b52:	68b8      	ldr	r0, [r7, #8]
 8007b54:	68f9      	ldr	r1, [r7, #12]
 8007b56:	1900      	adds	r0, r0, r4
 8007b58:	4169      	adcs	r1, r5
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	603b      	str	r3, [r7, #0]
 8007b60:	2300      	movs	r3, #0
 8007b62:	607b      	str	r3, [r7, #4]
 8007b64:	683a      	ldr	r2, [r7, #0]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f7f8 fca8 	bl	80004bc <__aeabi_uldivmod>
 8007b6c:	0002      	movs	r2, r0
 8007b6e:	000b      	movs	r3, r1
 8007b70:	0013      	movs	r3, r2
 8007b72:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007b74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b76:	23c0      	movs	r3, #192	@ 0xc0
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d309      	bcc.n	8007b92 <UART_SetConfig+0x332>
 8007b7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b80:	2380      	movs	r3, #128	@ 0x80
 8007b82:	035b      	lsls	r3, r3, #13
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d204      	bcs.n	8007b92 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8007b88:	69fb      	ldr	r3, [r7, #28]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b8e:	60da      	str	r2, [r3, #12]
 8007b90:	e0eb      	b.n	8007d6a <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8007b92:	231a      	movs	r3, #26
 8007b94:	2218      	movs	r2, #24
 8007b96:	189b      	adds	r3, r3, r2
 8007b98:	19db      	adds	r3, r3, r7
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	701a      	strb	r2, [r3, #0]
 8007b9e:	e0e4      	b.n	8007d6a <UART_SetConfig+0x50a>
 8007ba0:	efff69f3 	.word	0xefff69f3
 8007ba4:	ffffcfff 	.word	0xffffcfff
 8007ba8:	40004800 	.word	0x40004800
 8007bac:	fffff4ff 	.word	0xfffff4ff
 8007bb0:	40013800 	.word	0x40013800
 8007bb4:	40021000 	.word	0x40021000
 8007bb8:	40004400 	.word	0x40004400
 8007bbc:	40004c00 	.word	0x40004c00
 8007bc0:	40005000 	.word	0x40005000
 8007bc4:	003d0900 	.word	0x003d0900
 8007bc8:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bcc:	69fb      	ldr	r3, [r7, #28]
 8007bce:	69da      	ldr	r2, [r3, #28]
 8007bd0:	2380      	movs	r3, #128	@ 0x80
 8007bd2:	021b      	lsls	r3, r3, #8
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d000      	beq.n	8007bda <UART_SetConfig+0x37a>
 8007bd8:	e070      	b.n	8007cbc <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8007bda:	231b      	movs	r3, #27
 8007bdc:	2218      	movs	r2, #24
 8007bde:	189b      	adds	r3, r3, r2
 8007be0:	19db      	adds	r3, r3, r7
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	2b08      	cmp	r3, #8
 8007be6:	d822      	bhi.n	8007c2e <UART_SetConfig+0x3ce>
 8007be8:	009a      	lsls	r2, r3, #2
 8007bea:	4b67      	ldr	r3, [pc, #412]	@ (8007d88 <UART_SetConfig+0x528>)
 8007bec:	18d3      	adds	r3, r2, r3
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bf2:	f7fd fff1 	bl	8005bd8 <HAL_RCC_GetPCLK1Freq>
 8007bf6:	0003      	movs	r3, r0
 8007bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007bfa:	e021      	b.n	8007c40 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bfc:	f7fe f802 	bl	8005c04 <HAL_RCC_GetPCLK2Freq>
 8007c00:	0003      	movs	r3, r0
 8007c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007c04:	e01c      	b.n	8007c40 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c06:	4b61      	ldr	r3, [pc, #388]	@ (8007d8c <UART_SetConfig+0x52c>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	2210      	movs	r2, #16
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	d002      	beq.n	8007c16 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007c10:	4b5f      	ldr	r3, [pc, #380]	@ (8007d90 <UART_SetConfig+0x530>)
 8007c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007c14:	e014      	b.n	8007c40 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8007c16:	4b5f      	ldr	r3, [pc, #380]	@ (8007d94 <UART_SetConfig+0x534>)
 8007c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007c1a:	e011      	b.n	8007c40 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c1c:	f7fd ff4c 	bl	8005ab8 <HAL_RCC_GetSysClockFreq>
 8007c20:	0003      	movs	r3, r0
 8007c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007c24:	e00c      	b.n	8007c40 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c26:	2380      	movs	r3, #128	@ 0x80
 8007c28:	021b      	lsls	r3, r3, #8
 8007c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007c2c:	e008      	b.n	8007c40 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8007c32:	231a      	movs	r3, #26
 8007c34:	2218      	movs	r2, #24
 8007c36:	189b      	adds	r3, r3, r2
 8007c38:	19db      	adds	r3, r3, r7
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	701a      	strb	r2, [r3, #0]
        break;
 8007c3e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d100      	bne.n	8007c48 <UART_SetConfig+0x3e8>
 8007c46:	e090      	b.n	8007d6a <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c4a:	005a      	lsls	r2, r3, #1
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	685b      	ldr	r3, [r3, #4]
 8007c50:	085b      	lsrs	r3, r3, #1
 8007c52:	18d2      	adds	r2, r2, r3
 8007c54:	69fb      	ldr	r3, [r7, #28]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	0019      	movs	r1, r3
 8007c5a:	0010      	movs	r0, r2
 8007c5c:	f7f8 fa7a 	bl	8000154 <__udivsi3>
 8007c60:	0003      	movs	r3, r0
 8007c62:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c66:	2b0f      	cmp	r3, #15
 8007c68:	d921      	bls.n	8007cae <UART_SetConfig+0x44e>
 8007c6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c6c:	2380      	movs	r3, #128	@ 0x80
 8007c6e:	025b      	lsls	r3, r3, #9
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d21c      	bcs.n	8007cae <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	200e      	movs	r0, #14
 8007c7a:	2418      	movs	r4, #24
 8007c7c:	1903      	adds	r3, r0, r4
 8007c7e:	19db      	adds	r3, r3, r7
 8007c80:	210f      	movs	r1, #15
 8007c82:	438a      	bics	r2, r1
 8007c84:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c88:	085b      	lsrs	r3, r3, #1
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	2207      	movs	r2, #7
 8007c8e:	4013      	ands	r3, r2
 8007c90:	b299      	uxth	r1, r3
 8007c92:	1903      	adds	r3, r0, r4
 8007c94:	19db      	adds	r3, r3, r7
 8007c96:	1902      	adds	r2, r0, r4
 8007c98:	19d2      	adds	r2, r2, r7
 8007c9a:	8812      	ldrh	r2, [r2, #0]
 8007c9c:	430a      	orrs	r2, r1
 8007c9e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	1902      	adds	r2, r0, r4
 8007ca6:	19d2      	adds	r2, r2, r7
 8007ca8:	8812      	ldrh	r2, [r2, #0]
 8007caa:	60da      	str	r2, [r3, #12]
 8007cac:	e05d      	b.n	8007d6a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8007cae:	231a      	movs	r3, #26
 8007cb0:	2218      	movs	r2, #24
 8007cb2:	189b      	adds	r3, r3, r2
 8007cb4:	19db      	adds	r3, r3, r7
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	701a      	strb	r2, [r3, #0]
 8007cba:	e056      	b.n	8007d6a <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007cbc:	231b      	movs	r3, #27
 8007cbe:	2218      	movs	r2, #24
 8007cc0:	189b      	adds	r3, r3, r2
 8007cc2:	19db      	adds	r3, r3, r7
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	2b08      	cmp	r3, #8
 8007cc8:	d822      	bhi.n	8007d10 <UART_SetConfig+0x4b0>
 8007cca:	009a      	lsls	r2, r3, #2
 8007ccc:	4b32      	ldr	r3, [pc, #200]	@ (8007d98 <UART_SetConfig+0x538>)
 8007cce:	18d3      	adds	r3, r2, r3
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cd4:	f7fd ff80 	bl	8005bd8 <HAL_RCC_GetPCLK1Freq>
 8007cd8:	0003      	movs	r3, r0
 8007cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007cdc:	e021      	b.n	8007d22 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cde:	f7fd ff91 	bl	8005c04 <HAL_RCC_GetPCLK2Freq>
 8007ce2:	0003      	movs	r3, r0
 8007ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ce6:	e01c      	b.n	8007d22 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ce8:	4b28      	ldr	r3, [pc, #160]	@ (8007d8c <UART_SetConfig+0x52c>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	2210      	movs	r2, #16
 8007cee:	4013      	ands	r3, r2
 8007cf0:	d002      	beq.n	8007cf8 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007cf2:	4b27      	ldr	r3, [pc, #156]	@ (8007d90 <UART_SetConfig+0x530>)
 8007cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007cf6:	e014      	b.n	8007d22 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8007cf8:	4b26      	ldr	r3, [pc, #152]	@ (8007d94 <UART_SetConfig+0x534>)
 8007cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007cfc:	e011      	b.n	8007d22 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cfe:	f7fd fedb 	bl	8005ab8 <HAL_RCC_GetSysClockFreq>
 8007d02:	0003      	movs	r3, r0
 8007d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007d06:	e00c      	b.n	8007d22 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d08:	2380      	movs	r3, #128	@ 0x80
 8007d0a:	021b      	lsls	r3, r3, #8
 8007d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007d0e:	e008      	b.n	8007d22 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8007d10:	2300      	movs	r3, #0
 8007d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8007d14:	231a      	movs	r3, #26
 8007d16:	2218      	movs	r2, #24
 8007d18:	189b      	adds	r3, r3, r2
 8007d1a:	19db      	adds	r3, r3, r7
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	701a      	strb	r2, [r3, #0]
        break;
 8007d20:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8007d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d020      	beq.n	8007d6a <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007d28:	69fb      	ldr	r3, [r7, #28]
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	085a      	lsrs	r2, r3, #1
 8007d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d30:	18d2      	adds	r2, r2, r3
 8007d32:	69fb      	ldr	r3, [r7, #28]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	0019      	movs	r1, r3
 8007d38:	0010      	movs	r0, r2
 8007d3a:	f7f8 fa0b 	bl	8000154 <__udivsi3>
 8007d3e:	0003      	movs	r3, r0
 8007d40:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d44:	2b0f      	cmp	r3, #15
 8007d46:	d90a      	bls.n	8007d5e <UART_SetConfig+0x4fe>
 8007d48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d4a:	2380      	movs	r3, #128	@ 0x80
 8007d4c:	025b      	lsls	r3, r3, #9
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	d205      	bcs.n	8007d5e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d54:	b29a      	uxth	r2, r3
 8007d56:	69fb      	ldr	r3, [r7, #28]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	60da      	str	r2, [r3, #12]
 8007d5c:	e005      	b.n	8007d6a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8007d5e:	231a      	movs	r3, #26
 8007d60:	2218      	movs	r2, #24
 8007d62:	189b      	adds	r3, r3, r2
 8007d64:	19db      	adds	r3, r3, r7
 8007d66:	2201      	movs	r2, #1
 8007d68:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d6a:	69fb      	ldr	r3, [r7, #28]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	2200      	movs	r2, #0
 8007d74:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007d76:	231a      	movs	r3, #26
 8007d78:	2218      	movs	r2, #24
 8007d7a:	189b      	adds	r3, r3, r2
 8007d7c:	19db      	adds	r3, r3, r7
 8007d7e:	781b      	ldrb	r3, [r3, #0]
}
 8007d80:	0018      	movs	r0, r3
 8007d82:	46bd      	mov	sp, r7
 8007d84:	b00e      	add	sp, #56	@ 0x38
 8007d86:	bdb0      	pop	{r4, r5, r7, pc}
 8007d88:	08011cb8 	.word	0x08011cb8
 8007d8c:	40021000 	.word	0x40021000
 8007d90:	003d0900 	.word	0x003d0900
 8007d94:	00f42400 	.word	0x00f42400
 8007d98:	08011cdc 	.word	0x08011cdc

08007d9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da8:	2208      	movs	r2, #8
 8007daa:	4013      	ands	r3, r2
 8007dac:	d00b      	beq.n	8007dc6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	4a4a      	ldr	r2, [pc, #296]	@ (8007ee0 <UART_AdvFeatureConfig+0x144>)
 8007db6:	4013      	ands	r3, r2
 8007db8:	0019      	movs	r1, r3
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	430a      	orrs	r2, r1
 8007dc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dca:	2201      	movs	r2, #1
 8007dcc:	4013      	ands	r3, r2
 8007dce:	d00b      	beq.n	8007de8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	685b      	ldr	r3, [r3, #4]
 8007dd6:	4a43      	ldr	r2, [pc, #268]	@ (8007ee4 <UART_AdvFeatureConfig+0x148>)
 8007dd8:	4013      	ands	r3, r2
 8007dda:	0019      	movs	r1, r3
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	430a      	orrs	r2, r1
 8007de6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dec:	2202      	movs	r2, #2
 8007dee:	4013      	ands	r3, r2
 8007df0:	d00b      	beq.n	8007e0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	4a3b      	ldr	r2, [pc, #236]	@ (8007ee8 <UART_AdvFeatureConfig+0x14c>)
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	0019      	movs	r1, r3
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	430a      	orrs	r2, r1
 8007e08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e0e:	2204      	movs	r2, #4
 8007e10:	4013      	ands	r3, r2
 8007e12:	d00b      	beq.n	8007e2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	4a34      	ldr	r2, [pc, #208]	@ (8007eec <UART_AdvFeatureConfig+0x150>)
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	0019      	movs	r1, r3
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	430a      	orrs	r2, r1
 8007e2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e30:	2210      	movs	r2, #16
 8007e32:	4013      	ands	r3, r2
 8007e34:	d00b      	beq.n	8007e4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	4a2c      	ldr	r2, [pc, #176]	@ (8007ef0 <UART_AdvFeatureConfig+0x154>)
 8007e3e:	4013      	ands	r3, r2
 8007e40:	0019      	movs	r1, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	430a      	orrs	r2, r1
 8007e4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e52:	2220      	movs	r2, #32
 8007e54:	4013      	ands	r3, r2
 8007e56:	d00b      	beq.n	8007e70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	4a25      	ldr	r2, [pc, #148]	@ (8007ef4 <UART_AdvFeatureConfig+0x158>)
 8007e60:	4013      	ands	r3, r2
 8007e62:	0019      	movs	r1, r3
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	430a      	orrs	r2, r1
 8007e6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e74:	2240      	movs	r2, #64	@ 0x40
 8007e76:	4013      	ands	r3, r2
 8007e78:	d01d      	beq.n	8007eb6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	4a1d      	ldr	r2, [pc, #116]	@ (8007ef8 <UART_AdvFeatureConfig+0x15c>)
 8007e82:	4013      	ands	r3, r2
 8007e84:	0019      	movs	r1, r3
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	430a      	orrs	r2, r1
 8007e90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e96:	2380      	movs	r3, #128	@ 0x80
 8007e98:	035b      	lsls	r3, r3, #13
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d10b      	bne.n	8007eb6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	4a15      	ldr	r2, [pc, #84]	@ (8007efc <UART_AdvFeatureConfig+0x160>)
 8007ea6:	4013      	ands	r3, r2
 8007ea8:	0019      	movs	r1, r3
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	430a      	orrs	r2, r1
 8007eb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eba:	2280      	movs	r2, #128	@ 0x80
 8007ebc:	4013      	ands	r3, r2
 8007ebe:	d00b      	beq.n	8007ed8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	4a0e      	ldr	r2, [pc, #56]	@ (8007f00 <UART_AdvFeatureConfig+0x164>)
 8007ec8:	4013      	ands	r3, r2
 8007eca:	0019      	movs	r1, r3
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	430a      	orrs	r2, r1
 8007ed6:	605a      	str	r2, [r3, #4]
  }
}
 8007ed8:	46c0      	nop			@ (mov r8, r8)
 8007eda:	46bd      	mov	sp, r7
 8007edc:	b002      	add	sp, #8
 8007ede:	bd80      	pop	{r7, pc}
 8007ee0:	ffff7fff 	.word	0xffff7fff
 8007ee4:	fffdffff 	.word	0xfffdffff
 8007ee8:	fffeffff 	.word	0xfffeffff
 8007eec:	fffbffff 	.word	0xfffbffff
 8007ef0:	ffffefff 	.word	0xffffefff
 8007ef4:	ffffdfff 	.word	0xffffdfff
 8007ef8:	ffefffff 	.word	0xffefffff
 8007efc:	ff9fffff 	.word	0xff9fffff
 8007f00:	fff7ffff 	.word	0xfff7ffff

08007f04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b092      	sub	sp, #72	@ 0x48
 8007f08:	af02      	add	r7, sp, #8
 8007f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2284      	movs	r2, #132	@ 0x84
 8007f10:	2100      	movs	r1, #0
 8007f12:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007f14:	f7fc fc08 	bl	8004728 <HAL_GetTick>
 8007f18:	0003      	movs	r3, r0
 8007f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	2208      	movs	r2, #8
 8007f24:	4013      	ands	r3, r2
 8007f26:	2b08      	cmp	r3, #8
 8007f28:	d12c      	bne.n	8007f84 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f2c:	2280      	movs	r2, #128	@ 0x80
 8007f2e:	0391      	lsls	r1, r2, #14
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	4a46      	ldr	r2, [pc, #280]	@ (800804c <UART_CheckIdleState+0x148>)
 8007f34:	9200      	str	r2, [sp, #0]
 8007f36:	2200      	movs	r2, #0
 8007f38:	f000 f88c 	bl	8008054 <UART_WaitOnFlagUntilTimeout>
 8007f3c:	1e03      	subs	r3, r0, #0
 8007f3e:	d021      	beq.n	8007f84 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f40:	f3ef 8310 	mrs	r3, PRIMASK
 8007f44:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007f48:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f50:	f383 8810 	msr	PRIMASK, r3
}
 8007f54:	46c0      	nop			@ (mov r8, r8)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	2180      	movs	r1, #128	@ 0x80
 8007f62:	438a      	bics	r2, r1
 8007f64:	601a      	str	r2, [r3, #0]
 8007f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f6c:	f383 8810 	msr	PRIMASK, r3
}
 8007f70:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2220      	movs	r2, #32
 8007f76:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2278      	movs	r2, #120	@ 0x78
 8007f7c:	2100      	movs	r1, #0
 8007f7e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f80:	2303      	movs	r3, #3
 8007f82:	e05f      	b.n	8008044 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	2204      	movs	r2, #4
 8007f8c:	4013      	ands	r3, r2
 8007f8e:	2b04      	cmp	r3, #4
 8007f90:	d146      	bne.n	8008020 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f94:	2280      	movs	r2, #128	@ 0x80
 8007f96:	03d1      	lsls	r1, r2, #15
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	4a2c      	ldr	r2, [pc, #176]	@ (800804c <UART_CheckIdleState+0x148>)
 8007f9c:	9200      	str	r2, [sp, #0]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	f000 f858 	bl	8008054 <UART_WaitOnFlagUntilTimeout>
 8007fa4:	1e03      	subs	r3, r0, #0
 8007fa6:	d03b      	beq.n	8008020 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fa8:	f3ef 8310 	mrs	r3, PRIMASK
 8007fac:	60fb      	str	r3, [r7, #12]
  return(result);
 8007fae:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	f383 8810 	msr	PRIMASK, r3
}
 8007fbc:	46c0      	nop			@ (mov r8, r8)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4921      	ldr	r1, [pc, #132]	@ (8008050 <UART_CheckIdleState+0x14c>)
 8007fca:	400a      	ands	r2, r1
 8007fcc:	601a      	str	r2, [r3, #0]
 8007fce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fd0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	f383 8810 	msr	PRIMASK, r3
}
 8007fd8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fda:	f3ef 8310 	mrs	r3, PRIMASK
 8007fde:	61bb      	str	r3, [r7, #24]
  return(result);
 8007fe0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fe2:	633b      	str	r3, [r7, #48]	@ 0x30
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fe8:	69fb      	ldr	r3, [r7, #28]
 8007fea:	f383 8810 	msr	PRIMASK, r3
}
 8007fee:	46c0      	nop			@ (mov r8, r8)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	689a      	ldr	r2, [r3, #8]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	2101      	movs	r1, #1
 8007ffc:	438a      	bics	r2, r1
 8007ffe:	609a      	str	r2, [r3, #8]
 8008000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008002:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008004:	6a3b      	ldr	r3, [r7, #32]
 8008006:	f383 8810 	msr	PRIMASK, r3
}
 800800a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2280      	movs	r2, #128	@ 0x80
 8008010:	2120      	movs	r1, #32
 8008012:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2278      	movs	r2, #120	@ 0x78
 8008018:	2100      	movs	r1, #0
 800801a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800801c:	2303      	movs	r3, #3
 800801e:	e011      	b.n	8008044 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2220      	movs	r2, #32
 8008024:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2280      	movs	r2, #128	@ 0x80
 800802a:	2120      	movs	r1, #32
 800802c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2200      	movs	r2, #0
 8008032:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2200      	movs	r2, #0
 8008038:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2278      	movs	r2, #120	@ 0x78
 800803e:	2100      	movs	r1, #0
 8008040:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008042:	2300      	movs	r3, #0
}
 8008044:	0018      	movs	r0, r3
 8008046:	46bd      	mov	sp, r7
 8008048:	b010      	add	sp, #64	@ 0x40
 800804a:	bd80      	pop	{r7, pc}
 800804c:	01ffffff 	.word	0x01ffffff
 8008050:	fffffedf 	.word	0xfffffedf

08008054 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b084      	sub	sp, #16
 8008058:	af00      	add	r7, sp, #0
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	603b      	str	r3, [r7, #0]
 8008060:	1dfb      	adds	r3, r7, #7
 8008062:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008064:	e051      	b.n	800810a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008066:	69bb      	ldr	r3, [r7, #24]
 8008068:	3301      	adds	r3, #1
 800806a:	d04e      	beq.n	800810a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800806c:	f7fc fb5c 	bl	8004728 <HAL_GetTick>
 8008070:	0002      	movs	r2, r0
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	1ad3      	subs	r3, r2, r3
 8008076:	69ba      	ldr	r2, [r7, #24]
 8008078:	429a      	cmp	r2, r3
 800807a:	d302      	bcc.n	8008082 <UART_WaitOnFlagUntilTimeout+0x2e>
 800807c:	69bb      	ldr	r3, [r7, #24]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d101      	bne.n	8008086 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008082:	2303      	movs	r3, #3
 8008084:	e051      	b.n	800812a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	2204      	movs	r2, #4
 800808e:	4013      	ands	r3, r2
 8008090:	d03b      	beq.n	800810a <UART_WaitOnFlagUntilTimeout+0xb6>
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	2b80      	cmp	r3, #128	@ 0x80
 8008096:	d038      	beq.n	800810a <UART_WaitOnFlagUntilTimeout+0xb6>
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	2b40      	cmp	r3, #64	@ 0x40
 800809c:	d035      	beq.n	800810a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	69db      	ldr	r3, [r3, #28]
 80080a4:	2208      	movs	r2, #8
 80080a6:	4013      	ands	r3, r2
 80080a8:	2b08      	cmp	r3, #8
 80080aa:	d111      	bne.n	80080d0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2208      	movs	r2, #8
 80080b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	0018      	movs	r0, r3
 80080b8:	f000 f900 	bl	80082bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2284      	movs	r2, #132	@ 0x84
 80080c0:	2108      	movs	r1, #8
 80080c2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2278      	movs	r2, #120	@ 0x78
 80080c8:	2100      	movs	r1, #0
 80080ca:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	e02c      	b.n	800812a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	69da      	ldr	r2, [r3, #28]
 80080d6:	2380      	movs	r3, #128	@ 0x80
 80080d8:	011b      	lsls	r3, r3, #4
 80080da:	401a      	ands	r2, r3
 80080dc:	2380      	movs	r3, #128	@ 0x80
 80080de:	011b      	lsls	r3, r3, #4
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d112      	bne.n	800810a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	2280      	movs	r2, #128	@ 0x80
 80080ea:	0112      	lsls	r2, r2, #4
 80080ec:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	0018      	movs	r0, r3
 80080f2:	f000 f8e3 	bl	80082bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	2284      	movs	r2, #132	@ 0x84
 80080fa:	2120      	movs	r1, #32
 80080fc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2278      	movs	r2, #120	@ 0x78
 8008102:	2100      	movs	r1, #0
 8008104:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008106:	2303      	movs	r3, #3
 8008108:	e00f      	b.n	800812a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	69db      	ldr	r3, [r3, #28]
 8008110:	68ba      	ldr	r2, [r7, #8]
 8008112:	4013      	ands	r3, r2
 8008114:	68ba      	ldr	r2, [r7, #8]
 8008116:	1ad3      	subs	r3, r2, r3
 8008118:	425a      	negs	r2, r3
 800811a:	4153      	adcs	r3, r2
 800811c:	b2db      	uxtb	r3, r3
 800811e:	001a      	movs	r2, r3
 8008120:	1dfb      	adds	r3, r7, #7
 8008122:	781b      	ldrb	r3, [r3, #0]
 8008124:	429a      	cmp	r2, r3
 8008126:	d09e      	beq.n	8008066 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008128:	2300      	movs	r3, #0
}
 800812a:	0018      	movs	r0, r3
 800812c:	46bd      	mov	sp, r7
 800812e:	b004      	add	sp, #16
 8008130:	bd80      	pop	{r7, pc}
	...

08008134 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b090      	sub	sp, #64	@ 0x40
 8008138:	af00      	add	r7, sp, #0
 800813a:	60f8      	str	r0, [r7, #12]
 800813c:	60b9      	str	r1, [r7, #8]
 800813e:	1dbb      	adds	r3, r7, #6
 8008140:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	68ba      	ldr	r2, [r7, #8]
 8008146:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	1dba      	adds	r2, r7, #6
 800814c:	2158      	movs	r1, #88	@ 0x58
 800814e:	8812      	ldrh	r2, [r2, #0]
 8008150:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2284      	movs	r2, #132	@ 0x84
 8008156:	2100      	movs	r1, #0
 8008158:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2280      	movs	r2, #128	@ 0x80
 800815e:	2122      	movs	r1, #34	@ 0x22
 8008160:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008166:	2b00      	cmp	r3, #0
 8008168:	d028      	beq.n	80081bc <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800816e:	4a3e      	ldr	r2, [pc, #248]	@ (8008268 <UART_Start_Receive_DMA+0x134>)
 8008170:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008176:	4a3d      	ldr	r2, [pc, #244]	@ (800826c <UART_Start_Receive_DMA+0x138>)
 8008178:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800817e:	4a3c      	ldr	r2, [pc, #240]	@ (8008270 <UART_Start_Receive_DMA+0x13c>)
 8008180:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008186:	2200      	movs	r2, #0
 8008188:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	3324      	adds	r3, #36	@ 0x24
 8008194:	0019      	movs	r1, r3
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800819a:	001a      	movs	r2, r3
 800819c:	1dbb      	adds	r3, r7, #6
 800819e:	881b      	ldrh	r3, [r3, #0]
 80081a0:	f7fc fc08 	bl	80049b4 <HAL_DMA_Start_IT>
 80081a4:	1e03      	subs	r3, r0, #0
 80081a6:	d009      	beq.n	80081bc <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2284      	movs	r2, #132	@ 0x84
 80081ac:	2110      	movs	r1, #16
 80081ae:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2280      	movs	r2, #128	@ 0x80
 80081b4:	2120      	movs	r1, #32
 80081b6:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 80081b8:	2301      	movs	r3, #1
 80081ba:	e050      	b.n	800825e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	691b      	ldr	r3, [r3, #16]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d019      	beq.n	80081f8 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081c4:	f3ef 8310 	mrs	r3, PRIMASK
 80081c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80081ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80081cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081ce:	2301      	movs	r3, #1
 80081d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081d4:	f383 8810 	msr	PRIMASK, r3
}
 80081d8:	46c0      	nop			@ (mov r8, r8)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	2180      	movs	r1, #128	@ 0x80
 80081e6:	0049      	lsls	r1, r1, #1
 80081e8:	430a      	orrs	r2, r1
 80081ea:	601a      	str	r2, [r3, #0]
 80081ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081ee:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f2:	f383 8810 	msr	PRIMASK, r3
}
 80081f6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081f8:	f3ef 8310 	mrs	r3, PRIMASK
 80081fc:	613b      	str	r3, [r7, #16]
  return(result);
 80081fe:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008200:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008202:	2301      	movs	r3, #1
 8008204:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	f383 8810 	msr	PRIMASK, r3
}
 800820c:	46c0      	nop			@ (mov r8, r8)
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	689a      	ldr	r2, [r3, #8]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	2101      	movs	r1, #1
 800821a:	430a      	orrs	r2, r1
 800821c:	609a      	str	r2, [r3, #8]
 800821e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008220:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008222:	69bb      	ldr	r3, [r7, #24]
 8008224:	f383 8810 	msr	PRIMASK, r3
}
 8008228:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800822a:	f3ef 8310 	mrs	r3, PRIMASK
 800822e:	61fb      	str	r3, [r7, #28]
  return(result);
 8008230:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008232:	637b      	str	r3, [r7, #52]	@ 0x34
 8008234:	2301      	movs	r3, #1
 8008236:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008238:	6a3b      	ldr	r3, [r7, #32]
 800823a:	f383 8810 	msr	PRIMASK, r3
}
 800823e:	46c0      	nop			@ (mov r8, r8)
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	689a      	ldr	r2, [r3, #8]
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	2140      	movs	r1, #64	@ 0x40
 800824c:	430a      	orrs	r2, r1
 800824e:	609a      	str	r2, [r3, #8]
 8008250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008252:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008256:	f383 8810 	msr	PRIMASK, r3
}
 800825a:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 800825c:	2300      	movs	r3, #0
}
 800825e:	0018      	movs	r0, r3
 8008260:	46bd      	mov	sp, r7
 8008262:	b010      	add	sp, #64	@ 0x40
 8008264:	bd80      	pop	{r7, pc}
 8008266:	46c0      	nop			@ (mov r8, r8)
 8008268:	08008445 	.word	0x08008445
 800826c:	080085b1 	.word	0x080085b1
 8008270:	08008635 	.word	0x08008635

08008274 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b086      	sub	sp, #24
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800827c:	f3ef 8310 	mrs	r3, PRIMASK
 8008280:	60bb      	str	r3, [r7, #8]
  return(result);
 8008282:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008284:	617b      	str	r3, [r7, #20]
 8008286:	2301      	movs	r3, #1
 8008288:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f383 8810 	msr	PRIMASK, r3
}
 8008290:	46c0      	nop			@ (mov r8, r8)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	21c0      	movs	r1, #192	@ 0xc0
 800829e:	438a      	bics	r2, r1
 80082a0:	601a      	str	r2, [r3, #0]
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	f383 8810 	msr	PRIMASK, r3
}
 80082ac:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2220      	movs	r2, #32
 80082b2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80082b4:	46c0      	nop			@ (mov r8, r8)
 80082b6:	46bd      	mov	sp, r7
 80082b8:	b006      	add	sp, #24
 80082ba:	bd80      	pop	{r7, pc}

080082bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b08e      	sub	sp, #56	@ 0x38
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082c4:	f3ef 8310 	mrs	r3, PRIMASK
 80082c8:	617b      	str	r3, [r7, #20]
  return(result);
 80082ca:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80082ce:	2301      	movs	r3, #1
 80082d0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082d2:	69bb      	ldr	r3, [r7, #24]
 80082d4:	f383 8810 	msr	PRIMASK, r3
}
 80082d8:	46c0      	nop			@ (mov r8, r8)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	681a      	ldr	r2, [r3, #0]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4926      	ldr	r1, [pc, #152]	@ (8008380 <UART_EndRxTransfer+0xc4>)
 80082e6:	400a      	ands	r2, r1
 80082e8:	601a      	str	r2, [r3, #0]
 80082ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	f383 8810 	msr	PRIMASK, r3
}
 80082f4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082f6:	f3ef 8310 	mrs	r3, PRIMASK
 80082fa:	623b      	str	r3, [r7, #32]
  return(result);
 80082fc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8008300:	2301      	movs	r3, #1
 8008302:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008306:	f383 8810 	msr	PRIMASK, r3
}
 800830a:	46c0      	nop			@ (mov r8, r8)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	689a      	ldr	r2, [r3, #8]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	2101      	movs	r1, #1
 8008318:	438a      	bics	r2, r1
 800831a:	609a      	str	r2, [r3, #8]
 800831c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008322:	f383 8810 	msr	PRIMASK, r3
}
 8008326:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800832c:	2b01      	cmp	r3, #1
 800832e:	d118      	bne.n	8008362 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008330:	f3ef 8310 	mrs	r3, PRIMASK
 8008334:	60bb      	str	r3, [r7, #8]
  return(result);
 8008336:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008338:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800833a:	2301      	movs	r3, #1
 800833c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f383 8810 	msr	PRIMASK, r3
}
 8008344:	46c0      	nop			@ (mov r8, r8)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2110      	movs	r1, #16
 8008352:	438a      	bics	r2, r1
 8008354:	601a      	str	r2, [r3, #0]
 8008356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008358:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	f383 8810 	msr	PRIMASK, r3
}
 8008360:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2280      	movs	r2, #128	@ 0x80
 8008366:	2120      	movs	r1, #32
 8008368:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008376:	46c0      	nop			@ (mov r8, r8)
 8008378:	46bd      	mov	sp, r7
 800837a:	b00e      	add	sp, #56	@ 0x38
 800837c:	bd80      	pop	{r7, pc}
 800837e:	46c0      	nop			@ (mov r8, r8)
 8008380:	fffffedf 	.word	0xfffffedf

08008384 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b08c      	sub	sp, #48	@ 0x30
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008390:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	2220      	movs	r2, #32
 800839a:	4013      	ands	r3, r2
 800839c:	d135      	bne.n	800840a <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800839e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083a0:	2252      	movs	r2, #82	@ 0x52
 80083a2:	2100      	movs	r1, #0
 80083a4:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083a6:	f3ef 8310 	mrs	r3, PRIMASK
 80083aa:	60fb      	str	r3, [r7, #12]
  return(result);
 80083ac:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80083ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80083b0:	2301      	movs	r3, #1
 80083b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	f383 8810 	msr	PRIMASK, r3
}
 80083ba:	46c0      	nop			@ (mov r8, r8)
 80083bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	689a      	ldr	r2, [r3, #8]
 80083c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	2180      	movs	r1, #128	@ 0x80
 80083c8:	438a      	bics	r2, r1
 80083ca:	609a      	str	r2, [r3, #8]
 80083cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	f383 8810 	msr	PRIMASK, r3
}
 80083d6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083d8:	f3ef 8310 	mrs	r3, PRIMASK
 80083dc:	61bb      	str	r3, [r7, #24]
  return(result);
 80083de:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80083e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80083e2:	2301      	movs	r3, #1
 80083e4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083e6:	69fb      	ldr	r3, [r7, #28]
 80083e8:	f383 8810 	msr	PRIMASK, r3
}
 80083ec:	46c0      	nop			@ (mov r8, r8)
 80083ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	681a      	ldr	r2, [r3, #0]
 80083f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	2140      	movs	r1, #64	@ 0x40
 80083fa:	430a      	orrs	r2, r1
 80083fc:	601a      	str	r2, [r3, #0]
 80083fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008400:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008402:	6a3b      	ldr	r3, [r7, #32]
 8008404:	f383 8810 	msr	PRIMASK, r3
}
 8008408:	e006      	b.n	8008418 <UART_DMATransmitCplt+0x94>
  /* DMA Circular mode */
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
 800840a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800840c:	228c      	movs	r2, #140	@ 0x8c
 800840e:	589b      	ldr	r3, [r3, r2]
 8008410:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008412:	0010      	movs	r0, r2
 8008414:	4798      	blx	r3
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008416:	46c0      	nop			@ (mov r8, r8)
 8008418:	46c0      	nop			@ (mov r8, r8)
 800841a:	46bd      	mov	sp, r7
 800841c:	b00c      	add	sp, #48	@ 0x30
 800841e:	bd80      	pop	{r7, pc}

08008420 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b084      	sub	sp, #16
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800842c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2288      	movs	r2, #136	@ 0x88
 8008432:	589b      	ldr	r3, [r3, r2]
 8008434:	68fa      	ldr	r2, [r7, #12]
 8008436:	0010      	movs	r0, r2
 8008438:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800843a:	46c0      	nop			@ (mov r8, r8)
 800843c:	46bd      	mov	sp, r7
 800843e:	b004      	add	sp, #16
 8008440:	bd80      	pop	{r7, pc}
	...

08008444 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b094      	sub	sp, #80	@ 0x50
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008450:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	2220      	movs	r2, #32
 800845a:	4013      	ands	r3, r2
 800845c:	d16f      	bne.n	800853e <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800845e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008460:	225a      	movs	r2, #90	@ 0x5a
 8008462:	2100      	movs	r1, #0
 8008464:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008466:	f3ef 8310 	mrs	r3, PRIMASK
 800846a:	617b      	str	r3, [r7, #20]
  return(result);
 800846c:	697b      	ldr	r3, [r7, #20]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800846e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008470:	2301      	movs	r3, #1
 8008472:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008474:	69bb      	ldr	r3, [r7, #24]
 8008476:	f383 8810 	msr	PRIMASK, r3
}
 800847a:	46c0      	nop			@ (mov r8, r8)
 800847c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4949      	ldr	r1, [pc, #292]	@ (80085ac <UART_DMAReceiveCplt+0x168>)
 8008488:	400a      	ands	r2, r1
 800848a:	601a      	str	r2, [r3, #0]
 800848c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800848e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008490:	69fb      	ldr	r3, [r7, #28]
 8008492:	f383 8810 	msr	PRIMASK, r3
}
 8008496:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008498:	f3ef 8310 	mrs	r3, PRIMASK
 800849c:	623b      	str	r3, [r7, #32]
  return(result);
 800849e:	6a3b      	ldr	r3, [r7, #32]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80084a2:	2301      	movs	r3, #1
 80084a4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a8:	f383 8810 	msr	PRIMASK, r3
}
 80084ac:	46c0      	nop			@ (mov r8, r8)
 80084ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	689a      	ldr	r2, [r3, #8]
 80084b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	2101      	movs	r1, #1
 80084ba:	438a      	bics	r2, r1
 80084bc:	609a      	str	r2, [r3, #8]
 80084be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084c4:	f383 8810 	msr	PRIMASK, r3
}
 80084c8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084ca:	f3ef 8310 	mrs	r3, PRIMASK
 80084ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80084d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80084d4:	2301      	movs	r3, #1
 80084d6:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084da:	f383 8810 	msr	PRIMASK, r3
}
 80084de:	46c0      	nop			@ (mov r8, r8)
 80084e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	689a      	ldr	r2, [r3, #8]
 80084e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	2140      	movs	r1, #64	@ 0x40
 80084ec:	438a      	bics	r2, r1
 80084ee:	609a      	str	r2, [r3, #8]
 80084f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084f2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084f6:	f383 8810 	msr	PRIMASK, r3
}
 80084fa:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80084fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084fe:	2280      	movs	r2, #128	@ 0x80
 8008500:	2120      	movs	r1, #32
 8008502:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008504:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008508:	2b01      	cmp	r3, #1
 800850a:	d118      	bne.n	800853e <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800850c:	f3ef 8310 	mrs	r3, PRIMASK
 8008510:	60bb      	str	r3, [r7, #8]
  return(result);
 8008512:	68bb      	ldr	r3, [r7, #8]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008514:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008516:	2301      	movs	r3, #1
 8008518:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	f383 8810 	msr	PRIMASK, r3
}
 8008520:	46c0      	nop			@ (mov r8, r8)
 8008522:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	2110      	movs	r1, #16
 800852e:	438a      	bics	r2, r1
 8008530:	601a      	str	r2, [r3, #0]
 8008532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008534:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	f383 8810 	msr	PRIMASK, r3
}
 800853c:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800853e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008540:	2200      	movs	r2, #0
 8008542:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008544:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008548:	2b01      	cmp	r3, #1
 800854a:	d125      	bne.n	8008598 <UART_DMAReceiveCplt+0x154>
  {
    huart->RxXferCount = 0;
 800854c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800854e:	225a      	movs	r2, #90	@ 0x5a
 8008550:	2100      	movs	r1, #0
 8008552:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	685a      	ldr	r2, [r3, #4]
 800855a:	213a      	movs	r1, #58	@ 0x3a
 800855c:	187b      	adds	r3, r7, r1
 800855e:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data < huart->RxXferSize)
 8008560:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008562:	2258      	movs	r2, #88	@ 0x58
 8008564:	5a9b      	ldrh	r3, [r3, r2]
 8008566:	187a      	adds	r2, r7, r1
 8008568:	8812      	ldrh	r2, [r2, #0]
 800856a:	429a      	cmp	r2, r3
 800856c:	d204      	bcs.n	8008578 <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800856e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008570:	187a      	adds	r2, r7, r1
 8008572:	215a      	movs	r1, #90	@ 0x5a
 8008574:	8812      	ldrh	r2, [r2, #0]
 8008576:	525a      	strh	r2, [r3, r1]
    }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008578:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800857a:	22ac      	movs	r2, #172	@ 0xac
 800857c:	589b      	ldr	r3, [r3, r2]
 800857e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008580:	2158      	movs	r1, #88	@ 0x58
 8008582:	5a51      	ldrh	r1, [r2, r1]
 8008584:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008586:	205a      	movs	r0, #90	@ 0x5a
 8008588:	5a12      	ldrh	r2, [r2, r0]
 800858a:	b292      	uxth	r2, r2
 800858c:	1a8a      	subs	r2, r1, r2
 800858e:	b291      	uxth	r1, r2
 8008590:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008592:	0010      	movs	r0, r2
 8008594:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008596:	e005      	b.n	80085a4 <UART_DMAReceiveCplt+0x160>
    huart->RxCpltCallback(huart);
 8008598:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800859a:	2294      	movs	r2, #148	@ 0x94
 800859c:	589b      	ldr	r3, [r3, r2]
 800859e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80085a0:	0010      	movs	r0, r2
 80085a2:	4798      	blx	r3
}
 80085a4:	46c0      	nop			@ (mov r8, r8)
 80085a6:	46bd      	mov	sp, r7
 80085a8:	b014      	add	sp, #80	@ 0x50
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	fffffeff 	.word	0xfffffeff

080085b0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b084      	sub	sp, #16
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085bc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2201      	movs	r2, #1
 80085c2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	d129      	bne.n	8008620 <UART_DMARxHalfCplt+0x70>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2258      	movs	r2, #88	@ 0x58
 80085d0:	5a9b      	ldrh	r3, [r3, r2]
 80085d2:	085b      	lsrs	r3, r3, #1
 80085d4:	b299      	uxth	r1, r3
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	225a      	movs	r2, #90	@ 0x5a
 80085da:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	685a      	ldr	r2, [r3, #4]
 80085e2:	210a      	movs	r1, #10
 80085e4:	187b      	adds	r3, r7, r1
 80085e6:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2258      	movs	r2, #88	@ 0x58
 80085ec:	5a9b      	ldrh	r3, [r3, r2]
 80085ee:	187a      	adds	r2, r7, r1
 80085f0:	8812      	ldrh	r2, [r2, #0]
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d804      	bhi.n	8008600 <UART_DMARxHalfCplt+0x50>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	187a      	adds	r2, r7, r1
 80085fa:	215a      	movs	r1, #90	@ 0x5a
 80085fc:	8812      	ldrh	r2, [r2, #0]
 80085fe:	525a      	strh	r2, [r3, r1]
    }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	22ac      	movs	r2, #172	@ 0xac
 8008604:	589b      	ldr	r3, [r3, r2]
 8008606:	68fa      	ldr	r2, [r7, #12]
 8008608:	2158      	movs	r1, #88	@ 0x58
 800860a:	5a51      	ldrh	r1, [r2, r1]
 800860c:	68fa      	ldr	r2, [r7, #12]
 800860e:	205a      	movs	r0, #90	@ 0x5a
 8008610:	5a12      	ldrh	r2, [r2, r0]
 8008612:	b292      	uxth	r2, r2
 8008614:	1a8a      	subs	r2, r1, r2
 8008616:	b291      	uxth	r1, r2
 8008618:	68fa      	ldr	r2, [r7, #12]
 800861a:	0010      	movs	r0, r2
 800861c:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800861e:	e005      	b.n	800862c <UART_DMARxHalfCplt+0x7c>
    huart->RxHalfCpltCallback(huart);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2290      	movs	r2, #144	@ 0x90
 8008624:	589b      	ldr	r3, [r3, r2]
 8008626:	68fa      	ldr	r2, [r7, #12]
 8008628:	0010      	movs	r0, r2
 800862a:	4798      	blx	r3
}
 800862c:	46c0      	nop			@ (mov r8, r8)
 800862e:	46bd      	mov	sp, r7
 8008630:	b004      	add	sp, #16
 8008632:	bd80      	pop	{r7, pc}

08008634 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b086      	sub	sp, #24
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008640:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008646:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	2280      	movs	r2, #128	@ 0x80
 800864c:	589b      	ldr	r3, [r3, r2]
 800864e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	689b      	ldr	r3, [r3, #8]
 8008656:	2280      	movs	r2, #128	@ 0x80
 8008658:	4013      	ands	r3, r2
 800865a:	2b80      	cmp	r3, #128	@ 0x80
 800865c:	d10a      	bne.n	8008674 <UART_DMAError+0x40>
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	2b21      	cmp	r3, #33	@ 0x21
 8008662:	d107      	bne.n	8008674 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	2252      	movs	r2, #82	@ 0x52
 8008668:	2100      	movs	r1, #0
 800866a:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800866c:	697b      	ldr	r3, [r7, #20]
 800866e:	0018      	movs	r0, r3
 8008670:	f7ff fe00 	bl	8008274 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	689b      	ldr	r3, [r3, #8]
 800867a:	2240      	movs	r2, #64	@ 0x40
 800867c:	4013      	ands	r3, r2
 800867e:	2b40      	cmp	r3, #64	@ 0x40
 8008680:	d10a      	bne.n	8008698 <UART_DMAError+0x64>
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2b22      	cmp	r3, #34	@ 0x22
 8008686:	d107      	bne.n	8008698 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	225a      	movs	r2, #90	@ 0x5a
 800868c:	2100      	movs	r1, #0
 800868e:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	0018      	movs	r0, r3
 8008694:	f7ff fe12 	bl	80082bc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	2284      	movs	r2, #132	@ 0x84
 800869c:	589b      	ldr	r3, [r3, r2]
 800869e:	2210      	movs	r2, #16
 80086a0:	431a      	orrs	r2, r3
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	2184      	movs	r1, #132	@ 0x84
 80086a6:	505a      	str	r2, [r3, r1]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	2298      	movs	r2, #152	@ 0x98
 80086ac:	589b      	ldr	r3, [r3, r2]
 80086ae:	697a      	ldr	r2, [r7, #20]
 80086b0:	0010      	movs	r0, r2
 80086b2:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086b4:	46c0      	nop			@ (mov r8, r8)
 80086b6:	46bd      	mov	sp, r7
 80086b8:	b006      	add	sp, #24
 80086ba:	bd80      	pop	{r7, pc}

080086bc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b084      	sub	sp, #16
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	225a      	movs	r2, #90	@ 0x5a
 80086ce:	2100      	movs	r1, #0
 80086d0:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2298      	movs	r2, #152	@ 0x98
 80086d6:	589b      	ldr	r3, [r3, r2]
 80086d8:	68fa      	ldr	r2, [r7, #12]
 80086da:	0010      	movs	r0, r2
 80086dc:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086de:	46c0      	nop			@ (mov r8, r8)
 80086e0:	46bd      	mov	sp, r7
 80086e2:	b004      	add	sp, #16
 80086e4:	bd80      	pop	{r7, pc}

080086e6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80086e6:	b580      	push	{r7, lr}
 80086e8:	b086      	sub	sp, #24
 80086ea:	af00      	add	r7, sp, #0
 80086ec:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086ee:	f3ef 8310 	mrs	r3, PRIMASK
 80086f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80086f4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80086f6:	617b      	str	r3, [r7, #20]
 80086f8:	2301      	movs	r3, #1
 80086fa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f383 8810 	msr	PRIMASK, r3
}
 8008702:	46c0      	nop			@ (mov r8, r8)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	681a      	ldr	r2, [r3, #0]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	2140      	movs	r1, #64	@ 0x40
 8008710:	438a      	bics	r2, r1
 8008712:	601a      	str	r2, [r3, #0]
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	f383 8810 	msr	PRIMASK, r3
}
 800871e:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2220      	movs	r2, #32
 8008724:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2200      	movs	r2, #0
 800872a:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	228c      	movs	r2, #140	@ 0x8c
 8008730:	589b      	ldr	r3, [r3, r2]
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	0010      	movs	r0, r2
 8008736:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008738:	46c0      	nop			@ (mov r8, r8)
 800873a:	46bd      	mov	sp, r7
 800873c:	b006      	add	sp, #24
 800873e:	bd80      	pop	{r7, pc}

08008740 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b082      	sub	sp, #8
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008748:	46c0      	nop			@ (mov r8, r8)
 800874a:	46bd      	mov	sp, r7
 800874c:	b002      	add	sp, #8
 800874e:	bd80      	pop	{r7, pc}

08008750 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008750:	b5b0      	push	{r4, r5, r7, lr}
 8008752:	b08a      	sub	sp, #40	@ 0x28
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	1dbb      	adds	r3, r7, #6
 800875c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2280      	movs	r2, #128	@ 0x80
 8008762:	589b      	ldr	r3, [r3, r2]
 8008764:	2b20      	cmp	r3, #32
 8008766:	d156      	bne.n	8008816 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d003      	beq.n	8008776 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800876e:	1dbb      	adds	r3, r7, #6
 8008770:	881b      	ldrh	r3, [r3, #0]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d101      	bne.n	800877a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008776:	2301      	movs	r3, #1
 8008778:	e04e      	b.n	8008818 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	689a      	ldr	r2, [r3, #8]
 800877e:	2380      	movs	r3, #128	@ 0x80
 8008780:	015b      	lsls	r3, r3, #5
 8008782:	429a      	cmp	r2, r3
 8008784:	d109      	bne.n	800879a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	691b      	ldr	r3, [r3, #16]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d105      	bne.n	800879a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	2201      	movs	r2, #1
 8008792:	4013      	ands	r3, r2
 8008794:	d001      	beq.n	800879a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	e03e      	b.n	8008818 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2201      	movs	r2, #1
 800879e:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2200      	movs	r2, #0
 80087a4:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80087a6:	2527      	movs	r5, #39	@ 0x27
 80087a8:	197c      	adds	r4, r7, r5
 80087aa:	1dbb      	adds	r3, r7, #6
 80087ac:	881a      	ldrh	r2, [r3, #0]
 80087ae:	68b9      	ldr	r1, [r7, #8]
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	0018      	movs	r0, r3
 80087b4:	f7ff fcbe 	bl	8008134 <UART_Start_Receive_DMA>
 80087b8:	0003      	movs	r3, r0
 80087ba:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80087bc:	197b      	adds	r3, r7, r5
 80087be:	781b      	ldrb	r3, [r3, #0]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d124      	bne.n	800880e <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	d11c      	bne.n	8008806 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	2210      	movs	r2, #16
 80087d2:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087d4:	f3ef 8310 	mrs	r3, PRIMASK
 80087d8:	617b      	str	r3, [r7, #20]
  return(result);
 80087da:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087dc:	623b      	str	r3, [r7, #32]
 80087de:	2301      	movs	r3, #1
 80087e0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087e2:	69bb      	ldr	r3, [r7, #24]
 80087e4:	f383 8810 	msr	PRIMASK, r3
}
 80087e8:	46c0      	nop			@ (mov r8, r8)
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2110      	movs	r1, #16
 80087f6:	430a      	orrs	r2, r1
 80087f8:	601a      	str	r2, [r3, #0]
 80087fa:	6a3b      	ldr	r3, [r7, #32]
 80087fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087fe:	69fb      	ldr	r3, [r7, #28]
 8008800:	f383 8810 	msr	PRIMASK, r3
}
 8008804:	e003      	b.n	800880e <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008806:	2327      	movs	r3, #39	@ 0x27
 8008808:	18fb      	adds	r3, r7, r3
 800880a:	2201      	movs	r2, #1
 800880c:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 800880e:	2327      	movs	r3, #39	@ 0x27
 8008810:	18fb      	adds	r3, r7, r3
 8008812:	781b      	ldrb	r3, [r3, #0]
 8008814:	e000      	b.n	8008818 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8008816:	2302      	movs	r3, #2
  }
}
 8008818:	0018      	movs	r0, r3
 800881a:	46bd      	mov	sp, r7
 800881c:	b00a      	add	sp, #40	@ 0x28
 800881e:	bdb0      	pop	{r4, r5, r7, pc}

08008820 <ILI9341_Select>:
#include "ili9341.h"
#include "cmsis_os2.h"

extern osEventFlagsId_t screenSpiDoneEventHandle;

static void ILI9341_Select() {
 8008820:	b580      	push	{r7, lr}
 8008822:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8008824:	4b04      	ldr	r3, [pc, #16]	@ (8008838 <ILI9341_Select+0x18>)
 8008826:	2200      	movs	r2, #0
 8008828:	2140      	movs	r1, #64	@ 0x40
 800882a:	0018      	movs	r0, r3
 800882c:	f7fc fc0a 	bl	8005044 <HAL_GPIO_WritePin>
}
 8008830:	46c0      	nop			@ (mov r8, r8)
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	46c0      	nop			@ (mov r8, r8)
 8008838:	50000400 	.word	0x50000400

0800883c <ILI9341_Unselect>:

void ILI9341_Unselect() {
 800883c:	b580      	push	{r7, lr}
 800883e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8008840:	4b04      	ldr	r3, [pc, #16]	@ (8008854 <ILI9341_Unselect+0x18>)
 8008842:	2201      	movs	r2, #1
 8008844:	2140      	movs	r1, #64	@ 0x40
 8008846:	0018      	movs	r0, r3
 8008848:	f7fc fbfc 	bl	8005044 <HAL_GPIO_WritePin>
}
 800884c:	46c0      	nop			@ (mov r8, r8)
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	46c0      	nop			@ (mov r8, r8)
 8008854:	50000400 	.word	0x50000400

08008858 <ILI9341_Reset>:

static void ILI9341_Reset() {
 8008858:	b580      	push	{r7, lr}
 800885a:	af00      	add	r7, sp, #0
    /*
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_RESET);
    osDelay(5);
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_SET);
    */
}
 800885c:	46c0      	nop			@ (mov r8, r8)
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}
	...

08008864 <ILI9341_WriteCommand>:

static void ILI9341_WriteCommand(uint8_t cmd) {
 8008864:	b580      	push	{r7, lr}
 8008866:	b082      	sub	sp, #8
 8008868:	af00      	add	r7, sp, #0
 800886a:	0002      	movs	r2, r0
 800886c:	1dfb      	adds	r3, r7, #7
 800886e:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8008870:	4b08      	ldr	r3, [pc, #32]	@ (8008894 <ILI9341_WriteCommand+0x30>)
 8008872:	2200      	movs	r2, #0
 8008874:	2180      	movs	r1, #128	@ 0x80
 8008876:	0018      	movs	r0, r3
 8008878:	f7fc fbe4 	bl	8005044 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800887c:	2301      	movs	r3, #1
 800887e:	425b      	negs	r3, r3
 8008880:	1df9      	adds	r1, r7, #7
 8008882:	4805      	ldr	r0, [pc, #20]	@ (8008898 <ILI9341_WriteCommand+0x34>)
 8008884:	2201      	movs	r2, #1
 8008886:	f7fd fc69 	bl	800615c <HAL_SPI_Transmit>
}
 800888a:	46c0      	nop			@ (mov r8, r8)
 800888c:	46bd      	mov	sp, r7
 800888e:	b002      	add	sp, #8
 8008890:	bd80      	pop	{r7, pc}
 8008892:	46c0      	nop			@ (mov r8, r8)
 8008894:	50000800 	.word	0x50000800
 8008898:	20000354 	.word	0x20000354

0800889c <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t* buff, size_t buff_size) {
 800889c:	b590      	push	{r4, r7, lr}
 800889e:	b085      	sub	sp, #20
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80088a6:	4b1c      	ldr	r3, [pc, #112]	@ (8008918 <ILI9341_WriteData+0x7c>)
 80088a8:	2201      	movs	r2, #1
 80088aa:	2180      	movs	r1, #128	@ 0x80
 80088ac:	0018      	movs	r0, r3
 80088ae:	f7fc fbc9 	bl	8005044 <HAL_GPIO_WritePin>

    // split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 80088b2:	e028      	b.n	8008906 <ILI9341_WriteData+0x6a>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	2280      	movs	r2, #128	@ 0x80
 80088b8:	0212      	lsls	r2, r2, #8
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d901      	bls.n	80088c2 <ILI9341_WriteData+0x26>
 80088be:	2380      	movs	r3, #128	@ 0x80
 80088c0:	021b      	lsls	r3, r3, #8
 80088c2:	240e      	movs	r4, #14
 80088c4:	193a      	adds	r2, r7, r4
 80088c6:	8013      	strh	r3, [r2, #0]
        osEventFlagsClear(screenSpiDoneEventHandle, 0x01);
 80088c8:	4b14      	ldr	r3, [pc, #80]	@ (800891c <ILI9341_WriteData+0x80>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	2101      	movs	r1, #1
 80088ce:	0018      	movs	r0, r3
 80088d0:	f000 fe56 	bl	8009580 <osEventFlagsClear>
        HAL_SPI_Transmit_DMA(&ILI9341_SPI_PORT, buff, chunk_size);
 80088d4:	193b      	adds	r3, r7, r4
 80088d6:	881a      	ldrh	r2, [r3, #0]
 80088d8:	6879      	ldr	r1, [r7, #4]
 80088da:	4b11      	ldr	r3, [pc, #68]	@ (8008920 <ILI9341_WriteData+0x84>)
 80088dc:	0018      	movs	r0, r3
 80088de:	f7fd fd8d 	bl	80063fc <HAL_SPI_Transmit_DMA>
        osEventFlagsWait(screenSpiDoneEventHandle, 0x01, osFlagsWaitAny, osWaitForever);
 80088e2:	4b0e      	ldr	r3, [pc, #56]	@ (800891c <ILI9341_WriteData+0x80>)
 80088e4:	6818      	ldr	r0, [r3, #0]
 80088e6:	2301      	movs	r3, #1
 80088e8:	425b      	negs	r3, r3
 80088ea:	2200      	movs	r2, #0
 80088ec:	2101      	movs	r1, #1
 80088ee:	f000 fe8b 	bl	8009608 <osEventFlagsWait>
        buff += chunk_size;
 80088f2:	193b      	adds	r3, r7, r4
 80088f4:	881b      	ldrh	r3, [r3, #0]
 80088f6:	687a      	ldr	r2, [r7, #4]
 80088f8:	18d3      	adds	r3, r2, r3
 80088fa:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 80088fc:	193b      	adds	r3, r7, r4
 80088fe:	881b      	ldrh	r3, [r3, #0]
 8008900:	683a      	ldr	r2, [r7, #0]
 8008902:	1ad3      	subs	r3, r2, r3
 8008904:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d1d3      	bne.n	80088b4 <ILI9341_WriteData+0x18>
    }
}
 800890c:	46c0      	nop			@ (mov r8, r8)
 800890e:	46c0      	nop			@ (mov r8, r8)
 8008910:	46bd      	mov	sp, r7
 8008912:	b005      	add	sp, #20
 8008914:	bd90      	pop	{r4, r7, pc}
 8008916:	46c0      	nop			@ (mov r8, r8)
 8008918:	50000800 	.word	0x50000800
 800891c:	200005b8 	.word	0x200005b8
 8008920:	20000354 	.word	0x20000354

08008924 <ILI9341_SetAddressWindow>:

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8008924:	b5b0      	push	{r4, r5, r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	0005      	movs	r5, r0
 800892c:	000c      	movs	r4, r1
 800892e:	0010      	movs	r0, r2
 8008930:	0019      	movs	r1, r3
 8008932:	1dbb      	adds	r3, r7, #6
 8008934:	1c2a      	adds	r2, r5, #0
 8008936:	801a      	strh	r2, [r3, #0]
 8008938:	1d3b      	adds	r3, r7, #4
 800893a:	1c22      	adds	r2, r4, #0
 800893c:	801a      	strh	r2, [r3, #0]
 800893e:	1cbb      	adds	r3, r7, #2
 8008940:	1c02      	adds	r2, r0, #0
 8008942:	801a      	strh	r2, [r3, #0]
 8008944:	003b      	movs	r3, r7
 8008946:	1c0a      	adds	r2, r1, #0
 8008948:	801a      	strh	r2, [r3, #0]
    // column address set
    ILI9341_WriteCommand(0x2A); // CASET
 800894a:	202a      	movs	r0, #42	@ 0x2a
 800894c:	f7ff ff8a 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8008950:	1dbb      	adds	r3, r7, #6
 8008952:	881b      	ldrh	r3, [r3, #0]
 8008954:	0a1b      	lsrs	r3, r3, #8
 8008956:	b29b      	uxth	r3, r3
 8008958:	b2da      	uxtb	r2, r3
 800895a:	210c      	movs	r1, #12
 800895c:	187b      	adds	r3, r7, r1
 800895e:	701a      	strb	r2, [r3, #0]
 8008960:	1dbb      	adds	r3, r7, #6
 8008962:	881b      	ldrh	r3, [r3, #0]
 8008964:	b2da      	uxtb	r2, r3
 8008966:	187b      	adds	r3, r7, r1
 8008968:	705a      	strb	r2, [r3, #1]
 800896a:	1cbb      	adds	r3, r7, #2
 800896c:	881b      	ldrh	r3, [r3, #0]
 800896e:	0a1b      	lsrs	r3, r3, #8
 8008970:	b29b      	uxth	r3, r3
 8008972:	b2da      	uxtb	r2, r3
 8008974:	187b      	adds	r3, r7, r1
 8008976:	709a      	strb	r2, [r3, #2]
 8008978:	1cbb      	adds	r3, r7, #2
 800897a:	881b      	ldrh	r3, [r3, #0]
 800897c:	b2da      	uxtb	r2, r3
 800897e:	187b      	adds	r3, r7, r1
 8008980:	70da      	strb	r2, [r3, #3]
        ILI9341_WriteData(data, sizeof(data));
 8008982:	187b      	adds	r3, r7, r1
 8008984:	2104      	movs	r1, #4
 8008986:	0018      	movs	r0, r3
 8008988:	f7ff ff88 	bl	800889c <ILI9341_WriteData>
    }

    // row address set
    ILI9341_WriteCommand(0x2B); // RASET
 800898c:	202b      	movs	r0, #43	@ 0x2b
 800898e:	f7ff ff69 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8008992:	1d3b      	adds	r3, r7, #4
 8008994:	881b      	ldrh	r3, [r3, #0]
 8008996:	0a1b      	lsrs	r3, r3, #8
 8008998:	b29b      	uxth	r3, r3
 800899a:	b2da      	uxtb	r2, r3
 800899c:	2108      	movs	r1, #8
 800899e:	187b      	adds	r3, r7, r1
 80089a0:	701a      	strb	r2, [r3, #0]
 80089a2:	1d3b      	adds	r3, r7, #4
 80089a4:	881b      	ldrh	r3, [r3, #0]
 80089a6:	b2da      	uxtb	r2, r3
 80089a8:	187b      	adds	r3, r7, r1
 80089aa:	705a      	strb	r2, [r3, #1]
 80089ac:	003b      	movs	r3, r7
 80089ae:	881b      	ldrh	r3, [r3, #0]
 80089b0:	0a1b      	lsrs	r3, r3, #8
 80089b2:	b29b      	uxth	r3, r3
 80089b4:	b2da      	uxtb	r2, r3
 80089b6:	187b      	adds	r3, r7, r1
 80089b8:	709a      	strb	r2, [r3, #2]
 80089ba:	003b      	movs	r3, r7
 80089bc:	881b      	ldrh	r3, [r3, #0]
 80089be:	b2da      	uxtb	r2, r3
 80089c0:	187b      	adds	r3, r7, r1
 80089c2:	70da      	strb	r2, [r3, #3]
        ILI9341_WriteData(data, sizeof(data));
 80089c4:	187b      	adds	r3, r7, r1
 80089c6:	2104      	movs	r1, #4
 80089c8:	0018      	movs	r0, r3
 80089ca:	f7ff ff67 	bl	800889c <ILI9341_WriteData>
    }

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
 80089ce:	202c      	movs	r0, #44	@ 0x2c
 80089d0:	f7ff ff48 	bl	8008864 <ILI9341_WriteCommand>
}
 80089d4:	46c0      	nop			@ (mov r8, r8)
 80089d6:	46bd      	mov	sp, r7
 80089d8:	b004      	add	sp, #16
 80089da:	bdb0      	pop	{r4, r5, r7, pc}

080089dc <ILI9341_Init>:

void ILI9341_Init() {
 80089dc:	b5b0      	push	{r4, r5, r7, lr}
 80089de:	b09a      	sub	sp, #104	@ 0x68
 80089e0:	af00      	add	r7, sp, #0
    ILI9341_Select();
 80089e2:	f7ff ff1d 	bl	8008820 <ILI9341_Select>
    ILI9341_Reset();
 80089e6:	f7ff ff37 	bl	8008858 <ILI9341_Reset>

    // command list is based on https://github.com/martnak/STM32-ILI9341

    // SOFTWARE RESET
    ILI9341_WriteCommand(0x01);
 80089ea:	2001      	movs	r0, #1
 80089ec:	f7ff ff3a 	bl	8008864 <ILI9341_WriteCommand>
    osDelay(1000);
 80089f0:	23fa      	movs	r3, #250	@ 0xfa
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	0018      	movs	r0, r3
 80089f6:	f000 fcc3 	bl	8009380 <osDelay>
        
    // POWER CONTROL A
    ILI9341_WriteCommand(0xCB);
 80089fa:	20cb      	movs	r0, #203	@ 0xcb
 80089fc:	f7ff ff32 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 8008a00:	2060      	movs	r0, #96	@ 0x60
 8008a02:	183b      	adds	r3, r7, r0
 8008a04:	4a85      	ldr	r2, [pc, #532]	@ (8008c1c <ILI9341_Init+0x240>)
 8008a06:	6811      	ldr	r1, [r2, #0]
 8008a08:	6019      	str	r1, [r3, #0]
 8008a0a:	7912      	ldrb	r2, [r2, #4]
 8008a0c:	711a      	strb	r2, [r3, #4]
        ILI9341_WriteData(data, sizeof(data));
 8008a0e:	183b      	adds	r3, r7, r0
 8008a10:	2105      	movs	r1, #5
 8008a12:	0018      	movs	r0, r3
 8008a14:	f7ff ff42 	bl	800889c <ILI9341_WriteData>
    }

    // POWER CONTROL B
    ILI9341_WriteCommand(0xCF);
 8008a18:	20cf      	movs	r0, #207	@ 0xcf
 8008a1a:	f7ff ff23 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 8008a1e:	205c      	movs	r0, #92	@ 0x5c
 8008a20:	183b      	adds	r3, r7, r0
 8008a22:	4a7f      	ldr	r2, [pc, #508]	@ (8008c20 <ILI9341_Init+0x244>)
 8008a24:	8811      	ldrh	r1, [r2, #0]
 8008a26:	8019      	strh	r1, [r3, #0]
 8008a28:	7892      	ldrb	r2, [r2, #2]
 8008a2a:	709a      	strb	r2, [r3, #2]
        ILI9341_WriteData(data, sizeof(data));
 8008a2c:	183b      	adds	r3, r7, r0
 8008a2e:	2103      	movs	r1, #3
 8008a30:	0018      	movs	r0, r3
 8008a32:	f7ff ff33 	bl	800889c <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL A
    ILI9341_WriteCommand(0xE8);
 8008a36:	20e8      	movs	r0, #232	@ 0xe8
 8008a38:	f7ff ff14 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 8008a3c:	2058      	movs	r0, #88	@ 0x58
 8008a3e:	183b      	adds	r3, r7, r0
 8008a40:	4a78      	ldr	r2, [pc, #480]	@ (8008c24 <ILI9341_Init+0x248>)
 8008a42:	8811      	ldrh	r1, [r2, #0]
 8008a44:	8019      	strh	r1, [r3, #0]
 8008a46:	7892      	ldrb	r2, [r2, #2]
 8008a48:	709a      	strb	r2, [r3, #2]
        ILI9341_WriteData(data, sizeof(data));
 8008a4a:	183b      	adds	r3, r7, r0
 8008a4c:	2103      	movs	r1, #3
 8008a4e:	0018      	movs	r0, r3
 8008a50:	f7ff ff24 	bl	800889c <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL B
    ILI9341_WriteCommand(0xEA);
 8008a54:	20ea      	movs	r0, #234	@ 0xea
 8008a56:	f7ff ff05 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x00 };
 8008a5a:	2154      	movs	r1, #84	@ 0x54
 8008a5c:	187b      	adds	r3, r7, r1
 8008a5e:	2200      	movs	r2, #0
 8008a60:	801a      	strh	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008a62:	187b      	adds	r3, r7, r1
 8008a64:	2102      	movs	r1, #2
 8008a66:	0018      	movs	r0, r3
 8008a68:	f7ff ff18 	bl	800889c <ILI9341_WriteData>
    }

    // POWER ON SEQUENCE CONTROL
    ILI9341_WriteCommand(0xED);
 8008a6c:	20ed      	movs	r0, #237	@ 0xed
 8008a6e:	f7ff fef9 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x64, 0x03, 0x12, 0x81 };
 8008a72:	2150      	movs	r1, #80	@ 0x50
 8008a74:	187b      	adds	r3, r7, r1
 8008a76:	4a6c      	ldr	r2, [pc, #432]	@ (8008c28 <ILI9341_Init+0x24c>)
 8008a78:	601a      	str	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008a7a:	187b      	adds	r3, r7, r1
 8008a7c:	2104      	movs	r1, #4
 8008a7e:	0018      	movs	r0, r3
 8008a80:	f7ff ff0c 	bl	800889c <ILI9341_WriteData>
    }

    // PUMP RATIO CONTROL
    ILI9341_WriteCommand(0xF7);
 8008a84:	20f7      	movs	r0, #247	@ 0xf7
 8008a86:	f7ff feed 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x20 };
 8008a8a:	214c      	movs	r1, #76	@ 0x4c
 8008a8c:	187b      	adds	r3, r7, r1
 8008a8e:	4a67      	ldr	r2, [pc, #412]	@ (8008c2c <ILI9341_Init+0x250>)
 8008a90:	7812      	ldrb	r2, [r2, #0]
 8008a92:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008a94:	187b      	adds	r3, r7, r1
 8008a96:	2101      	movs	r1, #1
 8008a98:	0018      	movs	r0, r3
 8008a9a:	f7ff feff 	bl	800889c <ILI9341_WriteData>
    }

    // POWER CONTROL,VRH[5:0]
    ILI9341_WriteCommand(0xC0);
 8008a9e:	20c0      	movs	r0, #192	@ 0xc0
 8008aa0:	f7ff fee0 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x23 };
 8008aa4:	2148      	movs	r1, #72	@ 0x48
 8008aa6:	187b      	adds	r3, r7, r1
 8008aa8:	4a61      	ldr	r2, [pc, #388]	@ (8008c30 <ILI9341_Init+0x254>)
 8008aaa:	7812      	ldrb	r2, [r2, #0]
 8008aac:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008aae:	187b      	adds	r3, r7, r1
 8008ab0:	2101      	movs	r1, #1
 8008ab2:	0018      	movs	r0, r3
 8008ab4:	f7ff fef2 	bl	800889c <ILI9341_WriteData>
    }

    // POWER CONTROL,SAP[2:0];BT[3:0]
    ILI9341_WriteCommand(0xC1);
 8008ab8:	20c1      	movs	r0, #193	@ 0xc1
 8008aba:	f7ff fed3 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x10 };
 8008abe:	2144      	movs	r1, #68	@ 0x44
 8008ac0:	187b      	adds	r3, r7, r1
 8008ac2:	4a5c      	ldr	r2, [pc, #368]	@ (8008c34 <ILI9341_Init+0x258>)
 8008ac4:	7812      	ldrb	r2, [r2, #0]
 8008ac6:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008ac8:	187b      	adds	r3, r7, r1
 8008aca:	2101      	movs	r1, #1
 8008acc:	0018      	movs	r0, r3
 8008ace:	f7ff fee5 	bl	800889c <ILI9341_WriteData>
    }

    // VCM CONTROL
    ILI9341_WriteCommand(0xC5);
 8008ad2:	20c5      	movs	r0, #197	@ 0xc5
 8008ad4:	f7ff fec6 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x3E, 0x28 };
 8008ad8:	2140      	movs	r1, #64	@ 0x40
 8008ada:	187b      	adds	r3, r7, r1
 8008adc:	4a56      	ldr	r2, [pc, #344]	@ (8008c38 <ILI9341_Init+0x25c>)
 8008ade:	801a      	strh	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008ae0:	187b      	adds	r3, r7, r1
 8008ae2:	2102      	movs	r1, #2
 8008ae4:	0018      	movs	r0, r3
 8008ae6:	f7ff fed9 	bl	800889c <ILI9341_WriteData>
    }

    // VCM CONTROL 2
    ILI9341_WriteCommand(0xC7);
 8008aea:	20c7      	movs	r0, #199	@ 0xc7
 8008aec:	f7ff feba 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x86 };
 8008af0:	213c      	movs	r1, #60	@ 0x3c
 8008af2:	187b      	adds	r3, r7, r1
 8008af4:	4a51      	ldr	r2, [pc, #324]	@ (8008c3c <ILI9341_Init+0x260>)
 8008af6:	7812      	ldrb	r2, [r2, #0]
 8008af8:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008afa:	187b      	adds	r3, r7, r1
 8008afc:	2101      	movs	r1, #1
 8008afe:	0018      	movs	r0, r3
 8008b00:	f7ff fecc 	bl	800889c <ILI9341_WriteData>
    }

    // MEMORY ACCESS CONTROL
    ILI9341_WriteCommand(0x36);
 8008b04:	2036      	movs	r0, #54	@ 0x36
 8008b06:	f7ff fead 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x48 };
 8008b0a:	2138      	movs	r1, #56	@ 0x38
 8008b0c:	187b      	adds	r3, r7, r1
 8008b0e:	4a4c      	ldr	r2, [pc, #304]	@ (8008c40 <ILI9341_Init+0x264>)
 8008b10:	7812      	ldrb	r2, [r2, #0]
 8008b12:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008b14:	187b      	adds	r3, r7, r1
 8008b16:	2101      	movs	r1, #1
 8008b18:	0018      	movs	r0, r3
 8008b1a:	f7ff febf 	bl	800889c <ILI9341_WriteData>
    }

    // PIXEL FORMAT
    ILI9341_WriteCommand(0x3A);
 8008b1e:	203a      	movs	r0, #58	@ 0x3a
 8008b20:	f7ff fea0 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x55 };
 8008b24:	2134      	movs	r1, #52	@ 0x34
 8008b26:	187b      	adds	r3, r7, r1
 8008b28:	4a46      	ldr	r2, [pc, #280]	@ (8008c44 <ILI9341_Init+0x268>)
 8008b2a:	7812      	ldrb	r2, [r2, #0]
 8008b2c:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008b2e:	187b      	adds	r3, r7, r1
 8008b30:	2101      	movs	r1, #1
 8008b32:	0018      	movs	r0, r3
 8008b34:	f7ff feb2 	bl	800889c <ILI9341_WriteData>
    }

    // FRAME RATIO CONTROL, STANDARD RGB COLOR
    ILI9341_WriteCommand(0xB1);
 8008b38:	20b1      	movs	r0, #177	@ 0xb1
 8008b3a:	f7ff fe93 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x18 };
 8008b3e:	2130      	movs	r1, #48	@ 0x30
 8008b40:	187b      	adds	r3, r7, r1
 8008b42:	22c0      	movs	r2, #192	@ 0xc0
 8008b44:	0152      	lsls	r2, r2, #5
 8008b46:	801a      	strh	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008b48:	187b      	adds	r3, r7, r1
 8008b4a:	2102      	movs	r1, #2
 8008b4c:	0018      	movs	r0, r3
 8008b4e:	f7ff fea5 	bl	800889c <ILI9341_WriteData>
    }

    // DISPLAY FUNCTION CONTROL
    ILI9341_WriteCommand(0xB6);
 8008b52:	20b6      	movs	r0, #182	@ 0xb6
 8008b54:	f7ff fe86 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 8008b58:	202c      	movs	r0, #44	@ 0x2c
 8008b5a:	183b      	adds	r3, r7, r0
 8008b5c:	4a3a      	ldr	r2, [pc, #232]	@ (8008c48 <ILI9341_Init+0x26c>)
 8008b5e:	8811      	ldrh	r1, [r2, #0]
 8008b60:	8019      	strh	r1, [r3, #0]
 8008b62:	7892      	ldrb	r2, [r2, #2]
 8008b64:	709a      	strb	r2, [r3, #2]
        ILI9341_WriteData(data, sizeof(data));
 8008b66:	183b      	adds	r3, r7, r0
 8008b68:	2103      	movs	r1, #3
 8008b6a:	0018      	movs	r0, r3
 8008b6c:	f7ff fe96 	bl	800889c <ILI9341_WriteData>
    }

    // 3GAMMA FUNCTION DISABLE
    ILI9341_WriteCommand(0xF2);
 8008b70:	20f2      	movs	r0, #242	@ 0xf2
 8008b72:	f7ff fe77 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 8008b76:	2128      	movs	r1, #40	@ 0x28
 8008b78:	187b      	adds	r3, r7, r1
 8008b7a:	4a34      	ldr	r2, [pc, #208]	@ (8008c4c <ILI9341_Init+0x270>)
 8008b7c:	7812      	ldrb	r2, [r2, #0]
 8008b7e:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008b80:	187b      	adds	r3, r7, r1
 8008b82:	2101      	movs	r1, #1
 8008b84:	0018      	movs	r0, r3
 8008b86:	f7ff fe89 	bl	800889c <ILI9341_WriteData>
    }

    // GAMMA CURVE SELECTED
    ILI9341_WriteCommand(0x26);
 8008b8a:	2026      	movs	r0, #38	@ 0x26
 8008b8c:	f7ff fe6a 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 8008b90:	2124      	movs	r1, #36	@ 0x24
 8008b92:	187b      	adds	r3, r7, r1
 8008b94:	4a2e      	ldr	r2, [pc, #184]	@ (8008c50 <ILI9341_Init+0x274>)
 8008b96:	7812      	ldrb	r2, [r2, #0]
 8008b98:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008b9a:	187b      	adds	r3, r7, r1
 8008b9c:	2101      	movs	r1, #1
 8008b9e:	0018      	movs	r0, r3
 8008ba0:	f7ff fe7c 	bl	800889c <ILI9341_WriteData>
    }

    // POSITIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE0);
 8008ba4:	20e0      	movs	r0, #224	@ 0xe0
 8008ba6:	f7ff fe5d 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 8008baa:	2514      	movs	r5, #20
 8008bac:	197b      	adds	r3, r7, r5
 8008bae:	4a29      	ldr	r2, [pc, #164]	@ (8008c54 <ILI9341_Init+0x278>)
 8008bb0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008bb2:	c313      	stmia	r3!, {r0, r1, r4}
 8008bb4:	8811      	ldrh	r1, [r2, #0]
 8008bb6:	8019      	strh	r1, [r3, #0]
 8008bb8:	7892      	ldrb	r2, [r2, #2]
 8008bba:	709a      	strb	r2, [r3, #2]
                           0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00 };
        ILI9341_WriteData(data, sizeof(data));
 8008bbc:	197b      	adds	r3, r7, r5
 8008bbe:	210f      	movs	r1, #15
 8008bc0:	0018      	movs	r0, r3
 8008bc2:	f7ff fe6b 	bl	800889c <ILI9341_WriteData>
    }

    // NEGATIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE1);
 8008bc6:	20e1      	movs	r0, #225	@ 0xe1
 8008bc8:	f7ff fe4c 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 8008bcc:	1d3b      	adds	r3, r7, #4
 8008bce:	4a22      	ldr	r2, [pc, #136]	@ (8008c58 <ILI9341_Init+0x27c>)
 8008bd0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008bd2:	c313      	stmia	r3!, {r0, r1, r4}
 8008bd4:	8811      	ldrh	r1, [r2, #0]
 8008bd6:	8019      	strh	r1, [r3, #0]
 8008bd8:	7892      	ldrb	r2, [r2, #2]
 8008bda:	709a      	strb	r2, [r3, #2]
                           0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F };
        ILI9341_WriteData(data, sizeof(data));
 8008bdc:	1d3b      	adds	r3, r7, #4
 8008bde:	210f      	movs	r1, #15
 8008be0:	0018      	movs	r0, r3
 8008be2:	f7ff fe5b 	bl	800889c <ILI9341_WriteData>
    }

    // EXIT SLEEP
    ILI9341_WriteCommand(0x11);
 8008be6:	2011      	movs	r0, #17
 8008be8:	f7ff fe3c 	bl	8008864 <ILI9341_WriteCommand>
    osDelay(120);
 8008bec:	2078      	movs	r0, #120	@ 0x78
 8008bee:	f000 fbc7 	bl	8009380 <osDelay>

    // TURN ON DISPLAY
    ILI9341_WriteCommand(0x29);
 8008bf2:	2029      	movs	r0, #41	@ 0x29
 8008bf4:	f7ff fe36 	bl	8008864 <ILI9341_WriteCommand>

    // MADCTL
    ILI9341_WriteCommand(0x36);
 8008bf8:	2036      	movs	r0, #54	@ 0x36
 8008bfa:	f7ff fe33 	bl	8008864 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { ILI9341_ROTATION };
 8008bfe:	003b      	movs	r3, r7
 8008c00:	4a16      	ldr	r2, [pc, #88]	@ (8008c5c <ILI9341_Init+0x280>)
 8008c02:	7812      	ldrb	r2, [r2, #0]
 8008c04:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8008c06:	003b      	movs	r3, r7
 8008c08:	2101      	movs	r1, #1
 8008c0a:	0018      	movs	r0, r3
 8008c0c:	f7ff fe46 	bl	800889c <ILI9341_WriteData>
    }

    ILI9341_Unselect();
 8008c10:	f7ff fe14 	bl	800883c <ILI9341_Unselect>
}
 8008c14:	46c0      	nop			@ (mov r8, r8)
 8008c16:	46bd      	mov	sp, r7
 8008c18:	b01a      	add	sp, #104	@ 0x68
 8008c1a:	bdb0      	pop	{r4, r5, r7, pc}
 8008c1c:	08011aac 	.word	0x08011aac
 8008c20:	08011ab4 	.word	0x08011ab4
 8008c24:	08011ab8 	.word	0x08011ab8
 8008c28:	81120364 	.word	0x81120364
 8008c2c:	08011abc 	.word	0x08011abc
 8008c30:	08011ac0 	.word	0x08011ac0
 8008c34:	08011ac4 	.word	0x08011ac4
 8008c38:	0000283e 	.word	0x0000283e
 8008c3c:	08011ac8 	.word	0x08011ac8
 8008c40:	08011acc 	.word	0x08011acc
 8008c44:	08011ad0 	.word	0x08011ad0
 8008c48:	08011ad4 	.word	0x08011ad4
 8008c4c:	08011ad8 	.word	0x08011ad8
 8008c50:	08011adc 	.word	0x08011adc
 8008c54:	08011ae0 	.word	0x08011ae0
 8008c58:	08011af0 	.word	0x08011af0
 8008c5c:	08011b00 	.word	0x08011b00

08008c60 <ILI9341_WriteChar>:
    ILI9341_WriteData(data, sizeof(data));

    ILI9341_Unselect();
}

static void ILI9341_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor, uint8_t* display_buffer, uint16_t display_buffer_size) {
 8008c60:	b082      	sub	sp, #8
 8008c62:	b5b0      	push	{r4, r5, r7, lr}
 8008c64:	b086      	sub	sp, #24
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	0004      	movs	r4, r0
 8008c6a:	0008      	movs	r0, r1
 8008c6c:	0011      	movs	r1, r2
 8008c6e:	2204      	movs	r2, #4
 8008c70:	2528      	movs	r5, #40	@ 0x28
 8008c72:	1952      	adds	r2, r2, r5
 8008c74:	19d2      	adds	r2, r2, r7
 8008c76:	6013      	str	r3, [r2, #0]
 8008c78:	1dbb      	adds	r3, r7, #6
 8008c7a:	1c22      	adds	r2, r4, #0
 8008c7c:	801a      	strh	r2, [r3, #0]
 8008c7e:	1d3b      	adds	r3, r7, #4
 8008c80:	1c02      	adds	r2, r0, #0
 8008c82:	801a      	strh	r2, [r3, #0]
 8008c84:	1cfb      	adds	r3, r7, #3
 8008c86:	1c0a      	adds	r2, r1, #0
 8008c88:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j, ind=0;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	60fb      	str	r3, [r7, #12]

    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8008c8e:	2304      	movs	r3, #4
 8008c90:	195b      	adds	r3, r3, r5
 8008c92:	19db      	adds	r3, r3, r7
 8008c94:	781b      	ldrb	r3, [r3, #0]
 8008c96:	001a      	movs	r2, r3
 8008c98:	1dbb      	adds	r3, r7, #6
 8008c9a:	881b      	ldrh	r3, [r3, #0]
 8008c9c:	18d3      	adds	r3, r2, r3
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	3b01      	subs	r3, #1
 8008ca2:	b29a      	uxth	r2, r3
 8008ca4:	2304      	movs	r3, #4
 8008ca6:	195b      	adds	r3, r3, r5
 8008ca8:	19db      	adds	r3, r3, r7
 8008caa:	785b      	ldrb	r3, [r3, #1]
 8008cac:	0019      	movs	r1, r3
 8008cae:	1d3b      	adds	r3, r7, #4
 8008cb0:	881b      	ldrh	r3, [r3, #0]
 8008cb2:	18cb      	adds	r3, r1, r3
 8008cb4:	b29b      	uxth	r3, r3
 8008cb6:	3b01      	subs	r3, #1
 8008cb8:	b29c      	uxth	r4, r3
 8008cba:	1d3b      	adds	r3, r7, #4
 8008cbc:	8819      	ldrh	r1, [r3, #0]
 8008cbe:	1dbb      	adds	r3, r7, #6
 8008cc0:	8818      	ldrh	r0, [r3, #0]
 8008cc2:	0023      	movs	r3, r4
 8008cc4:	f7ff fe2e 	bl	8008924 <ILI9341_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8008cc8:	2300      	movs	r3, #0
 8008cca:	617b      	str	r3, [r7, #20]
 8008ccc:	e075      	b.n	8008dba <ILI9341_WriteChar+0x15a>
        b = font.data[(ch - 32) * font.height + i];
 8008cce:	2304      	movs	r3, #4
 8008cd0:	2028      	movs	r0, #40	@ 0x28
 8008cd2:	181b      	adds	r3, r3, r0
 8008cd4:	19db      	adds	r3, r3, r7
 8008cd6:	685a      	ldr	r2, [r3, #4]
 8008cd8:	1cfb      	adds	r3, r7, #3
 8008cda:	781b      	ldrb	r3, [r3, #0]
 8008cdc:	3b20      	subs	r3, #32
 8008cde:	2104      	movs	r1, #4
 8008ce0:	1809      	adds	r1, r1, r0
 8008ce2:	19c9      	adds	r1, r1, r7
 8008ce4:	7849      	ldrb	r1, [r1, #1]
 8008ce6:	434b      	muls	r3, r1
 8008ce8:	0019      	movs	r1, r3
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	18cb      	adds	r3, r1, r3
 8008cee:	005b      	lsls	r3, r3, #1
 8008cf0:	18d3      	adds	r3, r2, r3
 8008cf2:	881b      	ldrh	r3, [r3, #0]
 8008cf4:	60bb      	str	r3, [r7, #8]
        for(j = 0; j < font.width; j++) {
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	613b      	str	r3, [r7, #16]
 8008cfa:	e052      	b.n	8008da2 <ILI9341_WriteChar+0x142>
            if((b << j) & 0x8000)  {
 8008cfc:	68ba      	ldr	r2, [r7, #8]
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	409a      	lsls	r2, r3
 8008d02:	2380      	movs	r3, #128	@ 0x80
 8008d04:	021b      	lsls	r3, r3, #8
 8008d06:	4013      	ands	r3, r2
 8008d08:	d024      	beq.n	8008d54 <ILI9341_WriteChar+0xf4>
            	if (display_buffer_size < ind+2)
 8008d0a:	2340      	movs	r3, #64	@ 0x40
 8008d0c:	18fb      	adds	r3, r7, r3
 8008d0e:	881a      	ldrh	r2, [r3, #0]
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	3302      	adds	r3, #2
 8008d14:	429a      	cmp	r2, r3
 8008d16:	d207      	bcs.n	8008d28 <ILI9341_WriteChar+0xc8>
				{
					ILI9341_WriteData(display_buffer, ind);
 8008d18:	68fa      	ldr	r2, [r7, #12]
 8008d1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d1c:	0011      	movs	r1, r2
 8008d1e:	0018      	movs	r0, r3
 8008d20:	f7ff fdbc 	bl	800889c <ILI9341_WriteData>
					ind=0;
 8008d24:	2300      	movs	r3, #0
 8008d26:	60fb      	str	r3, [r7, #12]
				}
            	*(display_buffer+ind++) = color >> 8;
 8008d28:	2034      	movs	r0, #52	@ 0x34
 8008d2a:	183b      	adds	r3, r7, r0
 8008d2c:	881b      	ldrh	r3, [r3, #0]
 8008d2e:	0a1b      	lsrs	r3, r3, #8
 8008d30:	b299      	uxth	r1, r3
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	1c5a      	adds	r2, r3, #1
 8008d36:	60fa      	str	r2, [r7, #12]
 8008d38:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008d3a:	18d3      	adds	r3, r2, r3
 8008d3c:	b2ca      	uxtb	r2, r1
 8008d3e:	701a      	strb	r2, [r3, #0]
            	*(display_buffer+ind++) = color & 0xFF;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	1c5a      	adds	r2, r3, #1
 8008d44:	60fa      	str	r2, [r7, #12]
 8008d46:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008d48:	18d3      	adds	r3, r2, r3
 8008d4a:	183a      	adds	r2, r7, r0
 8008d4c:	8812      	ldrh	r2, [r2, #0]
 8008d4e:	b2d2      	uxtb	r2, r2
 8008d50:	701a      	strb	r2, [r3, #0]
 8008d52:	e023      	b.n	8008d9c <ILI9341_WriteChar+0x13c>
            } else {
            	if (display_buffer_size < ind+2)
 8008d54:	2340      	movs	r3, #64	@ 0x40
 8008d56:	18fb      	adds	r3, r7, r3
 8008d58:	881a      	ldrh	r2, [r3, #0]
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	3302      	adds	r3, #2
 8008d5e:	429a      	cmp	r2, r3
 8008d60:	d207      	bcs.n	8008d72 <ILI9341_WriteChar+0x112>
				{
					ILI9341_WriteData(display_buffer, ind);
 8008d62:	68fa      	ldr	r2, [r7, #12]
 8008d64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d66:	0011      	movs	r1, r2
 8008d68:	0018      	movs	r0, r3
 8008d6a:	f7ff fd97 	bl	800889c <ILI9341_WriteData>
					ind=0;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	60fb      	str	r3, [r7, #12]
				}
            	*(display_buffer+ind++) = bgcolor >> 8;
 8008d72:	2038      	movs	r0, #56	@ 0x38
 8008d74:	183b      	adds	r3, r7, r0
 8008d76:	881b      	ldrh	r3, [r3, #0]
 8008d78:	0a1b      	lsrs	r3, r3, #8
 8008d7a:	b299      	uxth	r1, r3
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	1c5a      	adds	r2, r3, #1
 8008d80:	60fa      	str	r2, [r7, #12]
 8008d82:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008d84:	18d3      	adds	r3, r2, r3
 8008d86:	b2ca      	uxtb	r2, r1
 8008d88:	701a      	strb	r2, [r3, #0]
				*(display_buffer+ind++) = bgcolor & 0xFF;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	1c5a      	adds	r2, r3, #1
 8008d8e:	60fa      	str	r2, [r7, #12]
 8008d90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008d92:	18d3      	adds	r3, r2, r3
 8008d94:	183a      	adds	r2, r7, r0
 8008d96:	8812      	ldrh	r2, [r2, #0]
 8008d98:	b2d2      	uxtb	r2, r2
 8008d9a:	701a      	strb	r2, [r3, #0]
        for(j = 0; j < font.width; j++) {
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	3301      	adds	r3, #1
 8008da0:	613b      	str	r3, [r7, #16]
 8008da2:	2304      	movs	r3, #4
 8008da4:	2228      	movs	r2, #40	@ 0x28
 8008da6:	189b      	adds	r3, r3, r2
 8008da8:	19db      	adds	r3, r3, r7
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	001a      	movs	r2, r3
 8008dae:	693b      	ldr	r3, [r7, #16]
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d3a3      	bcc.n	8008cfc <ILI9341_WriteChar+0x9c>
    for(i = 0; i < font.height; i++) {
 8008db4:	697b      	ldr	r3, [r7, #20]
 8008db6:	3301      	adds	r3, #1
 8008db8:	617b      	str	r3, [r7, #20]
 8008dba:	2304      	movs	r3, #4
 8008dbc:	2228      	movs	r2, #40	@ 0x28
 8008dbe:	189b      	adds	r3, r3, r2
 8008dc0:	19db      	adds	r3, r3, r7
 8008dc2:	785b      	ldrb	r3, [r3, #1]
 8008dc4:	001a      	movs	r2, r3
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d200      	bcs.n	8008dce <ILI9341_WriteChar+0x16e>
 8008dcc:	e77f      	b.n	8008cce <ILI9341_WriteChar+0x6e>
            }
        }
    }
    ILI9341_WriteData(display_buffer, ind);
 8008dce:	68fa      	ldr	r2, [r7, #12]
 8008dd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dd2:	0011      	movs	r1, r2
 8008dd4:	0018      	movs	r0, r3
 8008dd6:	f7ff fd61 	bl	800889c <ILI9341_WriteData>
}
 8008dda:	46c0      	nop			@ (mov r8, r8)
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	b006      	add	sp, #24
 8008de0:	bcb0      	pop	{r4, r5, r7}
 8008de2:	bc08      	pop	{r3}
 8008de4:	b002      	add	sp, #8
 8008de6:	4718      	bx	r3

08008de8 <ILI9341_WriteString>:

void ILI9341_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor, uint8_t* display_buffer, uint16_t display_buffer_size) {
 8008de8:	b082      	sub	sp, #8
 8008dea:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008dec:	b089      	sub	sp, #36	@ 0x24
 8008dee:	af06      	add	r7, sp, #24
 8008df0:	603a      	str	r2, [r7, #0]
 8008df2:	2204      	movs	r2, #4
 8008df4:	2418      	movs	r4, #24
 8008df6:	1912      	adds	r2, r2, r4
 8008df8:	2408      	movs	r4, #8
 8008dfa:	46a4      	mov	ip, r4
 8008dfc:	44bc      	add	ip, r7
 8008dfe:	4462      	add	r2, ip
 8008e00:	6013      	str	r3, [r2, #0]
 8008e02:	1dbb      	adds	r3, r7, #6
 8008e04:	1c02      	adds	r2, r0, #0
 8008e06:	801a      	strh	r2, [r3, #0]
 8008e08:	1d3b      	adds	r3, r7, #4
 8008e0a:	1c0a      	adds	r2, r1, #0
 8008e0c:	801a      	strh	r2, [r3, #0]
    ILI9341_Select();
 8008e0e:	f7ff fd07 	bl	8008820 <ILI9341_Select>

    while(*str) {
 8008e12:	e069      	b.n	8008ee8 <ILI9341_WriteString+0x100>
        if(x + font.width >= ILI9341_WIDTH) {
 8008e14:	1dbb      	adds	r3, r7, #6
 8008e16:	881b      	ldrh	r3, [r3, #0]
 8008e18:	2204      	movs	r2, #4
 8008e1a:	2018      	movs	r0, #24
 8008e1c:	1812      	adds	r2, r2, r0
 8008e1e:	2108      	movs	r1, #8
 8008e20:	468c      	mov	ip, r1
 8008e22:	44bc      	add	ip, r7
 8008e24:	4462      	add	r2, ip
 8008e26:	7812      	ldrb	r2, [r2, #0]
 8008e28:	189b      	adds	r3, r3, r2
 8008e2a:	2bef      	cmp	r3, #239	@ 0xef
 8008e2c:	dd25      	ble.n	8008e7a <ILI9341_WriteString+0x92>
            x = 0;
 8008e2e:	1dbb      	adds	r3, r7, #6
 8008e30:	2200      	movs	r2, #0
 8008e32:	801a      	strh	r2, [r3, #0]
            y += font.height;
 8008e34:	2304      	movs	r3, #4
 8008e36:	181b      	adds	r3, r3, r0
 8008e38:	2208      	movs	r2, #8
 8008e3a:	4694      	mov	ip, r2
 8008e3c:	44bc      	add	ip, r7
 8008e3e:	4463      	add	r3, ip
 8008e40:	785b      	ldrb	r3, [r3, #1]
 8008e42:	0019      	movs	r1, r3
 8008e44:	1d3b      	adds	r3, r7, #4
 8008e46:	1d3a      	adds	r2, r7, #4
 8008e48:	8812      	ldrh	r2, [r2, #0]
 8008e4a:	188a      	adds	r2, r1, r2
 8008e4c:	801a      	strh	r2, [r3, #0]
            if(y + font.height >= ILI9341_HEIGHT) {
 8008e4e:	1d3b      	adds	r3, r7, #4
 8008e50:	881b      	ldrh	r3, [r3, #0]
 8008e52:	2204      	movs	r2, #4
 8008e54:	1812      	adds	r2, r2, r0
 8008e56:	2108      	movs	r1, #8
 8008e58:	468c      	mov	ip, r1
 8008e5a:	44bc      	add	ip, r7
 8008e5c:	4462      	add	r2, ip
 8008e5e:	7852      	ldrb	r2, [r2, #1]
 8008e60:	189a      	adds	r2, r3, r2
 8008e62:	23a0      	movs	r3, #160	@ 0xa0
 8008e64:	005b      	lsls	r3, r3, #1
 8008e66:	429a      	cmp	r2, r3
 8008e68:	da43      	bge.n	8008ef2 <ILI9341_WriteString+0x10a>
                break;
            }

            if(*str == ' ') {
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	781b      	ldrb	r3, [r3, #0]
 8008e6e:	2b20      	cmp	r3, #32
 8008e70:	d103      	bne.n	8008e7a <ILI9341_WriteString+0x92>
                // skip spaces in the beginning of the new line
                str++;
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	3301      	adds	r3, #1
 8008e76:	603b      	str	r3, [r7, #0]
                continue;
 8008e78:	e036      	b.n	8008ee8 <ILI9341_WriteString+0x100>
            }
        }

        ILI9341_WriteChar(x, y, *str, font, color, bgcolor, display_buffer, display_buffer_size);
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	781d      	ldrb	r5, [r3, #0]
 8008e7e:	2304      	movs	r3, #4
 8008e80:	2618      	movs	r6, #24
 8008e82:	199b      	adds	r3, r3, r6
 8008e84:	2208      	movs	r2, #8
 8008e86:	4694      	mov	ip, r2
 8008e88:	44bc      	add	ip, r7
 8008e8a:	4463      	add	r3, ip
 8008e8c:	1d3a      	adds	r2, r7, #4
 8008e8e:	8814      	ldrh	r4, [r2, #0]
 8008e90:	1dba      	adds	r2, r7, #6
 8008e92:	8810      	ldrh	r0, [r2, #0]
 8008e94:	2230      	movs	r2, #48	@ 0x30
 8008e96:	2108      	movs	r1, #8
 8008e98:	1852      	adds	r2, r2, r1
 8008e9a:	19d2      	adds	r2, r2, r7
 8008e9c:	8812      	ldrh	r2, [r2, #0]
 8008e9e:	9204      	str	r2, [sp, #16]
 8008ea0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ea2:	9203      	str	r2, [sp, #12]
 8008ea4:	2228      	movs	r2, #40	@ 0x28
 8008ea6:	1852      	adds	r2, r2, r1
 8008ea8:	19d2      	adds	r2, r2, r7
 8008eaa:	8812      	ldrh	r2, [r2, #0]
 8008eac:	9202      	str	r2, [sp, #8]
 8008eae:	2224      	movs	r2, #36	@ 0x24
 8008eb0:	1852      	adds	r2, r2, r1
 8008eb2:	19d2      	adds	r2, r2, r7
 8008eb4:	8812      	ldrh	r2, [r2, #0]
 8008eb6:	9201      	str	r2, [sp, #4]
 8008eb8:	466a      	mov	r2, sp
 8008eba:	6859      	ldr	r1, [r3, #4]
 8008ebc:	6011      	str	r1, [r2, #0]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	002a      	movs	r2, r5
 8008ec2:	0021      	movs	r1, r4
 8008ec4:	f7ff fecc 	bl	8008c60 <ILI9341_WriteChar>
        x += font.width;
 8008ec8:	2304      	movs	r3, #4
 8008eca:	199b      	adds	r3, r3, r6
 8008ecc:	2208      	movs	r2, #8
 8008ece:	4694      	mov	ip, r2
 8008ed0:	44bc      	add	ip, r7
 8008ed2:	4463      	add	r3, ip
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	0019      	movs	r1, r3
 8008ed8:	1dbb      	adds	r3, r7, #6
 8008eda:	1dba      	adds	r2, r7, #6
 8008edc:	8812      	ldrh	r2, [r2, #0]
 8008ede:	188a      	adds	r2, r1, r2
 8008ee0:	801a      	strh	r2, [r3, #0]
        str++;
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	603b      	str	r3, [r7, #0]
    while(*str) {
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	781b      	ldrb	r3, [r3, #0]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d191      	bne.n	8008e14 <ILI9341_WriteString+0x2c>
 8008ef0:	e000      	b.n	8008ef4 <ILI9341_WriteString+0x10c>
                break;
 8008ef2:	46c0      	nop			@ (mov r8, r8)
    }

    ILI9341_Unselect();
 8008ef4:	f7ff fca2 	bl	800883c <ILI9341_Unselect>
}
 8008ef8:	46c0      	nop			@ (mov r8, r8)
 8008efa:	46bd      	mov	sp, r7
 8008efc:	b003      	add	sp, #12
 8008efe:	bcf0      	pop	{r4, r5, r6, r7}
 8008f00:	bc08      	pop	{r3}
 8008f02:	b002      	add	sp, #8
 8008f04:	4718      	bx	r3
	...

08008f08 <ILI9341_FillRectangle>:

void ILI9341_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color, uint8_t* display_buffer, uint16_t display_buffer_size) {
 8008f08:	b5b0      	push	{r4, r5, r7, lr}
 8008f0a:	b084      	sub	sp, #16
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	0005      	movs	r5, r0
 8008f10:	000c      	movs	r4, r1
 8008f12:	0010      	movs	r0, r2
 8008f14:	0019      	movs	r1, r3
 8008f16:	1dbb      	adds	r3, r7, #6
 8008f18:	1c2a      	adds	r2, r5, #0
 8008f1a:	801a      	strh	r2, [r3, #0]
 8008f1c:	1d3b      	adds	r3, r7, #4
 8008f1e:	1c22      	adds	r2, r4, #0
 8008f20:	801a      	strh	r2, [r3, #0]
 8008f22:	1cbb      	adds	r3, r7, #2
 8008f24:	1c02      	adds	r2, r0, #0
 8008f26:	801a      	strh	r2, [r3, #0]
 8008f28:	003b      	movs	r3, r7
 8008f2a:	1c0a      	adds	r2, r1, #0
 8008f2c:	801a      	strh	r2, [r3, #0]
    // clipping
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8008f2e:	1dbb      	adds	r3, r7, #6
 8008f30:	881b      	ldrh	r3, [r3, #0]
 8008f32:	2bef      	cmp	r3, #239	@ 0xef
 8008f34:	d900      	bls.n	8008f38 <ILI9341_FillRectangle+0x30>
 8008f36:	e08e      	b.n	8009056 <ILI9341_FillRectangle+0x14e>
 8008f38:	1d3b      	adds	r3, r7, #4
 8008f3a:	881a      	ldrh	r2, [r3, #0]
 8008f3c:	23a0      	movs	r3, #160	@ 0xa0
 8008f3e:	005b      	lsls	r3, r3, #1
 8008f40:	429a      	cmp	r2, r3
 8008f42:	d300      	bcc.n	8008f46 <ILI9341_FillRectangle+0x3e>
 8008f44:	e087      	b.n	8009056 <ILI9341_FillRectangle+0x14e>
    if((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 8008f46:	1dbb      	adds	r3, r7, #6
 8008f48:	881a      	ldrh	r2, [r3, #0]
 8008f4a:	1cbb      	adds	r3, r7, #2
 8008f4c:	881b      	ldrh	r3, [r3, #0]
 8008f4e:	18d3      	adds	r3, r2, r3
 8008f50:	2bf0      	cmp	r3, #240	@ 0xf0
 8008f52:	dd05      	ble.n	8008f60 <ILI9341_FillRectangle+0x58>
 8008f54:	1cbb      	adds	r3, r7, #2
 8008f56:	1dba      	adds	r2, r7, #6
 8008f58:	8812      	ldrh	r2, [r2, #0]
 8008f5a:	21f0      	movs	r1, #240	@ 0xf0
 8008f5c:	1a8a      	subs	r2, r1, r2
 8008f5e:	801a      	strh	r2, [r3, #0]
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 8008f60:	1d3b      	adds	r3, r7, #4
 8008f62:	881a      	ldrh	r2, [r3, #0]
 8008f64:	003b      	movs	r3, r7
 8008f66:	881b      	ldrh	r3, [r3, #0]
 8008f68:	18d2      	adds	r2, r2, r3
 8008f6a:	23a0      	movs	r3, #160	@ 0xa0
 8008f6c:	005b      	lsls	r3, r3, #1
 8008f6e:	429a      	cmp	r2, r3
 8008f70:	dd06      	ble.n	8008f80 <ILI9341_FillRectangle+0x78>
 8008f72:	003b      	movs	r3, r7
 8008f74:	1d3a      	adds	r2, r7, #4
 8008f76:	8812      	ldrh	r2, [r2, #0]
 8008f78:	21a0      	movs	r1, #160	@ 0xa0
 8008f7a:	0049      	lsls	r1, r1, #1
 8008f7c:	1a8a      	subs	r2, r1, r2
 8008f7e:	801a      	strh	r2, [r3, #0]

    uint32_t ind=0;
 8008f80:	2300      	movs	r3, #0
 8008f82:	60fb      	str	r3, [r7, #12]

    ILI9341_Select();
 8008f84:	f7ff fc4c 	bl	8008820 <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8008f88:	1dba      	adds	r2, r7, #6
 8008f8a:	1cbb      	adds	r3, r7, #2
 8008f8c:	8812      	ldrh	r2, [r2, #0]
 8008f8e:	881b      	ldrh	r3, [r3, #0]
 8008f90:	18d3      	adds	r3, r2, r3
 8008f92:	b29b      	uxth	r3, r3
 8008f94:	3b01      	subs	r3, #1
 8008f96:	b29c      	uxth	r4, r3
 8008f98:	1d3a      	adds	r2, r7, #4
 8008f9a:	003b      	movs	r3, r7
 8008f9c:	8812      	ldrh	r2, [r2, #0]
 8008f9e:	881b      	ldrh	r3, [r3, #0]
 8008fa0:	18d3      	adds	r3, r2, r3
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	3b01      	subs	r3, #1
 8008fa6:	b29a      	uxth	r2, r3
 8008fa8:	1d3b      	adds	r3, r7, #4
 8008faa:	8819      	ldrh	r1, [r3, #0]
 8008fac:	1dbb      	adds	r3, r7, #6
 8008fae:	8818      	ldrh	r0, [r3, #0]
 8008fb0:	0013      	movs	r3, r2
 8008fb2:	0022      	movs	r2, r4
 8008fb4:	f7ff fcb6 	bl	8008924 <ILI9341_SetAddressWindow>

    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8008fb8:	4b29      	ldr	r3, [pc, #164]	@ (8009060 <ILI9341_FillRectangle+0x158>)
 8008fba:	2201      	movs	r2, #1
 8008fbc:	2180      	movs	r1, #128	@ 0x80
 8008fbe:	0018      	movs	r0, r3
 8008fc0:	f7fc f840 	bl	8005044 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8008fc4:	1d3b      	adds	r3, r7, #4
 8008fc6:	003a      	movs	r2, r7
 8008fc8:	8812      	ldrh	r2, [r2, #0]
 8008fca:	801a      	strh	r2, [r3, #0]
 8008fcc:	e036      	b.n	800903c <ILI9341_FillRectangle+0x134>
        for(x = w; x > 0; x--) {
 8008fce:	1dbb      	adds	r3, r7, #6
 8008fd0:	1cba      	adds	r2, r7, #2
 8008fd2:	8812      	ldrh	r2, [r2, #0]
 8008fd4:	801a      	strh	r2, [r3, #0]
 8008fd6:	e028      	b.n	800902a <ILI9341_FillRectangle+0x122>
            if (display_buffer_size < ind+2)
 8008fd8:	2328      	movs	r3, #40	@ 0x28
 8008fda:	18fb      	adds	r3, r7, r3
 8008fdc:	881a      	ldrh	r2, [r3, #0]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	3302      	adds	r3, #2
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	d207      	bcs.n	8008ff6 <ILI9341_FillRectangle+0xee>
            {
                ILI9341_WriteData(display_buffer, ind);
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fea:	0011      	movs	r1, r2
 8008fec:	0018      	movs	r0, r3
 8008fee:	f7ff fc55 	bl	800889c <ILI9341_WriteData>
                ind=0;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	60fb      	str	r3, [r7, #12]
            }
            *(display_buffer+ind++) = color >> 8;
 8008ff6:	2020      	movs	r0, #32
 8008ff8:	183b      	adds	r3, r7, r0
 8008ffa:	881b      	ldrh	r3, [r3, #0]
 8008ffc:	0a1b      	lsrs	r3, r3, #8
 8008ffe:	b299      	uxth	r1, r3
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	1c5a      	adds	r2, r3, #1
 8009004:	60fa      	str	r2, [r7, #12]
 8009006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009008:	18d3      	adds	r3, r2, r3
 800900a:	b2ca      	uxtb	r2, r1
 800900c:	701a      	strb	r2, [r3, #0]
            *(display_buffer+ind++) = color & 0xFF;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	1c5a      	adds	r2, r3, #1
 8009012:	60fa      	str	r2, [r7, #12]
 8009014:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009016:	18d2      	adds	r2, r2, r3
 8009018:	183b      	adds	r3, r7, r0
 800901a:	881b      	ldrh	r3, [r3, #0]
 800901c:	b2db      	uxtb	r3, r3
 800901e:	7013      	strb	r3, [r2, #0]
        for(x = w; x > 0; x--) {
 8009020:	1dbb      	adds	r3, r7, #6
 8009022:	881a      	ldrh	r2, [r3, #0]
 8009024:	1dbb      	adds	r3, r7, #6
 8009026:	3a01      	subs	r2, #1
 8009028:	801a      	strh	r2, [r3, #0]
 800902a:	1dbb      	adds	r3, r7, #6
 800902c:	881b      	ldrh	r3, [r3, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d1d2      	bne.n	8008fd8 <ILI9341_FillRectangle+0xd0>
    for(y = h; y > 0; y--) {
 8009032:	1d3b      	adds	r3, r7, #4
 8009034:	881a      	ldrh	r2, [r3, #0]
 8009036:	1d3b      	adds	r3, r7, #4
 8009038:	3a01      	subs	r2, #1
 800903a:	801a      	strh	r2, [r3, #0]
 800903c:	1d3b      	adds	r3, r7, #4
 800903e:	881b      	ldrh	r3, [r3, #0]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d1c4      	bne.n	8008fce <ILI9341_FillRectangle+0xc6>
        }
    }
    ILI9341_WriteData(display_buffer, ind);
 8009044:	68fa      	ldr	r2, [r7, #12]
 8009046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009048:	0011      	movs	r1, r2
 800904a:	0018      	movs	r0, r3
 800904c:	f7ff fc26 	bl	800889c <ILI9341_WriteData>

    ILI9341_Unselect();
 8009050:	f7ff fbf4 	bl	800883c <ILI9341_Unselect>
 8009054:	e000      	b.n	8009058 <ILI9341_FillRectangle+0x150>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8009056:	46c0      	nop			@ (mov r8, r8)
}
 8009058:	46bd      	mov	sp, r7
 800905a:	b004      	add	sp, #16
 800905c:	bdb0      	pop	{r4, r5, r7, pc}
 800905e:	46c0      	nop			@ (mov r8, r8)
 8009060:	50000800 	.word	0x50000800

08009064 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color, uint8_t* display_buffer, uint16_t display_buffer_size) {
 8009064:	b580      	push	{r7, lr}
 8009066:	b086      	sub	sp, #24
 8009068:	af04      	add	r7, sp, #16
 800906a:	6039      	str	r1, [r7, #0]
 800906c:	0011      	movs	r1, r2
 800906e:	1dbb      	adds	r3, r7, #6
 8009070:	1c02      	adds	r2, r0, #0
 8009072:	801a      	strh	r2, [r3, #0]
 8009074:	1d3b      	adds	r3, r7, #4
 8009076:	1c0a      	adds	r2, r1, #0
 8009078:	801a      	strh	r2, [r3, #0]
    ILI9341_FillRectangle(0, 0, ILI9341_WIDTH, ILI9341_HEIGHT, color, display_buffer, display_buffer_size);
 800907a:	23a0      	movs	r3, #160	@ 0xa0
 800907c:	005a      	lsls	r2, r3, #1
 800907e:	1d3b      	adds	r3, r7, #4
 8009080:	881b      	ldrh	r3, [r3, #0]
 8009082:	9302      	str	r3, [sp, #8]
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	9301      	str	r3, [sp, #4]
 8009088:	1dbb      	adds	r3, r7, #6
 800908a:	881b      	ldrh	r3, [r3, #0]
 800908c:	9300      	str	r3, [sp, #0]
 800908e:	0013      	movs	r3, r2
 8009090:	22f0      	movs	r2, #240	@ 0xf0
 8009092:	2100      	movs	r1, #0
 8009094:	2000      	movs	r0, #0
 8009096:	f7ff ff37 	bl	8008f08 <ILI9341_FillRectangle>
}
 800909a:	46c0      	nop			@ (mov r8, r8)
 800909c:	46bd      	mov	sp, r7
 800909e:	b002      	add	sp, #8
 80090a0:	bd80      	pop	{r7, pc}
	...

080090a4 <ILI9341_TouchUnselect>:

static void ILI9341_TouchSelect() {
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_RESET);
}

void ILI9341_TouchUnselect() {
 80090a4:	b580      	push	{r7, lr}
 80090a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_SET);
 80090a8:	4b04      	ldr	r3, [pc, #16]	@ (80090bc <ILI9341_TouchUnselect+0x18>)
 80090aa:	2201      	movs	r2, #1
 80090ac:	2120      	movs	r1, #32
 80090ae:	0018      	movs	r0, r3
 80090b0:	f7fb ffc8 	bl	8005044 <HAL_GPIO_WritePin>
}
 80090b4:	46c0      	nop			@ (mov r8, r8)
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}
 80090ba:	46c0      	nop			@ (mov r8, r8)
 80090bc:	50000400 	.word	0x50000400

080090c0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80090c0:	b580      	push	{r7, lr}
 80090c2:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80090c4:	46c0      	nop			@ (mov r8, r8)
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}
	...

080090cc <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b084      	sub	sp, #16
 80090d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80090d2:	f3ef 8305 	mrs	r3, IPSR
 80090d6:	60bb      	str	r3, [r7, #8]
  return(result);
 80090d8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d109      	bne.n	80090f2 <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090de:	f3ef 8310 	mrs	r3, PRIMASK
 80090e2:	607b      	str	r3, [r7, #4]
  return(result);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d007      	beq.n	80090fa <osKernelInitialize+0x2e>
 80090ea:	4b0d      	ldr	r3, [pc, #52]	@ (8009120 <osKernelInitialize+0x54>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	d103      	bne.n	80090fa <osKernelInitialize+0x2e>
    stat = osErrorISR;
 80090f2:	2306      	movs	r3, #6
 80090f4:	425b      	negs	r3, r3
 80090f6:	60fb      	str	r3, [r7, #12]
 80090f8:	e00c      	b.n	8009114 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 80090fa:	4b09      	ldr	r3, [pc, #36]	@ (8009120 <osKernelInitialize+0x54>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d105      	bne.n	800910e <osKernelInitialize+0x42>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009102:	4b07      	ldr	r3, [pc, #28]	@ (8009120 <osKernelInitialize+0x54>)
 8009104:	2201      	movs	r2, #1
 8009106:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009108:	2300      	movs	r3, #0
 800910a:	60fb      	str	r3, [r7, #12]
 800910c:	e002      	b.n	8009114 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 800910e:	2301      	movs	r3, #1
 8009110:	425b      	negs	r3, r3
 8009112:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009114:	68fb      	ldr	r3, [r7, #12]
}
 8009116:	0018      	movs	r0, r3
 8009118:	46bd      	mov	sp, r7
 800911a:	b004      	add	sp, #16
 800911c:	bd80      	pop	{r7, pc}
 800911e:	46c0      	nop			@ (mov r8, r8)
 8009120:	2000060c 	.word	0x2000060c

08009124 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009124:	b580      	push	{r7, lr}
 8009126:	b084      	sub	sp, #16
 8009128:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800912a:	f3ef 8305 	mrs	r3, IPSR
 800912e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009130:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009132:	2b00      	cmp	r3, #0
 8009134:	d109      	bne.n	800914a <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009136:	f3ef 8310 	mrs	r3, PRIMASK
 800913a:	607b      	str	r3, [r7, #4]
  return(result);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d007      	beq.n	8009152 <osKernelStart+0x2e>
 8009142:	4b0f      	ldr	r3, [pc, #60]	@ (8009180 <osKernelStart+0x5c>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	2b02      	cmp	r3, #2
 8009148:	d103      	bne.n	8009152 <osKernelStart+0x2e>
    stat = osErrorISR;
 800914a:	2306      	movs	r3, #6
 800914c:	425b      	negs	r3, r3
 800914e:	60fb      	str	r3, [r7, #12]
 8009150:	e010      	b.n	8009174 <osKernelStart+0x50>
  }
  else {
    if (KernelState == osKernelReady) {
 8009152:	4b0b      	ldr	r3, [pc, #44]	@ (8009180 <osKernelStart+0x5c>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	2b01      	cmp	r3, #1
 8009158:	d109      	bne.n	800916e <osKernelStart+0x4a>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800915a:	f7ff ffb1 	bl	80090c0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800915e:	4b08      	ldr	r3, [pc, #32]	@ (8009180 <osKernelStart+0x5c>)
 8009160:	2202      	movs	r2, #2
 8009162:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009164:	f002 f9f0 	bl	800b548 <vTaskStartScheduler>
      stat = osOK;
 8009168:	2300      	movs	r3, #0
 800916a:	60fb      	str	r3, [r7, #12]
 800916c:	e002      	b.n	8009174 <osKernelStart+0x50>
    } else {
      stat = osError;
 800916e:	2301      	movs	r3, #1
 8009170:	425b      	negs	r3, r3
 8009172:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009174:	68fb      	ldr	r3, [r7, #12]
}
 8009176:	0018      	movs	r0, r3
 8009178:	46bd      	mov	sp, r7
 800917a:	b004      	add	sp, #16
 800917c:	bd80      	pop	{r7, pc}
 800917e:	46c0      	nop			@ (mov r8, r8)
 8009180:	2000060c 	.word	0x2000060c

08009184 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8009184:	b580      	push	{r7, lr}
 8009186:	b084      	sub	sp, #16
 8009188:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800918a:	f3ef 8305 	mrs	r3, IPSR
 800918e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009190:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 8009192:	2b00      	cmp	r3, #0
 8009194:	d109      	bne.n	80091aa <osKernelGetTickCount+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009196:	f3ef 8310 	mrs	r3, PRIMASK
 800919a:	607b      	str	r3, [r7, #4]
  return(result);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d008      	beq.n	80091b4 <osKernelGetTickCount+0x30>
 80091a2:	4b09      	ldr	r3, [pc, #36]	@ (80091c8 <osKernelGetTickCount+0x44>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d104      	bne.n	80091b4 <osKernelGetTickCount+0x30>
    ticks = xTaskGetTickCountFromISR();
 80091aa:	f002 fad3 	bl	800b754 <xTaskGetTickCountFromISR>
 80091ae:	0003      	movs	r3, r0
 80091b0:	60fb      	str	r3, [r7, #12]
 80091b2:	e003      	b.n	80091bc <osKernelGetTickCount+0x38>
  } else {
    ticks = xTaskGetTickCount();
 80091b4:	f002 fac0 	bl	800b738 <xTaskGetTickCount>
 80091b8:	0003      	movs	r3, r0
 80091ba:	60fb      	str	r3, [r7, #12]
  }

  return (ticks);
 80091bc:	68fb      	ldr	r3, [r7, #12]
}
 80091be:	0018      	movs	r0, r3
 80091c0:	46bd      	mov	sp, r7
 80091c2:	b004      	add	sp, #16
 80091c4:	bd80      	pop	{r7, pc}
 80091c6:	46c0      	nop			@ (mov r8, r8)
 80091c8:	2000060c 	.word	0x2000060c

080091cc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80091cc:	b5b0      	push	{r4, r5, r7, lr}
 80091ce:	b090      	sub	sp, #64	@ 0x40
 80091d0:	af04      	add	r7, sp, #16
 80091d2:	60f8      	str	r0, [r7, #12]
 80091d4:	60b9      	str	r1, [r7, #8]
 80091d6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80091d8:	2300      	movs	r3, #0
 80091da:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091dc:	f3ef 8305 	mrs	r3, IPSR
 80091e0:	61fb      	str	r3, [r7, #28]
  return(result);
 80091e2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d000      	beq.n	80091ea <osThreadNew+0x1e>
 80091e8:	e08c      	b.n	8009304 <osThreadNew+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091ea:	f3ef 8310 	mrs	r3, PRIMASK
 80091ee:	61bb      	str	r3, [r7, #24]
  return(result);
 80091f0:	69bb      	ldr	r3, [r7, #24]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d004      	beq.n	8009200 <osThreadNew+0x34>
 80091f6:	4b46      	ldr	r3, [pc, #280]	@ (8009310 <osThreadNew+0x144>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	2b02      	cmp	r3, #2
 80091fc:	d100      	bne.n	8009200 <osThreadNew+0x34>
 80091fe:	e081      	b.n	8009304 <osThreadNew+0x138>
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d100      	bne.n	8009208 <osThreadNew+0x3c>
 8009206:	e07d      	b.n	8009304 <osThreadNew+0x138>
    stack = configMINIMAL_STACK_SIZE;
 8009208:	2380      	movs	r3, #128	@ 0x80
 800920a:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800920c:	2318      	movs	r3, #24
 800920e:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8009210:	2300      	movs	r3, #0
 8009212:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 8009214:	2301      	movs	r3, #1
 8009216:	425b      	negs	r3, r3
 8009218:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d044      	beq.n	80092aa <osThreadNew+0xde>
      if (attr->name != NULL) {
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d002      	beq.n	800922e <osThreadNew+0x62>
        name = attr->name;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	699b      	ldr	r3, [r3, #24]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d002      	beq.n	800923c <osThreadNew+0x70>
        prio = (UBaseType_t)attr->priority;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	699b      	ldr	r3, [r3, #24]
 800923a:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800923c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800923e:	2b00      	cmp	r3, #0
 8009240:	d007      	beq.n	8009252 <osThreadNew+0x86>
 8009242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009244:	2b38      	cmp	r3, #56	@ 0x38
 8009246:	d804      	bhi.n	8009252 <osThreadNew+0x86>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	2201      	movs	r2, #1
 800924e:	4013      	ands	r3, r2
 8009250:	d001      	beq.n	8009256 <osThreadNew+0x8a>
        return (NULL);
 8009252:	2300      	movs	r3, #0
 8009254:	e057      	b.n	8009306 <osThreadNew+0x13a>
      }

      if (attr->stack_size > 0U) {
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	695b      	ldr	r3, [r3, #20]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d003      	beq.n	8009266 <osThreadNew+0x9a>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	695b      	ldr	r3, [r3, #20]
 8009262:	089b      	lsrs	r3, r3, #2
 8009264:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d00e      	beq.n	800928c <osThreadNew+0xc0>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	2ba7      	cmp	r3, #167	@ 0xa7
 8009274:	d90a      	bls.n	800928c <osThreadNew+0xc0>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800927a:	2b00      	cmp	r3, #0
 800927c:	d006      	beq.n	800928c <osThreadNew+0xc0>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	695b      	ldr	r3, [r3, #20]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d002      	beq.n	800928c <osThreadNew+0xc0>
        mem = 1;
 8009286:	2301      	movs	r3, #1
 8009288:	623b      	str	r3, [r7, #32]
 800928a:	e010      	b.n	80092ae <osThreadNew+0xe2>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	689b      	ldr	r3, [r3, #8]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d10c      	bne.n	80092ae <osThreadNew+0xe2>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d108      	bne.n	80092ae <osThreadNew+0xe2>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	691b      	ldr	r3, [r3, #16]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d104      	bne.n	80092ae <osThreadNew+0xe2>
          mem = 0;
 80092a4:	2300      	movs	r3, #0
 80092a6:	623b      	str	r3, [r7, #32]
 80092a8:	e001      	b.n	80092ae <osThreadNew+0xe2>
        }
      }
    }
    else {
      mem = 0;
 80092aa:	2300      	movs	r3, #0
 80092ac:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80092ae:	6a3b      	ldr	r3, [r7, #32]
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d112      	bne.n	80092da <osThreadNew+0x10e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80092bc:	68bd      	ldr	r5, [r7, #8]
 80092be:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 80092c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092c2:	68f8      	ldr	r0, [r7, #12]
 80092c4:	9302      	str	r3, [sp, #8]
 80092c6:	9201      	str	r2, [sp, #4]
 80092c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ca:	9300      	str	r3, [sp, #0]
 80092cc:	002b      	movs	r3, r5
 80092ce:	0022      	movs	r2, r4
 80092d0:	f001 ff19 	bl	800b106 <xTaskCreateStatic>
 80092d4:	0003      	movs	r3, r0
 80092d6:	617b      	str	r3, [r7, #20]
 80092d8:	e014      	b.n	8009304 <osThreadNew+0x138>
    }
    else {
      if (mem == 0) {
 80092da:	6a3b      	ldr	r3, [r7, #32]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d111      	bne.n	8009304 <osThreadNew+0x138>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80092e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092e2:	b29a      	uxth	r2, r3
 80092e4:	68bc      	ldr	r4, [r7, #8]
 80092e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092e8:	68f8      	ldr	r0, [r7, #12]
 80092ea:	2314      	movs	r3, #20
 80092ec:	18fb      	adds	r3, r7, r3
 80092ee:	9301      	str	r3, [sp, #4]
 80092f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092f2:	9300      	str	r3, [sp, #0]
 80092f4:	0023      	movs	r3, r4
 80092f6:	f001 ff4d 	bl	800b194 <xTaskCreate>
 80092fa:	0003      	movs	r3, r0
 80092fc:	2b01      	cmp	r3, #1
 80092fe:	d001      	beq.n	8009304 <osThreadNew+0x138>
          hTask = NULL;
 8009300:	2300      	movs	r3, #0
 8009302:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009304:	697b      	ldr	r3, [r7, #20]
}
 8009306:	0018      	movs	r0, r3
 8009308:	46bd      	mov	sp, r7
 800930a:	b00c      	add	sp, #48	@ 0x30
 800930c:	bdb0      	pop	{r4, r5, r7, pc}
 800930e:	46c0      	nop			@ (mov r8, r8)
 8009310:	2000060c 	.word	0x2000060c

08009314 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8009314:	b580      	push	{r7, lr}
 8009316:	b082      	sub	sp, #8
 8009318:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 800931a:	f002 fdd3 	bl	800bec4 <xTaskGetCurrentTaskHandle>
 800931e:	0003      	movs	r3, r0
 8009320:	607b      	str	r3, [r7, #4]

  return (id);
 8009322:	687b      	ldr	r3, [r7, #4]
}
 8009324:	0018      	movs	r0, r3
 8009326:	46bd      	mov	sp, r7
 8009328:	b002      	add	sp, #8
 800932a:	bd80      	pop	{r7, pc}

0800932c <osThreadGetStackSpace>:
  }

  return (state);
}

uint32_t osThreadGetStackSpace (osThreadId_t thread_id) {
 800932c:	b580      	push	{r7, lr}
 800932e:	b086      	sub	sp, #24
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009338:	f3ef 8305 	mrs	r3, IPSR
 800933c:	60fb      	str	r3, [r7, #12]
  return(result);
 800933e:	68fb      	ldr	r3, [r7, #12]
  uint32_t sz;

  if (IS_IRQ() || (hTask == NULL)) {
 8009340:	2b00      	cmp	r3, #0
 8009342:	d10c      	bne.n	800935e <osThreadGetStackSpace+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009344:	f3ef 8310 	mrs	r3, PRIMASK
 8009348:	60bb      	str	r3, [r7, #8]
  return(result);
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d003      	beq.n	8009358 <osThreadGetStackSpace+0x2c>
 8009350:	4b0a      	ldr	r3, [pc, #40]	@ (800937c <osThreadGetStackSpace+0x50>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	2b02      	cmp	r3, #2
 8009356:	d002      	beq.n	800935e <osThreadGetStackSpace+0x32>
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d102      	bne.n	8009364 <osThreadGetStackSpace+0x38>
    sz = 0U;
 800935e:	2300      	movs	r3, #0
 8009360:	617b      	str	r3, [r7, #20]
 8009362:	e005      	b.n	8009370 <osThreadGetStackSpace+0x44>
  } else {
    sz = (uint32_t)uxTaskGetStackHighWaterMark (hTask);
 8009364:	693b      	ldr	r3, [r7, #16]
 8009366:	0018      	movs	r0, r3
 8009368:	f002 fd44 	bl	800bdf4 <uxTaskGetStackHighWaterMark>
 800936c:	0003      	movs	r3, r0
 800936e:	617b      	str	r3, [r7, #20]
  }

  return (sz);
 8009370:	697b      	ldr	r3, [r7, #20]
}
 8009372:	0018      	movs	r0, r3
 8009374:	46bd      	mov	sp, r7
 8009376:	b006      	add	sp, #24
 8009378:	bd80      	pop	{r7, pc}
 800937a:	46c0      	nop			@ (mov r8, r8)
 800937c:	2000060c 	.word	0x2000060c

08009380 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8009380:	b580      	push	{r7, lr}
 8009382:	b086      	sub	sp, #24
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009388:	f3ef 8305 	mrs	r3, IPSR
 800938c:	613b      	str	r3, [r7, #16]
  return(result);
 800938e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009390:	2b00      	cmp	r3, #0
 8009392:	d109      	bne.n	80093a8 <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009394:	f3ef 8310 	mrs	r3, PRIMASK
 8009398:	60fb      	str	r3, [r7, #12]
  return(result);
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d007      	beq.n	80093b0 <osDelay+0x30>
 80093a0:	4b0a      	ldr	r3, [pc, #40]	@ (80093cc <osDelay+0x4c>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	2b02      	cmp	r3, #2
 80093a6:	d103      	bne.n	80093b0 <osDelay+0x30>
    stat = osErrorISR;
 80093a8:	2306      	movs	r3, #6
 80093aa:	425b      	negs	r3, r3
 80093ac:	617b      	str	r3, [r7, #20]
 80093ae:	e008      	b.n	80093c2 <osDelay+0x42>
  }
  else {
    stat = osOK;
 80093b0:	2300      	movs	r3, #0
 80093b2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d003      	beq.n	80093c2 <osDelay+0x42>
      vTaskDelay(ticks);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	0018      	movs	r0, r3
 80093be:	f002 f89d 	bl	800b4fc <vTaskDelay>
    }
  }

  return (stat);
 80093c2:	697b      	ldr	r3, [r7, #20]
}
 80093c4:	0018      	movs	r0, r3
 80093c6:	46bd      	mov	sp, r7
 80093c8:	b006      	add	sp, #24
 80093ca:	bd80      	pop	{r7, pc}
 80093cc:	2000060c 	.word	0x2000060c

080093d0 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b088      	sub	sp, #32
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093d8:	f3ef 8305 	mrs	r3, IPSR
 80093dc:	617b      	str	r3, [r7, #20]
  return(result);
 80093de:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d109      	bne.n	80093f8 <osDelayUntil+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80093e4:	f3ef 8310 	mrs	r3, PRIMASK
 80093e8:	613b      	str	r3, [r7, #16]
  return(result);
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d007      	beq.n	8009400 <osDelayUntil+0x30>
 80093f0:	4b13      	ldr	r3, [pc, #76]	@ (8009440 <osDelayUntil+0x70>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	2b02      	cmp	r3, #2
 80093f6:	d103      	bne.n	8009400 <osDelayUntil+0x30>
    stat = osErrorISR;
 80093f8:	2306      	movs	r3, #6
 80093fa:	425b      	negs	r3, r3
 80093fc:	61fb      	str	r3, [r7, #28]
 80093fe:	e01a      	b.n	8009436 <osDelayUntil+0x66>
  }
  else {
    stat = osOK;
 8009400:	2300      	movs	r3, #0
 8009402:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 8009404:	f002 f998 	bl	800b738 <xTaskGetTickCount>
 8009408:	0003      	movs	r3, r0
 800940a:	60fb      	str	r3, [r7, #12]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	687a      	ldr	r2, [r7, #4]
 8009410:	1ad3      	subs	r3, r2, r3
 8009412:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8009414:	69bb      	ldr	r3, [r7, #24]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d00a      	beq.n	8009430 <osDelayUntil+0x60>
 800941a:	69bb      	ldr	r3, [r7, #24]
 800941c:	2b00      	cmp	r3, #0
 800941e:	db07      	blt.n	8009430 <osDelayUntil+0x60>
      vTaskDelayUntil (&tcnt, delay);
 8009420:	69ba      	ldr	r2, [r7, #24]
 8009422:	230c      	movs	r3, #12
 8009424:	18fb      	adds	r3, r7, r3
 8009426:	0011      	movs	r1, r2
 8009428:	0018      	movs	r0, r3
 800942a:	f002 f809 	bl	800b440 <vTaskDelayUntil>
 800942e:	e002      	b.n	8009436 <osDelayUntil+0x66>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8009430:	2304      	movs	r3, #4
 8009432:	425b      	negs	r3, r3
 8009434:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 8009436:	69fb      	ldr	r3, [r7, #28]
}
 8009438:	0018      	movs	r0, r3
 800943a:	46bd      	mov	sp, r7
 800943c:	b008      	add	sp, #32
 800943e:	bd80      	pop	{r7, pc}
 8009440:	2000060c 	.word	0x2000060c

08009444 <osEventFlagsNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8009444:	b580      	push	{r7, lr}
 8009446:	b086      	sub	sp, #24
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800944c:	2300      	movs	r3, #0
 800944e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009450:	f3ef 8305 	mrs	r3, IPSR
 8009454:	60fb      	str	r3, [r7, #12]
  return(result);
 8009456:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8009458:	2b00      	cmp	r3, #0
 800945a:	d139      	bne.n	80094d0 <osEventFlagsNew+0x8c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800945c:	f3ef 8310 	mrs	r3, PRIMASK
 8009460:	60bb      	str	r3, [r7, #8]
  return(result);
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d003      	beq.n	8009470 <osEventFlagsNew+0x2c>
 8009468:	4b1c      	ldr	r3, [pc, #112]	@ (80094dc <osEventFlagsNew+0x98>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2b02      	cmp	r3, #2
 800946e:	d02f      	beq.n	80094d0 <osEventFlagsNew+0x8c>
    mem = -1;
 8009470:	2301      	movs	r3, #1
 8009472:	425b      	negs	r3, r3
 8009474:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d015      	beq.n	80094a8 <osEventFlagsNew+0x64>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	689b      	ldr	r3, [r3, #8]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d006      	beq.n	8009492 <osEventFlagsNew+0x4e>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	68db      	ldr	r3, [r3, #12]
 8009488:	2b1f      	cmp	r3, #31
 800948a:	d902      	bls.n	8009492 <osEventFlagsNew+0x4e>
        mem = 1;
 800948c:	2301      	movs	r3, #1
 800948e:	613b      	str	r3, [r7, #16]
 8009490:	e00c      	b.n	80094ac <osEventFlagsNew+0x68>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	689b      	ldr	r3, [r3, #8]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d108      	bne.n	80094ac <osEventFlagsNew+0x68>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	68db      	ldr	r3, [r3, #12]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d104      	bne.n	80094ac <osEventFlagsNew+0x68>
          mem = 0;
 80094a2:	2300      	movs	r3, #0
 80094a4:	613b      	str	r3, [r7, #16]
 80094a6:	e001      	b.n	80094ac <osEventFlagsNew+0x68>
        }
      }
    }
    else {
      mem = 0;
 80094a8:	2300      	movs	r3, #0
 80094aa:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80094ac:	693b      	ldr	r3, [r7, #16]
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d107      	bne.n	80094c2 <osEventFlagsNew+0x7e>
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	689b      	ldr	r3, [r3, #8]
 80094b6:	0018      	movs	r0, r3
 80094b8:	f000 fc7a 	bl	8009db0 <xEventGroupCreateStatic>
 80094bc:	0003      	movs	r3, r0
 80094be:	617b      	str	r3, [r7, #20]
 80094c0:	e006      	b.n	80094d0 <osEventFlagsNew+0x8c>
    }
    else {
      if (mem == 0) {
 80094c2:	693b      	ldr	r3, [r7, #16]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d103      	bne.n	80094d0 <osEventFlagsNew+0x8c>
        hEventGroup = xEventGroupCreate();
 80094c8:	f000 fc99 	bl	8009dfe <xEventGroupCreate>
 80094cc:	0003      	movs	r3, r0
 80094ce:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80094d0:	697b      	ldr	r3, [r7, #20]
}
 80094d2:	0018      	movs	r0, r3
 80094d4:	46bd      	mov	sp, r7
 80094d6:	b006      	add	sp, #24
 80094d8:	bd80      	pop	{r7, pc}
 80094da:	46c0      	nop			@ (mov r8, r8)
 80094dc:	2000060c 	.word	0x2000060c

080094e0 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b088      	sub	sp, #32
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
 80094e8:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	61bb      	str	r3, [r7, #24]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80094ee:	69bb      	ldr	r3, [r7, #24]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d004      	beq.n	80094fe <osEventFlagsSet+0x1e>
 80094f4:	683a      	ldr	r2, [r7, #0]
 80094f6:	2380      	movs	r3, #128	@ 0x80
 80094f8:	045b      	lsls	r3, r3, #17
 80094fa:	429a      	cmp	r2, r3
 80094fc:	d303      	bcc.n	8009506 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 80094fe:	2304      	movs	r3, #4
 8009500:	425b      	negs	r3, r3
 8009502:	61fb      	str	r3, [r7, #28]
 8009504:	e032      	b.n	800956c <osEventFlagsSet+0x8c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009506:	f3ef 8305 	mrs	r3, IPSR
 800950a:	617b      	str	r3, [r7, #20]
  return(result);
 800950c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800950e:	2b00      	cmp	r3, #0
 8009510:	d109      	bne.n	8009526 <osEventFlagsSet+0x46>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009512:	f3ef 8310 	mrs	r3, PRIMASK
 8009516:	613b      	str	r3, [r7, #16]
  return(result);
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d01c      	beq.n	8009558 <osEventFlagsSet+0x78>
 800951e:	4b16      	ldr	r3, [pc, #88]	@ (8009578 <osEventFlagsSet+0x98>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	2b02      	cmp	r3, #2
 8009524:	d118      	bne.n	8009558 <osEventFlagsSet+0x78>
    yield = pdFALSE;
 8009526:	2300      	movs	r3, #0
 8009528:	60fb      	str	r3, [r7, #12]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800952a:	230c      	movs	r3, #12
 800952c:	18fa      	adds	r2, r7, r3
 800952e:	6839      	ldr	r1, [r7, #0]
 8009530:	69bb      	ldr	r3, [r7, #24]
 8009532:	0018      	movs	r0, r3
 8009534:	f000 fe36 	bl	800a1a4 <xEventGroupSetBitsFromISR>
 8009538:	1e03      	subs	r3, r0, #0
 800953a:	d103      	bne.n	8009544 <osEventFlagsSet+0x64>
      rflags = (uint32_t)osErrorResource;
 800953c:	2303      	movs	r3, #3
 800953e:	425b      	negs	r3, r3
 8009540:	61fb      	str	r3, [r7, #28]
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8009542:	e012      	b.n	800956a <osEventFlagsSet+0x8a>
    } else {
      rflags = flags;
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	61fb      	str	r3, [r7, #28]
      portYIELD_FROM_ISR (yield);
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d00d      	beq.n	800956a <osEventFlagsSet+0x8a>
 800954e:	4b0b      	ldr	r3, [pc, #44]	@ (800957c <osEventFlagsSet+0x9c>)
 8009550:	2280      	movs	r2, #128	@ 0x80
 8009552:	0552      	lsls	r2, r2, #21
 8009554:	601a      	str	r2, [r3, #0]
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8009556:	e008      	b.n	800956a <osEventFlagsSet+0x8a>
    }
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8009558:	683a      	ldr	r2, [r7, #0]
 800955a:	69bb      	ldr	r3, [r7, #24]
 800955c:	0011      	movs	r1, r2
 800955e:	0018      	movs	r0, r3
 8009560:	f000 fd66 	bl	800a030 <xEventGroupSetBits>
 8009564:	0003      	movs	r3, r0
 8009566:	61fb      	str	r3, [r7, #28]
 8009568:	e000      	b.n	800956c <osEventFlagsSet+0x8c>
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800956a:	46c0      	nop			@ (mov r8, r8)
  }

  return (rflags);
 800956c:	69fb      	ldr	r3, [r7, #28]
}
 800956e:	0018      	movs	r0, r3
 8009570:	46bd      	mov	sp, r7
 8009572:	b008      	add	sp, #32
 8009574:	bd80      	pop	{r7, pc}
 8009576:	46c0      	nop			@ (mov r8, r8)
 8009578:	2000060c 	.word	0x2000060c
 800957c:	e000ed04 	.word	0xe000ed04

08009580 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8009580:	b580      	push	{r7, lr}
 8009582:	b086      	sub	sp, #24
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
 8009588:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d004      	beq.n	800959e <osEventFlagsClear+0x1e>
 8009594:	683a      	ldr	r2, [r7, #0]
 8009596:	2380      	movs	r3, #128	@ 0x80
 8009598:	045b      	lsls	r3, r3, #17
 800959a:	429a      	cmp	r2, r3
 800959c:	d303      	bcc.n	80095a6 <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 800959e:	2304      	movs	r3, #4
 80095a0:	425b      	negs	r3, r3
 80095a2:	617b      	str	r3, [r7, #20]
 80095a4:	e029      	b.n	80095fa <osEventFlagsClear+0x7a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095a6:	f3ef 8305 	mrs	r3, IPSR
 80095aa:	60fb      	str	r3, [r7, #12]
  return(result);
 80095ac:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d109      	bne.n	80095c6 <osEventFlagsClear+0x46>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095b2:	f3ef 8310 	mrs	r3, PRIMASK
 80095b6:	60bb      	str	r3, [r7, #8]
  return(result);
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d015      	beq.n	80095ea <osEventFlagsClear+0x6a>
 80095be:	4b11      	ldr	r3, [pc, #68]	@ (8009604 <osEventFlagsClear+0x84>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	2b02      	cmp	r3, #2
 80095c4:	d111      	bne.n	80095ea <osEventFlagsClear+0x6a>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	0018      	movs	r0, r3
 80095ca:	f000 fd1b 	bl	800a004 <xEventGroupGetBitsFromISR>
 80095ce:	0003      	movs	r3, r0
 80095d0:	617b      	str	r3, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 80095d2:	683a      	ldr	r2, [r7, #0]
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	0011      	movs	r1, r2
 80095d8:	0018      	movs	r0, r3
 80095da:	f000 fcff 	bl	8009fdc <xEventGroupClearBitsFromISR>
 80095de:	1e03      	subs	r3, r0, #0
 80095e0:	d10b      	bne.n	80095fa <osEventFlagsClear+0x7a>
      rflags = (uint32_t)osErrorResource;
 80095e2:	2303      	movs	r3, #3
 80095e4:	425b      	negs	r3, r3
 80095e6:	617b      	str	r3, [r7, #20]
    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 80095e8:	e007      	b.n	80095fa <osEventFlagsClear+0x7a>
    }
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 80095ea:	683a      	ldr	r2, [r7, #0]
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	0011      	movs	r1, r2
 80095f0:	0018      	movs	r0, r3
 80095f2:	f000 fcca 	bl	8009f8a <xEventGroupClearBits>
 80095f6:	0003      	movs	r3, r0
 80095f8:	617b      	str	r3, [r7, #20]
  }

  return (rflags);
 80095fa:	697b      	ldr	r3, [r7, #20]
}
 80095fc:	0018      	movs	r0, r3
 80095fe:	46bd      	mov	sp, r7
 8009600:	b006      	add	sp, #24
 8009602:	bd80      	pop	{r7, pc}
 8009604:	2000060c 	.word	0x2000060c

08009608 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8009608:	b590      	push	{r4, r7, lr}
 800960a:	b08d      	sub	sp, #52	@ 0x34
 800960c:	af02      	add	r7, sp, #8
 800960e:	60f8      	str	r0, [r7, #12]
 8009610:	60b9      	str	r1, [r7, #8]
 8009612:	607a      	str	r2, [r7, #4]
 8009614:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800961a:	69bb      	ldr	r3, [r7, #24]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d004      	beq.n	800962a <osEventFlagsWait+0x22>
 8009620:	68ba      	ldr	r2, [r7, #8]
 8009622:	2380      	movs	r3, #128	@ 0x80
 8009624:	045b      	lsls	r3, r3, #17
 8009626:	429a      	cmp	r2, r3
 8009628:	d303      	bcc.n	8009632 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800962a:	2304      	movs	r3, #4
 800962c:	425b      	negs	r3, r3
 800962e:	61fb      	str	r3, [r7, #28]
 8009630:	e051      	b.n	80096d6 <osEventFlagsWait+0xce>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009632:	f3ef 8305 	mrs	r3, IPSR
 8009636:	617b      	str	r3, [r7, #20]
  return(result);
 8009638:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800963a:	2b00      	cmp	r3, #0
 800963c:	d109      	bne.n	8009652 <osEventFlagsWait+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800963e:	f3ef 8310 	mrs	r3, PRIMASK
 8009642:	613b      	str	r3, [r7, #16]
  return(result);
 8009644:	693b      	ldr	r3, [r7, #16]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d007      	beq.n	800965a <osEventFlagsWait+0x52>
 800964a:	4b25      	ldr	r3, [pc, #148]	@ (80096e0 <osEventFlagsWait+0xd8>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	2b02      	cmp	r3, #2
 8009650:	d103      	bne.n	800965a <osEventFlagsWait+0x52>
    rflags = (uint32_t)osErrorISR;
 8009652:	2306      	movs	r3, #6
 8009654:	425b      	negs	r3, r3
 8009656:	61fb      	str	r3, [r7, #28]
 8009658:	e03d      	b.n	80096d6 <osEventFlagsWait+0xce>
  }
  else {
    if (options & osFlagsWaitAll) {
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2201      	movs	r2, #1
 800965e:	4013      	ands	r3, r2
 8009660:	d002      	beq.n	8009668 <osEventFlagsWait+0x60>
      wait_all = pdTRUE;
 8009662:	2301      	movs	r3, #1
 8009664:	627b      	str	r3, [r7, #36]	@ 0x24
 8009666:	e001      	b.n	800966c <osEventFlagsWait+0x64>
    } else {
      wait_all = pdFAIL;
 8009668:	2300      	movs	r3, #0
 800966a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2202      	movs	r2, #2
 8009670:	4013      	ands	r3, r2
 8009672:	d002      	beq.n	800967a <osEventFlagsWait+0x72>
      exit_clr = pdFAIL;
 8009674:	2300      	movs	r3, #0
 8009676:	623b      	str	r3, [r7, #32]
 8009678:	e001      	b.n	800967e <osEventFlagsWait+0x76>
    } else {
      exit_clr = pdTRUE;
 800967a:	2301      	movs	r3, #1
 800967c:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800967e:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8009680:	6a3a      	ldr	r2, [r7, #32]
 8009682:	68b9      	ldr	r1, [r7, #8]
 8009684:	69b8      	ldr	r0, [r7, #24]
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	9300      	str	r3, [sp, #0]
 800968a:	0023      	movs	r3, r4
 800968c:	f000 fbd2 	bl	8009e34 <xEventGroupWaitBits>
 8009690:	0003      	movs	r3, r0
 8009692:	61fb      	str	r3, [r7, #28]

    if (options & osFlagsWaitAll) {
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2201      	movs	r2, #1
 8009698:	4013      	ands	r3, r2
 800969a:	d00e      	beq.n	80096ba <osEventFlagsWait+0xb2>
      if (flags != rflags) {
 800969c:	68ba      	ldr	r2, [r7, #8]
 800969e:	69fb      	ldr	r3, [r7, #28]
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d018      	beq.n	80096d6 <osEventFlagsWait+0xce>
        if (timeout > 0U) {
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d003      	beq.n	80096b2 <osEventFlagsWait+0xaa>
          rflags = (uint32_t)osErrorTimeout;
 80096aa:	2302      	movs	r3, #2
 80096ac:	425b      	negs	r3, r3
 80096ae:	61fb      	str	r3, [r7, #28]
 80096b0:	e011      	b.n	80096d6 <osEventFlagsWait+0xce>
        } else {
          rflags = (uint32_t)osErrorResource;
 80096b2:	2303      	movs	r3, #3
 80096b4:	425b      	negs	r3, r3
 80096b6:	61fb      	str	r3, [r7, #28]
 80096b8:	e00d      	b.n	80096d6 <osEventFlagsWait+0xce>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	69fa      	ldr	r2, [r7, #28]
 80096be:	4013      	ands	r3, r2
 80096c0:	d109      	bne.n	80096d6 <osEventFlagsWait+0xce>
        if (timeout > 0U) {
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d003      	beq.n	80096d0 <osEventFlagsWait+0xc8>
          rflags = (uint32_t)osErrorTimeout;
 80096c8:	2302      	movs	r3, #2
 80096ca:	425b      	negs	r3, r3
 80096cc:	61fb      	str	r3, [r7, #28]
 80096ce:	e002      	b.n	80096d6 <osEventFlagsWait+0xce>
        } else {
          rflags = (uint32_t)osErrorResource;
 80096d0:	2303      	movs	r3, #3
 80096d2:	425b      	negs	r3, r3
 80096d4:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 80096d6:	69fb      	ldr	r3, [r7, #28]
}
 80096d8:	0018      	movs	r0, r3
 80096da:	46bd      	mov	sp, r7
 80096dc:	b00b      	add	sp, #44	@ 0x2c
 80096de:	bd90      	pop	{r4, r7, pc}
 80096e0:	2000060c 	.word	0x2000060c

080096e4 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b08c      	sub	sp, #48	@ 0x30
 80096e8:	af02      	add	r7, sp, #8
 80096ea:	60f8      	str	r0, [r7, #12]
 80096ec:	60b9      	str	r1, [r7, #8]
 80096ee:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80096f0:	2300      	movs	r3, #0
 80096f2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80096f4:	f3ef 8305 	mrs	r3, IPSR
 80096f8:	61bb      	str	r3, [r7, #24]
  return(result);
 80096fa:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d000      	beq.n	8009702 <osSemaphoreNew+0x1e>
 8009700:	e08a      	b.n	8009818 <osSemaphoreNew+0x134>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009702:	f3ef 8310 	mrs	r3, PRIMASK
 8009706:	617b      	str	r3, [r7, #20]
  return(result);
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d004      	beq.n	8009718 <osSemaphoreNew+0x34>
 800970e:	4b45      	ldr	r3, [pc, #276]	@ (8009824 <osSemaphoreNew+0x140>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2b02      	cmp	r3, #2
 8009714:	d100      	bne.n	8009718 <osSemaphoreNew+0x34>
 8009716:	e07f      	b.n	8009818 <osSemaphoreNew+0x134>
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d100      	bne.n	8009720 <osSemaphoreNew+0x3c>
 800971e:	e07b      	b.n	8009818 <osSemaphoreNew+0x134>
 8009720:	68ba      	ldr	r2, [r7, #8]
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	429a      	cmp	r2, r3
 8009726:	d900      	bls.n	800972a <osSemaphoreNew+0x46>
 8009728:	e076      	b.n	8009818 <osSemaphoreNew+0x134>
    mem = -1;
 800972a:	2301      	movs	r3, #1
 800972c:	425b      	negs	r3, r3
 800972e:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d015      	beq.n	8009762 <osSemaphoreNew+0x7e>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	689b      	ldr	r3, [r3, #8]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d006      	beq.n	800974c <osSemaphoreNew+0x68>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	68db      	ldr	r3, [r3, #12]
 8009742:	2b4f      	cmp	r3, #79	@ 0x4f
 8009744:	d902      	bls.n	800974c <osSemaphoreNew+0x68>
        mem = 1;
 8009746:	2301      	movs	r3, #1
 8009748:	623b      	str	r3, [r7, #32]
 800974a:	e00c      	b.n	8009766 <osSemaphoreNew+0x82>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d108      	bne.n	8009766 <osSemaphoreNew+0x82>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	68db      	ldr	r3, [r3, #12]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d104      	bne.n	8009766 <osSemaphoreNew+0x82>
          mem = 0;
 800975c:	2300      	movs	r3, #0
 800975e:	623b      	str	r3, [r7, #32]
 8009760:	e001      	b.n	8009766 <osSemaphoreNew+0x82>
        }
      }
    }
    else {
      mem = 0;
 8009762:	2300      	movs	r3, #0
 8009764:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8009766:	6a3b      	ldr	r3, [r7, #32]
 8009768:	3301      	adds	r3, #1
 800976a:	d055      	beq.n	8009818 <osSemaphoreNew+0x134>
      if (max_count == 1U) {
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	2b01      	cmp	r3, #1
 8009770:	d12b      	bne.n	80097ca <osSemaphoreNew+0xe6>
        if (mem == 1) {
 8009772:	6a3b      	ldr	r3, [r7, #32]
 8009774:	2b01      	cmp	r3, #1
 8009776:	d10b      	bne.n	8009790 <osSemaphoreNew+0xac>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	689b      	ldr	r3, [r3, #8]
 800977c:	2203      	movs	r2, #3
 800977e:	9200      	str	r2, [sp, #0]
 8009780:	2200      	movs	r2, #0
 8009782:	2100      	movs	r1, #0
 8009784:	2001      	movs	r0, #1
 8009786:	f000 fe21 	bl	800a3cc <xQueueGenericCreateStatic>
 800978a:	0003      	movs	r3, r0
 800978c:	627b      	str	r3, [r7, #36]	@ 0x24
 800978e:	e006      	b.n	800979e <osSemaphoreNew+0xba>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8009790:	2203      	movs	r2, #3
 8009792:	2100      	movs	r1, #0
 8009794:	2001      	movs	r0, #1
 8009796:	f000 fe6a 	bl	800a46e <xQueueGenericCreate>
 800979a:	0003      	movs	r3, r0
 800979c:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800979e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d027      	beq.n	80097f4 <osSemaphoreNew+0x110>
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d024      	beq.n	80097f4 <osSemaphoreNew+0x110>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80097aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80097ac:	2300      	movs	r3, #0
 80097ae:	2200      	movs	r2, #0
 80097b0:	2100      	movs	r1, #0
 80097b2:	f000 ff09 	bl	800a5c8 <xQueueGenericSend>
 80097b6:	0003      	movs	r3, r0
 80097b8:	2b01      	cmp	r3, #1
 80097ba:	d01b      	beq.n	80097f4 <osSemaphoreNew+0x110>
            vSemaphoreDelete (hSemaphore);
 80097bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097be:	0018      	movs	r0, r3
 80097c0:	f001 facb 	bl	800ad5a <vQueueDelete>
            hSemaphore = NULL;
 80097c4:	2300      	movs	r3, #0
 80097c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80097c8:	e014      	b.n	80097f4 <osSemaphoreNew+0x110>
          }
        }
      }
      else {
        if (mem == 1) {
 80097ca:	6a3b      	ldr	r3, [r7, #32]
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d109      	bne.n	80097e4 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	689a      	ldr	r2, [r3, #8]
 80097d4:	68b9      	ldr	r1, [r7, #8]
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	0018      	movs	r0, r3
 80097da:	f000 fea8 	bl	800a52e <xQueueCreateCountingSemaphoreStatic>
 80097de:	0003      	movs	r3, r0
 80097e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80097e2:	e007      	b.n	80097f4 <osSemaphoreNew+0x110>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80097e4:	68ba      	ldr	r2, [r7, #8]
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	0011      	movs	r1, r2
 80097ea:	0018      	movs	r0, r3
 80097ec:	f000 fec7 	bl	800a57e <xQueueCreateCountingSemaphore>
 80097f0:	0003      	movs	r3, r0
 80097f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80097f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d00e      	beq.n	8009818 <osSemaphoreNew+0x134>
        if (attr != NULL) {
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d003      	beq.n	8009808 <osSemaphoreNew+0x124>
          name = attr->name;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	61fb      	str	r3, [r7, #28]
 8009806:	e001      	b.n	800980c <osSemaphoreNew+0x128>
        } else {
          name = NULL;
 8009808:	2300      	movs	r3, #0
 800980a:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800980c:	69fa      	ldr	r2, [r7, #28]
 800980e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009810:	0011      	movs	r1, r2
 8009812:	0018      	movs	r0, r3
 8009814:	f001 fbf2 	bl	800affc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800981a:	0018      	movs	r0, r3
 800981c:	46bd      	mov	sp, r7
 800981e:	b00a      	add	sp, #40	@ 0x28
 8009820:	bd80      	pop	{r7, pc}
 8009822:	46c0      	nop			@ (mov r8, r8)
 8009824:	2000060c 	.word	0x2000060c

08009828 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8009828:	b580      	push	{r7, lr}
 800982a:	b088      	sub	sp, #32
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009836:	2300      	movs	r3, #0
 8009838:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800983a:	69bb      	ldr	r3, [r7, #24]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d103      	bne.n	8009848 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8009840:	2304      	movs	r3, #4
 8009842:	425b      	negs	r3, r3
 8009844:	61fb      	str	r3, [r7, #28]
 8009846:	e043      	b.n	80098d0 <osSemaphoreAcquire+0xa8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009848:	f3ef 8305 	mrs	r3, IPSR
 800984c:	617b      	str	r3, [r7, #20]
  return(result);
 800984e:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8009850:	2b00      	cmp	r3, #0
 8009852:	d109      	bne.n	8009868 <osSemaphoreAcquire+0x40>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009854:	f3ef 8310 	mrs	r3, PRIMASK
 8009858:	613b      	str	r3, [r7, #16]
  return(result);
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d022      	beq.n	80098a6 <osSemaphoreAcquire+0x7e>
 8009860:	4b1e      	ldr	r3, [pc, #120]	@ (80098dc <osSemaphoreAcquire+0xb4>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2b02      	cmp	r3, #2
 8009866:	d11e      	bne.n	80098a6 <osSemaphoreAcquire+0x7e>
    if (timeout != 0U) {
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d003      	beq.n	8009876 <osSemaphoreAcquire+0x4e>
      stat = osErrorParameter;
 800986e:	2304      	movs	r3, #4
 8009870:	425b      	negs	r3, r3
 8009872:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8009874:	e02b      	b.n	80098ce <osSemaphoreAcquire+0xa6>
    }
    else {
      yield = pdFALSE;
 8009876:	2300      	movs	r3, #0
 8009878:	60fb      	str	r3, [r7, #12]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800987a:	230c      	movs	r3, #12
 800987c:	18fa      	adds	r2, r7, r3
 800987e:	69bb      	ldr	r3, [r7, #24]
 8009880:	2100      	movs	r1, #0
 8009882:	0018      	movs	r0, r3
 8009884:	f001 f9da 	bl	800ac3c <xQueueReceiveFromISR>
 8009888:	0003      	movs	r3, r0
 800988a:	2b01      	cmp	r3, #1
 800988c:	d003      	beq.n	8009896 <osSemaphoreAcquire+0x6e>
        stat = osErrorResource;
 800988e:	2303      	movs	r3, #3
 8009890:	425b      	negs	r3, r3
 8009892:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8009894:	e01b      	b.n	80098ce <osSemaphoreAcquire+0xa6>
      } else {
        portYIELD_FROM_ISR (yield);
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d018      	beq.n	80098ce <osSemaphoreAcquire+0xa6>
 800989c:	4b10      	ldr	r3, [pc, #64]	@ (80098e0 <osSemaphoreAcquire+0xb8>)
 800989e:	2280      	movs	r2, #128	@ 0x80
 80098a0:	0552      	lsls	r2, r2, #21
 80098a2:	601a      	str	r2, [r3, #0]
    if (timeout != 0U) {
 80098a4:	e013      	b.n	80098ce <osSemaphoreAcquire+0xa6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80098a6:	683a      	ldr	r2, [r7, #0]
 80098a8:	69bb      	ldr	r3, [r7, #24]
 80098aa:	0011      	movs	r1, r2
 80098ac:	0018      	movs	r0, r3
 80098ae:	f001 f8e7 	bl	800aa80 <xQueueSemaphoreTake>
 80098b2:	0003      	movs	r3, r0
 80098b4:	2b01      	cmp	r3, #1
 80098b6:	d00b      	beq.n	80098d0 <osSemaphoreAcquire+0xa8>
      if (timeout != 0U) {
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d003      	beq.n	80098c6 <osSemaphoreAcquire+0x9e>
        stat = osErrorTimeout;
 80098be:	2302      	movs	r3, #2
 80098c0:	425b      	negs	r3, r3
 80098c2:	61fb      	str	r3, [r7, #28]
 80098c4:	e004      	b.n	80098d0 <osSemaphoreAcquire+0xa8>
      } else {
        stat = osErrorResource;
 80098c6:	2303      	movs	r3, #3
 80098c8:	425b      	negs	r3, r3
 80098ca:	61fb      	str	r3, [r7, #28]
 80098cc:	e000      	b.n	80098d0 <osSemaphoreAcquire+0xa8>
    if (timeout != 0U) {
 80098ce:	46c0      	nop			@ (mov r8, r8)
      }
    }
  }

  return (stat);
 80098d0:	69fb      	ldr	r3, [r7, #28]
}
 80098d2:	0018      	movs	r0, r3
 80098d4:	46bd      	mov	sp, r7
 80098d6:	b008      	add	sp, #32
 80098d8:	bd80      	pop	{r7, pc}
 80098da:	46c0      	nop			@ (mov r8, r8)
 80098dc:	2000060c 	.word	0x2000060c
 80098e0:	e000ed04 	.word	0xe000ed04

080098e4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b088      	sub	sp, #32
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80098f0:	2300      	movs	r3, #0
 80098f2:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80098f4:	69bb      	ldr	r3, [r7, #24]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d103      	bne.n	8009902 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80098fa:	2304      	movs	r3, #4
 80098fc:	425b      	negs	r3, r3
 80098fe:	61fb      	str	r3, [r7, #28]
 8009900:	e035      	b.n	800996e <osSemaphoreRelease+0x8a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009902:	f3ef 8305 	mrs	r3, IPSR
 8009906:	617b      	str	r3, [r7, #20]
  return(result);
 8009908:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800990a:	2b00      	cmp	r3, #0
 800990c:	d109      	bne.n	8009922 <osSemaphoreRelease+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800990e:	f3ef 8310 	mrs	r3, PRIMASK
 8009912:	613b      	str	r3, [r7, #16]
  return(result);
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d01b      	beq.n	8009952 <osSemaphoreRelease+0x6e>
 800991a:	4b17      	ldr	r3, [pc, #92]	@ (8009978 <osSemaphoreRelease+0x94>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2b02      	cmp	r3, #2
 8009920:	d117      	bne.n	8009952 <osSemaphoreRelease+0x6e>
    yield = pdFALSE;
 8009922:	2300      	movs	r3, #0
 8009924:	60fb      	str	r3, [r7, #12]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009926:	230c      	movs	r3, #12
 8009928:	18fa      	adds	r2, r7, r3
 800992a:	69bb      	ldr	r3, [r7, #24]
 800992c:	0011      	movs	r1, r2
 800992e:	0018      	movs	r0, r3
 8009930:	f000 ff86 	bl	800a840 <xQueueGiveFromISR>
 8009934:	0003      	movs	r3, r0
 8009936:	2b01      	cmp	r3, #1
 8009938:	d003      	beq.n	8009942 <osSemaphoreRelease+0x5e>
      stat = osErrorResource;
 800993a:	2303      	movs	r3, #3
 800993c:	425b      	negs	r3, r3
 800993e:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009940:	e014      	b.n	800996c <osSemaphoreRelease+0x88>
    } else {
      portYIELD_FROM_ISR (yield);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d011      	beq.n	800996c <osSemaphoreRelease+0x88>
 8009948:	4b0c      	ldr	r3, [pc, #48]	@ (800997c <osSemaphoreRelease+0x98>)
 800994a:	2280      	movs	r2, #128	@ 0x80
 800994c:	0552      	lsls	r2, r2, #21
 800994e:	601a      	str	r2, [r3, #0]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009950:	e00c      	b.n	800996c <osSemaphoreRelease+0x88>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009952:	69b8      	ldr	r0, [r7, #24]
 8009954:	2300      	movs	r3, #0
 8009956:	2200      	movs	r2, #0
 8009958:	2100      	movs	r1, #0
 800995a:	f000 fe35 	bl	800a5c8 <xQueueGenericSend>
 800995e:	0003      	movs	r3, r0
 8009960:	2b01      	cmp	r3, #1
 8009962:	d004      	beq.n	800996e <osSemaphoreRelease+0x8a>
      stat = osErrorResource;
 8009964:	2303      	movs	r3, #3
 8009966:	425b      	negs	r3, r3
 8009968:	61fb      	str	r3, [r7, #28]
 800996a:	e000      	b.n	800996e <osSemaphoreRelease+0x8a>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800996c:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return (stat);
 800996e:	69fb      	ldr	r3, [r7, #28]
}
 8009970:	0018      	movs	r0, r3
 8009972:	46bd      	mov	sp, r7
 8009974:	b008      	add	sp, #32
 8009976:	bd80      	pop	{r7, pc}
 8009978:	2000060c 	.word	0x2000060c
 800997c:	e000ed04 	.word	0xe000ed04

08009980 <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 8009980:	b580      	push	{r7, lr}
 8009982:	b086      	sub	sp, #24
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d102      	bne.n	8009998 <osSemaphoreGetCount+0x18>
    count = 0U;
 8009992:	2300      	movs	r3, #0
 8009994:	617b      	str	r3, [r7, #20]
 8009996:	e01c      	b.n	80099d2 <osSemaphoreGetCount+0x52>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009998:	f3ef 8305 	mrs	r3, IPSR
 800999c:	60fb      	str	r3, [r7, #12]
  return(result);
 800999e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d109      	bne.n	80099b8 <osSemaphoreGetCount+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099a4:	f3ef 8310 	mrs	r3, PRIMASK
 80099a8:	60bb      	str	r3, [r7, #8]
  return(result);
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d00a      	beq.n	80099c6 <osSemaphoreGetCount+0x46>
 80099b0:	4b0a      	ldr	r3, [pc, #40]	@ (80099dc <osSemaphoreGetCount+0x5c>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2b02      	cmp	r3, #2
 80099b6:	d106      	bne.n	80099c6 <osSemaphoreGetCount+0x46>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	0018      	movs	r0, r3
 80099bc:	f001 f9b9 	bl	800ad32 <uxQueueMessagesWaitingFromISR>
 80099c0:	0003      	movs	r3, r0
 80099c2:	617b      	str	r3, [r7, #20]
 80099c4:	e005      	b.n	80099d2 <osSemaphoreGetCount+0x52>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	0018      	movs	r0, r3
 80099ca:	f001 f99c 	bl	800ad06 <uxQueueMessagesWaiting>
 80099ce:	0003      	movs	r3, r0
 80099d0:	617b      	str	r3, [r7, #20]
  }

  return (count);
 80099d2:	697b      	ldr	r3, [r7, #20]
}
 80099d4:	0018      	movs	r0, r3
 80099d6:	46bd      	mov	sp, r7
 80099d8:	b006      	add	sp, #24
 80099da:	bd80      	pop	{r7, pc}
 80099dc:	2000060c 	.word	0x2000060c

080099e0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80099e0:	b590      	push	{r4, r7, lr}
 80099e2:	b08d      	sub	sp, #52	@ 0x34
 80099e4:	af02      	add	r7, sp, #8
 80099e6:	60f8      	str	r0, [r7, #12]
 80099e8:	60b9      	str	r1, [r7, #8]
 80099ea:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80099ec:	2300      	movs	r3, #0
 80099ee:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80099f0:	f3ef 8305 	mrs	r3, IPSR
 80099f4:	61bb      	str	r3, [r7, #24]
  return(result);
 80099f6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d000      	beq.n	80099fe <osMessageQueueNew+0x1e>
 80099fc:	e06f      	b.n	8009ade <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099fe:	f3ef 8310 	mrs	r3, PRIMASK
 8009a02:	617b      	str	r3, [r7, #20]
  return(result);
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d004      	beq.n	8009a14 <osMessageQueueNew+0x34>
 8009a0a:	4b37      	ldr	r3, [pc, #220]	@ (8009ae8 <osMessageQueueNew+0x108>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	2b02      	cmp	r3, #2
 8009a10:	d100      	bne.n	8009a14 <osMessageQueueNew+0x34>
 8009a12:	e064      	b.n	8009ade <osMessageQueueNew+0xfe>
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d100      	bne.n	8009a1c <osMessageQueueNew+0x3c>
 8009a1a:	e060      	b.n	8009ade <osMessageQueueNew+0xfe>
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d05d      	beq.n	8009ade <osMessageQueueNew+0xfe>
    mem = -1;
 8009a22:	2301      	movs	r3, #1
 8009a24:	425b      	negs	r3, r3
 8009a26:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d028      	beq.n	8009a80 <osMessageQueueNew+0xa0>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	689b      	ldr	r3, [r3, #8]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d011      	beq.n	8009a5a <osMessageQueueNew+0x7a>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	68db      	ldr	r3, [r3, #12]
 8009a3a:	2b4f      	cmp	r3, #79	@ 0x4f
 8009a3c:	d90d      	bls.n	8009a5a <osMessageQueueNew+0x7a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d009      	beq.n	8009a5a <osMessageQueueNew+0x7a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	695a      	ldr	r2, [r3, #20]
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	68b9      	ldr	r1, [r7, #8]
 8009a4e:	434b      	muls	r3, r1
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d302      	bcc.n	8009a5a <osMessageQueueNew+0x7a>
        mem = 1;
 8009a54:	2301      	movs	r3, #1
 8009a56:	623b      	str	r3, [r7, #32]
 8009a58:	e014      	b.n	8009a84 <osMessageQueueNew+0xa4>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	689b      	ldr	r3, [r3, #8]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d110      	bne.n	8009a84 <osMessageQueueNew+0xa4>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	68db      	ldr	r3, [r3, #12]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d10c      	bne.n	8009a84 <osMessageQueueNew+0xa4>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d108      	bne.n	8009a84 <osMessageQueueNew+0xa4>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	695b      	ldr	r3, [r3, #20]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d104      	bne.n	8009a84 <osMessageQueueNew+0xa4>
          mem = 0;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	623b      	str	r3, [r7, #32]
 8009a7e:	e001      	b.n	8009a84 <osMessageQueueNew+0xa4>
        }
      }
    }
    else {
      mem = 0;
 8009a80:	2300      	movs	r3, #0
 8009a82:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8009a84:	6a3b      	ldr	r3, [r7, #32]
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	d10c      	bne.n	8009aa4 <osMessageQueueNew+0xc4>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	691a      	ldr	r2, [r3, #16]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	68b9      	ldr	r1, [r7, #8]
 8009a94:	68f8      	ldr	r0, [r7, #12]
 8009a96:	2400      	movs	r4, #0
 8009a98:	9400      	str	r4, [sp, #0]
 8009a9a:	f000 fc97 	bl	800a3cc <xQueueGenericCreateStatic>
 8009a9e:	0003      	movs	r3, r0
 8009aa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8009aa2:	e00a      	b.n	8009aba <osMessageQueueNew+0xda>
    }
    else {
      if (mem == 0) {
 8009aa4:	6a3b      	ldr	r3, [r7, #32]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d107      	bne.n	8009aba <osMessageQueueNew+0xda>
        hQueue = xQueueCreate (msg_count, msg_size);
 8009aaa:	68b9      	ldr	r1, [r7, #8]
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	0018      	movs	r0, r3
 8009ab2:	f000 fcdc 	bl	800a46e <xQueueGenericCreate>
 8009ab6:	0003      	movs	r3, r0
 8009ab8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d00e      	beq.n	8009ade <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d003      	beq.n	8009ace <osMessageQueueNew+0xee>
        name = attr->name;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	61fb      	str	r3, [r7, #28]
 8009acc:	e001      	b.n	8009ad2 <osMessageQueueNew+0xf2>
      } else {
        name = NULL;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8009ad2:	69fa      	ldr	r2, [r7, #28]
 8009ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad6:	0011      	movs	r1, r2
 8009ad8:	0018      	movs	r0, r3
 8009ada:	f001 fa8f 	bl	800affc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009ae0:	0018      	movs	r0, r3
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	b00b      	add	sp, #44	@ 0x2c
 8009ae6:	bd90      	pop	{r4, r7, pc}
 8009ae8:	2000060c 	.word	0x2000060c

08009aec <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b08a      	sub	sp, #40	@ 0x28
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	60f8      	str	r0, [r7, #12]
 8009af4:	60b9      	str	r1, [r7, #8]
 8009af6:	603b      	str	r3, [r7, #0]
 8009af8:	1dfb      	adds	r3, r7, #7
 8009afa:	701a      	strb	r2, [r3, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009b00:	2300      	movs	r3, #0
 8009b02:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b04:	f3ef 8305 	mrs	r3, IPSR
 8009b08:	61fb      	str	r3, [r7, #28]
  return(result);
 8009b0a:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d109      	bne.n	8009b24 <osMessageQueuePut+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b10:	f3ef 8310 	mrs	r3, PRIMASK
 8009b14:	61bb      	str	r3, [r7, #24]
  return(result);
 8009b16:	69bb      	ldr	r3, [r7, #24]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d028      	beq.n	8009b6e <osMessageQueuePut+0x82>
 8009b1c:	4b26      	ldr	r3, [pc, #152]	@ (8009bb8 <osMessageQueuePut+0xcc>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	2b02      	cmp	r3, #2
 8009b22:	d124      	bne.n	8009b6e <osMessageQueuePut+0x82>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009b24:	6a3b      	ldr	r3, [r7, #32]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d005      	beq.n	8009b36 <osMessageQueuePut+0x4a>
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d002      	beq.n	8009b36 <osMessageQueuePut+0x4a>
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d003      	beq.n	8009b3e <osMessageQueuePut+0x52>
      stat = osErrorParameter;
 8009b36:	2304      	movs	r3, #4
 8009b38:	425b      	negs	r3, r3
 8009b3a:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009b3c:	e035      	b.n	8009baa <osMessageQueuePut+0xbe>
    }
    else {
      yield = pdFALSE;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	617b      	str	r3, [r7, #20]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009b42:	2314      	movs	r3, #20
 8009b44:	18fa      	adds	r2, r7, r3
 8009b46:	68b9      	ldr	r1, [r7, #8]
 8009b48:	6a38      	ldr	r0, [r7, #32]
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	f000 fe04 	bl	800a758 <xQueueGenericSendFromISR>
 8009b50:	0003      	movs	r3, r0
 8009b52:	2b01      	cmp	r3, #1
 8009b54:	d003      	beq.n	8009b5e <osMessageQueuePut+0x72>
        stat = osErrorResource;
 8009b56:	2303      	movs	r3, #3
 8009b58:	425b      	negs	r3, r3
 8009b5a:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009b5c:	e025      	b.n	8009baa <osMessageQueuePut+0xbe>
      } else {
        portYIELD_FROM_ISR (yield);
 8009b5e:	697b      	ldr	r3, [r7, #20]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d022      	beq.n	8009baa <osMessageQueuePut+0xbe>
 8009b64:	4b15      	ldr	r3, [pc, #84]	@ (8009bbc <osMessageQueuePut+0xd0>)
 8009b66:	2280      	movs	r2, #128	@ 0x80
 8009b68:	0552      	lsls	r2, r2, #21
 8009b6a:	601a      	str	r2, [r3, #0]
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009b6c:	e01d      	b.n	8009baa <osMessageQueuePut+0xbe>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009b6e:	6a3b      	ldr	r3, [r7, #32]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d002      	beq.n	8009b7a <osMessageQueuePut+0x8e>
 8009b74:	68bb      	ldr	r3, [r7, #8]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d103      	bne.n	8009b82 <osMessageQueuePut+0x96>
      stat = osErrorParameter;
 8009b7a:	2304      	movs	r3, #4
 8009b7c:	425b      	negs	r3, r3
 8009b7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b80:	e014      	b.n	8009bac <osMessageQueuePut+0xc0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009b82:	683a      	ldr	r2, [r7, #0]
 8009b84:	68b9      	ldr	r1, [r7, #8]
 8009b86:	6a38      	ldr	r0, [r7, #32]
 8009b88:	2300      	movs	r3, #0
 8009b8a:	f000 fd1d 	bl	800a5c8 <xQueueGenericSend>
 8009b8e:	0003      	movs	r3, r0
 8009b90:	2b01      	cmp	r3, #1
 8009b92:	d00b      	beq.n	8009bac <osMessageQueuePut+0xc0>
        if (timeout != 0U) {
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d003      	beq.n	8009ba2 <osMessageQueuePut+0xb6>
          stat = osErrorTimeout;
 8009b9a:	2302      	movs	r3, #2
 8009b9c:	425b      	negs	r3, r3
 8009b9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ba0:	e004      	b.n	8009bac <osMessageQueuePut+0xc0>
        } else {
          stat = osErrorResource;
 8009ba2:	2303      	movs	r3, #3
 8009ba4:	425b      	negs	r3, r3
 8009ba6:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ba8:	e000      	b.n	8009bac <osMessageQueuePut+0xc0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009baa:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (stat);
 8009bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009bae:	0018      	movs	r0, r3
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	b00a      	add	sp, #40	@ 0x28
 8009bb4:	bd80      	pop	{r7, pc}
 8009bb6:	46c0      	nop			@ (mov r8, r8)
 8009bb8:	2000060c 	.word	0x2000060c
 8009bbc:	e000ed04 	.word	0xe000ed04

08009bc0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b08a      	sub	sp, #40	@ 0x28
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	60b9      	str	r1, [r7, #8]
 8009bca:	607a      	str	r2, [r7, #4]
 8009bcc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009bd6:	f3ef 8305 	mrs	r3, IPSR
 8009bda:	61fb      	str	r3, [r7, #28]
  return(result);
 8009bdc:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d109      	bne.n	8009bf6 <osMessageQueueGet+0x36>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009be2:	f3ef 8310 	mrs	r3, PRIMASK
 8009be6:	61bb      	str	r3, [r7, #24]
  return(result);
 8009be8:	69bb      	ldr	r3, [r7, #24]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d028      	beq.n	8009c40 <osMessageQueueGet+0x80>
 8009bee:	4b26      	ldr	r3, [pc, #152]	@ (8009c88 <osMessageQueueGet+0xc8>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	2b02      	cmp	r3, #2
 8009bf4:	d124      	bne.n	8009c40 <osMessageQueueGet+0x80>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009bf6:	6a3b      	ldr	r3, [r7, #32]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d005      	beq.n	8009c08 <osMessageQueueGet+0x48>
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d002      	beq.n	8009c08 <osMessageQueueGet+0x48>
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d003      	beq.n	8009c10 <osMessageQueueGet+0x50>
      stat = osErrorParameter;
 8009c08:	2304      	movs	r3, #4
 8009c0a:	425b      	negs	r3, r3
 8009c0c:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009c0e:	e035      	b.n	8009c7c <osMessageQueueGet+0xbc>
    }
    else {
      yield = pdFALSE;
 8009c10:	2300      	movs	r3, #0
 8009c12:	617b      	str	r3, [r7, #20]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009c14:	2314      	movs	r3, #20
 8009c16:	18fa      	adds	r2, r7, r3
 8009c18:	68b9      	ldr	r1, [r7, #8]
 8009c1a:	6a3b      	ldr	r3, [r7, #32]
 8009c1c:	0018      	movs	r0, r3
 8009c1e:	f001 f80d 	bl	800ac3c <xQueueReceiveFromISR>
 8009c22:	0003      	movs	r3, r0
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d003      	beq.n	8009c30 <osMessageQueueGet+0x70>
        stat = osErrorResource;
 8009c28:	2303      	movs	r3, #3
 8009c2a:	425b      	negs	r3, r3
 8009c2c:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009c2e:	e025      	b.n	8009c7c <osMessageQueueGet+0xbc>
      } else {
        portYIELD_FROM_ISR (yield);
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d022      	beq.n	8009c7c <osMessageQueueGet+0xbc>
 8009c36:	4b15      	ldr	r3, [pc, #84]	@ (8009c8c <osMessageQueueGet+0xcc>)
 8009c38:	2280      	movs	r2, #128	@ 0x80
 8009c3a:	0552      	lsls	r2, r2, #21
 8009c3c:	601a      	str	r2, [r3, #0]
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009c3e:	e01d      	b.n	8009c7c <osMessageQueueGet+0xbc>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009c40:	6a3b      	ldr	r3, [r7, #32]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d002      	beq.n	8009c4c <osMessageQueueGet+0x8c>
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d103      	bne.n	8009c54 <osMessageQueueGet+0x94>
      stat = osErrorParameter;
 8009c4c:	2304      	movs	r3, #4
 8009c4e:	425b      	negs	r3, r3
 8009c50:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c52:	e014      	b.n	8009c7e <osMessageQueueGet+0xbe>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009c54:	683a      	ldr	r2, [r7, #0]
 8009c56:	68b9      	ldr	r1, [r7, #8]
 8009c58:	6a3b      	ldr	r3, [r7, #32]
 8009c5a:	0018      	movs	r0, r3
 8009c5c:	f000 fe58 	bl	800a910 <xQueueReceive>
 8009c60:	0003      	movs	r3, r0
 8009c62:	2b01      	cmp	r3, #1
 8009c64:	d00b      	beq.n	8009c7e <osMessageQueueGet+0xbe>
        if (timeout != 0U) {
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d003      	beq.n	8009c74 <osMessageQueueGet+0xb4>
          stat = osErrorTimeout;
 8009c6c:	2302      	movs	r3, #2
 8009c6e:	425b      	negs	r3, r3
 8009c70:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c72:	e004      	b.n	8009c7e <osMessageQueueGet+0xbe>
        } else {
          stat = osErrorResource;
 8009c74:	2303      	movs	r3, #3
 8009c76:	425b      	negs	r3, r3
 8009c78:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c7a:	e000      	b.n	8009c7e <osMessageQueueGet+0xbe>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009c7c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (stat);
 8009c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009c80:	0018      	movs	r0, r3
 8009c82:	46bd      	mov	sp, r7
 8009c84:	b00a      	add	sp, #40	@ 0x28
 8009c86:	bd80      	pop	{r7, pc}
 8009c88:	2000060c 	.word	0x2000060c
 8009c8c:	e000ed04 	.word	0xe000ed04

08009c90 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b086      	sub	sp, #24
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d102      	bne.n	8009ca8 <osMessageQueueGetCount+0x18>
    count = 0U;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	617b      	str	r3, [r7, #20]
 8009ca6:	e01c      	b.n	8009ce2 <osMessageQueueGetCount+0x52>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ca8:	f3ef 8305 	mrs	r3, IPSR
 8009cac:	60fb      	str	r3, [r7, #12]
  return(result);
 8009cae:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d109      	bne.n	8009cc8 <osMessageQueueGetCount+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009cb4:	f3ef 8310 	mrs	r3, PRIMASK
 8009cb8:	60bb      	str	r3, [r7, #8]
  return(result);
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d00a      	beq.n	8009cd6 <osMessageQueueGetCount+0x46>
 8009cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8009cec <osMessageQueueGetCount+0x5c>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	2b02      	cmp	r3, #2
 8009cc6:	d106      	bne.n	8009cd6 <osMessageQueueGetCount+0x46>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	0018      	movs	r0, r3
 8009ccc:	f001 f831 	bl	800ad32 <uxQueueMessagesWaitingFromISR>
 8009cd0:	0003      	movs	r3, r0
 8009cd2:	617b      	str	r3, [r7, #20]
 8009cd4:	e005      	b.n	8009ce2 <osMessageQueueGetCount+0x52>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	0018      	movs	r0, r3
 8009cda:	f001 f814 	bl	800ad06 <uxQueueMessagesWaiting>
 8009cde:	0003      	movs	r3, r0
 8009ce0:	617b      	str	r3, [r7, #20]
  }

  return ((uint32_t)count);
 8009ce2:	697b      	ldr	r3, [r7, #20]
}
 8009ce4:	0018      	movs	r0, r3
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	b006      	add	sp, #24
 8009cea:	bd80      	pop	{r7, pc}
 8009cec:	2000060c 	.word	0x2000060c

08009cf0 <osMessageQueueReset>:
  }

  return (space);
}

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b086      	sub	sp, #24
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009cfc:	f3ef 8305 	mrs	r3, IPSR
 8009d00:	60fb      	str	r3, [r7, #12]
  return(result);
 8009d02:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d109      	bne.n	8009d1c <osMessageQueueReset+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d08:	f3ef 8310 	mrs	r3, PRIMASK
 8009d0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d007      	beq.n	8009d24 <osMessageQueueReset+0x34>
 8009d14:	4b0d      	ldr	r3, [pc, #52]	@ (8009d4c <osMessageQueueReset+0x5c>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	2b02      	cmp	r3, #2
 8009d1a:	d103      	bne.n	8009d24 <osMessageQueueReset+0x34>
    stat = osErrorISR;
 8009d1c:	2306      	movs	r3, #6
 8009d1e:	425b      	negs	r3, r3
 8009d20:	617b      	str	r3, [r7, #20]
 8009d22:	e00d      	b.n	8009d40 <osMessageQueueReset+0x50>
  }
  else if (hQueue == NULL) {
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d103      	bne.n	8009d32 <osMessageQueueReset+0x42>
    stat = osErrorParameter;
 8009d2a:	2304      	movs	r3, #4
 8009d2c:	425b      	negs	r3, r3
 8009d2e:	617b      	str	r3, [r7, #20]
 8009d30:	e006      	b.n	8009d40 <osMessageQueueReset+0x50>
  }
  else {
    stat = osOK;
 8009d32:	2300      	movs	r3, #0
 8009d34:	617b      	str	r3, [r7, #20]
    (void)xQueueReset (hQueue);
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	2100      	movs	r1, #0
 8009d3a:	0018      	movs	r0, r3
 8009d3c:	f000 faf1 	bl	800a322 <xQueueGenericReset>
  }

  return (stat);
 8009d40:	697b      	ldr	r3, [r7, #20]
}
 8009d42:	0018      	movs	r0, r3
 8009d44:	46bd      	mov	sp, r7
 8009d46:	b006      	add	sp, #24
 8009d48:	bd80      	pop	{r7, pc}
 8009d4a:	46c0      	nop			@ (mov r8, r8)
 8009d4c:	2000060c 	.word	0x2000060c

08009d50 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b084      	sub	sp, #16
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	4a06      	ldr	r2, [pc, #24]	@ (8009d78 <vApplicationGetIdleTaskMemory+0x28>)
 8009d60:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	4a05      	ldr	r2, [pc, #20]	@ (8009d7c <vApplicationGetIdleTaskMemory+0x2c>)
 8009d66:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2280      	movs	r2, #128	@ 0x80
 8009d6c:	601a      	str	r2, [r3, #0]
}
 8009d6e:	46c0      	nop			@ (mov r8, r8)
 8009d70:	46bd      	mov	sp, r7
 8009d72:	b004      	add	sp, #16
 8009d74:	bd80      	pop	{r7, pc}
 8009d76:	46c0      	nop			@ (mov r8, r8)
 8009d78:	20000610 	.word	0x20000610
 8009d7c:	200006b8 	.word	0x200006b8

08009d80 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b084      	sub	sp, #16
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	60f8      	str	r0, [r7, #12]
 8009d88:	60b9      	str	r1, [r7, #8]
 8009d8a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	4a06      	ldr	r2, [pc, #24]	@ (8009da8 <vApplicationGetTimerTaskMemory+0x28>)
 8009d90:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	4a05      	ldr	r2, [pc, #20]	@ (8009dac <vApplicationGetTimerTaskMemory+0x2c>)
 8009d96:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2280      	movs	r2, #128	@ 0x80
 8009d9c:	0052      	lsls	r2, r2, #1
 8009d9e:	601a      	str	r2, [r3, #0]
}
 8009da0:	46c0      	nop			@ (mov r8, r8)
 8009da2:	46bd      	mov	sp, r7
 8009da4:	b004      	add	sp, #16
 8009da6:	bd80      	pop	{r7, pc}
 8009da8:	200008b8 	.word	0x200008b8
 8009dac:	20000960 	.word	0x20000960

08009db0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b084      	sub	sp, #16
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d102      	bne.n	8009dc4 <xEventGroupCreateStatic+0x14>
 8009dbe:	b672      	cpsid	i
 8009dc0:	46c0      	nop			@ (mov r8, r8)
 8009dc2:	e7fd      	b.n	8009dc0 <xEventGroupCreateStatic+0x10>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8009dc4:	2320      	movs	r3, #32
 8009dc6:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	2b20      	cmp	r3, #32
 8009dcc:	d002      	beq.n	8009dd4 <xEventGroupCreateStatic+0x24>
 8009dce:	b672      	cpsid	i
 8009dd0:	46c0      	nop			@ (mov r8, r8)
 8009dd2:	e7fd      	b.n	8009dd0 <xEventGroupCreateStatic+0x20>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	60fb      	str	r3, [r7, #12]

		if( pxEventBits != NULL )
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d00a      	beq.n	8009df4 <xEventGroupCreateStatic+0x44>
		{
			pxEventBits->uxEventBits = 0;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	2200      	movs	r2, #0
 8009de2:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	3304      	adds	r3, #4
 8009de8:	0018      	movs	r0, r3
 8009dea:	f000 f9f1 	bl	800a1d0 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	2201      	movs	r2, #1
 8009df2:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8009df4:	68fb      	ldr	r3, [r7, #12]
	}
 8009df6:	0018      	movs	r0, r3
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	b004      	add	sp, #16
 8009dfc:	bd80      	pop	{r7, pc}

08009dfe <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8009dfe:	b580      	push	{r7, lr}
 8009e00:	b082      	sub	sp, #8
 8009e02:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8009e04:	2020      	movs	r0, #32
 8009e06:	f002 feb3 	bl	800cb70 <pvPortMalloc>
 8009e0a:	0003      	movs	r3, r0
 8009e0c:	607b      	str	r3, [r7, #4]

		if( pxEventBits != NULL )
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d00a      	beq.n	8009e2a <xEventGroupCreate+0x2c>
		{
			pxEventBits->uxEventBits = 0;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2200      	movs	r2, #0
 8009e18:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	3304      	adds	r3, #4
 8009e1e:	0018      	movs	r0, r3
 8009e20:	f000 f9d6 	bl	800a1d0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2200      	movs	r2, #0
 8009e28:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8009e2a:	687b      	ldr	r3, [r7, #4]
	}
 8009e2c:	0018      	movs	r0, r3
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	b002      	add	sp, #8
 8009e32:	bd80      	pop	{r7, pc}

08009e34 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b08c      	sub	sp, #48	@ 0x30
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	60f8      	str	r0, [r7, #12]
 8009e3c:	60b9      	str	r1, [r7, #8]
 8009e3e:	607a      	str	r2, [r7, #4]
 8009e40:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	627b      	str	r3, [r7, #36]	@ 0x24
EventBits_t uxReturn, uxControlBits = 0;
 8009e46:	2300      	movs	r3, #0
 8009e48:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	623b      	str	r3, [r7, #32]

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d102      	bne.n	8009e5a <xEventGroupWaitBits+0x26>
 8009e54:	b672      	cpsid	i
 8009e56:	46c0      	nop			@ (mov r8, r8)
 8009e58:	e7fd      	b.n	8009e56 <xEventGroupWaitBits+0x22>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8009e5a:	68ba      	ldr	r2, [r7, #8]
 8009e5c:	2380      	movs	r3, #128	@ 0x80
 8009e5e:	045b      	lsls	r3, r3, #17
 8009e60:	429a      	cmp	r2, r3
 8009e62:	d302      	bcc.n	8009e6a <xEventGroupWaitBits+0x36>
 8009e64:	b672      	cpsid	i
 8009e66:	46c0      	nop			@ (mov r8, r8)
 8009e68:	e7fd      	b.n	8009e66 <xEventGroupWaitBits+0x32>
	configASSERT( uxBitsToWaitFor != 0 );
 8009e6a:	68bb      	ldr	r3, [r7, #8]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d102      	bne.n	8009e76 <xEventGroupWaitBits+0x42>
 8009e70:	b672      	cpsid	i
 8009e72:	46c0      	nop			@ (mov r8, r8)
 8009e74:	e7fd      	b.n	8009e72 <xEventGroupWaitBits+0x3e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e76:	f002 f833 	bl	800bee0 <xTaskGetSchedulerState>
 8009e7a:	1e03      	subs	r3, r0, #0
 8009e7c:	d102      	bne.n	8009e84 <xEventGroupWaitBits+0x50>
 8009e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d101      	bne.n	8009e88 <xEventGroupWaitBits+0x54>
 8009e84:	2301      	movs	r3, #1
 8009e86:	e000      	b.n	8009e8a <xEventGroupWaitBits+0x56>
 8009e88:	2300      	movs	r3, #0
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d102      	bne.n	8009e94 <xEventGroupWaitBits+0x60>
 8009e8e:	b672      	cpsid	i
 8009e90:	46c0      	nop			@ (mov r8, r8)
 8009e92:	e7fd      	b.n	8009e90 <xEventGroupWaitBits+0x5c>
	}
	#endif

	vTaskSuspendAll();
 8009e94:	f001 fbb8 	bl	800b608 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8009e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	61fb      	str	r3, [r7, #28]

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8009e9e:	683a      	ldr	r2, [r7, #0]
 8009ea0:	68b9      	ldr	r1, [r7, #8]
 8009ea2:	69fb      	ldr	r3, [r7, #28]
 8009ea4:	0018      	movs	r0, r3
 8009ea6:	f000 f95d 	bl	800a164 <prvTestWaitCondition>
 8009eaa:	0003      	movs	r3, r0
 8009eac:	61bb      	str	r3, [r7, #24]

		if( xWaitConditionMet != pdFALSE )
 8009eae:	69bb      	ldr	r3, [r7, #24]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d00e      	beq.n	8009ed2 <xEventGroupWaitBits+0x9e>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8009eb4:	69fb      	ldr	r3, [r7, #28]
 8009eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
			xTicksToWait = ( TickType_t ) 0;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	63bb      	str	r3, [r7, #56]	@ 0x38

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d02a      	beq.n	8009f18 <xEventGroupWaitBits+0xe4>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8009ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	68ba      	ldr	r2, [r7, #8]
 8009ec8:	43d2      	mvns	r2, r2
 8009eca:	401a      	ands	r2, r3
 8009ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ece:	601a      	str	r2, [r3, #0]
 8009ed0:	e022      	b.n	8009f18 <xEventGroupWaitBits+0xe4>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8009ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d104      	bne.n	8009ee2 <xEventGroupWaitBits+0xae>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8009ed8:	69fb      	ldr	r3, [r7, #28]
 8009eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
			xTimeoutOccurred = pdTRUE;
 8009edc:	2301      	movs	r3, #1
 8009ede:	623b      	str	r3, [r7, #32]
 8009ee0:	e01a      	b.n	8009f18 <xEventGroupWaitBits+0xe4>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d004      	beq.n	8009ef2 <xEventGroupWaitBits+0xbe>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8009ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eea:	2280      	movs	r2, #128	@ 0x80
 8009eec:	0452      	lsls	r2, r2, #17
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d004      	beq.n	8009f02 <xEventGroupWaitBits+0xce>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8009ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009efa:	2280      	movs	r2, #128	@ 0x80
 8009efc:	04d2      	lsls	r2, r2, #19
 8009efe:	4313      	orrs	r3, r2
 8009f00:	62bb      	str	r3, [r7, #40]	@ 0x28
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8009f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f04:	1d18      	adds	r0, r3, #4
 8009f06:	68ba      	ldr	r2, [r7, #8]
 8009f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f0e:	0019      	movs	r1, r3
 8009f10:	f001 fd5a 	bl	800b9c8 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8009f14:	2300      	movs	r3, #0
 8009f16:	62fb      	str	r3, [r7, #44]	@ 0x2c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8009f18:	f001 fb82 	bl	800b620 <xTaskResumeAll>
 8009f1c:	0003      	movs	r3, r0
 8009f1e:	617b      	str	r3, [r7, #20]

	if( xTicksToWait != ( TickType_t ) 0 )
 8009f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d02c      	beq.n	8009f80 <xEventGroupWaitBits+0x14c>
	{
		if( xAlreadyYielded == pdFALSE )
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d101      	bne.n	8009f30 <xEventGroupWaitBits+0xfc>
		{
			portYIELD_WITHIN_API();
 8009f2c:	f002 fd78 	bl	800ca20 <vPortYield>

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8009f30:	f002 f92a 	bl	800c188 <uxTaskResetEventItemValue>
 8009f34:	0003      	movs	r3, r0
 8009f36:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8009f38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f3a:	2380      	movs	r3, #128	@ 0x80
 8009f3c:	049b      	lsls	r3, r3, #18
 8009f3e:	4013      	ands	r3, r2
 8009f40:	d11a      	bne.n	8009f78 <xEventGroupWaitBits+0x144>
		{
			taskENTER_CRITICAL();
 8009f42:	f002 fd7d 	bl	800ca40 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8009f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8009f4c:	683a      	ldr	r2, [r7, #0]
 8009f4e:	68b9      	ldr	r1, [r7, #8]
 8009f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f52:	0018      	movs	r0, r3
 8009f54:	f000 f906 	bl	800a164 <prvTestWaitCondition>
 8009f58:	1e03      	subs	r3, r0, #0
 8009f5a:	d009      	beq.n	8009f70 <xEventGroupWaitBits+0x13c>
				{
					if( xClearOnExit != pdFALSE )
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d006      	beq.n	8009f70 <xEventGroupWaitBits+0x13c>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8009f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	68ba      	ldr	r2, [r7, #8]
 8009f68:	43d2      	mvns	r2, r2
 8009f6a:	401a      	ands	r2, r3
 8009f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f6e:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8009f70:	2301      	movs	r3, #1
 8009f72:	623b      	str	r3, [r7, #32]
			}
			taskEXIT_CRITICAL();
 8009f74:	f002 fd76 	bl	800ca64 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8009f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f7a:	021b      	lsls	r3, r3, #8
 8009f7c:	0a1b      	lsrs	r3, r3, #8
 8009f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8009f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8009f82:	0018      	movs	r0, r3
 8009f84:	46bd      	mov	sp, r7
 8009f86:	b00c      	add	sp, #48	@ 0x30
 8009f88:	bd80      	pop	{r7, pc}

08009f8a <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8009f8a:	b580      	push	{r7, lr}
 8009f8c:	b084      	sub	sp, #16
 8009f8e:	af00      	add	r7, sp, #0
 8009f90:	6078      	str	r0, [r7, #4]
 8009f92:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	60fb      	str	r3, [r7, #12]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d102      	bne.n	8009fa4 <xEventGroupClearBits+0x1a>
 8009f9e:	b672      	cpsid	i
 8009fa0:	46c0      	nop			@ (mov r8, r8)
 8009fa2:	e7fd      	b.n	8009fa0 <xEventGroupClearBits+0x16>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8009fa4:	683a      	ldr	r2, [r7, #0]
 8009fa6:	2380      	movs	r3, #128	@ 0x80
 8009fa8:	045b      	lsls	r3, r3, #17
 8009faa:	429a      	cmp	r2, r3
 8009fac:	d302      	bcc.n	8009fb4 <xEventGroupClearBits+0x2a>
 8009fae:	b672      	cpsid	i
 8009fb0:	46c0      	nop			@ (mov r8, r8)
 8009fb2:	e7fd      	b.n	8009fb0 <xEventGroupClearBits+0x26>

	taskENTER_CRITICAL();
 8009fb4:	f002 fd44 	bl	800ca40 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	60bb      	str	r3, [r7, #8]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	683a      	ldr	r2, [r7, #0]
 8009fc4:	43d2      	mvns	r2, r2
 8009fc6:	401a      	ands	r2, r3
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8009fcc:	f002 fd4a 	bl	800ca64 <vPortExitCritical>

	return uxReturn;
 8009fd0:	68bb      	ldr	r3, [r7, #8]
}
 8009fd2:	0018      	movs	r0, r3
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	b004      	add	sp, #16
 8009fd8:	bd80      	pop	{r7, pc}
	...

08009fdc <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b084      	sub	sp, #16
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8009fe6:	683a      	ldr	r2, [r7, #0]
 8009fe8:	6879      	ldr	r1, [r7, #4]
 8009fea:	4805      	ldr	r0, [pc, #20]	@ (800a000 <xEventGroupClearBitsFromISR+0x24>)
 8009fec:	2300      	movs	r3, #0
 8009fee:	f002 fc65 	bl	800c8bc <xTimerPendFunctionCallFromISR>
 8009ff2:	0003      	movs	r3, r0
 8009ff4:	60fb      	str	r3, [r7, #12]

		return xReturn;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
	}
 8009ff8:	0018      	movs	r0, r3
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	b004      	add	sp, #16
 8009ffe:	bd80      	pop	{r7, pc}
 800a000:	0800a147 	.word	0x0800a147

0800a004 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b086      	sub	sp, #24
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a010:	f002 fd40 	bl	800ca94 <ulSetInterruptMaskFromISR>
 800a014:	0003      	movs	r3, r0
 800a016:	613b      	str	r3, [r7, #16]
	{
		uxReturn = pxEventBits->uxEventBits;
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	60fb      	str	r3, [r7, #12]
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800a01e:	693b      	ldr	r3, [r7, #16]
 800a020:	0018      	movs	r0, r3
 800a022:	f002 fd3d 	bl	800caa0 <vClearInterruptMaskFromISR>

	return uxReturn;
 800a026:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 800a028:	0018      	movs	r0, r3
 800a02a:	46bd      	mov	sp, r7
 800a02c:	b006      	add	sp, #24
 800a02e:	bd80      	pop	{r7, pc}

0800a030 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b08c      	sub	sp, #48	@ 0x30
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
 800a038:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800a03a:	2300      	movs	r3, #0
 800a03c:	62bb      	str	r3, [r7, #40]	@ 0x28
EventGroup_t *pxEventBits = xEventGroup;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	623b      	str	r3, [r7, #32]
BaseType_t xMatchFound = pdFALSE;
 800a042:	2300      	movs	r3, #0
 800a044:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d102      	bne.n	800a052 <xEventGroupSetBits+0x22>
 800a04c:	b672      	cpsid	i
 800a04e:	46c0      	nop			@ (mov r8, r8)
 800a050:	e7fd      	b.n	800a04e <xEventGroupSetBits+0x1e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800a052:	683a      	ldr	r2, [r7, #0]
 800a054:	2380      	movs	r3, #128	@ 0x80
 800a056:	045b      	lsls	r3, r3, #17
 800a058:	429a      	cmp	r2, r3
 800a05a:	d302      	bcc.n	800a062 <xEventGroupSetBits+0x32>
 800a05c:	b672      	cpsid	i
 800a05e:	46c0      	nop			@ (mov r8, r8)
 800a060:	e7fd      	b.n	800a05e <xEventGroupSetBits+0x2e>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800a062:	6a3b      	ldr	r3, [r7, #32]
 800a064:	3304      	adds	r3, #4
 800a066:	61fb      	str	r3, [r7, #28]
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a068:	69fb      	ldr	r3, [r7, #28]
 800a06a:	3308      	adds	r3, #8
 800a06c:	61bb      	str	r3, [r7, #24]
	vTaskSuspendAll();
 800a06e:	f001 facb 	bl	800b608 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800a072:	69fb      	ldr	r3, [r7, #28]
 800a074:	68db      	ldr	r3, [r3, #12]
 800a076:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800a078:	6a3b      	ldr	r3, [r7, #32]
 800a07a:	681a      	ldr	r2, [r3, #0]
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	431a      	orrs	r2, r3
 800a080:	6a3b      	ldr	r3, [r7, #32]
 800a082:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800a084:	e03d      	b.n	800a102 <xEventGroupSetBits+0xd2>
		{
			pxNext = listGET_NEXT( pxListItem );
 800a086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800a08c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	613b      	str	r3, [r7, #16]
			xMatchFound = pdFALSE;
 800a092:	2300      	movs	r3, #0
 800a094:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	0e1b      	lsrs	r3, r3, #24
 800a09a:	061b      	lsls	r3, r3, #24
 800a09c:	60fb      	str	r3, [r7, #12]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	021b      	lsls	r3, r3, #8
 800a0a2:	0a1b      	lsrs	r3, r3, #8
 800a0a4:	613b      	str	r3, [r7, #16]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800a0a6:	68fa      	ldr	r2, [r7, #12]
 800a0a8:	2380      	movs	r3, #128	@ 0x80
 800a0aa:	04db      	lsls	r3, r3, #19
 800a0ac:	4013      	ands	r3, r2
 800a0ae:	d107      	bne.n	800a0c0 <xEventGroupSetBits+0x90>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800a0b0:	6a3b      	ldr	r3, [r7, #32]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	693a      	ldr	r2, [r7, #16]
 800a0b6:	4013      	ands	r3, r2
 800a0b8:	d00b      	beq.n	800a0d2 <xEventGroupSetBits+0xa2>
				{
					xMatchFound = pdTRUE;
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0be:	e008      	b.n	800a0d2 <xEventGroupSetBits+0xa2>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800a0c0:	6a3b      	ldr	r3, [r7, #32]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	693a      	ldr	r2, [r7, #16]
 800a0c6:	4013      	ands	r3, r2
 800a0c8:	693a      	ldr	r2, [r7, #16]
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	d101      	bne.n	800a0d2 <xEventGroupSetBits+0xa2>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	627b      	str	r3, [r7, #36]	@ 0x24
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800a0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d012      	beq.n	800a0fe <xEventGroupSetBits+0xce>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800a0d8:	68fa      	ldr	r2, [r7, #12]
 800a0da:	2380      	movs	r3, #128	@ 0x80
 800a0dc:	045b      	lsls	r3, r3, #17
 800a0de:	4013      	ands	r3, r2
 800a0e0:	d003      	beq.n	800a0ea <xEventGroupSetBits+0xba>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800a0e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a0e4:	693b      	ldr	r3, [r7, #16]
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	62bb      	str	r3, [r7, #40]	@ 0x28
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800a0ea:	6a3b      	ldr	r3, [r7, #32]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	2280      	movs	r2, #128	@ 0x80
 800a0f0:	0492      	lsls	r2, r2, #18
 800a0f2:	431a      	orrs	r2, r3
 800a0f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0f6:	0011      	movs	r1, r2
 800a0f8:	0018      	movs	r0, r3
 800a0fa:	f001 fd1b 	bl	800bb34 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	62fb      	str	r3, [r7, #44]	@ 0x2c
		while( pxListItem != pxListEnd )
 800a102:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a104:	69bb      	ldr	r3, [r7, #24]
 800a106:	429a      	cmp	r2, r3
 800a108:	d1bd      	bne.n	800a086 <xEventGroupSetBits+0x56>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800a10a:	6a3b      	ldr	r3, [r7, #32]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a110:	43d2      	mvns	r2, r2
 800a112:	401a      	ands	r2, r3
 800a114:	6a3b      	ldr	r3, [r7, #32]
 800a116:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800a118:	f001 fa82 	bl	800b620 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800a11c:	6a3b      	ldr	r3, [r7, #32]
 800a11e:	681b      	ldr	r3, [r3, #0]
}
 800a120:	0018      	movs	r0, r3
 800a122:	46bd      	mov	sp, r7
 800a124:	b00c      	add	sp, #48	@ 0x30
 800a126:	bd80      	pop	{r7, pc}

0800a128 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b082      	sub	sp, #8
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
 800a130:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800a132:	683a      	ldr	r2, [r7, #0]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	0011      	movs	r1, r2
 800a138:	0018      	movs	r0, r3
 800a13a:	f7ff ff79 	bl	800a030 <xEventGroupSetBits>
}
 800a13e:	46c0      	nop			@ (mov r8, r8)
 800a140:	46bd      	mov	sp, r7
 800a142:	b002      	add	sp, #8
 800a144:	bd80      	pop	{r7, pc}

0800a146 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 800a146:	b580      	push	{r7, lr}
 800a148:	b082      	sub	sp, #8
 800a14a:	af00      	add	r7, sp, #0
 800a14c:	6078      	str	r0, [r7, #4]
 800a14e:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800a150:	683a      	ldr	r2, [r7, #0]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	0011      	movs	r1, r2
 800a156:	0018      	movs	r0, r3
 800a158:	f7ff ff17 	bl	8009f8a <xEventGroupClearBits>
}
 800a15c:	46c0      	nop			@ (mov r8, r8)
 800a15e:	46bd      	mov	sp, r7
 800a160:	b002      	add	sp, #8
 800a162:	bd80      	pop	{r7, pc}

0800a164 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b086      	sub	sp, #24
 800a168:	af00      	add	r7, sp, #0
 800a16a:	60f8      	str	r0, [r7, #12]
 800a16c:	60b9      	str	r1, [r7, #8]
 800a16e:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800a170:	2300      	movs	r3, #0
 800a172:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d106      	bne.n	800a188 <prvTestWaitCondition+0x24>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	68ba      	ldr	r2, [r7, #8]
 800a17e:	4013      	ands	r3, r2
 800a180:	d00a      	beq.n	800a198 <prvTestWaitCondition+0x34>
		{
			xWaitConditionMet = pdTRUE;
 800a182:	2301      	movs	r3, #1
 800a184:	617b      	str	r3, [r7, #20]
 800a186:	e007      	b.n	800a198 <prvTestWaitCondition+0x34>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	68ba      	ldr	r2, [r7, #8]
 800a18c:	4013      	ands	r3, r2
 800a18e:	68ba      	ldr	r2, [r7, #8]
 800a190:	429a      	cmp	r2, r3
 800a192:	d101      	bne.n	800a198 <prvTestWaitCondition+0x34>
		{
			xWaitConditionMet = pdTRUE;
 800a194:	2301      	movs	r3, #1
 800a196:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800a198:	697b      	ldr	r3, [r7, #20]
}
 800a19a:	0018      	movs	r0, r3
 800a19c:	46bd      	mov	sp, r7
 800a19e:	b006      	add	sp, #24
 800a1a0:	bd80      	pop	{r7, pc}
	...

0800a1a4 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b086      	sub	sp, #24
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	60f8      	str	r0, [r7, #12]
 800a1ac:	60b9      	str	r1, [r7, #8]
 800a1ae:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	68ba      	ldr	r2, [r7, #8]
 800a1b4:	68f9      	ldr	r1, [r7, #12]
 800a1b6:	4805      	ldr	r0, [pc, #20]	@ (800a1cc <xEventGroupSetBitsFromISR+0x28>)
 800a1b8:	f002 fb80 	bl	800c8bc <xTimerPendFunctionCallFromISR>
 800a1bc:	0003      	movs	r3, r0
 800a1be:	617b      	str	r3, [r7, #20]

		return xReturn;
 800a1c0:	697b      	ldr	r3, [r7, #20]
	}
 800a1c2:	0018      	movs	r0, r3
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	b006      	add	sp, #24
 800a1c8:	bd80      	pop	{r7, pc}
 800a1ca:	46c0      	nop			@ (mov r8, r8)
 800a1cc:	0800a129 	.word	0x0800a129

0800a1d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b082      	sub	sp, #8
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	3308      	adds	r3, #8
 800a1dc:	001a      	movs	r2, r3
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2201      	movs	r2, #1
 800a1e6:	4252      	negs	r2, r2
 800a1e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	3308      	adds	r3, #8
 800a1ee:	001a      	movs	r2, r3
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	3308      	adds	r3, #8
 800a1f8:	001a      	movs	r2, r3
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2200      	movs	r2, #0
 800a202:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a204:	46c0      	nop			@ (mov r8, r8)
 800a206:	46bd      	mov	sp, r7
 800a208:	b002      	add	sp, #8
 800a20a:	bd80      	pop	{r7, pc}

0800a20c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b082      	sub	sp, #8
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2200      	movs	r2, #0
 800a218:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a21a:	46c0      	nop			@ (mov r8, r8)
 800a21c:	46bd      	mov	sp, r7
 800a21e:	b002      	add	sp, #8
 800a220:	bd80      	pop	{r7, pc}

0800a222 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a222:	b580      	push	{r7, lr}
 800a224:	b084      	sub	sp, #16
 800a226:	af00      	add	r7, sp, #0
 800a228:	6078      	str	r0, [r7, #4]
 800a22a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	685b      	ldr	r3, [r3, #4]
 800a230:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	68fa      	ldr	r2, [r7, #12]
 800a236:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	689a      	ldr	r2, [r3, #8]
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	689b      	ldr	r3, [r3, #8]
 800a244:	683a      	ldr	r2, [r7, #0]
 800a246:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	683a      	ldr	r2, [r7, #0]
 800a24c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	687a      	ldr	r2, [r7, #4]
 800a252:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	1c5a      	adds	r2, r3, #1
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	601a      	str	r2, [r3, #0]
}
 800a25e:	46c0      	nop			@ (mov r8, r8)
 800a260:	46bd      	mov	sp, r7
 800a262:	b004      	add	sp, #16
 800a264:	bd80      	pop	{r7, pc}

0800a266 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a266:	b580      	push	{r7, lr}
 800a268:	b084      	sub	sp, #16
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
 800a26e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	3301      	adds	r3, #1
 800a27a:	d103      	bne.n	800a284 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	691b      	ldr	r3, [r3, #16]
 800a280:	60fb      	str	r3, [r7, #12]
 800a282:	e00c      	b.n	800a29e <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	3308      	adds	r3, #8
 800a288:	60fb      	str	r3, [r7, #12]
 800a28a:	e002      	b.n	800a292 <vListInsert+0x2c>
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	60fb      	str	r3, [r7, #12]
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	685b      	ldr	r3, [r3, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	68ba      	ldr	r2, [r7, #8]
 800a29a:	429a      	cmp	r2, r3
 800a29c:	d2f6      	bcs.n	800a28c <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	685a      	ldr	r2, [r3, #4]
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	685b      	ldr	r3, [r3, #4]
 800a2aa:	683a      	ldr	r2, [r7, #0]
 800a2ac:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	68fa      	ldr	r2, [r7, #12]
 800a2b2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	683a      	ldr	r2, [r7, #0]
 800a2b8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	687a      	ldr	r2, [r7, #4]
 800a2be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	1c5a      	adds	r2, r3, #1
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	601a      	str	r2, [r3, #0]
}
 800a2ca:	46c0      	nop			@ (mov r8, r8)
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	b004      	add	sp, #16
 800a2d0:	bd80      	pop	{r7, pc}

0800a2d2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a2d2:	b580      	push	{r7, lr}
 800a2d4:	b084      	sub	sp, #16
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	691b      	ldr	r3, [r3, #16]
 800a2de:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	687a      	ldr	r2, [r7, #4]
 800a2e6:	6892      	ldr	r2, [r2, #8]
 800a2e8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	689b      	ldr	r3, [r3, #8]
 800a2ee:	687a      	ldr	r2, [r7, #4]
 800a2f0:	6852      	ldr	r2, [r2, #4]
 800a2f2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	687a      	ldr	r2, [r7, #4]
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	d103      	bne.n	800a306 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	689a      	ldr	r2, [r3, #8]
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2200      	movs	r2, #0
 800a30a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	1e5a      	subs	r2, r3, #1
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
}
 800a31a:	0018      	movs	r0, r3
 800a31c:	46bd      	mov	sp, r7
 800a31e:	b004      	add	sp, #16
 800a320:	bd80      	pop	{r7, pc}

0800a322 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a322:	b580      	push	{r7, lr}
 800a324:	b084      	sub	sp, #16
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
 800a32a:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d102      	bne.n	800a33c <xQueueGenericReset+0x1a>
 800a336:	b672      	cpsid	i
 800a338:	46c0      	nop			@ (mov r8, r8)
 800a33a:	e7fd      	b.n	800a338 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800a33c:	f002 fb80 	bl	800ca40 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681a      	ldr	r2, [r3, #0]
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a34c:	434b      	muls	r3, r1
 800a34e:	18d2      	adds	r2, r2, r3
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	2200      	movs	r2, #0
 800a358:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681a      	ldr	r2, [r3, #0]
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681a      	ldr	r2, [r3, #0]
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a36a:	1e59      	subs	r1, r3, #1
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a370:	434b      	muls	r3, r1
 800a372:	18d2      	adds	r2, r2, r3
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	2244      	movs	r2, #68	@ 0x44
 800a37c:	21ff      	movs	r1, #255	@ 0xff
 800a37e:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	2245      	movs	r2, #69	@ 0x45
 800a384:	21ff      	movs	r1, #255	@ 0xff
 800a386:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d10d      	bne.n	800a3aa <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	691b      	ldr	r3, [r3, #16]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d013      	beq.n	800a3be <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	3310      	adds	r3, #16
 800a39a:	0018      	movs	r0, r3
 800a39c:	f001 fb6c 	bl	800ba78 <xTaskRemoveFromEventList>
 800a3a0:	1e03      	subs	r3, r0, #0
 800a3a2:	d00c      	beq.n	800a3be <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a3a4:	f002 fb3c 	bl	800ca20 <vPortYield>
 800a3a8:	e009      	b.n	800a3be <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	3310      	adds	r3, #16
 800a3ae:	0018      	movs	r0, r3
 800a3b0:	f7ff ff0e 	bl	800a1d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	3324      	adds	r3, #36	@ 0x24
 800a3b8:	0018      	movs	r0, r3
 800a3ba:	f7ff ff09 	bl	800a1d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a3be:	f002 fb51 	bl	800ca64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a3c2:	2301      	movs	r3, #1
}
 800a3c4:	0018      	movs	r0, r3
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	b004      	add	sp, #16
 800a3ca:	bd80      	pop	{r7, pc}

0800a3cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a3cc:	b590      	push	{r4, r7, lr}
 800a3ce:	b089      	sub	sp, #36	@ 0x24
 800a3d0:	af02      	add	r7, sp, #8
 800a3d2:	60f8      	str	r0, [r7, #12]
 800a3d4:	60b9      	str	r1, [r7, #8]
 800a3d6:	607a      	str	r2, [r7, #4]
 800a3d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d102      	bne.n	800a3e6 <xQueueGenericCreateStatic+0x1a>
 800a3e0:	b672      	cpsid	i
 800a3e2:	46c0      	nop			@ (mov r8, r8)
 800a3e4:	e7fd      	b.n	800a3e2 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d102      	bne.n	800a3f2 <xQueueGenericCreateStatic+0x26>
 800a3ec:	b672      	cpsid	i
 800a3ee:	46c0      	nop			@ (mov r8, r8)
 800a3f0:	e7fd      	b.n	800a3ee <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d002      	beq.n	800a3fe <xQueueGenericCreateStatic+0x32>
 800a3f8:	68bb      	ldr	r3, [r7, #8]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d001      	beq.n	800a402 <xQueueGenericCreateStatic+0x36>
 800a3fe:	2301      	movs	r3, #1
 800a400:	e000      	b.n	800a404 <xQueueGenericCreateStatic+0x38>
 800a402:	2300      	movs	r3, #0
 800a404:	2b00      	cmp	r3, #0
 800a406:	d102      	bne.n	800a40e <xQueueGenericCreateStatic+0x42>
 800a408:	b672      	cpsid	i
 800a40a:	46c0      	nop			@ (mov r8, r8)
 800a40c:	e7fd      	b.n	800a40a <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d102      	bne.n	800a41a <xQueueGenericCreateStatic+0x4e>
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d101      	bne.n	800a41e <xQueueGenericCreateStatic+0x52>
 800a41a:	2301      	movs	r3, #1
 800a41c:	e000      	b.n	800a420 <xQueueGenericCreateStatic+0x54>
 800a41e:	2300      	movs	r3, #0
 800a420:	2b00      	cmp	r3, #0
 800a422:	d102      	bne.n	800a42a <xQueueGenericCreateStatic+0x5e>
 800a424:	b672      	cpsid	i
 800a426:	46c0      	nop			@ (mov r8, r8)
 800a428:	e7fd      	b.n	800a426 <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a42a:	2350      	movs	r3, #80	@ 0x50
 800a42c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a42e:	693b      	ldr	r3, [r7, #16]
 800a430:	2b50      	cmp	r3, #80	@ 0x50
 800a432:	d002      	beq.n	800a43a <xQueueGenericCreateStatic+0x6e>
 800a434:	b672      	cpsid	i
 800a436:	46c0      	nop			@ (mov r8, r8)
 800a438:	e7fd      	b.n	800a436 <xQueueGenericCreateStatic+0x6a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a43a:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800a440:	697b      	ldr	r3, [r7, #20]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d00e      	beq.n	800a464 <xQueueGenericCreateStatic+0x98>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	2246      	movs	r2, #70	@ 0x46
 800a44a:	2101      	movs	r1, #1
 800a44c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a44e:	2328      	movs	r3, #40	@ 0x28
 800a450:	18fb      	adds	r3, r7, r3
 800a452:	781c      	ldrb	r4, [r3, #0]
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	68b9      	ldr	r1, [r7, #8]
 800a458:	68f8      	ldr	r0, [r7, #12]
 800a45a:	697b      	ldr	r3, [r7, #20]
 800a45c:	9300      	str	r3, [sp, #0]
 800a45e:	0023      	movs	r3, r4
 800a460:	f000 f83e 	bl	800a4e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a464:	697b      	ldr	r3, [r7, #20]
	}
 800a466:	0018      	movs	r0, r3
 800a468:	46bd      	mov	sp, r7
 800a46a:	b007      	add	sp, #28
 800a46c:	bd90      	pop	{r4, r7, pc}

0800a46e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a46e:	b590      	push	{r4, r7, lr}
 800a470:	b08b      	sub	sp, #44	@ 0x2c
 800a472:	af02      	add	r7, sp, #8
 800a474:	60f8      	str	r0, [r7, #12]
 800a476:	60b9      	str	r1, [r7, #8]
 800a478:	1dfb      	adds	r3, r7, #7
 800a47a:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d102      	bne.n	800a488 <xQueueGenericCreate+0x1a>
 800a482:	b672      	cpsid	i
 800a484:	46c0      	nop			@ (mov r8, r8)
 800a486:	e7fd      	b.n	800a484 <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d102      	bne.n	800a494 <xQueueGenericCreate+0x26>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a48e:	2300      	movs	r3, #0
 800a490:	61fb      	str	r3, [r7, #28]
 800a492:	e003      	b.n	800a49c <xQueueGenericCreate+0x2e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	68ba      	ldr	r2, [r7, #8]
 800a498:	4353      	muls	r3, r2
 800a49a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a49c:	69fb      	ldr	r3, [r7, #28]
 800a49e:	3350      	adds	r3, #80	@ 0x50
 800a4a0:	0018      	movs	r0, r3
 800a4a2:	f002 fb65 	bl	800cb70 <pvPortMalloc>
 800a4a6:	0003      	movs	r3, r0
 800a4a8:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 800a4aa:	69bb      	ldr	r3, [r7, #24]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d012      	beq.n	800a4d6 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a4b0:	69bb      	ldr	r3, [r7, #24]
 800a4b2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a4b4:	697b      	ldr	r3, [r7, #20]
 800a4b6:	3350      	adds	r3, #80	@ 0x50
 800a4b8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a4ba:	69bb      	ldr	r3, [r7, #24]
 800a4bc:	2246      	movs	r2, #70	@ 0x46
 800a4be:	2100      	movs	r1, #0
 800a4c0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a4c2:	1dfb      	adds	r3, r7, #7
 800a4c4:	781c      	ldrb	r4, [r3, #0]
 800a4c6:	697a      	ldr	r2, [r7, #20]
 800a4c8:	68b9      	ldr	r1, [r7, #8]
 800a4ca:	68f8      	ldr	r0, [r7, #12]
 800a4cc:	69bb      	ldr	r3, [r7, #24]
 800a4ce:	9300      	str	r3, [sp, #0]
 800a4d0:	0023      	movs	r3, r4
 800a4d2:	f000 f805 	bl	800a4e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a4d6:	69bb      	ldr	r3, [r7, #24]
	}
 800a4d8:	0018      	movs	r0, r3
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	b009      	add	sp, #36	@ 0x24
 800a4de:	bd90      	pop	{r4, r7, pc}

0800a4e0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	60f8      	str	r0, [r7, #12]
 800a4e8:	60b9      	str	r1, [r7, #8]
 800a4ea:	607a      	str	r2, [r7, #4]
 800a4ec:	001a      	movs	r2, r3
 800a4ee:	1cfb      	adds	r3, r7, #3
 800a4f0:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a4f2:	68bb      	ldr	r3, [r7, #8]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d103      	bne.n	800a500 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a4f8:	69bb      	ldr	r3, [r7, #24]
 800a4fa:	69ba      	ldr	r2, [r7, #24]
 800a4fc:	601a      	str	r2, [r3, #0]
 800a4fe:	e002      	b.n	800a506 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a500:	69bb      	ldr	r3, [r7, #24]
 800a502:	687a      	ldr	r2, [r7, #4]
 800a504:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a506:	69bb      	ldr	r3, [r7, #24]
 800a508:	68fa      	ldr	r2, [r7, #12]
 800a50a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a50c:	69bb      	ldr	r3, [r7, #24]
 800a50e:	68ba      	ldr	r2, [r7, #8]
 800a510:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a512:	69bb      	ldr	r3, [r7, #24]
 800a514:	2101      	movs	r1, #1
 800a516:	0018      	movs	r0, r3
 800a518:	f7ff ff03 	bl	800a322 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a51c:	69bb      	ldr	r3, [r7, #24]
 800a51e:	1cfa      	adds	r2, r7, #3
 800a520:	214c      	movs	r1, #76	@ 0x4c
 800a522:	7812      	ldrb	r2, [r2, #0]
 800a524:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a526:	46c0      	nop			@ (mov r8, r8)
 800a528:	46bd      	mov	sp, r7
 800a52a:	b004      	add	sp, #16
 800a52c:	bd80      	pop	{r7, pc}

0800a52e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800a52e:	b580      	push	{r7, lr}
 800a530:	b088      	sub	sp, #32
 800a532:	af02      	add	r7, sp, #8
 800a534:	60f8      	str	r0, [r7, #12]
 800a536:	60b9      	str	r1, [r7, #8]
 800a538:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d102      	bne.n	800a546 <xQueueCreateCountingSemaphoreStatic+0x18>
 800a540:	b672      	cpsid	i
 800a542:	46c0      	nop			@ (mov r8, r8)
 800a544:	e7fd      	b.n	800a542 <xQueueCreateCountingSemaphoreStatic+0x14>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a546:	68ba      	ldr	r2, [r7, #8]
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	429a      	cmp	r2, r3
 800a54c:	d902      	bls.n	800a554 <xQueueCreateCountingSemaphoreStatic+0x26>
 800a54e:	b672      	cpsid	i
 800a550:	46c0      	nop			@ (mov r8, r8)
 800a552:	e7fd      	b.n	800a550 <xQueueCreateCountingSemaphoreStatic+0x22>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	68f8      	ldr	r0, [r7, #12]
 800a558:	2202      	movs	r2, #2
 800a55a:	9200      	str	r2, [sp, #0]
 800a55c:	2200      	movs	r2, #0
 800a55e:	2100      	movs	r1, #0
 800a560:	f7ff ff34 	bl	800a3cc <xQueueGenericCreateStatic>
 800a564:	0003      	movs	r3, r0
 800a566:	617b      	str	r3, [r7, #20]

		if( xHandle != NULL )
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d002      	beq.n	800a574 <xQueueCreateCountingSemaphoreStatic+0x46>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	68ba      	ldr	r2, [r7, #8]
 800a572:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a574:	697b      	ldr	r3, [r7, #20]
	}
 800a576:	0018      	movs	r0, r3
 800a578:	46bd      	mov	sp, r7
 800a57a:	b006      	add	sp, #24
 800a57c:	bd80      	pop	{r7, pc}

0800a57e <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800a57e:	b580      	push	{r7, lr}
 800a580:	b084      	sub	sp, #16
 800a582:	af00      	add	r7, sp, #0
 800a584:	6078      	str	r0, [r7, #4]
 800a586:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d102      	bne.n	800a594 <xQueueCreateCountingSemaphore+0x16>
 800a58e:	b672      	cpsid	i
 800a590:	46c0      	nop			@ (mov r8, r8)
 800a592:	e7fd      	b.n	800a590 <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a594:	683a      	ldr	r2, [r7, #0]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	429a      	cmp	r2, r3
 800a59a:	d902      	bls.n	800a5a2 <xQueueCreateCountingSemaphore+0x24>
 800a59c:	b672      	cpsid	i
 800a59e:	46c0      	nop			@ (mov r8, r8)
 800a5a0:	e7fd      	b.n	800a59e <xQueueCreateCountingSemaphore+0x20>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2202      	movs	r2, #2
 800a5a6:	2100      	movs	r1, #0
 800a5a8:	0018      	movs	r0, r3
 800a5aa:	f7ff ff60 	bl	800a46e <xQueueGenericCreate>
 800a5ae:	0003      	movs	r3, r0
 800a5b0:	60fb      	str	r3, [r7, #12]

		if( xHandle != NULL )
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d002      	beq.n	800a5be <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	683a      	ldr	r2, [r7, #0]
 800a5bc:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a5be:	68fb      	ldr	r3, [r7, #12]
	}
 800a5c0:	0018      	movs	r0, r3
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	b004      	add	sp, #16
 800a5c6:	bd80      	pop	{r7, pc}

0800a5c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b08a      	sub	sp, #40	@ 0x28
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	60f8      	str	r0, [r7, #12]
 800a5d0:	60b9      	str	r1, [r7, #8]
 800a5d2:	607a      	str	r2, [r7, #4]
 800a5d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800a5de:	6a3b      	ldr	r3, [r7, #32]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d102      	bne.n	800a5ea <xQueueGenericSend+0x22>
 800a5e4:	b672      	cpsid	i
 800a5e6:	46c0      	nop			@ (mov r8, r8)
 800a5e8:	e7fd      	b.n	800a5e6 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a5ea:	68bb      	ldr	r3, [r7, #8]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d103      	bne.n	800a5f8 <xQueueGenericSend+0x30>
 800a5f0:	6a3b      	ldr	r3, [r7, #32]
 800a5f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d101      	bne.n	800a5fc <xQueueGenericSend+0x34>
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	e000      	b.n	800a5fe <xQueueGenericSend+0x36>
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d102      	bne.n	800a608 <xQueueGenericSend+0x40>
 800a602:	b672      	cpsid	i
 800a604:	46c0      	nop			@ (mov r8, r8)
 800a606:	e7fd      	b.n	800a604 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	2b02      	cmp	r3, #2
 800a60c:	d103      	bne.n	800a616 <xQueueGenericSend+0x4e>
 800a60e:	6a3b      	ldr	r3, [r7, #32]
 800a610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a612:	2b01      	cmp	r3, #1
 800a614:	d101      	bne.n	800a61a <xQueueGenericSend+0x52>
 800a616:	2301      	movs	r3, #1
 800a618:	e000      	b.n	800a61c <xQueueGenericSend+0x54>
 800a61a:	2300      	movs	r3, #0
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d102      	bne.n	800a626 <xQueueGenericSend+0x5e>
 800a620:	b672      	cpsid	i
 800a622:	46c0      	nop			@ (mov r8, r8)
 800a624:	e7fd      	b.n	800a622 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a626:	f001 fc5b 	bl	800bee0 <xTaskGetSchedulerState>
 800a62a:	1e03      	subs	r3, r0, #0
 800a62c:	d102      	bne.n	800a634 <xQueueGenericSend+0x6c>
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d101      	bne.n	800a638 <xQueueGenericSend+0x70>
 800a634:	2301      	movs	r3, #1
 800a636:	e000      	b.n	800a63a <xQueueGenericSend+0x72>
 800a638:	2300      	movs	r3, #0
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d102      	bne.n	800a644 <xQueueGenericSend+0x7c>
 800a63e:	b672      	cpsid	i
 800a640:	46c0      	nop			@ (mov r8, r8)
 800a642:	e7fd      	b.n	800a640 <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a644:	f002 f9fc 	bl	800ca40 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a648:	6a3b      	ldr	r3, [r7, #32]
 800a64a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a64c:	6a3b      	ldr	r3, [r7, #32]
 800a64e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a650:	429a      	cmp	r2, r3
 800a652:	d302      	bcc.n	800a65a <xQueueGenericSend+0x92>
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	2b02      	cmp	r3, #2
 800a658:	d11e      	bne.n	800a698 <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a65a:	683a      	ldr	r2, [r7, #0]
 800a65c:	68b9      	ldr	r1, [r7, #8]
 800a65e:	6a3b      	ldr	r3, [r7, #32]
 800a660:	0018      	movs	r0, r3
 800a662:	f000 fbad 	bl	800adc0 <prvCopyDataToQueue>
 800a666:	0003      	movs	r3, r0
 800a668:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a66a:	6a3b      	ldr	r3, [r7, #32]
 800a66c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d009      	beq.n	800a686 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a672:	6a3b      	ldr	r3, [r7, #32]
 800a674:	3324      	adds	r3, #36	@ 0x24
 800a676:	0018      	movs	r0, r3
 800a678:	f001 f9fe 	bl	800ba78 <xTaskRemoveFromEventList>
 800a67c:	1e03      	subs	r3, r0, #0
 800a67e:	d007      	beq.n	800a690 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a680:	f002 f9ce 	bl	800ca20 <vPortYield>
 800a684:	e004      	b.n	800a690 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a686:	69fb      	ldr	r3, [r7, #28]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d001      	beq.n	800a690 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a68c:	f002 f9c8 	bl	800ca20 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a690:	f002 f9e8 	bl	800ca64 <vPortExitCritical>
				return pdPASS;
 800a694:	2301      	movs	r3, #1
 800a696:	e05b      	b.n	800a750 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d103      	bne.n	800a6a6 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a69e:	f002 f9e1 	bl	800ca64 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	e054      	b.n	800a750 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a6a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d106      	bne.n	800a6ba <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a6ac:	2314      	movs	r3, #20
 800a6ae:	18fb      	adds	r3, r7, r3
 800a6b0:	0018      	movs	r0, r3
 800a6b2:	f001 fa93 	bl	800bbdc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a6b6:	2301      	movs	r3, #1
 800a6b8:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a6ba:	f002 f9d3 	bl	800ca64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a6be:	f000 ffa3 	bl	800b608 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a6c2:	f002 f9bd 	bl	800ca40 <vPortEnterCritical>
 800a6c6:	6a3b      	ldr	r3, [r7, #32]
 800a6c8:	2244      	movs	r2, #68	@ 0x44
 800a6ca:	5c9b      	ldrb	r3, [r3, r2]
 800a6cc:	b25b      	sxtb	r3, r3
 800a6ce:	3301      	adds	r3, #1
 800a6d0:	d103      	bne.n	800a6da <xQueueGenericSend+0x112>
 800a6d2:	6a3b      	ldr	r3, [r7, #32]
 800a6d4:	2244      	movs	r2, #68	@ 0x44
 800a6d6:	2100      	movs	r1, #0
 800a6d8:	5499      	strb	r1, [r3, r2]
 800a6da:	6a3b      	ldr	r3, [r7, #32]
 800a6dc:	2245      	movs	r2, #69	@ 0x45
 800a6de:	5c9b      	ldrb	r3, [r3, r2]
 800a6e0:	b25b      	sxtb	r3, r3
 800a6e2:	3301      	adds	r3, #1
 800a6e4:	d103      	bne.n	800a6ee <xQueueGenericSend+0x126>
 800a6e6:	6a3b      	ldr	r3, [r7, #32]
 800a6e8:	2245      	movs	r2, #69	@ 0x45
 800a6ea:	2100      	movs	r1, #0
 800a6ec:	5499      	strb	r1, [r3, r2]
 800a6ee:	f002 f9b9 	bl	800ca64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a6f2:	1d3a      	adds	r2, r7, #4
 800a6f4:	2314      	movs	r3, #20
 800a6f6:	18fb      	adds	r3, r7, r3
 800a6f8:	0011      	movs	r1, r2
 800a6fa:	0018      	movs	r0, r3
 800a6fc:	f001 fa82 	bl	800bc04 <xTaskCheckForTimeOut>
 800a700:	1e03      	subs	r3, r0, #0
 800a702:	d11e      	bne.n	800a742 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a704:	6a3b      	ldr	r3, [r7, #32]
 800a706:	0018      	movs	r0, r3
 800a708:	f000 fc5f 	bl	800afca <prvIsQueueFull>
 800a70c:	1e03      	subs	r3, r0, #0
 800a70e:	d011      	beq.n	800a734 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a710:	6a3b      	ldr	r3, [r7, #32]
 800a712:	3310      	adds	r3, #16
 800a714:	687a      	ldr	r2, [r7, #4]
 800a716:	0011      	movs	r1, r2
 800a718:	0018      	movs	r0, r3
 800a71a:	f001 f935 	bl	800b988 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a71e:	6a3b      	ldr	r3, [r7, #32]
 800a720:	0018      	movs	r0, r3
 800a722:	f000 fbde 	bl	800aee2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a726:	f000 ff7b 	bl	800b620 <xTaskResumeAll>
 800a72a:	1e03      	subs	r3, r0, #0
 800a72c:	d18a      	bne.n	800a644 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 800a72e:	f002 f977 	bl	800ca20 <vPortYield>
 800a732:	e787      	b.n	800a644 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a734:	6a3b      	ldr	r3, [r7, #32]
 800a736:	0018      	movs	r0, r3
 800a738:	f000 fbd3 	bl	800aee2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a73c:	f000 ff70 	bl	800b620 <xTaskResumeAll>
 800a740:	e780      	b.n	800a644 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a742:	6a3b      	ldr	r3, [r7, #32]
 800a744:	0018      	movs	r0, r3
 800a746:	f000 fbcc 	bl	800aee2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a74a:	f000 ff69 	bl	800b620 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a74e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a750:	0018      	movs	r0, r3
 800a752:	46bd      	mov	sp, r7
 800a754:	b00a      	add	sp, #40	@ 0x28
 800a756:	bd80      	pop	{r7, pc}

0800a758 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a758:	b590      	push	{r4, r7, lr}
 800a75a:	b089      	sub	sp, #36	@ 0x24
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	60f8      	str	r0, [r7, #12]
 800a760:	60b9      	str	r1, [r7, #8]
 800a762:	607a      	str	r2, [r7, #4]
 800a764:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 800a76a:	69bb      	ldr	r3, [r7, #24]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d102      	bne.n	800a776 <xQueueGenericSendFromISR+0x1e>
 800a770:	b672      	cpsid	i
 800a772:	46c0      	nop			@ (mov r8, r8)
 800a774:	e7fd      	b.n	800a772 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d103      	bne.n	800a784 <xQueueGenericSendFromISR+0x2c>
 800a77c:	69bb      	ldr	r3, [r7, #24]
 800a77e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a780:	2b00      	cmp	r3, #0
 800a782:	d101      	bne.n	800a788 <xQueueGenericSendFromISR+0x30>
 800a784:	2301      	movs	r3, #1
 800a786:	e000      	b.n	800a78a <xQueueGenericSendFromISR+0x32>
 800a788:	2300      	movs	r3, #0
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d102      	bne.n	800a794 <xQueueGenericSendFromISR+0x3c>
 800a78e:	b672      	cpsid	i
 800a790:	46c0      	nop			@ (mov r8, r8)
 800a792:	e7fd      	b.n	800a790 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	2b02      	cmp	r3, #2
 800a798:	d103      	bne.n	800a7a2 <xQueueGenericSendFromISR+0x4a>
 800a79a:	69bb      	ldr	r3, [r7, #24]
 800a79c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a79e:	2b01      	cmp	r3, #1
 800a7a0:	d101      	bne.n	800a7a6 <xQueueGenericSendFromISR+0x4e>
 800a7a2:	2301      	movs	r3, #1
 800a7a4:	e000      	b.n	800a7a8 <xQueueGenericSendFromISR+0x50>
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d102      	bne.n	800a7b2 <xQueueGenericSendFromISR+0x5a>
 800a7ac:	b672      	cpsid	i
 800a7ae:	46c0      	nop			@ (mov r8, r8)
 800a7b0:	e7fd      	b.n	800a7ae <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a7b2:	f002 f96f 	bl	800ca94 <ulSetInterruptMaskFromISR>
 800a7b6:	0003      	movs	r3, r0
 800a7b8:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a7ba:	69bb      	ldr	r3, [r7, #24]
 800a7bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a7be:	69bb      	ldr	r3, [r7, #24]
 800a7c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7c2:	429a      	cmp	r2, r3
 800a7c4:	d302      	bcc.n	800a7cc <xQueueGenericSendFromISR+0x74>
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	2b02      	cmp	r3, #2
 800a7ca:	d12e      	bne.n	800a82a <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a7cc:	2413      	movs	r4, #19
 800a7ce:	193b      	adds	r3, r7, r4
 800a7d0:	69ba      	ldr	r2, [r7, #24]
 800a7d2:	2145      	movs	r1, #69	@ 0x45
 800a7d4:	5c52      	ldrb	r2, [r2, r1]
 800a7d6:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a7d8:	683a      	ldr	r2, [r7, #0]
 800a7da:	68b9      	ldr	r1, [r7, #8]
 800a7dc:	69bb      	ldr	r3, [r7, #24]
 800a7de:	0018      	movs	r0, r3
 800a7e0:	f000 faee 	bl	800adc0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a7e4:	193b      	adds	r3, r7, r4
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	b25b      	sxtb	r3, r3
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	d111      	bne.n	800a812 <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a7ee:	69bb      	ldr	r3, [r7, #24]
 800a7f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d016      	beq.n	800a824 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a7f6:	69bb      	ldr	r3, [r7, #24]
 800a7f8:	3324      	adds	r3, #36	@ 0x24
 800a7fa:	0018      	movs	r0, r3
 800a7fc:	f001 f93c 	bl	800ba78 <xTaskRemoveFromEventList>
 800a800:	1e03      	subs	r3, r0, #0
 800a802:	d00f      	beq.n	800a824 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d00c      	beq.n	800a824 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2201      	movs	r2, #1
 800a80e:	601a      	str	r2, [r3, #0]
 800a810:	e008      	b.n	800a824 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a812:	2313      	movs	r3, #19
 800a814:	18fb      	adds	r3, r7, r3
 800a816:	781b      	ldrb	r3, [r3, #0]
 800a818:	3301      	adds	r3, #1
 800a81a:	b2db      	uxtb	r3, r3
 800a81c:	b259      	sxtb	r1, r3
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	2245      	movs	r2, #69	@ 0x45
 800a822:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800a824:	2301      	movs	r3, #1
 800a826:	61fb      	str	r3, [r7, #28]
		{
 800a828:	e001      	b.n	800a82e <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a82a:	2300      	movs	r3, #0
 800a82c:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800a82e:	697b      	ldr	r3, [r7, #20]
 800a830:	0018      	movs	r0, r3
 800a832:	f002 f935 	bl	800caa0 <vClearInterruptMaskFromISR>

	return xReturn;
 800a836:	69fb      	ldr	r3, [r7, #28]
}
 800a838:	0018      	movs	r0, r3
 800a83a:	46bd      	mov	sp, r7
 800a83c:	b009      	add	sp, #36	@ 0x24
 800a83e:	bd90      	pop	{r4, r7, pc}

0800a840 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b088      	sub	sp, #32
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a84e:	69bb      	ldr	r3, [r7, #24]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d102      	bne.n	800a85a <xQueueGiveFromISR+0x1a>
 800a854:	b672      	cpsid	i
 800a856:	46c0      	nop			@ (mov r8, r8)
 800a858:	e7fd      	b.n	800a856 <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a85a:	69bb      	ldr	r3, [r7, #24]
 800a85c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d002      	beq.n	800a868 <xQueueGiveFromISR+0x28>
 800a862:	b672      	cpsid	i
 800a864:	46c0      	nop			@ (mov r8, r8)
 800a866:	e7fd      	b.n	800a864 <xQueueGiveFromISR+0x24>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a868:	69bb      	ldr	r3, [r7, #24]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d103      	bne.n	800a878 <xQueueGiveFromISR+0x38>
 800a870:	69bb      	ldr	r3, [r7, #24]
 800a872:	689b      	ldr	r3, [r3, #8]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d101      	bne.n	800a87c <xQueueGiveFromISR+0x3c>
 800a878:	2301      	movs	r3, #1
 800a87a:	e000      	b.n	800a87e <xQueueGiveFromISR+0x3e>
 800a87c:	2300      	movs	r3, #0
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d102      	bne.n	800a888 <xQueueGiveFromISR+0x48>
 800a882:	b672      	cpsid	i
 800a884:	46c0      	nop			@ (mov r8, r8)
 800a886:	e7fd      	b.n	800a884 <xQueueGiveFromISR+0x44>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a888:	f002 f904 	bl	800ca94 <ulSetInterruptMaskFromISR>
 800a88c:	0003      	movs	r3, r0
 800a88e:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a890:	69bb      	ldr	r3, [r7, #24]
 800a892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a894:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a896:	69bb      	ldr	r3, [r7, #24]
 800a898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a89a:	693a      	ldr	r2, [r7, #16]
 800a89c:	429a      	cmp	r2, r3
 800a89e:	d22c      	bcs.n	800a8fa <xQueueGiveFromISR+0xba>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a8a0:	200f      	movs	r0, #15
 800a8a2:	183b      	adds	r3, r7, r0
 800a8a4:	69ba      	ldr	r2, [r7, #24]
 800a8a6:	2145      	movs	r1, #69	@ 0x45
 800a8a8:	5c52      	ldrb	r2, [r2, r1]
 800a8aa:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a8ac:	693b      	ldr	r3, [r7, #16]
 800a8ae:	1c5a      	adds	r2, r3, #1
 800a8b0:	69bb      	ldr	r3, [r7, #24]
 800a8b2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a8b4:	183b      	adds	r3, r7, r0
 800a8b6:	781b      	ldrb	r3, [r3, #0]
 800a8b8:	b25b      	sxtb	r3, r3
 800a8ba:	3301      	adds	r3, #1
 800a8bc:	d111      	bne.n	800a8e2 <xQueueGiveFromISR+0xa2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a8be:	69bb      	ldr	r3, [r7, #24]
 800a8c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d016      	beq.n	800a8f4 <xQueueGiveFromISR+0xb4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a8c6:	69bb      	ldr	r3, [r7, #24]
 800a8c8:	3324      	adds	r3, #36	@ 0x24
 800a8ca:	0018      	movs	r0, r3
 800a8cc:	f001 f8d4 	bl	800ba78 <xTaskRemoveFromEventList>
 800a8d0:	1e03      	subs	r3, r0, #0
 800a8d2:	d00f      	beq.n	800a8f4 <xQueueGiveFromISR+0xb4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d00c      	beq.n	800a8f4 <xQueueGiveFromISR+0xb4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	2201      	movs	r2, #1
 800a8de:	601a      	str	r2, [r3, #0]
 800a8e0:	e008      	b.n	800a8f4 <xQueueGiveFromISR+0xb4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a8e2:	230f      	movs	r3, #15
 800a8e4:	18fb      	adds	r3, r7, r3
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	3301      	adds	r3, #1
 800a8ea:	b2db      	uxtb	r3, r3
 800a8ec:	b259      	sxtb	r1, r3
 800a8ee:	69bb      	ldr	r3, [r7, #24]
 800a8f0:	2245      	movs	r2, #69	@ 0x45
 800a8f2:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800a8f4:	2301      	movs	r3, #1
 800a8f6:	61fb      	str	r3, [r7, #28]
 800a8f8:	e001      	b.n	800a8fe <xQueueGiveFromISR+0xbe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	0018      	movs	r0, r3
 800a902:	f002 f8cd 	bl	800caa0 <vClearInterruptMaskFromISR>

	return xReturn;
 800a906:	69fb      	ldr	r3, [r7, #28]
}
 800a908:	0018      	movs	r0, r3
 800a90a:	46bd      	mov	sp, r7
 800a90c:	b008      	add	sp, #32
 800a90e:	bd80      	pop	{r7, pc}

0800a910 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b08a      	sub	sp, #40	@ 0x28
 800a914:	af00      	add	r7, sp, #0
 800a916:	60f8      	str	r0, [r7, #12]
 800a918:	60b9      	str	r1, [r7, #8]
 800a91a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a91c:	2300      	movs	r3, #0
 800a91e:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a924:	6a3b      	ldr	r3, [r7, #32]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d102      	bne.n	800a930 <xQueueReceive+0x20>
 800a92a:	b672      	cpsid	i
 800a92c:	46c0      	nop			@ (mov r8, r8)
 800a92e:	e7fd      	b.n	800a92c <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d103      	bne.n	800a93e <xQueueReceive+0x2e>
 800a936:	6a3b      	ldr	r3, [r7, #32]
 800a938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d101      	bne.n	800a942 <xQueueReceive+0x32>
 800a93e:	2301      	movs	r3, #1
 800a940:	e000      	b.n	800a944 <xQueueReceive+0x34>
 800a942:	2300      	movs	r3, #0
 800a944:	2b00      	cmp	r3, #0
 800a946:	d102      	bne.n	800a94e <xQueueReceive+0x3e>
 800a948:	b672      	cpsid	i
 800a94a:	46c0      	nop			@ (mov r8, r8)
 800a94c:	e7fd      	b.n	800a94a <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a94e:	f001 fac7 	bl	800bee0 <xTaskGetSchedulerState>
 800a952:	1e03      	subs	r3, r0, #0
 800a954:	d102      	bne.n	800a95c <xQueueReceive+0x4c>
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d101      	bne.n	800a960 <xQueueReceive+0x50>
 800a95c:	2301      	movs	r3, #1
 800a95e:	e000      	b.n	800a962 <xQueueReceive+0x52>
 800a960:	2300      	movs	r3, #0
 800a962:	2b00      	cmp	r3, #0
 800a964:	d102      	bne.n	800a96c <xQueueReceive+0x5c>
 800a966:	b672      	cpsid	i
 800a968:	46c0      	nop			@ (mov r8, r8)
 800a96a:	e7fd      	b.n	800a968 <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a96c:	f002 f868 	bl	800ca40 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a970:	6a3b      	ldr	r3, [r7, #32]
 800a972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a974:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a976:	69fb      	ldr	r3, [r7, #28]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d01a      	beq.n	800a9b2 <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a97c:	68ba      	ldr	r2, [r7, #8]
 800a97e:	6a3b      	ldr	r3, [r7, #32]
 800a980:	0011      	movs	r1, r2
 800a982:	0018      	movs	r0, r3
 800a984:	f000 fa87 	bl	800ae96 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a988:	69fb      	ldr	r3, [r7, #28]
 800a98a:	1e5a      	subs	r2, r3, #1
 800a98c:	6a3b      	ldr	r3, [r7, #32]
 800a98e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a990:	6a3b      	ldr	r3, [r7, #32]
 800a992:	691b      	ldr	r3, [r3, #16]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d008      	beq.n	800a9aa <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a998:	6a3b      	ldr	r3, [r7, #32]
 800a99a:	3310      	adds	r3, #16
 800a99c:	0018      	movs	r0, r3
 800a99e:	f001 f86b 	bl	800ba78 <xTaskRemoveFromEventList>
 800a9a2:	1e03      	subs	r3, r0, #0
 800a9a4:	d001      	beq.n	800a9aa <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a9a6:	f002 f83b 	bl	800ca20 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a9aa:	f002 f85b 	bl	800ca64 <vPortExitCritical>
				return pdPASS;
 800a9ae:	2301      	movs	r3, #1
 800a9b0:	e062      	b.n	800aa78 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d103      	bne.n	800a9c0 <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a9b8:	f002 f854 	bl	800ca64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	e05b      	b.n	800aa78 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d106      	bne.n	800a9d4 <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a9c6:	2314      	movs	r3, #20
 800a9c8:	18fb      	adds	r3, r7, r3
 800a9ca:	0018      	movs	r0, r3
 800a9cc:	f001 f906 	bl	800bbdc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a9d4:	f002 f846 	bl	800ca64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a9d8:	f000 fe16 	bl	800b608 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a9dc:	f002 f830 	bl	800ca40 <vPortEnterCritical>
 800a9e0:	6a3b      	ldr	r3, [r7, #32]
 800a9e2:	2244      	movs	r2, #68	@ 0x44
 800a9e4:	5c9b      	ldrb	r3, [r3, r2]
 800a9e6:	b25b      	sxtb	r3, r3
 800a9e8:	3301      	adds	r3, #1
 800a9ea:	d103      	bne.n	800a9f4 <xQueueReceive+0xe4>
 800a9ec:	6a3b      	ldr	r3, [r7, #32]
 800a9ee:	2244      	movs	r2, #68	@ 0x44
 800a9f0:	2100      	movs	r1, #0
 800a9f2:	5499      	strb	r1, [r3, r2]
 800a9f4:	6a3b      	ldr	r3, [r7, #32]
 800a9f6:	2245      	movs	r2, #69	@ 0x45
 800a9f8:	5c9b      	ldrb	r3, [r3, r2]
 800a9fa:	b25b      	sxtb	r3, r3
 800a9fc:	3301      	adds	r3, #1
 800a9fe:	d103      	bne.n	800aa08 <xQueueReceive+0xf8>
 800aa00:	6a3b      	ldr	r3, [r7, #32]
 800aa02:	2245      	movs	r2, #69	@ 0x45
 800aa04:	2100      	movs	r1, #0
 800aa06:	5499      	strb	r1, [r3, r2]
 800aa08:	f002 f82c 	bl	800ca64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa0c:	1d3a      	adds	r2, r7, #4
 800aa0e:	2314      	movs	r3, #20
 800aa10:	18fb      	adds	r3, r7, r3
 800aa12:	0011      	movs	r1, r2
 800aa14:	0018      	movs	r0, r3
 800aa16:	f001 f8f5 	bl	800bc04 <xTaskCheckForTimeOut>
 800aa1a:	1e03      	subs	r3, r0, #0
 800aa1c:	d11e      	bne.n	800aa5c <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aa1e:	6a3b      	ldr	r3, [r7, #32]
 800aa20:	0018      	movs	r0, r3
 800aa22:	f000 fabc 	bl	800af9e <prvIsQueueEmpty>
 800aa26:	1e03      	subs	r3, r0, #0
 800aa28:	d011      	beq.n	800aa4e <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aa2a:	6a3b      	ldr	r3, [r7, #32]
 800aa2c:	3324      	adds	r3, #36	@ 0x24
 800aa2e:	687a      	ldr	r2, [r7, #4]
 800aa30:	0011      	movs	r1, r2
 800aa32:	0018      	movs	r0, r3
 800aa34:	f000 ffa8 	bl	800b988 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aa38:	6a3b      	ldr	r3, [r7, #32]
 800aa3a:	0018      	movs	r0, r3
 800aa3c:	f000 fa51 	bl	800aee2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800aa40:	f000 fdee 	bl	800b620 <xTaskResumeAll>
 800aa44:	1e03      	subs	r3, r0, #0
 800aa46:	d191      	bne.n	800a96c <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 800aa48:	f001 ffea 	bl	800ca20 <vPortYield>
 800aa4c:	e78e      	b.n	800a96c <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800aa4e:	6a3b      	ldr	r3, [r7, #32]
 800aa50:	0018      	movs	r0, r3
 800aa52:	f000 fa46 	bl	800aee2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aa56:	f000 fde3 	bl	800b620 <xTaskResumeAll>
 800aa5a:	e787      	b.n	800a96c <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800aa5c:	6a3b      	ldr	r3, [r7, #32]
 800aa5e:	0018      	movs	r0, r3
 800aa60:	f000 fa3f 	bl	800aee2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aa64:	f000 fddc 	bl	800b620 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aa68:	6a3b      	ldr	r3, [r7, #32]
 800aa6a:	0018      	movs	r0, r3
 800aa6c:	f000 fa97 	bl	800af9e <prvIsQueueEmpty>
 800aa70:	1e03      	subs	r3, r0, #0
 800aa72:	d100      	bne.n	800aa76 <xQueueReceive+0x166>
 800aa74:	e77a      	b.n	800a96c <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aa76:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800aa78:	0018      	movs	r0, r3
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	b00a      	add	sp, #40	@ 0x28
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b08a      	sub	sp, #40	@ 0x28
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
 800aa88:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800aa92:	2300      	movs	r3, #0
 800aa94:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aa96:	69fb      	ldr	r3, [r7, #28]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d102      	bne.n	800aaa2 <xQueueSemaphoreTake+0x22>
 800aa9c:	b672      	cpsid	i
 800aa9e:	46c0      	nop			@ (mov r8, r8)
 800aaa0:	e7fd      	b.n	800aa9e <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800aaa2:	69fb      	ldr	r3, [r7, #28]
 800aaa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d002      	beq.n	800aab0 <xQueueSemaphoreTake+0x30>
 800aaaa:	b672      	cpsid	i
 800aaac:	46c0      	nop			@ (mov r8, r8)
 800aaae:	e7fd      	b.n	800aaac <xQueueSemaphoreTake+0x2c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aab0:	f001 fa16 	bl	800bee0 <xTaskGetSchedulerState>
 800aab4:	1e03      	subs	r3, r0, #0
 800aab6:	d102      	bne.n	800aabe <xQueueSemaphoreTake+0x3e>
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d101      	bne.n	800aac2 <xQueueSemaphoreTake+0x42>
 800aabe:	2301      	movs	r3, #1
 800aac0:	e000      	b.n	800aac4 <xQueueSemaphoreTake+0x44>
 800aac2:	2300      	movs	r3, #0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d102      	bne.n	800aace <xQueueSemaphoreTake+0x4e>
 800aac8:	b672      	cpsid	i
 800aaca:	46c0      	nop			@ (mov r8, r8)
 800aacc:	e7fd      	b.n	800aaca <xQueueSemaphoreTake+0x4a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aace:	f001 ffb7 	bl	800ca40 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800aad2:	69fb      	ldr	r3, [r7, #28]
 800aad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aad6:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800aad8:	69bb      	ldr	r3, [r7, #24]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d01d      	beq.n	800ab1a <xQueueSemaphoreTake+0x9a>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800aade:	69bb      	ldr	r3, [r7, #24]
 800aae0:	1e5a      	subs	r2, r3, #1
 800aae2:	69fb      	ldr	r3, [r7, #28]
 800aae4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aae6:	69fb      	ldr	r3, [r7, #28]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d104      	bne.n	800aaf8 <xQueueSemaphoreTake+0x78>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800aaee:	f001 fb61 	bl	800c1b4 <pvTaskIncrementMutexHeldCount>
 800aaf2:	0002      	movs	r2, r0
 800aaf4:	69fb      	ldr	r3, [r7, #28]
 800aaf6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aaf8:	69fb      	ldr	r3, [r7, #28]
 800aafa:	691b      	ldr	r3, [r3, #16]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d008      	beq.n	800ab12 <xQueueSemaphoreTake+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab00:	69fb      	ldr	r3, [r7, #28]
 800ab02:	3310      	adds	r3, #16
 800ab04:	0018      	movs	r0, r3
 800ab06:	f000 ffb7 	bl	800ba78 <xTaskRemoveFromEventList>
 800ab0a:	1e03      	subs	r3, r0, #0
 800ab0c:	d001      	beq.n	800ab12 <xQueueSemaphoreTake+0x92>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ab0e:	f001 ff87 	bl	800ca20 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ab12:	f001 ffa7 	bl	800ca64 <vPortExitCritical>
				return pdPASS;
 800ab16:	2301      	movs	r3, #1
 800ab18:	e08c      	b.n	800ac34 <xQueueSemaphoreTake+0x1b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d109      	bne.n	800ab34 <xQueueSemaphoreTake+0xb4>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ab20:	6a3b      	ldr	r3, [r7, #32]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d002      	beq.n	800ab2c <xQueueSemaphoreTake+0xac>
 800ab26:	b672      	cpsid	i
 800ab28:	46c0      	nop			@ (mov r8, r8)
 800ab2a:	e7fd      	b.n	800ab28 <xQueueSemaphoreTake+0xa8>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ab2c:	f001 ff9a 	bl	800ca64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ab30:	2300      	movs	r3, #0
 800ab32:	e07f      	b.n	800ac34 <xQueueSemaphoreTake+0x1b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ab34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d106      	bne.n	800ab48 <xQueueSemaphoreTake+0xc8>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ab3a:	230c      	movs	r3, #12
 800ab3c:	18fb      	adds	r3, r7, r3
 800ab3e:	0018      	movs	r0, r3
 800ab40:	f001 f84c 	bl	800bbdc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ab44:	2301      	movs	r3, #1
 800ab46:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab48:	f001 ff8c 	bl	800ca64 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab4c:	f000 fd5c 	bl	800b608 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab50:	f001 ff76 	bl	800ca40 <vPortEnterCritical>
 800ab54:	69fb      	ldr	r3, [r7, #28]
 800ab56:	2244      	movs	r2, #68	@ 0x44
 800ab58:	5c9b      	ldrb	r3, [r3, r2]
 800ab5a:	b25b      	sxtb	r3, r3
 800ab5c:	3301      	adds	r3, #1
 800ab5e:	d103      	bne.n	800ab68 <xQueueSemaphoreTake+0xe8>
 800ab60:	69fb      	ldr	r3, [r7, #28]
 800ab62:	2244      	movs	r2, #68	@ 0x44
 800ab64:	2100      	movs	r1, #0
 800ab66:	5499      	strb	r1, [r3, r2]
 800ab68:	69fb      	ldr	r3, [r7, #28]
 800ab6a:	2245      	movs	r2, #69	@ 0x45
 800ab6c:	5c9b      	ldrb	r3, [r3, r2]
 800ab6e:	b25b      	sxtb	r3, r3
 800ab70:	3301      	adds	r3, #1
 800ab72:	d103      	bne.n	800ab7c <xQueueSemaphoreTake+0xfc>
 800ab74:	69fb      	ldr	r3, [r7, #28]
 800ab76:	2245      	movs	r2, #69	@ 0x45
 800ab78:	2100      	movs	r1, #0
 800ab7a:	5499      	strb	r1, [r3, r2]
 800ab7c:	f001 ff72 	bl	800ca64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ab80:	003a      	movs	r2, r7
 800ab82:	230c      	movs	r3, #12
 800ab84:	18fb      	adds	r3, r7, r3
 800ab86:	0011      	movs	r1, r2
 800ab88:	0018      	movs	r0, r3
 800ab8a:	f001 f83b 	bl	800bc04 <xTaskCheckForTimeOut>
 800ab8e:	1e03      	subs	r3, r0, #0
 800ab90:	d12e      	bne.n	800abf0 <xQueueSemaphoreTake+0x170>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ab92:	69fb      	ldr	r3, [r7, #28]
 800ab94:	0018      	movs	r0, r3
 800ab96:	f000 fa02 	bl	800af9e <prvIsQueueEmpty>
 800ab9a:	1e03      	subs	r3, r0, #0
 800ab9c:	d021      	beq.n	800abe2 <xQueueSemaphoreTake+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ab9e:	69fb      	ldr	r3, [r7, #28]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d10a      	bne.n	800abbc <xQueueSemaphoreTake+0x13c>
					{
						taskENTER_CRITICAL();
 800aba6:	f001 ff4b 	bl	800ca40 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	689b      	ldr	r3, [r3, #8]
 800abae:	0018      	movs	r0, r3
 800abb0:	f001 f9b2 	bl	800bf18 <xTaskPriorityInherit>
 800abb4:	0003      	movs	r3, r0
 800abb6:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 800abb8:	f001 ff54 	bl	800ca64 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800abbc:	69fb      	ldr	r3, [r7, #28]
 800abbe:	3324      	adds	r3, #36	@ 0x24
 800abc0:	683a      	ldr	r2, [r7, #0]
 800abc2:	0011      	movs	r1, r2
 800abc4:	0018      	movs	r0, r3
 800abc6:	f000 fedf 	bl	800b988 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800abca:	69fb      	ldr	r3, [r7, #28]
 800abcc:	0018      	movs	r0, r3
 800abce:	f000 f988 	bl	800aee2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800abd2:	f000 fd25 	bl	800b620 <xTaskResumeAll>
 800abd6:	1e03      	subs	r3, r0, #0
 800abd8:	d000      	beq.n	800abdc <xQueueSemaphoreTake+0x15c>
 800abda:	e778      	b.n	800aace <xQueueSemaphoreTake+0x4e>
				{
					portYIELD_WITHIN_API();
 800abdc:	f001 ff20 	bl	800ca20 <vPortYield>
 800abe0:	e775      	b.n	800aace <xQueueSemaphoreTake+0x4e>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800abe2:	69fb      	ldr	r3, [r7, #28]
 800abe4:	0018      	movs	r0, r3
 800abe6:	f000 f97c 	bl	800aee2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800abea:	f000 fd19 	bl	800b620 <xTaskResumeAll>
 800abee:	e76e      	b.n	800aace <xQueueSemaphoreTake+0x4e>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800abf0:	69fb      	ldr	r3, [r7, #28]
 800abf2:	0018      	movs	r0, r3
 800abf4:	f000 f975 	bl	800aee2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800abf8:	f000 fd12 	bl	800b620 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800abfc:	69fb      	ldr	r3, [r7, #28]
 800abfe:	0018      	movs	r0, r3
 800ac00:	f000 f9cd 	bl	800af9e <prvIsQueueEmpty>
 800ac04:	1e03      	subs	r3, r0, #0
 800ac06:	d100      	bne.n	800ac0a <xQueueSemaphoreTake+0x18a>
 800ac08:	e761      	b.n	800aace <xQueueSemaphoreTake+0x4e>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ac0a:	6a3b      	ldr	r3, [r7, #32]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d010      	beq.n	800ac32 <xQueueSemaphoreTake+0x1b2>
					{
						taskENTER_CRITICAL();
 800ac10:	f001 ff16 	bl	800ca40 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ac14:	69fb      	ldr	r3, [r7, #28]
 800ac16:	0018      	movs	r0, r3
 800ac18:	f000 f8bc 	bl	800ad94 <prvGetDisinheritPriorityAfterTimeout>
 800ac1c:	0003      	movs	r3, r0
 800ac1e:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ac20:	69fb      	ldr	r3, [r7, #28]
 800ac22:	689b      	ldr	r3, [r3, #8]
 800ac24:	697a      	ldr	r2, [r7, #20]
 800ac26:	0011      	movs	r1, r2
 800ac28:	0018      	movs	r0, r3
 800ac2a:	f001 fa3b 	bl	800c0a4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ac2e:	f001 ff19 	bl	800ca64 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ac32:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ac34:	0018      	movs	r0, r3
 800ac36:	46bd      	mov	sp, r7
 800ac38:	b00a      	add	sp, #40	@ 0x28
 800ac3a:	bd80      	pop	{r7, pc}

0800ac3c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ac3c:	b590      	push	{r4, r7, lr}
 800ac3e:	b08b      	sub	sp, #44	@ 0x2c
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	60f8      	str	r0, [r7, #12]
 800ac44:	60b9      	str	r1, [r7, #8]
 800ac46:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800ac4c:	6a3b      	ldr	r3, [r7, #32]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d102      	bne.n	800ac58 <xQueueReceiveFromISR+0x1c>
 800ac52:	b672      	cpsid	i
 800ac54:	46c0      	nop			@ (mov r8, r8)
 800ac56:	e7fd      	b.n	800ac54 <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d103      	bne.n	800ac66 <xQueueReceiveFromISR+0x2a>
 800ac5e:	6a3b      	ldr	r3, [r7, #32]
 800ac60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d101      	bne.n	800ac6a <xQueueReceiveFromISR+0x2e>
 800ac66:	2301      	movs	r3, #1
 800ac68:	e000      	b.n	800ac6c <xQueueReceiveFromISR+0x30>
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d102      	bne.n	800ac76 <xQueueReceiveFromISR+0x3a>
 800ac70:	b672      	cpsid	i
 800ac72:	46c0      	nop			@ (mov r8, r8)
 800ac74:	e7fd      	b.n	800ac72 <xQueueReceiveFromISR+0x36>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ac76:	f001 ff0d 	bl	800ca94 <ulSetInterruptMaskFromISR>
 800ac7a:	0003      	movs	r3, r0
 800ac7c:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac7e:	6a3b      	ldr	r3, [r7, #32]
 800ac80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac82:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac84:	69bb      	ldr	r3, [r7, #24]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d032      	beq.n	800acf0 <xQueueReceiveFromISR+0xb4>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ac8a:	2417      	movs	r4, #23
 800ac8c:	193b      	adds	r3, r7, r4
 800ac8e:	6a3a      	ldr	r2, [r7, #32]
 800ac90:	2144      	movs	r1, #68	@ 0x44
 800ac92:	5c52      	ldrb	r2, [r2, r1]
 800ac94:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ac96:	68ba      	ldr	r2, [r7, #8]
 800ac98:	6a3b      	ldr	r3, [r7, #32]
 800ac9a:	0011      	movs	r1, r2
 800ac9c:	0018      	movs	r0, r3
 800ac9e:	f000 f8fa 	bl	800ae96 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800aca2:	69bb      	ldr	r3, [r7, #24]
 800aca4:	1e5a      	subs	r2, r3, #1
 800aca6:	6a3b      	ldr	r3, [r7, #32]
 800aca8:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800acaa:	193b      	adds	r3, r7, r4
 800acac:	781b      	ldrb	r3, [r3, #0]
 800acae:	b25b      	sxtb	r3, r3
 800acb0:	3301      	adds	r3, #1
 800acb2:	d111      	bne.n	800acd8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800acb4:	6a3b      	ldr	r3, [r7, #32]
 800acb6:	691b      	ldr	r3, [r3, #16]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d016      	beq.n	800acea <xQueueReceiveFromISR+0xae>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800acbc:	6a3b      	ldr	r3, [r7, #32]
 800acbe:	3310      	adds	r3, #16
 800acc0:	0018      	movs	r0, r3
 800acc2:	f000 fed9 	bl	800ba78 <xTaskRemoveFromEventList>
 800acc6:	1e03      	subs	r3, r0, #0
 800acc8:	d00f      	beq.n	800acea <xQueueReceiveFromISR+0xae>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d00c      	beq.n	800acea <xQueueReceiveFromISR+0xae>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2201      	movs	r2, #1
 800acd4:	601a      	str	r2, [r3, #0]
 800acd6:	e008      	b.n	800acea <xQueueReceiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800acd8:	2317      	movs	r3, #23
 800acda:	18fb      	adds	r3, r7, r3
 800acdc:	781b      	ldrb	r3, [r3, #0]
 800acde:	3301      	adds	r3, #1
 800ace0:	b2db      	uxtb	r3, r3
 800ace2:	b259      	sxtb	r1, r3
 800ace4:	6a3b      	ldr	r3, [r7, #32]
 800ace6:	2244      	movs	r2, #68	@ 0x44
 800ace8:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800acea:	2301      	movs	r3, #1
 800acec:	627b      	str	r3, [r7, #36]	@ 0x24
 800acee:	e001      	b.n	800acf4 <xQueueReceiveFromISR+0xb8>
		}
		else
		{
			xReturn = pdFAIL;
 800acf0:	2300      	movs	r3, #0
 800acf2:	627b      	str	r3, [r7, #36]	@ 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800acf4:	69fb      	ldr	r3, [r7, #28]
 800acf6:	0018      	movs	r0, r3
 800acf8:	f001 fed2 	bl	800caa0 <vClearInterruptMaskFromISR>

	return xReturn;
 800acfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800acfe:	0018      	movs	r0, r3
 800ad00:	46bd      	mov	sp, r7
 800ad02:	b00b      	add	sp, #44	@ 0x2c
 800ad04:	bd90      	pop	{r4, r7, pc}

0800ad06 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800ad06:	b580      	push	{r7, lr}
 800ad08:	b084      	sub	sp, #16
 800ad0a:	af00      	add	r7, sp, #0
 800ad0c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d102      	bne.n	800ad1a <uxQueueMessagesWaiting+0x14>
 800ad14:	b672      	cpsid	i
 800ad16:	46c0      	nop			@ (mov r8, r8)
 800ad18:	e7fd      	b.n	800ad16 <uxQueueMessagesWaiting+0x10>

	taskENTER_CRITICAL();
 800ad1a:	f001 fe91 	bl	800ca40 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad22:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800ad24:	f001 fe9e 	bl	800ca64 <vPortExitCritical>

	return uxReturn;
 800ad28:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ad2a:	0018      	movs	r0, r3
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	b004      	add	sp, #16
 800ad30:	bd80      	pop	{r7, pc}

0800ad32 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800ad32:	b580      	push	{r7, lr}
 800ad34:	b084      	sub	sp, #16
 800ad36:	af00      	add	r7, sp, #0
 800ad38:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d102      	bne.n	800ad4a <uxQueueMessagesWaitingFromISR+0x18>
 800ad44:	b672      	cpsid	i
 800ad46:	46c0      	nop			@ (mov r8, r8)
 800ad48:	e7fd      	b.n	800ad46 <uxQueueMessagesWaitingFromISR+0x14>
	uxReturn = pxQueue->uxMessagesWaiting;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad4e:	60bb      	str	r3, [r7, #8]

	return uxReturn;
 800ad50:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ad52:	0018      	movs	r0, r3
 800ad54:	46bd      	mov	sp, r7
 800ad56:	b004      	add	sp, #16
 800ad58:	bd80      	pop	{r7, pc}

0800ad5a <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ad5a:	b580      	push	{r7, lr}
 800ad5c:	b084      	sub	sp, #16
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d102      	bne.n	800ad72 <vQueueDelete+0x18>
 800ad6c:	b672      	cpsid	i
 800ad6e:	46c0      	nop			@ (mov r8, r8)
 800ad70:	e7fd      	b.n	800ad6e <vQueueDelete+0x14>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	0018      	movs	r0, r3
 800ad76:	f000 f969 	bl	800b04c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	2246      	movs	r2, #70	@ 0x46
 800ad7e:	5c9b      	ldrb	r3, [r3, r2]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d103      	bne.n	800ad8c <vQueueDelete+0x32>
		{
			vPortFree( pxQueue );
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	0018      	movs	r0, r3
 800ad88:	f001 ff9a 	bl	800ccc0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ad8c:	46c0      	nop			@ (mov r8, r8)
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	b004      	add	sp, #16
 800ad92:	bd80      	pop	{r7, pc}

0800ad94 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b084      	sub	sp, #16
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d006      	beq.n	800adb2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	2238      	movs	r2, #56	@ 0x38
 800adac:	1ad3      	subs	r3, r2, r3
 800adae:	60fb      	str	r3, [r7, #12]
 800adb0:	e001      	b.n	800adb6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800adb2:	2300      	movs	r3, #0
 800adb4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800adb6:	68fb      	ldr	r3, [r7, #12]
	}
 800adb8:	0018      	movs	r0, r3
 800adba:	46bd      	mov	sp, r7
 800adbc:	b004      	add	sp, #16
 800adbe:	bd80      	pop	{r7, pc}

0800adc0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b086      	sub	sp, #24
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	60f8      	str	r0, [r7, #12]
 800adc8:	60b9      	str	r1, [r7, #8]
 800adca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800adcc:	2300      	movs	r3, #0
 800adce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800add4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adda:	2b00      	cmp	r3, #0
 800addc:	d10e      	bne.n	800adfc <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d14e      	bne.n	800ae84 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	689b      	ldr	r3, [r3, #8]
 800adea:	0018      	movs	r0, r3
 800adec:	f001 f8fc 	bl	800bfe8 <xTaskPriorityDisinherit>
 800adf0:	0003      	movs	r3, r0
 800adf2:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	2200      	movs	r2, #0
 800adf8:	609a      	str	r2, [r3, #8]
 800adfa:	e043      	b.n	800ae84 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d119      	bne.n	800ae36 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	6858      	ldr	r0, [r3, #4]
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	0019      	movs	r1, r3
 800ae0e:	f003 f92d 	bl	800e06c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	685a      	ldr	r2, [r3, #4]
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae1a:	18d2      	adds	r2, r2, r3
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	685a      	ldr	r2, [r3, #4]
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	689b      	ldr	r3, [r3, #8]
 800ae28:	429a      	cmp	r2, r3
 800ae2a:	d32b      	bcc.n	800ae84 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	681a      	ldr	r2, [r3, #0]
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	605a      	str	r2, [r3, #4]
 800ae34:	e026      	b.n	800ae84 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	68d8      	ldr	r0, [r3, #12]
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ae3e:	68bb      	ldr	r3, [r7, #8]
 800ae40:	0019      	movs	r1, r3
 800ae42:	f003 f913 	bl	800e06c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	68da      	ldr	r2, [r3, #12]
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae4e:	425b      	negs	r3, r3
 800ae50:	18d2      	adds	r2, r2, r3
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	68da      	ldr	r2, [r3, #12]
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d207      	bcs.n	800ae72 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	689a      	ldr	r2, [r3, #8]
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae6a:	425b      	negs	r3, r3
 800ae6c:	18d2      	adds	r2, r2, r3
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	2b02      	cmp	r3, #2
 800ae76:	d105      	bne.n	800ae84 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ae78:	693b      	ldr	r3, [r7, #16]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d002      	beq.n	800ae84 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ae7e:	693b      	ldr	r3, [r7, #16]
 800ae80:	3b01      	subs	r3, #1
 800ae82:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	1c5a      	adds	r2, r3, #1
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ae8c:	697b      	ldr	r3, [r7, #20]
}
 800ae8e:	0018      	movs	r0, r3
 800ae90:	46bd      	mov	sp, r7
 800ae92:	b006      	add	sp, #24
 800ae94:	bd80      	pop	{r7, pc}

0800ae96 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ae96:	b580      	push	{r7, lr}
 800ae98:	b082      	sub	sp, #8
 800ae9a:	af00      	add	r7, sp, #0
 800ae9c:	6078      	str	r0, [r7, #4]
 800ae9e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d018      	beq.n	800aeda <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	68da      	ldr	r2, [r3, #12]
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeb0:	18d2      	adds	r2, r2, r3
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	68da      	ldr	r2, [r3, #12]
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	689b      	ldr	r3, [r3, #8]
 800aebe:	429a      	cmp	r2, r3
 800aec0:	d303      	bcc.n	800aeca <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681a      	ldr	r2, [r3, #0]
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	68d9      	ldr	r1, [r3, #12]
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	0018      	movs	r0, r3
 800aed6:	f003 f8c9 	bl	800e06c <memcpy>
	}
}
 800aeda:	46c0      	nop			@ (mov r8, r8)
 800aedc:	46bd      	mov	sp, r7
 800aede:	b002      	add	sp, #8
 800aee0:	bd80      	pop	{r7, pc}

0800aee2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800aee2:	b580      	push	{r7, lr}
 800aee4:	b084      	sub	sp, #16
 800aee6:	af00      	add	r7, sp, #0
 800aee8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800aeea:	f001 fda9 	bl	800ca40 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800aeee:	230f      	movs	r3, #15
 800aef0:	18fb      	adds	r3, r7, r3
 800aef2:	687a      	ldr	r2, [r7, #4]
 800aef4:	2145      	movs	r1, #69	@ 0x45
 800aef6:	5c52      	ldrb	r2, [r2, r1]
 800aef8:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aefa:	e013      	b.n	800af24 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af00:	2b00      	cmp	r3, #0
 800af02:	d016      	beq.n	800af32 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	3324      	adds	r3, #36	@ 0x24
 800af08:	0018      	movs	r0, r3
 800af0a:	f000 fdb5 	bl	800ba78 <xTaskRemoveFromEventList>
 800af0e:	1e03      	subs	r3, r0, #0
 800af10:	d001      	beq.n	800af16 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800af12:	f000 fec9 	bl	800bca8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800af16:	210f      	movs	r1, #15
 800af18:	187b      	adds	r3, r7, r1
 800af1a:	781b      	ldrb	r3, [r3, #0]
 800af1c:	3b01      	subs	r3, #1
 800af1e:	b2da      	uxtb	r2, r3
 800af20:	187b      	adds	r3, r7, r1
 800af22:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800af24:	230f      	movs	r3, #15
 800af26:	18fb      	adds	r3, r7, r3
 800af28:	781b      	ldrb	r3, [r3, #0]
 800af2a:	b25b      	sxtb	r3, r3
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	dce5      	bgt.n	800aefc <prvUnlockQueue+0x1a>
 800af30:	e000      	b.n	800af34 <prvUnlockQueue+0x52>
					break;
 800af32:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2245      	movs	r2, #69	@ 0x45
 800af38:	21ff      	movs	r1, #255	@ 0xff
 800af3a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800af3c:	f001 fd92 	bl	800ca64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800af40:	f001 fd7e 	bl	800ca40 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800af44:	230e      	movs	r3, #14
 800af46:	18fb      	adds	r3, r7, r3
 800af48:	687a      	ldr	r2, [r7, #4]
 800af4a:	2144      	movs	r1, #68	@ 0x44
 800af4c:	5c52      	ldrb	r2, [r2, r1]
 800af4e:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800af50:	e013      	b.n	800af7a <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	691b      	ldr	r3, [r3, #16]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d016      	beq.n	800af88 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	3310      	adds	r3, #16
 800af5e:	0018      	movs	r0, r3
 800af60:	f000 fd8a 	bl	800ba78 <xTaskRemoveFromEventList>
 800af64:	1e03      	subs	r3, r0, #0
 800af66:	d001      	beq.n	800af6c <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800af68:	f000 fe9e 	bl	800bca8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800af6c:	210e      	movs	r1, #14
 800af6e:	187b      	adds	r3, r7, r1
 800af70:	781b      	ldrb	r3, [r3, #0]
 800af72:	3b01      	subs	r3, #1
 800af74:	b2da      	uxtb	r2, r3
 800af76:	187b      	adds	r3, r7, r1
 800af78:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800af7a:	230e      	movs	r3, #14
 800af7c:	18fb      	adds	r3, r7, r3
 800af7e:	781b      	ldrb	r3, [r3, #0]
 800af80:	b25b      	sxtb	r3, r3
 800af82:	2b00      	cmp	r3, #0
 800af84:	dce5      	bgt.n	800af52 <prvUnlockQueue+0x70>
 800af86:	e000      	b.n	800af8a <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800af88:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2244      	movs	r2, #68	@ 0x44
 800af8e:	21ff      	movs	r1, #255	@ 0xff
 800af90:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800af92:	f001 fd67 	bl	800ca64 <vPortExitCritical>
}
 800af96:	46c0      	nop			@ (mov r8, r8)
 800af98:	46bd      	mov	sp, r7
 800af9a:	b004      	add	sp, #16
 800af9c:	bd80      	pop	{r7, pc}

0800af9e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800af9e:	b580      	push	{r7, lr}
 800afa0:	b084      	sub	sp, #16
 800afa2:	af00      	add	r7, sp, #0
 800afa4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800afa6:	f001 fd4b 	bl	800ca40 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d102      	bne.n	800afb8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800afb2:	2301      	movs	r3, #1
 800afb4:	60fb      	str	r3, [r7, #12]
 800afb6:	e001      	b.n	800afbc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800afb8:	2300      	movs	r3, #0
 800afba:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800afbc:	f001 fd52 	bl	800ca64 <vPortExitCritical>

	return xReturn;
 800afc0:	68fb      	ldr	r3, [r7, #12]
}
 800afc2:	0018      	movs	r0, r3
 800afc4:	46bd      	mov	sp, r7
 800afc6:	b004      	add	sp, #16
 800afc8:	bd80      	pop	{r7, pc}

0800afca <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800afca:	b580      	push	{r7, lr}
 800afcc:	b084      	sub	sp, #16
 800afce:	af00      	add	r7, sp, #0
 800afd0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800afd2:	f001 fd35 	bl	800ca40 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afde:	429a      	cmp	r2, r3
 800afe0:	d102      	bne.n	800afe8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800afe2:	2301      	movs	r3, #1
 800afe4:	60fb      	str	r3, [r7, #12]
 800afe6:	e001      	b.n	800afec <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800afe8:	2300      	movs	r3, #0
 800afea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800afec:	f001 fd3a 	bl	800ca64 <vPortExitCritical>

	return xReturn;
 800aff0:	68fb      	ldr	r3, [r7, #12]
}
 800aff2:	0018      	movs	r0, r3
 800aff4:	46bd      	mov	sp, r7
 800aff6:	b004      	add	sp, #16
 800aff8:	bd80      	pop	{r7, pc}
	...

0800affc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800affc:	b580      	push	{r7, lr}
 800affe:	b084      	sub	sp, #16
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
 800b004:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b006:	2300      	movs	r3, #0
 800b008:	60fb      	str	r3, [r7, #12]
 800b00a:	e015      	b.n	800b038 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b00c:	4b0e      	ldr	r3, [pc, #56]	@ (800b048 <vQueueAddToRegistry+0x4c>)
 800b00e:	68fa      	ldr	r2, [r7, #12]
 800b010:	00d2      	lsls	r2, r2, #3
 800b012:	58d3      	ldr	r3, [r2, r3]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d10c      	bne.n	800b032 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b018:	4b0b      	ldr	r3, [pc, #44]	@ (800b048 <vQueueAddToRegistry+0x4c>)
 800b01a:	68fa      	ldr	r2, [r7, #12]
 800b01c:	00d2      	lsls	r2, r2, #3
 800b01e:	6839      	ldr	r1, [r7, #0]
 800b020:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b022:	4a09      	ldr	r2, [pc, #36]	@ (800b048 <vQueueAddToRegistry+0x4c>)
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	00db      	lsls	r3, r3, #3
 800b028:	18d3      	adds	r3, r2, r3
 800b02a:	3304      	adds	r3, #4
 800b02c:	687a      	ldr	r2, [r7, #4]
 800b02e:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b030:	e006      	b.n	800b040 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	3301      	adds	r3, #1
 800b036:	60fb      	str	r3, [r7, #12]
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2b07      	cmp	r3, #7
 800b03c:	d9e6      	bls.n	800b00c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b03e:	46c0      	nop			@ (mov r8, r8)
 800b040:	46c0      	nop			@ (mov r8, r8)
 800b042:	46bd      	mov	sp, r7
 800b044:	b004      	add	sp, #16
 800b046:	bd80      	pop	{r7, pc}
 800b048:	20000d60 	.word	0x20000d60

0800b04c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b084      	sub	sp, #16
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b054:	2300      	movs	r3, #0
 800b056:	60fb      	str	r3, [r7, #12]
 800b058:	e018      	b.n	800b08c <vQueueUnregisterQueue+0x40>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b05a:	4a10      	ldr	r2, [pc, #64]	@ (800b09c <vQueueUnregisterQueue+0x50>)
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	00db      	lsls	r3, r3, #3
 800b060:	18d3      	adds	r3, r2, r3
 800b062:	3304      	adds	r3, #4
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	687a      	ldr	r2, [r7, #4]
 800b068:	429a      	cmp	r2, r3
 800b06a:	d10c      	bne.n	800b086 <vQueueUnregisterQueue+0x3a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b06c:	4b0b      	ldr	r3, [pc, #44]	@ (800b09c <vQueueUnregisterQueue+0x50>)
 800b06e:	68fa      	ldr	r2, [r7, #12]
 800b070:	00d2      	lsls	r2, r2, #3
 800b072:	2100      	movs	r1, #0
 800b074:	50d1      	str	r1, [r2, r3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b076:	4a09      	ldr	r2, [pc, #36]	@ (800b09c <vQueueUnregisterQueue+0x50>)
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	00db      	lsls	r3, r3, #3
 800b07c:	18d3      	adds	r3, r2, r3
 800b07e:	3304      	adds	r3, #4
 800b080:	2200      	movs	r2, #0
 800b082:	601a      	str	r2, [r3, #0]
				break;
 800b084:	e006      	b.n	800b094 <vQueueUnregisterQueue+0x48>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	3301      	adds	r3, #1
 800b08a:	60fb      	str	r3, [r7, #12]
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	2b07      	cmp	r3, #7
 800b090:	d9e3      	bls.n	800b05a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b092:	46c0      	nop			@ (mov r8, r8)
 800b094:	46c0      	nop			@ (mov r8, r8)
 800b096:	46bd      	mov	sp, r7
 800b098:	b004      	add	sp, #16
 800b09a:	bd80      	pop	{r7, pc}
 800b09c:	20000d60 	.word	0x20000d60

0800b0a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b086      	sub	sp, #24
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	60f8      	str	r0, [r7, #12]
 800b0a8:	60b9      	str	r1, [r7, #8]
 800b0aa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b0b0:	f001 fcc6 	bl	800ca40 <vPortEnterCritical>
 800b0b4:	697b      	ldr	r3, [r7, #20]
 800b0b6:	2244      	movs	r2, #68	@ 0x44
 800b0b8:	5c9b      	ldrb	r3, [r3, r2]
 800b0ba:	b25b      	sxtb	r3, r3
 800b0bc:	3301      	adds	r3, #1
 800b0be:	d103      	bne.n	800b0c8 <vQueueWaitForMessageRestricted+0x28>
 800b0c0:	697b      	ldr	r3, [r7, #20]
 800b0c2:	2244      	movs	r2, #68	@ 0x44
 800b0c4:	2100      	movs	r1, #0
 800b0c6:	5499      	strb	r1, [r3, r2]
 800b0c8:	697b      	ldr	r3, [r7, #20]
 800b0ca:	2245      	movs	r2, #69	@ 0x45
 800b0cc:	5c9b      	ldrb	r3, [r3, r2]
 800b0ce:	b25b      	sxtb	r3, r3
 800b0d0:	3301      	adds	r3, #1
 800b0d2:	d103      	bne.n	800b0dc <vQueueWaitForMessageRestricted+0x3c>
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	2245      	movs	r2, #69	@ 0x45
 800b0d8:	2100      	movs	r1, #0
 800b0da:	5499      	strb	r1, [r3, r2]
 800b0dc:	f001 fcc2 	bl	800ca64 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b0e0:	697b      	ldr	r3, [r7, #20]
 800b0e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d106      	bne.n	800b0f6 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	3324      	adds	r3, #36	@ 0x24
 800b0ec:	687a      	ldr	r2, [r7, #4]
 800b0ee:	68b9      	ldr	r1, [r7, #8]
 800b0f0:	0018      	movs	r0, r3
 800b0f2:	f000 fc99 	bl	800ba28 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b0f6:	697b      	ldr	r3, [r7, #20]
 800b0f8:	0018      	movs	r0, r3
 800b0fa:	f7ff fef2 	bl	800aee2 <prvUnlockQueue>
	}
 800b0fe:	46c0      	nop			@ (mov r8, r8)
 800b100:	46bd      	mov	sp, r7
 800b102:	b006      	add	sp, #24
 800b104:	bd80      	pop	{r7, pc}

0800b106 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b106:	b590      	push	{r4, r7, lr}
 800b108:	b08d      	sub	sp, #52	@ 0x34
 800b10a:	af04      	add	r7, sp, #16
 800b10c:	60f8      	str	r0, [r7, #12]
 800b10e:	60b9      	str	r1, [r7, #8]
 800b110:	607a      	str	r2, [r7, #4]
 800b112:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b114:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b116:	2b00      	cmp	r3, #0
 800b118:	d102      	bne.n	800b120 <xTaskCreateStatic+0x1a>
 800b11a:	b672      	cpsid	i
 800b11c:	46c0      	nop			@ (mov r8, r8)
 800b11e:	e7fd      	b.n	800b11c <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800b120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b122:	2b00      	cmp	r3, #0
 800b124:	d102      	bne.n	800b12c <xTaskCreateStatic+0x26>
 800b126:	b672      	cpsid	i
 800b128:	46c0      	nop			@ (mov r8, r8)
 800b12a:	e7fd      	b.n	800b128 <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b12c:	23a8      	movs	r3, #168	@ 0xa8
 800b12e:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b130:	697b      	ldr	r3, [r7, #20]
 800b132:	2ba8      	cmp	r3, #168	@ 0xa8
 800b134:	d002      	beq.n	800b13c <xTaskCreateStatic+0x36>
 800b136:	b672      	cpsid	i
 800b138:	46c0      	nop			@ (mov r8, r8)
 800b13a:	e7fd      	b.n	800b138 <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b13c:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b13e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b140:	2b00      	cmp	r3, #0
 800b142:	d020      	beq.n	800b186 <xTaskCreateStatic+0x80>
 800b144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b146:	2b00      	cmp	r3, #0
 800b148:	d01d      	beq.n	800b186 <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b14a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b14c:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b14e:	69fb      	ldr	r3, [r7, #28]
 800b150:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b152:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b154:	69fb      	ldr	r3, [r7, #28]
 800b156:	22a5      	movs	r2, #165	@ 0xa5
 800b158:	2102      	movs	r1, #2
 800b15a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b15c:	683c      	ldr	r4, [r7, #0]
 800b15e:	687a      	ldr	r2, [r7, #4]
 800b160:	68b9      	ldr	r1, [r7, #8]
 800b162:	68f8      	ldr	r0, [r7, #12]
 800b164:	2300      	movs	r3, #0
 800b166:	9303      	str	r3, [sp, #12]
 800b168:	69fb      	ldr	r3, [r7, #28]
 800b16a:	9302      	str	r3, [sp, #8]
 800b16c:	2318      	movs	r3, #24
 800b16e:	18fb      	adds	r3, r7, r3
 800b170:	9301      	str	r3, [sp, #4]
 800b172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b174:	9300      	str	r3, [sp, #0]
 800b176:	0023      	movs	r3, r4
 800b178:	f000 f858 	bl	800b22c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b17c:	69fb      	ldr	r3, [r7, #28]
 800b17e:	0018      	movs	r0, r3
 800b180:	f000 f8f6 	bl	800b370 <prvAddNewTaskToReadyList>
 800b184:	e001      	b.n	800b18a <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 800b186:	2300      	movs	r3, #0
 800b188:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b18a:	69bb      	ldr	r3, [r7, #24]
	}
 800b18c:	0018      	movs	r0, r3
 800b18e:	46bd      	mov	sp, r7
 800b190:	b009      	add	sp, #36	@ 0x24
 800b192:	bd90      	pop	{r4, r7, pc}

0800b194 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b194:	b590      	push	{r4, r7, lr}
 800b196:	b08d      	sub	sp, #52	@ 0x34
 800b198:	af04      	add	r7, sp, #16
 800b19a:	60f8      	str	r0, [r7, #12]
 800b19c:	60b9      	str	r1, [r7, #8]
 800b19e:	603b      	str	r3, [r7, #0]
 800b1a0:	1dbb      	adds	r3, r7, #6
 800b1a2:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b1a4:	1dbb      	adds	r3, r7, #6
 800b1a6:	881b      	ldrh	r3, [r3, #0]
 800b1a8:	009b      	lsls	r3, r3, #2
 800b1aa:	0018      	movs	r0, r3
 800b1ac:	f001 fce0 	bl	800cb70 <pvPortMalloc>
 800b1b0:	0003      	movs	r3, r0
 800b1b2:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800b1b4:	697b      	ldr	r3, [r7, #20]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d010      	beq.n	800b1dc <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b1ba:	20a8      	movs	r0, #168	@ 0xa8
 800b1bc:	f001 fcd8 	bl	800cb70 <pvPortMalloc>
 800b1c0:	0003      	movs	r3, r0
 800b1c2:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800b1c4:	69fb      	ldr	r3, [r7, #28]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d003      	beq.n	800b1d2 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b1ca:	69fb      	ldr	r3, [r7, #28]
 800b1cc:	697a      	ldr	r2, [r7, #20]
 800b1ce:	631a      	str	r2, [r3, #48]	@ 0x30
 800b1d0:	e006      	b.n	800b1e0 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	0018      	movs	r0, r3
 800b1d6:	f001 fd73 	bl	800ccc0 <vPortFree>
 800b1da:	e001      	b.n	800b1e0 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b1dc:	2300      	movs	r3, #0
 800b1de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b1e0:	69fb      	ldr	r3, [r7, #28]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d01a      	beq.n	800b21c <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b1e6:	69fb      	ldr	r3, [r7, #28]
 800b1e8:	22a5      	movs	r2, #165	@ 0xa5
 800b1ea:	2100      	movs	r1, #0
 800b1ec:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b1ee:	1dbb      	adds	r3, r7, #6
 800b1f0:	881a      	ldrh	r2, [r3, #0]
 800b1f2:	683c      	ldr	r4, [r7, #0]
 800b1f4:	68b9      	ldr	r1, [r7, #8]
 800b1f6:	68f8      	ldr	r0, [r7, #12]
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	9303      	str	r3, [sp, #12]
 800b1fc:	69fb      	ldr	r3, [r7, #28]
 800b1fe:	9302      	str	r3, [sp, #8]
 800b200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b202:	9301      	str	r3, [sp, #4]
 800b204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b206:	9300      	str	r3, [sp, #0]
 800b208:	0023      	movs	r3, r4
 800b20a:	f000 f80f 	bl	800b22c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b20e:	69fb      	ldr	r3, [r7, #28]
 800b210:	0018      	movs	r0, r3
 800b212:	f000 f8ad 	bl	800b370 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b216:	2301      	movs	r3, #1
 800b218:	61bb      	str	r3, [r7, #24]
 800b21a:	e002      	b.n	800b222 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b21c:	2301      	movs	r3, #1
 800b21e:	425b      	negs	r3, r3
 800b220:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b222:	69bb      	ldr	r3, [r7, #24]
	}
 800b224:	0018      	movs	r0, r3
 800b226:	46bd      	mov	sp, r7
 800b228:	b009      	add	sp, #36	@ 0x24
 800b22a:	bd90      	pop	{r4, r7, pc}

0800b22c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b086      	sub	sp, #24
 800b230:	af00      	add	r7, sp, #0
 800b232:	60f8      	str	r0, [r7, #12]
 800b234:	60b9      	str	r1, [r7, #8]
 800b236:	607a      	str	r2, [r7, #4]
 800b238:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b23a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b23c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	009b      	lsls	r3, r3, #2
 800b242:	001a      	movs	r2, r3
 800b244:	21a5      	movs	r1, #165	@ 0xa5
 800b246:	f002 fe15 	bl	800de74 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b24a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b24c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	4943      	ldr	r1, [pc, #268]	@ (800b360 <prvInitialiseNewTask+0x134>)
 800b252:	468c      	mov	ip, r1
 800b254:	4463      	add	r3, ip
 800b256:	009b      	lsls	r3, r3, #2
 800b258:	18d3      	adds	r3, r2, r3
 800b25a:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b25c:	693b      	ldr	r3, [r7, #16]
 800b25e:	2207      	movs	r2, #7
 800b260:	4393      	bics	r3, r2
 800b262:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	2207      	movs	r2, #7
 800b268:	4013      	ands	r3, r2
 800b26a:	d002      	beq.n	800b272 <prvInitialiseNewTask+0x46>
 800b26c:	b672      	cpsid	i
 800b26e:	46c0      	nop			@ (mov r8, r8)
 800b270:	e7fd      	b.n	800b26e <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d020      	beq.n	800b2ba <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b278:	2300      	movs	r3, #0
 800b27a:	617b      	str	r3, [r7, #20]
 800b27c:	e013      	b.n	800b2a6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b27e:	68ba      	ldr	r2, [r7, #8]
 800b280:	697b      	ldr	r3, [r7, #20]
 800b282:	18d3      	adds	r3, r2, r3
 800b284:	7818      	ldrb	r0, [r3, #0]
 800b286:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b288:	2134      	movs	r1, #52	@ 0x34
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	18d3      	adds	r3, r2, r3
 800b28e:	185b      	adds	r3, r3, r1
 800b290:	1c02      	adds	r2, r0, #0
 800b292:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b294:	68ba      	ldr	r2, [r7, #8]
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	18d3      	adds	r3, r2, r3
 800b29a:	781b      	ldrb	r3, [r3, #0]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d006      	beq.n	800b2ae <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b2a0:	697b      	ldr	r3, [r7, #20]
 800b2a2:	3301      	adds	r3, #1
 800b2a4:	617b      	str	r3, [r7, #20]
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	2b0f      	cmp	r3, #15
 800b2aa:	d9e8      	bls.n	800b27e <prvInitialiseNewTask+0x52>
 800b2ac:	e000      	b.n	800b2b0 <prvInitialiseNewTask+0x84>
			{
				break;
 800b2ae:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b2b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2b2:	2243      	movs	r2, #67	@ 0x43
 800b2b4:	2100      	movs	r1, #0
 800b2b6:	5499      	strb	r1, [r3, r2]
 800b2b8:	e003      	b.n	800b2c2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2bc:	2234      	movs	r2, #52	@ 0x34
 800b2be:	2100      	movs	r1, #0
 800b2c0:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b2c2:	6a3b      	ldr	r3, [r7, #32]
 800b2c4:	2b37      	cmp	r3, #55	@ 0x37
 800b2c6:	d901      	bls.n	800b2cc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b2c8:	2337      	movs	r3, #55	@ 0x37
 800b2ca:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b2cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2ce:	6a3a      	ldr	r2, [r7, #32]
 800b2d0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b2d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2d4:	6a3a      	ldr	r2, [r7, #32]
 800b2d6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b2d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2da:	2200      	movs	r2, #0
 800b2dc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b2de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2e0:	3304      	adds	r3, #4
 800b2e2:	0018      	movs	r0, r3
 800b2e4:	f7fe ff92 	bl	800a20c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b2e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2ea:	3318      	adds	r3, #24
 800b2ec:	0018      	movs	r0, r3
 800b2ee:	f7fe ff8d 	bl	800a20c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b2f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b2f6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2f8:	6a3b      	ldr	r3, [r7, #32]
 800b2fa:	2238      	movs	r2, #56	@ 0x38
 800b2fc:	1ad2      	subs	r2, r2, r3
 800b2fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b300:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b304:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b306:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b30a:	22a0      	movs	r2, #160	@ 0xa0
 800b30c:	2100      	movs	r1, #0
 800b30e:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b312:	22a4      	movs	r2, #164	@ 0xa4
 800b314:	2100      	movs	r1, #0
 800b316:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b31a:	3354      	adds	r3, #84	@ 0x54
 800b31c:	224c      	movs	r2, #76	@ 0x4c
 800b31e:	2100      	movs	r1, #0
 800b320:	0018      	movs	r0, r3
 800b322:	f002 fda7 	bl	800de74 <memset>
 800b326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b328:	4a0e      	ldr	r2, [pc, #56]	@ (800b364 <prvInitialiseNewTask+0x138>)
 800b32a:	659a      	str	r2, [r3, #88]	@ 0x58
 800b32c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b32e:	4a0e      	ldr	r2, [pc, #56]	@ (800b368 <prvInitialiseNewTask+0x13c>)
 800b330:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b334:	4a0d      	ldr	r2, [pc, #52]	@ (800b36c <prvInitialiseNewTask+0x140>)
 800b336:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b338:	683a      	ldr	r2, [r7, #0]
 800b33a:	68f9      	ldr	r1, [r7, #12]
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	0018      	movs	r0, r3
 800b340:	f001 fae2 	bl	800c908 <pxPortInitialiseStack>
 800b344:	0002      	movs	r2, r0
 800b346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b348:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b34a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d002      	beq.n	800b356 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b352:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b354:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b356:	46c0      	nop			@ (mov r8, r8)
 800b358:	46bd      	mov	sp, r7
 800b35a:	b006      	add	sp, #24
 800b35c:	bd80      	pop	{r7, pc}
 800b35e:	46c0      	nop			@ (mov r8, r8)
 800b360:	3fffffff 	.word	0x3fffffff
 800b364:	20003af4 	.word	0x20003af4
 800b368:	20003b5c 	.word	0x20003b5c
 800b36c:	20003bc4 	.word	0x20003bc4

0800b370 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b082      	sub	sp, #8
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b378:	f001 fb62 	bl	800ca40 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b37c:	4b2a      	ldr	r3, [pc, #168]	@ (800b428 <prvAddNewTaskToReadyList+0xb8>)
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	1c5a      	adds	r2, r3, #1
 800b382:	4b29      	ldr	r3, [pc, #164]	@ (800b428 <prvAddNewTaskToReadyList+0xb8>)
 800b384:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800b386:	4b29      	ldr	r3, [pc, #164]	@ (800b42c <prvAddNewTaskToReadyList+0xbc>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d109      	bne.n	800b3a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b38e:	4b27      	ldr	r3, [pc, #156]	@ (800b42c <prvAddNewTaskToReadyList+0xbc>)
 800b390:	687a      	ldr	r2, [r7, #4]
 800b392:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b394:	4b24      	ldr	r3, [pc, #144]	@ (800b428 <prvAddNewTaskToReadyList+0xb8>)
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d110      	bne.n	800b3be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b39c:	f000 fc9e 	bl	800bcdc <prvInitialiseTaskLists>
 800b3a0:	e00d      	b.n	800b3be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b3a2:	4b23      	ldr	r3, [pc, #140]	@ (800b430 <prvAddNewTaskToReadyList+0xc0>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d109      	bne.n	800b3be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b3aa:	4b20      	ldr	r3, [pc, #128]	@ (800b42c <prvAddNewTaskToReadyList+0xbc>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3b4:	429a      	cmp	r2, r3
 800b3b6:	d802      	bhi.n	800b3be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b3b8:	4b1c      	ldr	r3, [pc, #112]	@ (800b42c <prvAddNewTaskToReadyList+0xbc>)
 800b3ba:	687a      	ldr	r2, [r7, #4]
 800b3bc:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b3be:	4b1d      	ldr	r3, [pc, #116]	@ (800b434 <prvAddNewTaskToReadyList+0xc4>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	1c5a      	adds	r2, r3, #1
 800b3c4:	4b1b      	ldr	r3, [pc, #108]	@ (800b434 <prvAddNewTaskToReadyList+0xc4>)
 800b3c6:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b3c8:	4b1a      	ldr	r3, [pc, #104]	@ (800b434 <prvAddNewTaskToReadyList+0xc4>)
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3d4:	4b18      	ldr	r3, [pc, #96]	@ (800b438 <prvAddNewTaskToReadyList+0xc8>)
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	429a      	cmp	r2, r3
 800b3da:	d903      	bls.n	800b3e4 <prvAddNewTaskToReadyList+0x74>
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3e0:	4b15      	ldr	r3, [pc, #84]	@ (800b438 <prvAddNewTaskToReadyList+0xc8>)
 800b3e2:	601a      	str	r2, [r3, #0]
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3e8:	0013      	movs	r3, r2
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	189b      	adds	r3, r3, r2
 800b3ee:	009b      	lsls	r3, r3, #2
 800b3f0:	4a12      	ldr	r2, [pc, #72]	@ (800b43c <prvAddNewTaskToReadyList+0xcc>)
 800b3f2:	189a      	adds	r2, r3, r2
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	3304      	adds	r3, #4
 800b3f8:	0019      	movs	r1, r3
 800b3fa:	0010      	movs	r0, r2
 800b3fc:	f7fe ff11 	bl	800a222 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b400:	f001 fb30 	bl	800ca64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b404:	4b0a      	ldr	r3, [pc, #40]	@ (800b430 <prvAddNewTaskToReadyList+0xc0>)
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d008      	beq.n	800b41e <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b40c:	4b07      	ldr	r3, [pc, #28]	@ (800b42c <prvAddNewTaskToReadyList+0xbc>)
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b416:	429a      	cmp	r2, r3
 800b418:	d201      	bcs.n	800b41e <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b41a:	f001 fb01 	bl	800ca20 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b41e:	46c0      	nop			@ (mov r8, r8)
 800b420:	46bd      	mov	sp, r7
 800b422:	b002      	add	sp, #8
 800b424:	bd80      	pop	{r7, pc}
 800b426:	46c0      	nop			@ (mov r8, r8)
 800b428:	20001274 	.word	0x20001274
 800b42c:	20000da0 	.word	0x20000da0
 800b430:	20001280 	.word	0x20001280
 800b434:	20001290 	.word	0x20001290
 800b438:	2000127c 	.word	0x2000127c
 800b43c:	20000da4 	.word	0x20000da4

0800b440 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800b440:	b580      	push	{r7, lr}
 800b442:	b086      	sub	sp, #24
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
 800b448:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800b44a:	2300      	movs	r3, #0
 800b44c:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d102      	bne.n	800b45a <vTaskDelayUntil+0x1a>
 800b454:	b672      	cpsid	i
 800b456:	46c0      	nop			@ (mov r8, r8)
 800b458:	e7fd      	b.n	800b456 <vTaskDelayUntil+0x16>
		configASSERT( ( xTimeIncrement > 0U ) );
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d102      	bne.n	800b466 <vTaskDelayUntil+0x26>
 800b460:	b672      	cpsid	i
 800b462:	46c0      	nop			@ (mov r8, r8)
 800b464:	e7fd      	b.n	800b462 <vTaskDelayUntil+0x22>
		configASSERT( uxSchedulerSuspended == 0 );
 800b466:	4b23      	ldr	r3, [pc, #140]	@ (800b4f4 <vTaskDelayUntil+0xb4>)
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d002      	beq.n	800b474 <vTaskDelayUntil+0x34>
 800b46e:	b672      	cpsid	i
 800b470:	46c0      	nop			@ (mov r8, r8)
 800b472:	e7fd      	b.n	800b470 <vTaskDelayUntil+0x30>

		vTaskSuspendAll();
 800b474:	f000 f8c8 	bl	800b608 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800b478:	4b1f      	ldr	r3, [pc, #124]	@ (800b4f8 <vTaskDelayUntil+0xb8>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	683a      	ldr	r2, [r7, #0]
 800b484:	18d3      	adds	r3, r2, r3
 800b486:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	693a      	ldr	r2, [r7, #16]
 800b48e:	429a      	cmp	r2, r3
 800b490:	d20b      	bcs.n	800b4aa <vTaskDelayUntil+0x6a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	68fa      	ldr	r2, [r7, #12]
 800b498:	429a      	cmp	r2, r3
 800b49a:	d211      	bcs.n	800b4c0 <vTaskDelayUntil+0x80>
 800b49c:	68fa      	ldr	r2, [r7, #12]
 800b49e:	693b      	ldr	r3, [r7, #16]
 800b4a0:	429a      	cmp	r2, r3
 800b4a2:	d90d      	bls.n	800b4c0 <vTaskDelayUntil+0x80>
				{
					xShouldDelay = pdTRUE;
 800b4a4:	2301      	movs	r3, #1
 800b4a6:	617b      	str	r3, [r7, #20]
 800b4a8:	e00a      	b.n	800b4c0 <vTaskDelayUntil+0x80>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	68fa      	ldr	r2, [r7, #12]
 800b4b0:	429a      	cmp	r2, r3
 800b4b2:	d303      	bcc.n	800b4bc <vTaskDelayUntil+0x7c>
 800b4b4:	68fa      	ldr	r2, [r7, #12]
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	429a      	cmp	r2, r3
 800b4ba:	d901      	bls.n	800b4c0 <vTaskDelayUntil+0x80>
				{
					xShouldDelay = pdTRUE;
 800b4bc:	2301      	movs	r3, #1
 800b4be:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	68fa      	ldr	r2, [r7, #12]
 800b4c4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d006      	beq.n	800b4da <vTaskDelayUntil+0x9a>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800b4cc:	68fa      	ldr	r2, [r7, #12]
 800b4ce:	693b      	ldr	r3, [r7, #16]
 800b4d0:	1ad3      	subs	r3, r2, r3
 800b4d2:	2100      	movs	r1, #0
 800b4d4:	0018      	movs	r0, r3
 800b4d6:	f000 fe7f 	bl	800c1d8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800b4da:	f000 f8a1 	bl	800b620 <xTaskResumeAll>
 800b4de:	0003      	movs	r3, r0
 800b4e0:	60bb      	str	r3, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b4e2:	68bb      	ldr	r3, [r7, #8]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d101      	bne.n	800b4ec <vTaskDelayUntil+0xac>
		{
			portYIELD_WITHIN_API();
 800b4e8:	f001 fa9a 	bl	800ca20 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b4ec:	46c0      	nop			@ (mov r8, r8)
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	b006      	add	sp, #24
 800b4f2:	bd80      	pop	{r7, pc}
 800b4f4:	2000129c 	.word	0x2000129c
 800b4f8:	20001278 	.word	0x20001278

0800b4fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b084      	sub	sp, #16
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b504:	2300      	movs	r3, #0
 800b506:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d011      	beq.n	800b532 <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b50e:	4b0d      	ldr	r3, [pc, #52]	@ (800b544 <vTaskDelay+0x48>)
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d002      	beq.n	800b51c <vTaskDelay+0x20>
 800b516:	b672      	cpsid	i
 800b518:	46c0      	nop			@ (mov r8, r8)
 800b51a:	e7fd      	b.n	800b518 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800b51c:	f000 f874 	bl	800b608 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	2100      	movs	r1, #0
 800b524:	0018      	movs	r0, r3
 800b526:	f000 fe57 	bl	800c1d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b52a:	f000 f879 	bl	800b620 <xTaskResumeAll>
 800b52e:	0003      	movs	r3, r0
 800b530:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d101      	bne.n	800b53c <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 800b538:	f001 fa72 	bl	800ca20 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b53c:	46c0      	nop			@ (mov r8, r8)
 800b53e:	46bd      	mov	sp, r7
 800b540:	b004      	add	sp, #16
 800b542:	bd80      	pop	{r7, pc}
 800b544:	2000129c 	.word	0x2000129c

0800b548 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b548:	b590      	push	{r4, r7, lr}
 800b54a:	b089      	sub	sp, #36	@ 0x24
 800b54c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b54e:	2300      	movs	r3, #0
 800b550:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b552:	2300      	movs	r3, #0
 800b554:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b556:	003a      	movs	r2, r7
 800b558:	1d39      	adds	r1, r7, #4
 800b55a:	2308      	movs	r3, #8
 800b55c:	18fb      	adds	r3, r7, r3
 800b55e:	0018      	movs	r0, r3
 800b560:	f7fe fbf6 	bl	8009d50 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b564:	683c      	ldr	r4, [r7, #0]
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	68ba      	ldr	r2, [r7, #8]
 800b56a:	491f      	ldr	r1, [pc, #124]	@ (800b5e8 <vTaskStartScheduler+0xa0>)
 800b56c:	481f      	ldr	r0, [pc, #124]	@ (800b5ec <vTaskStartScheduler+0xa4>)
 800b56e:	9202      	str	r2, [sp, #8]
 800b570:	9301      	str	r3, [sp, #4]
 800b572:	2300      	movs	r3, #0
 800b574:	9300      	str	r3, [sp, #0]
 800b576:	2300      	movs	r3, #0
 800b578:	0022      	movs	r2, r4
 800b57a:	f7ff fdc4 	bl	800b106 <xTaskCreateStatic>
 800b57e:	0002      	movs	r2, r0
 800b580:	4b1b      	ldr	r3, [pc, #108]	@ (800b5f0 <vTaskStartScheduler+0xa8>)
 800b582:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b584:	4b1a      	ldr	r3, [pc, #104]	@ (800b5f0 <vTaskStartScheduler+0xa8>)
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d002      	beq.n	800b592 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b58c:	2301      	movs	r3, #1
 800b58e:	60fb      	str	r3, [r7, #12]
 800b590:	e001      	b.n	800b596 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b592:	2300      	movs	r3, #0
 800b594:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	2b01      	cmp	r3, #1
 800b59a:	d103      	bne.n	800b5a4 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800b59c:	f000 fe70 	bl	800c280 <xTimerCreateTimerTask>
 800b5a0:	0003      	movs	r3, r0
 800b5a2:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	2b01      	cmp	r3, #1
 800b5a8:	d113      	bne.n	800b5d2 <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800b5aa:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b5ac:	4b11      	ldr	r3, [pc, #68]	@ (800b5f4 <vTaskStartScheduler+0xac>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	3354      	adds	r3, #84	@ 0x54
 800b5b2:	001a      	movs	r2, r3
 800b5b4:	4b10      	ldr	r3, [pc, #64]	@ (800b5f8 <vTaskStartScheduler+0xb0>)
 800b5b6:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b5b8:	4b10      	ldr	r3, [pc, #64]	@ (800b5fc <vTaskStartScheduler+0xb4>)
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	4252      	negs	r2, r2
 800b5be:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b5c0:	4b0f      	ldr	r3, [pc, #60]	@ (800b600 <vTaskStartScheduler+0xb8>)
 800b5c2:	2201      	movs	r2, #1
 800b5c4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b5c6:	4b0f      	ldr	r3, [pc, #60]	@ (800b604 <vTaskStartScheduler+0xbc>)
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b5cc:	f001 fa04 	bl	800c9d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b5d0:	e005      	b.n	800b5de <vTaskStartScheduler+0x96>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	3301      	adds	r3, #1
 800b5d6:	d102      	bne.n	800b5de <vTaskStartScheduler+0x96>
 800b5d8:	b672      	cpsid	i
 800b5da:	46c0      	nop			@ (mov r8, r8)
 800b5dc:	e7fd      	b.n	800b5da <vTaskStartScheduler+0x92>
}
 800b5de:	46c0      	nop			@ (mov r8, r8)
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	b005      	add	sp, #20
 800b5e4:	bd90      	pop	{r4, r7, pc}
 800b5e6:	46c0      	nop			@ (mov r8, r8)
 800b5e8:	08011b04 	.word	0x08011b04
 800b5ec:	0800bcbd 	.word	0x0800bcbd
 800b5f0:	20001298 	.word	0x20001298
 800b5f4:	20000da0 	.word	0x20000da0
 800b5f8:	20000048 	.word	0x20000048
 800b5fc:	20001294 	.word	0x20001294
 800b600:	20001280 	.word	0x20001280
 800b604:	20001278 	.word	0x20001278

0800b608 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b60c:	4b03      	ldr	r3, [pc, #12]	@ (800b61c <vTaskSuspendAll+0x14>)
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	1c5a      	adds	r2, r3, #1
 800b612:	4b02      	ldr	r3, [pc, #8]	@ (800b61c <vTaskSuspendAll+0x14>)
 800b614:	601a      	str	r2, [r3, #0]
	portMEMORY_BARRIER();
}
 800b616:	46c0      	nop			@ (mov r8, r8)
 800b618:	46bd      	mov	sp, r7
 800b61a:	bd80      	pop	{r7, pc}
 800b61c:	2000129c 	.word	0x2000129c

0800b620 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b084      	sub	sp, #16
 800b624:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b626:	2300      	movs	r3, #0
 800b628:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b62a:	2300      	movs	r3, #0
 800b62c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b62e:	4b3a      	ldr	r3, [pc, #232]	@ (800b718 <xTaskResumeAll+0xf8>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	2b00      	cmp	r3, #0
 800b634:	d102      	bne.n	800b63c <xTaskResumeAll+0x1c>
 800b636:	b672      	cpsid	i
 800b638:	46c0      	nop			@ (mov r8, r8)
 800b63a:	e7fd      	b.n	800b638 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b63c:	f001 fa00 	bl	800ca40 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b640:	4b35      	ldr	r3, [pc, #212]	@ (800b718 <xTaskResumeAll+0xf8>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	1e5a      	subs	r2, r3, #1
 800b646:	4b34      	ldr	r3, [pc, #208]	@ (800b718 <xTaskResumeAll+0xf8>)
 800b648:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b64a:	4b33      	ldr	r3, [pc, #204]	@ (800b718 <xTaskResumeAll+0xf8>)
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d15b      	bne.n	800b70a <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b652:	4b32      	ldr	r3, [pc, #200]	@ (800b71c <xTaskResumeAll+0xfc>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d057      	beq.n	800b70a <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b65a:	e02f      	b.n	800b6bc <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b65c:	4b30      	ldr	r3, [pc, #192]	@ (800b720 <xTaskResumeAll+0x100>)
 800b65e:	68db      	ldr	r3, [r3, #12]
 800b660:	68db      	ldr	r3, [r3, #12]
 800b662:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	3318      	adds	r3, #24
 800b668:	0018      	movs	r0, r3
 800b66a:	f7fe fe32 	bl	800a2d2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	3304      	adds	r3, #4
 800b672:	0018      	movs	r0, r3
 800b674:	f7fe fe2d 	bl	800a2d2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b67c:	4b29      	ldr	r3, [pc, #164]	@ (800b724 <xTaskResumeAll+0x104>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	429a      	cmp	r2, r3
 800b682:	d903      	bls.n	800b68c <xTaskResumeAll+0x6c>
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b688:	4b26      	ldr	r3, [pc, #152]	@ (800b724 <xTaskResumeAll+0x104>)
 800b68a:	601a      	str	r2, [r3, #0]
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b690:	0013      	movs	r3, r2
 800b692:	009b      	lsls	r3, r3, #2
 800b694:	189b      	adds	r3, r3, r2
 800b696:	009b      	lsls	r3, r3, #2
 800b698:	4a23      	ldr	r2, [pc, #140]	@ (800b728 <xTaskResumeAll+0x108>)
 800b69a:	189a      	adds	r2, r3, r2
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	3304      	adds	r3, #4
 800b6a0:	0019      	movs	r1, r3
 800b6a2:	0010      	movs	r0, r2
 800b6a4:	f7fe fdbd 	bl	800a222 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6ac:	4b1f      	ldr	r3, [pc, #124]	@ (800b72c <xTaskResumeAll+0x10c>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6b2:	429a      	cmp	r2, r3
 800b6b4:	d302      	bcc.n	800b6bc <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 800b6b6:	4b1e      	ldr	r3, [pc, #120]	@ (800b730 <xTaskResumeAll+0x110>)
 800b6b8:	2201      	movs	r2, #1
 800b6ba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b6bc:	4b18      	ldr	r3, [pc, #96]	@ (800b720 <xTaskResumeAll+0x100>)
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d1cb      	bne.n	800b65c <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d001      	beq.n	800b6ce <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b6ca:	f000 fbdd 	bl	800be88 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b6ce:	4b19      	ldr	r3, [pc, #100]	@ (800b734 <xTaskResumeAll+0x114>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d00f      	beq.n	800b6fa <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b6da:	f000 f84b 	bl	800b774 <xTaskIncrementTick>
 800b6de:	1e03      	subs	r3, r0, #0
 800b6e0:	d002      	beq.n	800b6e8 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 800b6e2:	4b13      	ldr	r3, [pc, #76]	@ (800b730 <xTaskResumeAll+0x110>)
 800b6e4:	2201      	movs	r2, #1
 800b6e6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	3b01      	subs	r3, #1
 800b6ec:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d1f2      	bne.n	800b6da <xTaskResumeAll+0xba>

						uxPendedTicks = 0;
 800b6f4:	4b0f      	ldr	r3, [pc, #60]	@ (800b734 <xTaskResumeAll+0x114>)
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b6fa:	4b0d      	ldr	r3, [pc, #52]	@ (800b730 <xTaskResumeAll+0x110>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d003      	beq.n	800b70a <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b702:	2301      	movs	r3, #1
 800b704:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b706:	f001 f98b 	bl	800ca20 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b70a:	f001 f9ab 	bl	800ca64 <vPortExitCritical>

	return xAlreadyYielded;
 800b70e:	68bb      	ldr	r3, [r7, #8]
}
 800b710:	0018      	movs	r0, r3
 800b712:	46bd      	mov	sp, r7
 800b714:	b004      	add	sp, #16
 800b716:	bd80      	pop	{r7, pc}
 800b718:	2000129c 	.word	0x2000129c
 800b71c:	20001274 	.word	0x20001274
 800b720:	20001234 	.word	0x20001234
 800b724:	2000127c 	.word	0x2000127c
 800b728:	20000da4 	.word	0x20000da4
 800b72c:	20000da0 	.word	0x20000da0
 800b730:	20001288 	.word	0x20001288
 800b734:	20001284 	.word	0x20001284

0800b738 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b082      	sub	sp, #8
 800b73c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b73e:	4b04      	ldr	r3, [pc, #16]	@ (800b750 <xTaskGetTickCount+0x18>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b744:	687b      	ldr	r3, [r7, #4]
}
 800b746:	0018      	movs	r0, r3
 800b748:	46bd      	mov	sp, r7
 800b74a:	b002      	add	sp, #8
 800b74c:	bd80      	pop	{r7, pc}
 800b74e:	46c0      	nop			@ (mov r8, r8)
 800b750:	20001278 	.word	0x20001278

0800b754 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b082      	sub	sp, #8
 800b758:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b75a:	2300      	movs	r3, #0
 800b75c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b75e:	4b04      	ldr	r3, [pc, #16]	@ (800b770 <xTaskGetTickCountFromISR+0x1c>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b764:	683b      	ldr	r3, [r7, #0]
}
 800b766:	0018      	movs	r0, r3
 800b768:	46bd      	mov	sp, r7
 800b76a:	b002      	add	sp, #8
 800b76c:	bd80      	pop	{r7, pc}
 800b76e:	46c0      	nop			@ (mov r8, r8)
 800b770:	20001278 	.word	0x20001278

0800b774 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b774:	b580      	push	{r7, lr}
 800b776:	b086      	sub	sp, #24
 800b778:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b77a:	2300      	movs	r3, #0
 800b77c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b77e:	4b4a      	ldr	r3, [pc, #296]	@ (800b8a8 <xTaskIncrementTick+0x134>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d000      	beq.n	800b788 <xTaskIncrementTick+0x14>
 800b786:	e07f      	b.n	800b888 <xTaskIncrementTick+0x114>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b788:	4b48      	ldr	r3, [pc, #288]	@ (800b8ac <xTaskIncrementTick+0x138>)
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	3301      	adds	r3, #1
 800b78e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b790:	4b46      	ldr	r3, [pc, #280]	@ (800b8ac <xTaskIncrementTick+0x138>)
 800b792:	693a      	ldr	r2, [r7, #16]
 800b794:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b796:	693b      	ldr	r3, [r7, #16]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d118      	bne.n	800b7ce <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b79c:	4b44      	ldr	r3, [pc, #272]	@ (800b8b0 <xTaskIncrementTick+0x13c>)
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d002      	beq.n	800b7ac <xTaskIncrementTick+0x38>
 800b7a6:	b672      	cpsid	i
 800b7a8:	46c0      	nop			@ (mov r8, r8)
 800b7aa:	e7fd      	b.n	800b7a8 <xTaskIncrementTick+0x34>
 800b7ac:	4b40      	ldr	r3, [pc, #256]	@ (800b8b0 <xTaskIncrementTick+0x13c>)
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	60fb      	str	r3, [r7, #12]
 800b7b2:	4b40      	ldr	r3, [pc, #256]	@ (800b8b4 <xTaskIncrementTick+0x140>)
 800b7b4:	681a      	ldr	r2, [r3, #0]
 800b7b6:	4b3e      	ldr	r3, [pc, #248]	@ (800b8b0 <xTaskIncrementTick+0x13c>)
 800b7b8:	601a      	str	r2, [r3, #0]
 800b7ba:	4b3e      	ldr	r3, [pc, #248]	@ (800b8b4 <xTaskIncrementTick+0x140>)
 800b7bc:	68fa      	ldr	r2, [r7, #12]
 800b7be:	601a      	str	r2, [r3, #0]
 800b7c0:	4b3d      	ldr	r3, [pc, #244]	@ (800b8b8 <xTaskIncrementTick+0x144>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	1c5a      	adds	r2, r3, #1
 800b7c6:	4b3c      	ldr	r3, [pc, #240]	@ (800b8b8 <xTaskIncrementTick+0x144>)
 800b7c8:	601a      	str	r2, [r3, #0]
 800b7ca:	f000 fb5d 	bl	800be88 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b7ce:	4b3b      	ldr	r3, [pc, #236]	@ (800b8bc <xTaskIncrementTick+0x148>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	693a      	ldr	r2, [r7, #16]
 800b7d4:	429a      	cmp	r2, r3
 800b7d6:	d349      	bcc.n	800b86c <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b7d8:	4b35      	ldr	r3, [pc, #212]	@ (800b8b0 <xTaskIncrementTick+0x13c>)
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d104      	bne.n	800b7ec <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7e2:	4b36      	ldr	r3, [pc, #216]	@ (800b8bc <xTaskIncrementTick+0x148>)
 800b7e4:	2201      	movs	r2, #1
 800b7e6:	4252      	negs	r2, r2
 800b7e8:	601a      	str	r2, [r3, #0]
					break;
 800b7ea:	e03f      	b.n	800b86c <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b7ec:	4b30      	ldr	r3, [pc, #192]	@ (800b8b0 <xTaskIncrementTick+0x13c>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	68db      	ldr	r3, [r3, #12]
 800b7f2:	68db      	ldr	r3, [r3, #12]
 800b7f4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b7f6:	68bb      	ldr	r3, [r7, #8]
 800b7f8:	685b      	ldr	r3, [r3, #4]
 800b7fa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b7fc:	693a      	ldr	r2, [r7, #16]
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	429a      	cmp	r2, r3
 800b802:	d203      	bcs.n	800b80c <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b804:	4b2d      	ldr	r3, [pc, #180]	@ (800b8bc <xTaskIncrementTick+0x148>)
 800b806:	687a      	ldr	r2, [r7, #4]
 800b808:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b80a:	e02f      	b.n	800b86c <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b80c:	68bb      	ldr	r3, [r7, #8]
 800b80e:	3304      	adds	r3, #4
 800b810:	0018      	movs	r0, r3
 800b812:	f7fe fd5e 	bl	800a2d2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b816:	68bb      	ldr	r3, [r7, #8]
 800b818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d004      	beq.n	800b828 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b81e:	68bb      	ldr	r3, [r7, #8]
 800b820:	3318      	adds	r3, #24
 800b822:	0018      	movs	r0, r3
 800b824:	f7fe fd55 	bl	800a2d2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b828:	68bb      	ldr	r3, [r7, #8]
 800b82a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b82c:	4b24      	ldr	r3, [pc, #144]	@ (800b8c0 <xTaskIncrementTick+0x14c>)
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	429a      	cmp	r2, r3
 800b832:	d903      	bls.n	800b83c <xTaskIncrementTick+0xc8>
 800b834:	68bb      	ldr	r3, [r7, #8]
 800b836:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b838:	4b21      	ldr	r3, [pc, #132]	@ (800b8c0 <xTaskIncrementTick+0x14c>)
 800b83a:	601a      	str	r2, [r3, #0]
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b840:	0013      	movs	r3, r2
 800b842:	009b      	lsls	r3, r3, #2
 800b844:	189b      	adds	r3, r3, r2
 800b846:	009b      	lsls	r3, r3, #2
 800b848:	4a1e      	ldr	r2, [pc, #120]	@ (800b8c4 <xTaskIncrementTick+0x150>)
 800b84a:	189a      	adds	r2, r3, r2
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	3304      	adds	r3, #4
 800b850:	0019      	movs	r1, r3
 800b852:	0010      	movs	r0, r2
 800b854:	f7fe fce5 	bl	800a222 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b85c:	4b1a      	ldr	r3, [pc, #104]	@ (800b8c8 <xTaskIncrementTick+0x154>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b862:	429a      	cmp	r2, r3
 800b864:	d3b8      	bcc.n	800b7d8 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 800b866:	2301      	movs	r3, #1
 800b868:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b86a:	e7b5      	b.n	800b7d8 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b86c:	4b16      	ldr	r3, [pc, #88]	@ (800b8c8 <xTaskIncrementTick+0x154>)
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b872:	4914      	ldr	r1, [pc, #80]	@ (800b8c4 <xTaskIncrementTick+0x150>)
 800b874:	0013      	movs	r3, r2
 800b876:	009b      	lsls	r3, r3, #2
 800b878:	189b      	adds	r3, r3, r2
 800b87a:	009b      	lsls	r3, r3, #2
 800b87c:	585b      	ldr	r3, [r3, r1]
 800b87e:	2b01      	cmp	r3, #1
 800b880:	d907      	bls.n	800b892 <xTaskIncrementTick+0x11e>
			{
				xSwitchRequired = pdTRUE;
 800b882:	2301      	movs	r3, #1
 800b884:	617b      	str	r3, [r7, #20]
 800b886:	e004      	b.n	800b892 <xTaskIncrementTick+0x11e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b888:	4b10      	ldr	r3, [pc, #64]	@ (800b8cc <xTaskIncrementTick+0x158>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	1c5a      	adds	r2, r3, #1
 800b88e:	4b0f      	ldr	r3, [pc, #60]	@ (800b8cc <xTaskIncrementTick+0x158>)
 800b890:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b892:	4b0f      	ldr	r3, [pc, #60]	@ (800b8d0 <xTaskIncrementTick+0x15c>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d001      	beq.n	800b89e <xTaskIncrementTick+0x12a>
		{
			xSwitchRequired = pdTRUE;
 800b89a:	2301      	movs	r3, #1
 800b89c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b89e:	697b      	ldr	r3, [r7, #20]
}
 800b8a0:	0018      	movs	r0, r3
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	b006      	add	sp, #24
 800b8a6:	bd80      	pop	{r7, pc}
 800b8a8:	2000129c 	.word	0x2000129c
 800b8ac:	20001278 	.word	0x20001278
 800b8b0:	2000122c 	.word	0x2000122c
 800b8b4:	20001230 	.word	0x20001230
 800b8b8:	2000128c 	.word	0x2000128c
 800b8bc:	20001294 	.word	0x20001294
 800b8c0:	2000127c 	.word	0x2000127c
 800b8c4:	20000da4 	.word	0x20000da4
 800b8c8:	20000da0 	.word	0x20000da0
 800b8cc:	20001284 	.word	0x20001284
 800b8d0:	20001288 	.word	0x20001288

0800b8d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b082      	sub	sp, #8
 800b8d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b8da:	4b25      	ldr	r3, [pc, #148]	@ (800b970 <vTaskSwitchContext+0x9c>)
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d003      	beq.n	800b8ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b8e2:	4b24      	ldr	r3, [pc, #144]	@ (800b974 <vTaskSwitchContext+0xa0>)
 800b8e4:	2201      	movs	r2, #1
 800b8e6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b8e8:	e03e      	b.n	800b968 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800b8ea:	4b22      	ldr	r3, [pc, #136]	@ (800b974 <vTaskSwitchContext+0xa0>)
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8f0:	4b21      	ldr	r3, [pc, #132]	@ (800b978 <vTaskSwitchContext+0xa4>)
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	607b      	str	r3, [r7, #4]
 800b8f6:	e008      	b.n	800b90a <vTaskSwitchContext+0x36>
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d102      	bne.n	800b904 <vTaskSwitchContext+0x30>
 800b8fe:	b672      	cpsid	i
 800b900:	46c0      	nop			@ (mov r8, r8)
 800b902:	e7fd      	b.n	800b900 <vTaskSwitchContext+0x2c>
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	3b01      	subs	r3, #1
 800b908:	607b      	str	r3, [r7, #4]
 800b90a:	491c      	ldr	r1, [pc, #112]	@ (800b97c <vTaskSwitchContext+0xa8>)
 800b90c:	687a      	ldr	r2, [r7, #4]
 800b90e:	0013      	movs	r3, r2
 800b910:	009b      	lsls	r3, r3, #2
 800b912:	189b      	adds	r3, r3, r2
 800b914:	009b      	lsls	r3, r3, #2
 800b916:	585b      	ldr	r3, [r3, r1]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d0ed      	beq.n	800b8f8 <vTaskSwitchContext+0x24>
 800b91c:	687a      	ldr	r2, [r7, #4]
 800b91e:	0013      	movs	r3, r2
 800b920:	009b      	lsls	r3, r3, #2
 800b922:	189b      	adds	r3, r3, r2
 800b924:	009b      	lsls	r3, r3, #2
 800b926:	4a15      	ldr	r2, [pc, #84]	@ (800b97c <vTaskSwitchContext+0xa8>)
 800b928:	189b      	adds	r3, r3, r2
 800b92a:	603b      	str	r3, [r7, #0]
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	685b      	ldr	r3, [r3, #4]
 800b930:	685a      	ldr	r2, [r3, #4]
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	605a      	str	r2, [r3, #4]
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	685a      	ldr	r2, [r3, #4]
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	3308      	adds	r3, #8
 800b93e:	429a      	cmp	r2, r3
 800b940:	d104      	bne.n	800b94c <vTaskSwitchContext+0x78>
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	685b      	ldr	r3, [r3, #4]
 800b946:	685a      	ldr	r2, [r3, #4]
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	605a      	str	r2, [r3, #4]
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	685b      	ldr	r3, [r3, #4]
 800b950:	68da      	ldr	r2, [r3, #12]
 800b952:	4b0b      	ldr	r3, [pc, #44]	@ (800b980 <vTaskSwitchContext+0xac>)
 800b954:	601a      	str	r2, [r3, #0]
 800b956:	4b08      	ldr	r3, [pc, #32]	@ (800b978 <vTaskSwitchContext+0xa4>)
 800b958:	687a      	ldr	r2, [r7, #4]
 800b95a:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b95c:	4b08      	ldr	r3, [pc, #32]	@ (800b980 <vTaskSwitchContext+0xac>)
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	3354      	adds	r3, #84	@ 0x54
 800b962:	001a      	movs	r2, r3
 800b964:	4b07      	ldr	r3, [pc, #28]	@ (800b984 <vTaskSwitchContext+0xb0>)
 800b966:	601a      	str	r2, [r3, #0]
}
 800b968:	46c0      	nop			@ (mov r8, r8)
 800b96a:	46bd      	mov	sp, r7
 800b96c:	b002      	add	sp, #8
 800b96e:	bd80      	pop	{r7, pc}
 800b970:	2000129c 	.word	0x2000129c
 800b974:	20001288 	.word	0x20001288
 800b978:	2000127c 	.word	0x2000127c
 800b97c:	20000da4 	.word	0x20000da4
 800b980:	20000da0 	.word	0x20000da0
 800b984:	20000048 	.word	0x20000048

0800b988 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b082      	sub	sp, #8
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
 800b990:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d102      	bne.n	800b99e <vTaskPlaceOnEventList+0x16>
 800b998:	b672      	cpsid	i
 800b99a:	46c0      	nop			@ (mov r8, r8)
 800b99c:	e7fd      	b.n	800b99a <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b99e:	4b09      	ldr	r3, [pc, #36]	@ (800b9c4 <vTaskPlaceOnEventList+0x3c>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	3318      	adds	r3, #24
 800b9a4:	001a      	movs	r2, r3
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	0011      	movs	r1, r2
 800b9aa:	0018      	movs	r0, r3
 800b9ac:	f7fe fc5b 	bl	800a266 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	2101      	movs	r1, #1
 800b9b4:	0018      	movs	r0, r3
 800b9b6:	f000 fc0f 	bl	800c1d8 <prvAddCurrentTaskToDelayedList>
}
 800b9ba:	46c0      	nop			@ (mov r8, r8)
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	b002      	add	sp, #8
 800b9c0:	bd80      	pop	{r7, pc}
 800b9c2:	46c0      	nop			@ (mov r8, r8)
 800b9c4:	20000da0 	.word	0x20000da0

0800b9c8 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b084      	sub	sp, #16
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	60f8      	str	r0, [r7, #12]
 800b9d0:	60b9      	str	r1, [r7, #8]
 800b9d2:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d102      	bne.n	800b9e0 <vTaskPlaceOnUnorderedEventList+0x18>
 800b9da:	b672      	cpsid	i
 800b9dc:	46c0      	nop			@ (mov r8, r8)
 800b9de:	e7fd      	b.n	800b9dc <vTaskPlaceOnUnorderedEventList+0x14>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800b9e0:	4b0f      	ldr	r3, [pc, #60]	@ (800ba20 <vTaskPlaceOnUnorderedEventList+0x58>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d102      	bne.n	800b9ee <vTaskPlaceOnUnorderedEventList+0x26>
 800b9e8:	b672      	cpsid	i
 800b9ea:	46c0      	nop			@ (mov r8, r8)
 800b9ec:	e7fd      	b.n	800b9ea <vTaskPlaceOnUnorderedEventList+0x22>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800b9ee:	4b0d      	ldr	r3, [pc, #52]	@ (800ba24 <vTaskPlaceOnUnorderedEventList+0x5c>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	68ba      	ldr	r2, [r7, #8]
 800b9f4:	2180      	movs	r1, #128	@ 0x80
 800b9f6:	0609      	lsls	r1, r1, #24
 800b9f8:	430a      	orrs	r2, r1
 800b9fa:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b9fc:	4b09      	ldr	r3, [pc, #36]	@ (800ba24 <vTaskPlaceOnUnorderedEventList+0x5c>)
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	3318      	adds	r3, #24
 800ba02:	001a      	movs	r2, r3
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	0011      	movs	r1, r2
 800ba08:	0018      	movs	r0, r3
 800ba0a:	f7fe fc0a 	bl	800a222 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2101      	movs	r1, #1
 800ba12:	0018      	movs	r0, r3
 800ba14:	f000 fbe0 	bl	800c1d8 <prvAddCurrentTaskToDelayedList>
}
 800ba18:	46c0      	nop			@ (mov r8, r8)
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	b004      	add	sp, #16
 800ba1e:	bd80      	pop	{r7, pc}
 800ba20:	2000129c 	.word	0x2000129c
 800ba24:	20000da0 	.word	0x20000da0

0800ba28 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b084      	sub	sp, #16
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	60f8      	str	r0, [r7, #12]
 800ba30:	60b9      	str	r1, [r7, #8]
 800ba32:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d102      	bne.n	800ba40 <vTaskPlaceOnEventListRestricted+0x18>
 800ba3a:	b672      	cpsid	i
 800ba3c:	46c0      	nop			@ (mov r8, r8)
 800ba3e:	e7fd      	b.n	800ba3c <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ba40:	4b0c      	ldr	r3, [pc, #48]	@ (800ba74 <vTaskPlaceOnEventListRestricted+0x4c>)
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	3318      	adds	r3, #24
 800ba46:	001a      	movs	r2, r3
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	0011      	movs	r1, r2
 800ba4c:	0018      	movs	r0, r3
 800ba4e:	f7fe fbe8 	bl	800a222 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d002      	beq.n	800ba5e <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 800ba58:	2301      	movs	r3, #1
 800ba5a:	425b      	negs	r3, r3
 800ba5c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ba5e:	687a      	ldr	r2, [r7, #4]
 800ba60:	68bb      	ldr	r3, [r7, #8]
 800ba62:	0011      	movs	r1, r2
 800ba64:	0018      	movs	r0, r3
 800ba66:	f000 fbb7 	bl	800c1d8 <prvAddCurrentTaskToDelayedList>
	}
 800ba6a:	46c0      	nop			@ (mov r8, r8)
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	b004      	add	sp, #16
 800ba70:	bd80      	pop	{r7, pc}
 800ba72:	46c0      	nop			@ (mov r8, r8)
 800ba74:	20000da0 	.word	0x20000da0

0800ba78 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b084      	sub	sp, #16
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	68db      	ldr	r3, [r3, #12]
 800ba84:	68db      	ldr	r3, [r3, #12]
 800ba86:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800ba88:	68bb      	ldr	r3, [r7, #8]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d102      	bne.n	800ba94 <xTaskRemoveFromEventList+0x1c>
 800ba8e:	b672      	cpsid	i
 800ba90:	46c0      	nop			@ (mov r8, r8)
 800ba92:	e7fd      	b.n	800ba90 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ba94:	68bb      	ldr	r3, [r7, #8]
 800ba96:	3318      	adds	r3, #24
 800ba98:	0018      	movs	r0, r3
 800ba9a:	f7fe fc1a 	bl	800a2d2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba9e:	4b1f      	ldr	r3, [pc, #124]	@ (800bb1c <xTaskRemoveFromEventList+0xa4>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d11d      	bne.n	800bae2 <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800baa6:	68bb      	ldr	r3, [r7, #8]
 800baa8:	3304      	adds	r3, #4
 800baaa:	0018      	movs	r0, r3
 800baac:	f7fe fc11 	bl	800a2d2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bab0:	68bb      	ldr	r3, [r7, #8]
 800bab2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bab4:	4b1a      	ldr	r3, [pc, #104]	@ (800bb20 <xTaskRemoveFromEventList+0xa8>)
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	429a      	cmp	r2, r3
 800baba:	d903      	bls.n	800bac4 <xTaskRemoveFromEventList+0x4c>
 800babc:	68bb      	ldr	r3, [r7, #8]
 800babe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bac0:	4b17      	ldr	r3, [pc, #92]	@ (800bb20 <xTaskRemoveFromEventList+0xa8>)
 800bac2:	601a      	str	r2, [r3, #0]
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bac8:	0013      	movs	r3, r2
 800baca:	009b      	lsls	r3, r3, #2
 800bacc:	189b      	adds	r3, r3, r2
 800bace:	009b      	lsls	r3, r3, #2
 800bad0:	4a14      	ldr	r2, [pc, #80]	@ (800bb24 <xTaskRemoveFromEventList+0xac>)
 800bad2:	189a      	adds	r2, r3, r2
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	3304      	adds	r3, #4
 800bad8:	0019      	movs	r1, r3
 800bada:	0010      	movs	r0, r2
 800badc:	f7fe fba1 	bl	800a222 <vListInsertEnd>
 800bae0:	e007      	b.n	800baf2 <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	3318      	adds	r3, #24
 800bae6:	001a      	movs	r2, r3
 800bae8:	4b0f      	ldr	r3, [pc, #60]	@ (800bb28 <xTaskRemoveFromEventList+0xb0>)
 800baea:	0011      	movs	r1, r2
 800baec:	0018      	movs	r0, r3
 800baee:	f7fe fb98 	bl	800a222 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800baf6:	4b0d      	ldr	r3, [pc, #52]	@ (800bb2c <xTaskRemoveFromEventList+0xb4>)
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bafc:	429a      	cmp	r2, r3
 800bafe:	d905      	bls.n	800bb0c <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bb00:	2301      	movs	r3, #1
 800bb02:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bb04:	4b0a      	ldr	r3, [pc, #40]	@ (800bb30 <xTaskRemoveFromEventList+0xb8>)
 800bb06:	2201      	movs	r2, #1
 800bb08:	601a      	str	r2, [r3, #0]
 800bb0a:	e001      	b.n	800bb10 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800bb10:	68fb      	ldr	r3, [r7, #12]
}
 800bb12:	0018      	movs	r0, r3
 800bb14:	46bd      	mov	sp, r7
 800bb16:	b004      	add	sp, #16
 800bb18:	bd80      	pop	{r7, pc}
 800bb1a:	46c0      	nop			@ (mov r8, r8)
 800bb1c:	2000129c 	.word	0x2000129c
 800bb20:	2000127c 	.word	0x2000127c
 800bb24:	20000da4 	.word	0x20000da4
 800bb28:	20001234 	.word	0x20001234
 800bb2c:	20000da0 	.word	0x20000da0
 800bb30:	20001288 	.word	0x20001288

0800bb34 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b084      	sub	sp, #16
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
 800bb3c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800bb3e:	4b22      	ldr	r3, [pc, #136]	@ (800bbc8 <vTaskRemoveFromUnorderedEventList+0x94>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d102      	bne.n	800bb4c <vTaskRemoveFromUnorderedEventList+0x18>
 800bb46:	b672      	cpsid	i
 800bb48:	46c0      	nop			@ (mov r8, r8)
 800bb4a:	e7fd      	b.n	800bb48 <vTaskRemoveFromUnorderedEventList+0x14>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	2280      	movs	r2, #128	@ 0x80
 800bb50:	0612      	lsls	r2, r2, #24
 800bb52:	431a      	orrs	r2, r3
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	68db      	ldr	r3, [r3, #12]
 800bb5c:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d102      	bne.n	800bb6a <vTaskRemoveFromUnorderedEventList+0x36>
 800bb64:	b672      	cpsid	i
 800bb66:	46c0      	nop			@ (mov r8, r8)
 800bb68:	e7fd      	b.n	800bb66 <vTaskRemoveFromUnorderedEventList+0x32>
	( void ) uxListRemove( pxEventListItem );
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	0018      	movs	r0, r3
 800bb6e:	f7fe fbb0 	bl	800a2d2 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	3304      	adds	r3, #4
 800bb76:	0018      	movs	r0, r3
 800bb78:	f7fe fbab 	bl	800a2d2 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb80:	4b12      	ldr	r3, [pc, #72]	@ (800bbcc <vTaskRemoveFromUnorderedEventList+0x98>)
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	429a      	cmp	r2, r3
 800bb86:	d903      	bls.n	800bb90 <vTaskRemoveFromUnorderedEventList+0x5c>
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb8c:	4b0f      	ldr	r3, [pc, #60]	@ (800bbcc <vTaskRemoveFromUnorderedEventList+0x98>)
 800bb8e:	601a      	str	r2, [r3, #0]
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb94:	0013      	movs	r3, r2
 800bb96:	009b      	lsls	r3, r3, #2
 800bb98:	189b      	adds	r3, r3, r2
 800bb9a:	009b      	lsls	r3, r3, #2
 800bb9c:	4a0c      	ldr	r2, [pc, #48]	@ (800bbd0 <vTaskRemoveFromUnorderedEventList+0x9c>)
 800bb9e:	189a      	adds	r2, r3, r2
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	3304      	adds	r3, #4
 800bba4:	0019      	movs	r1, r3
 800bba6:	0010      	movs	r0, r2
 800bba8:	f7fe fb3b 	bl	800a222 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbb0:	4b08      	ldr	r3, [pc, #32]	@ (800bbd4 <vTaskRemoveFromUnorderedEventList+0xa0>)
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbb6:	429a      	cmp	r2, r3
 800bbb8:	d902      	bls.n	800bbc0 <vTaskRemoveFromUnorderedEventList+0x8c>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800bbba:	4b07      	ldr	r3, [pc, #28]	@ (800bbd8 <vTaskRemoveFromUnorderedEventList+0xa4>)
 800bbbc:	2201      	movs	r2, #1
 800bbbe:	601a      	str	r2, [r3, #0]
	}
}
 800bbc0:	46c0      	nop			@ (mov r8, r8)
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	b004      	add	sp, #16
 800bbc6:	bd80      	pop	{r7, pc}
 800bbc8:	2000129c 	.word	0x2000129c
 800bbcc:	2000127c 	.word	0x2000127c
 800bbd0:	20000da4 	.word	0x20000da4
 800bbd4:	20000da0 	.word	0x20000da0
 800bbd8:	20001288 	.word	0x20001288

0800bbdc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b082      	sub	sp, #8
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bbe4:	4b05      	ldr	r3, [pc, #20]	@ (800bbfc <vTaskInternalSetTimeOutState+0x20>)
 800bbe6:	681a      	ldr	r2, [r3, #0]
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bbec:	4b04      	ldr	r3, [pc, #16]	@ (800bc00 <vTaskInternalSetTimeOutState+0x24>)
 800bbee:	681a      	ldr	r2, [r3, #0]
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	605a      	str	r2, [r3, #4]
}
 800bbf4:	46c0      	nop			@ (mov r8, r8)
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	b002      	add	sp, #8
 800bbfa:	bd80      	pop	{r7, pc}
 800bbfc:	2000128c 	.word	0x2000128c
 800bc00:	20001278 	.word	0x20001278

0800bc04 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b086      	sub	sp, #24
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
 800bc0c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d102      	bne.n	800bc1a <xTaskCheckForTimeOut+0x16>
 800bc14:	b672      	cpsid	i
 800bc16:	46c0      	nop			@ (mov r8, r8)
 800bc18:	e7fd      	b.n	800bc16 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d102      	bne.n	800bc26 <xTaskCheckForTimeOut+0x22>
 800bc20:	b672      	cpsid	i
 800bc22:	46c0      	nop			@ (mov r8, r8)
 800bc24:	e7fd      	b.n	800bc22 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 800bc26:	f000 ff0b 	bl	800ca40 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bc2a:	4b1d      	ldr	r3, [pc, #116]	@ (800bca0 <xTaskCheckForTimeOut+0x9c>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	685b      	ldr	r3, [r3, #4]
 800bc34:	693a      	ldr	r2, [r7, #16]
 800bc36:	1ad3      	subs	r3, r2, r3
 800bc38:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	3301      	adds	r3, #1
 800bc40:	d102      	bne.n	800bc48 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bc42:	2300      	movs	r3, #0
 800bc44:	617b      	str	r3, [r7, #20]
 800bc46:	e024      	b.n	800bc92 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681a      	ldr	r2, [r3, #0]
 800bc4c:	4b15      	ldr	r3, [pc, #84]	@ (800bca4 <xTaskCheckForTimeOut+0xa0>)
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	429a      	cmp	r2, r3
 800bc52:	d007      	beq.n	800bc64 <xTaskCheckForTimeOut+0x60>
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	685b      	ldr	r3, [r3, #4]
 800bc58:	693a      	ldr	r2, [r7, #16]
 800bc5a:	429a      	cmp	r2, r3
 800bc5c:	d302      	bcc.n	800bc64 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bc5e:	2301      	movs	r3, #1
 800bc60:	617b      	str	r3, [r7, #20]
 800bc62:	e016      	b.n	800bc92 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	68fa      	ldr	r2, [r7, #12]
 800bc6a:	429a      	cmp	r2, r3
 800bc6c:	d20c      	bcs.n	800bc88 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	681a      	ldr	r2, [r3, #0]
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	1ad2      	subs	r2, r2, r3
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	0018      	movs	r0, r3
 800bc7e:	f7ff ffad 	bl	800bbdc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bc82:	2300      	movs	r3, #0
 800bc84:	617b      	str	r3, [r7, #20]
 800bc86:	e004      	b.n	800bc92 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 800bc88:	683b      	ldr	r3, [r7, #0]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bc8e:	2301      	movs	r3, #1
 800bc90:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800bc92:	f000 fee7 	bl	800ca64 <vPortExitCritical>

	return xReturn;
 800bc96:	697b      	ldr	r3, [r7, #20]
}
 800bc98:	0018      	movs	r0, r3
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	b006      	add	sp, #24
 800bc9e:	bd80      	pop	{r7, pc}
 800bca0:	20001278 	.word	0x20001278
 800bca4:	2000128c 	.word	0x2000128c

0800bca8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bcac:	4b02      	ldr	r3, [pc, #8]	@ (800bcb8 <vTaskMissedYield+0x10>)
 800bcae:	2201      	movs	r2, #1
 800bcb0:	601a      	str	r2, [r3, #0]
}
 800bcb2:	46c0      	nop			@ (mov r8, r8)
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	bd80      	pop	{r7, pc}
 800bcb8:	20001288 	.word	0x20001288

0800bcbc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b082      	sub	sp, #8
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bcc4:	f000 f84e 	bl	800bd64 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bcc8:	4b03      	ldr	r3, [pc, #12]	@ (800bcd8 <prvIdleTask+0x1c>)
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	2b01      	cmp	r3, #1
 800bcce:	d9f9      	bls.n	800bcc4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bcd0:	f000 fea6 	bl	800ca20 <vPortYield>
		prvCheckTasksWaitingTermination();
 800bcd4:	e7f6      	b.n	800bcc4 <prvIdleTask+0x8>
 800bcd6:	46c0      	nop			@ (mov r8, r8)
 800bcd8:	20000da4 	.word	0x20000da4

0800bcdc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b082      	sub	sp, #8
 800bce0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bce2:	2300      	movs	r3, #0
 800bce4:	607b      	str	r3, [r7, #4]
 800bce6:	e00c      	b.n	800bd02 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bce8:	687a      	ldr	r2, [r7, #4]
 800bcea:	0013      	movs	r3, r2
 800bcec:	009b      	lsls	r3, r3, #2
 800bcee:	189b      	adds	r3, r3, r2
 800bcf0:	009b      	lsls	r3, r3, #2
 800bcf2:	4a14      	ldr	r2, [pc, #80]	@ (800bd44 <prvInitialiseTaskLists+0x68>)
 800bcf4:	189b      	adds	r3, r3, r2
 800bcf6:	0018      	movs	r0, r3
 800bcf8:	f7fe fa6a 	bl	800a1d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	3301      	adds	r3, #1
 800bd00:	607b      	str	r3, [r7, #4]
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	2b37      	cmp	r3, #55	@ 0x37
 800bd06:	d9ef      	bls.n	800bce8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bd08:	4b0f      	ldr	r3, [pc, #60]	@ (800bd48 <prvInitialiseTaskLists+0x6c>)
 800bd0a:	0018      	movs	r0, r3
 800bd0c:	f7fe fa60 	bl	800a1d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bd10:	4b0e      	ldr	r3, [pc, #56]	@ (800bd4c <prvInitialiseTaskLists+0x70>)
 800bd12:	0018      	movs	r0, r3
 800bd14:	f7fe fa5c 	bl	800a1d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bd18:	4b0d      	ldr	r3, [pc, #52]	@ (800bd50 <prvInitialiseTaskLists+0x74>)
 800bd1a:	0018      	movs	r0, r3
 800bd1c:	f7fe fa58 	bl	800a1d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bd20:	4b0c      	ldr	r3, [pc, #48]	@ (800bd54 <prvInitialiseTaskLists+0x78>)
 800bd22:	0018      	movs	r0, r3
 800bd24:	f7fe fa54 	bl	800a1d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bd28:	4b0b      	ldr	r3, [pc, #44]	@ (800bd58 <prvInitialiseTaskLists+0x7c>)
 800bd2a:	0018      	movs	r0, r3
 800bd2c:	f7fe fa50 	bl	800a1d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bd30:	4b0a      	ldr	r3, [pc, #40]	@ (800bd5c <prvInitialiseTaskLists+0x80>)
 800bd32:	4a05      	ldr	r2, [pc, #20]	@ (800bd48 <prvInitialiseTaskLists+0x6c>)
 800bd34:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bd36:	4b0a      	ldr	r3, [pc, #40]	@ (800bd60 <prvInitialiseTaskLists+0x84>)
 800bd38:	4a04      	ldr	r2, [pc, #16]	@ (800bd4c <prvInitialiseTaskLists+0x70>)
 800bd3a:	601a      	str	r2, [r3, #0]
}
 800bd3c:	46c0      	nop			@ (mov r8, r8)
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	b002      	add	sp, #8
 800bd42:	bd80      	pop	{r7, pc}
 800bd44:	20000da4 	.word	0x20000da4
 800bd48:	20001204 	.word	0x20001204
 800bd4c:	20001218 	.word	0x20001218
 800bd50:	20001234 	.word	0x20001234
 800bd54:	20001248 	.word	0x20001248
 800bd58:	20001260 	.word	0x20001260
 800bd5c:	2000122c 	.word	0x2000122c
 800bd60:	20001230 	.word	0x20001230

0800bd64 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b082      	sub	sp, #8
 800bd68:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bd6a:	e01a      	b.n	800bda2 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 800bd6c:	f000 fe68 	bl	800ca40 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd70:	4b10      	ldr	r3, [pc, #64]	@ (800bdb4 <prvCheckTasksWaitingTermination+0x50>)
 800bd72:	68db      	ldr	r3, [r3, #12]
 800bd74:	68db      	ldr	r3, [r3, #12]
 800bd76:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	3304      	adds	r3, #4
 800bd7c:	0018      	movs	r0, r3
 800bd7e:	f7fe faa8 	bl	800a2d2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bd82:	4b0d      	ldr	r3, [pc, #52]	@ (800bdb8 <prvCheckTasksWaitingTermination+0x54>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	1e5a      	subs	r2, r3, #1
 800bd88:	4b0b      	ldr	r3, [pc, #44]	@ (800bdb8 <prvCheckTasksWaitingTermination+0x54>)
 800bd8a:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bd8c:	4b0b      	ldr	r3, [pc, #44]	@ (800bdbc <prvCheckTasksWaitingTermination+0x58>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	1e5a      	subs	r2, r3, #1
 800bd92:	4b0a      	ldr	r3, [pc, #40]	@ (800bdbc <prvCheckTasksWaitingTermination+0x58>)
 800bd94:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800bd96:	f000 fe65 	bl	800ca64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	0018      	movs	r0, r3
 800bd9e:	f000 f845 	bl	800be2c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bda2:	4b06      	ldr	r3, [pc, #24]	@ (800bdbc <prvCheckTasksWaitingTermination+0x58>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d1e0      	bne.n	800bd6c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bdaa:	46c0      	nop			@ (mov r8, r8)
 800bdac:	46c0      	nop			@ (mov r8, r8)
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	b002      	add	sp, #8
 800bdb2:	bd80      	pop	{r7, pc}
 800bdb4:	20001248 	.word	0x20001248
 800bdb8:	20001274 	.word	0x20001274
 800bdbc:	2000125c 	.word	0x2000125c

0800bdc0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b084      	sub	sp, #16
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800bdc8:	2300      	movs	r3, #0
 800bdca:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800bdcc:	e005      	b.n	800bdda <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	3301      	adds	r3, #1
 800bdd2:	607b      	str	r3, [r7, #4]
			ulCount++;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	3301      	adds	r3, #1
 800bdd8:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	781b      	ldrb	r3, [r3, #0]
 800bdde:	2ba5      	cmp	r3, #165	@ 0xa5
 800bde0:	d0f5      	beq.n	800bdce <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	089b      	lsrs	r3, r3, #2
 800bde6:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	b29b      	uxth	r3, r3
	}
 800bdec:	0018      	movs	r0, r3
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	b004      	add	sp, #16
 800bdf2:	bd80      	pop	{r7, pc}

0800bdf4 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800bdf4:	b580      	push	{r7, lr}
 800bdf6:	b086      	sub	sp, #24
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d102      	bne.n	800be08 <uxTaskGetStackHighWaterMark+0x14>
 800be02:	4b09      	ldr	r3, [pc, #36]	@ (800be28 <uxTaskGetStackHighWaterMark+0x34>)
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	e000      	b.n	800be0a <uxTaskGetStackHighWaterMark+0x16>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800be0c:	697b      	ldr	r3, [r7, #20]
 800be0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be10:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	0018      	movs	r0, r3
 800be16:	f7ff ffd3 	bl	800bdc0 <prvTaskCheckFreeStackSpace>
 800be1a:	0003      	movs	r3, r0
 800be1c:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800be1e:	68fb      	ldr	r3, [r7, #12]
	}
 800be20:	0018      	movs	r0, r3
 800be22:	46bd      	mov	sp, r7
 800be24:	b006      	add	sp, #24
 800be26:	bd80      	pop	{r7, pc}
 800be28:	20000da0 	.word	0x20000da0

0800be2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b082      	sub	sp, #8
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	3354      	adds	r3, #84	@ 0x54
 800be38:	0018      	movs	r0, r3
 800be3a:	f002 f839 	bl	800deb0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	22a5      	movs	r2, #165	@ 0xa5
 800be42:	5c9b      	ldrb	r3, [r3, r2]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d109      	bne.n	800be5c <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be4c:	0018      	movs	r0, r3
 800be4e:	f000 ff37 	bl	800ccc0 <vPortFree>
				vPortFree( pxTCB );
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	0018      	movs	r0, r3
 800be56:	f000 ff33 	bl	800ccc0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800be5a:	e011      	b.n	800be80 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	22a5      	movs	r2, #165	@ 0xa5
 800be60:	5c9b      	ldrb	r3, [r3, r2]
 800be62:	2b01      	cmp	r3, #1
 800be64:	d104      	bne.n	800be70 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	0018      	movs	r0, r3
 800be6a:	f000 ff29 	bl	800ccc0 <vPortFree>
	}
 800be6e:	e007      	b.n	800be80 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	22a5      	movs	r2, #165	@ 0xa5
 800be74:	5c9b      	ldrb	r3, [r3, r2]
 800be76:	2b02      	cmp	r3, #2
 800be78:	d002      	beq.n	800be80 <prvDeleteTCB+0x54>
 800be7a:	b672      	cpsid	i
 800be7c:	46c0      	nop			@ (mov r8, r8)
 800be7e:	e7fd      	b.n	800be7c <prvDeleteTCB+0x50>
	}
 800be80:	46c0      	nop			@ (mov r8, r8)
 800be82:	46bd      	mov	sp, r7
 800be84:	b002      	add	sp, #8
 800be86:	bd80      	pop	{r7, pc}

0800be88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b082      	sub	sp, #8
 800be8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be8e:	4b0b      	ldr	r3, [pc, #44]	@ (800bebc <prvResetNextTaskUnblockTime+0x34>)
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	2b00      	cmp	r3, #0
 800be96:	d104      	bne.n	800bea2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800be98:	4b09      	ldr	r3, [pc, #36]	@ (800bec0 <prvResetNextTaskUnblockTime+0x38>)
 800be9a:	2201      	movs	r2, #1
 800be9c:	4252      	negs	r2, r2
 800be9e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bea0:	e008      	b.n	800beb4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bea2:	4b06      	ldr	r3, [pc, #24]	@ (800bebc <prvResetNextTaskUnblockTime+0x34>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	68db      	ldr	r3, [r3, #12]
 800bea8:	68db      	ldr	r3, [r3, #12]
 800beaa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	685a      	ldr	r2, [r3, #4]
 800beb0:	4b03      	ldr	r3, [pc, #12]	@ (800bec0 <prvResetNextTaskUnblockTime+0x38>)
 800beb2:	601a      	str	r2, [r3, #0]
}
 800beb4:	46c0      	nop			@ (mov r8, r8)
 800beb6:	46bd      	mov	sp, r7
 800beb8:	b002      	add	sp, #8
 800beba:	bd80      	pop	{r7, pc}
 800bebc:	2000122c 	.word	0x2000122c
 800bec0:	20001294 	.word	0x20001294

0800bec4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b082      	sub	sp, #8
 800bec8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800beca:	4b04      	ldr	r3, [pc, #16]	@ (800bedc <xTaskGetCurrentTaskHandle+0x18>)
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	607b      	str	r3, [r7, #4]

		return xReturn;
 800bed0:	687b      	ldr	r3, [r7, #4]
	}
 800bed2:	0018      	movs	r0, r3
 800bed4:	46bd      	mov	sp, r7
 800bed6:	b002      	add	sp, #8
 800bed8:	bd80      	pop	{r7, pc}
 800beda:	46c0      	nop			@ (mov r8, r8)
 800bedc:	20000da0 	.word	0x20000da0

0800bee0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b082      	sub	sp, #8
 800bee4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bee6:	4b0a      	ldr	r3, [pc, #40]	@ (800bf10 <xTaskGetSchedulerState+0x30>)
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d102      	bne.n	800bef4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800beee:	2301      	movs	r3, #1
 800bef0:	607b      	str	r3, [r7, #4]
 800bef2:	e008      	b.n	800bf06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bef4:	4b07      	ldr	r3, [pc, #28]	@ (800bf14 <xTaskGetSchedulerState+0x34>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d102      	bne.n	800bf02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800befc:	2302      	movs	r3, #2
 800befe:	607b      	str	r3, [r7, #4]
 800bf00:	e001      	b.n	800bf06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bf02:	2300      	movs	r3, #0
 800bf04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bf06:	687b      	ldr	r3, [r7, #4]
	}
 800bf08:	0018      	movs	r0, r3
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	b002      	add	sp, #8
 800bf0e:	bd80      	pop	{r7, pc}
 800bf10:	20001280 	.word	0x20001280
 800bf14:	2000129c 	.word	0x2000129c

0800bf18 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b084      	sub	sp, #16
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bf24:	2300      	movs	r3, #0
 800bf26:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d051      	beq.n	800bfd2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bf2e:	68bb      	ldr	r3, [r7, #8]
 800bf30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf32:	4b2a      	ldr	r3, [pc, #168]	@ (800bfdc <xTaskPriorityInherit+0xc4>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf38:	429a      	cmp	r2, r3
 800bf3a:	d241      	bcs.n	800bfc0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	699b      	ldr	r3, [r3, #24]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	db06      	blt.n	800bf52 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf44:	4b25      	ldr	r3, [pc, #148]	@ (800bfdc <xTaskPriorityInherit+0xc4>)
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf4a:	2238      	movs	r2, #56	@ 0x38
 800bf4c:	1ad2      	subs	r2, r2, r3
 800bf4e:	68bb      	ldr	r3, [r7, #8]
 800bf50:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800bf52:	68bb      	ldr	r3, [r7, #8]
 800bf54:	6959      	ldr	r1, [r3, #20]
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf5a:	0013      	movs	r3, r2
 800bf5c:	009b      	lsls	r3, r3, #2
 800bf5e:	189b      	adds	r3, r3, r2
 800bf60:	009b      	lsls	r3, r3, #2
 800bf62:	4a1f      	ldr	r2, [pc, #124]	@ (800bfe0 <xTaskPriorityInherit+0xc8>)
 800bf64:	189b      	adds	r3, r3, r2
 800bf66:	4299      	cmp	r1, r3
 800bf68:	d122      	bne.n	800bfb0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	3304      	adds	r3, #4
 800bf6e:	0018      	movs	r0, r3
 800bf70:	f7fe f9af 	bl	800a2d2 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bf74:	4b19      	ldr	r3, [pc, #100]	@ (800bfdc <xTaskPriorityInherit+0xc4>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf82:	4b18      	ldr	r3, [pc, #96]	@ (800bfe4 <xTaskPriorityInherit+0xcc>)
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	429a      	cmp	r2, r3
 800bf88:	d903      	bls.n	800bf92 <xTaskPriorityInherit+0x7a>
 800bf8a:	68bb      	ldr	r3, [r7, #8]
 800bf8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf8e:	4b15      	ldr	r3, [pc, #84]	@ (800bfe4 <xTaskPriorityInherit+0xcc>)
 800bf90:	601a      	str	r2, [r3, #0]
 800bf92:	68bb      	ldr	r3, [r7, #8]
 800bf94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf96:	0013      	movs	r3, r2
 800bf98:	009b      	lsls	r3, r3, #2
 800bf9a:	189b      	adds	r3, r3, r2
 800bf9c:	009b      	lsls	r3, r3, #2
 800bf9e:	4a10      	ldr	r2, [pc, #64]	@ (800bfe0 <xTaskPriorityInherit+0xc8>)
 800bfa0:	189a      	adds	r2, r3, r2
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	3304      	adds	r3, #4
 800bfa6:	0019      	movs	r1, r3
 800bfa8:	0010      	movs	r0, r2
 800bfaa:	f7fe f93a 	bl	800a222 <vListInsertEnd>
 800bfae:	e004      	b.n	800bfba <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bfb0:	4b0a      	ldr	r3, [pc, #40]	@ (800bfdc <xTaskPriorityInherit+0xc4>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfb6:	68bb      	ldr	r3, [r7, #8]
 800bfb8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bfba:	2301      	movs	r3, #1
 800bfbc:	60fb      	str	r3, [r7, #12]
 800bfbe:	e008      	b.n	800bfd2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bfc4:	4b05      	ldr	r3, [pc, #20]	@ (800bfdc <xTaskPriorityInherit+0xc4>)
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfca:	429a      	cmp	r2, r3
 800bfcc:	d201      	bcs.n	800bfd2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bfce:	2301      	movs	r3, #1
 800bfd0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
	}
 800bfd4:	0018      	movs	r0, r3
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	b004      	add	sp, #16
 800bfda:	bd80      	pop	{r7, pc}
 800bfdc:	20000da0 	.word	0x20000da0
 800bfe0:	20000da4 	.word	0x20000da4
 800bfe4:	2000127c 	.word	0x2000127c

0800bfe8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bfe8:	b580      	push	{r7, lr}
 800bfea:	b084      	sub	sp, #16
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bff4:	2300      	movs	r3, #0
 800bff6:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d046      	beq.n	800c08c <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bffe:	4b26      	ldr	r3, [pc, #152]	@ (800c098 <xTaskPriorityDisinherit+0xb0>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	68ba      	ldr	r2, [r7, #8]
 800c004:	429a      	cmp	r2, r3
 800c006:	d002      	beq.n	800c00e <xTaskPriorityDisinherit+0x26>
 800c008:	b672      	cpsid	i
 800c00a:	46c0      	nop			@ (mov r8, r8)
 800c00c:	e7fd      	b.n	800c00a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c012:	2b00      	cmp	r3, #0
 800c014:	d102      	bne.n	800c01c <xTaskPriorityDisinherit+0x34>
 800c016:	b672      	cpsid	i
 800c018:	46c0      	nop			@ (mov r8, r8)
 800c01a:	e7fd      	b.n	800c018 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c020:	1e5a      	subs	r2, r3, #1
 800c022:	68bb      	ldr	r3, [r7, #8]
 800c024:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c026:	68bb      	ldr	r3, [r7, #8]
 800c028:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c02a:	68bb      	ldr	r3, [r7, #8]
 800c02c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c02e:	429a      	cmp	r2, r3
 800c030:	d02c      	beq.n	800c08c <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c032:	68bb      	ldr	r3, [r7, #8]
 800c034:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c036:	2b00      	cmp	r3, #0
 800c038:	d128      	bne.n	800c08c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c03a:	68bb      	ldr	r3, [r7, #8]
 800c03c:	3304      	adds	r3, #4
 800c03e:	0018      	movs	r0, r3
 800c040:	f7fe f947 	bl	800a2d2 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c044:	68bb      	ldr	r3, [r7, #8]
 800c046:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c04c:	68bb      	ldr	r3, [r7, #8]
 800c04e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c050:	2238      	movs	r2, #56	@ 0x38
 800c052:	1ad2      	subs	r2, r2, r3
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c05c:	4b0f      	ldr	r3, [pc, #60]	@ (800c09c <xTaskPriorityDisinherit+0xb4>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	429a      	cmp	r2, r3
 800c062:	d903      	bls.n	800c06c <xTaskPriorityDisinherit+0x84>
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c068:	4b0c      	ldr	r3, [pc, #48]	@ (800c09c <xTaskPriorityDisinherit+0xb4>)
 800c06a:	601a      	str	r2, [r3, #0]
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c070:	0013      	movs	r3, r2
 800c072:	009b      	lsls	r3, r3, #2
 800c074:	189b      	adds	r3, r3, r2
 800c076:	009b      	lsls	r3, r3, #2
 800c078:	4a09      	ldr	r2, [pc, #36]	@ (800c0a0 <xTaskPriorityDisinherit+0xb8>)
 800c07a:	189a      	adds	r2, r3, r2
 800c07c:	68bb      	ldr	r3, [r7, #8]
 800c07e:	3304      	adds	r3, #4
 800c080:	0019      	movs	r1, r3
 800c082:	0010      	movs	r0, r2
 800c084:	f7fe f8cd 	bl	800a222 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c088:	2301      	movs	r3, #1
 800c08a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c08c:	68fb      	ldr	r3, [r7, #12]
	}
 800c08e:	0018      	movs	r0, r3
 800c090:	46bd      	mov	sp, r7
 800c092:	b004      	add	sp, #16
 800c094:	bd80      	pop	{r7, pc}
 800c096:	46c0      	nop			@ (mov r8, r8)
 800c098:	20000da0 	.word	0x20000da0
 800c09c:	2000127c 	.word	0x2000127c
 800c0a0:	20000da4 	.word	0x20000da4

0800c0a4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b086      	sub	sp, #24
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
 800c0ac:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c0b2:	2301      	movs	r3, #1
 800c0b4:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d05a      	beq.n	800c172 <vTaskPriorityDisinheritAfterTimeout+0xce>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c0bc:	693b      	ldr	r3, [r7, #16]
 800c0be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d102      	bne.n	800c0ca <vTaskPriorityDisinheritAfterTimeout+0x26>
 800c0c4:	b672      	cpsid	i
 800c0c6:	46c0      	nop			@ (mov r8, r8)
 800c0c8:	e7fd      	b.n	800c0c6 <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c0ce:	683a      	ldr	r2, [r7, #0]
 800c0d0:	429a      	cmp	r2, r3
 800c0d2:	d902      	bls.n	800c0da <vTaskPriorityDisinheritAfterTimeout+0x36>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c0d4:	683b      	ldr	r3, [r7, #0]
 800c0d6:	617b      	str	r3, [r7, #20]
 800c0d8:	e002      	b.n	800c0e0 <vTaskPriorityDisinheritAfterTimeout+0x3c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c0da:	693b      	ldr	r3, [r7, #16]
 800c0dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c0de:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c0e0:	693b      	ldr	r3, [r7, #16]
 800c0e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0e4:	697a      	ldr	r2, [r7, #20]
 800c0e6:	429a      	cmp	r2, r3
 800c0e8:	d043      	beq.n	800c172 <vTaskPriorityDisinheritAfterTimeout+0xce>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c0ea:	693b      	ldr	r3, [r7, #16]
 800c0ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0ee:	68fa      	ldr	r2, [r7, #12]
 800c0f0:	429a      	cmp	r2, r3
 800c0f2:	d13e      	bne.n	800c172 <vTaskPriorityDisinheritAfterTimeout+0xce>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c0f4:	4b21      	ldr	r3, [pc, #132]	@ (800c17c <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	693a      	ldr	r2, [r7, #16]
 800c0fa:	429a      	cmp	r2, r3
 800c0fc:	d102      	bne.n	800c104 <vTaskPriorityDisinheritAfterTimeout+0x60>
 800c0fe:	b672      	cpsid	i
 800c100:	46c0      	nop			@ (mov r8, r8)
 800c102:	e7fd      	b.n	800c100 <vTaskPriorityDisinheritAfterTimeout+0x5c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c104:	693b      	ldr	r3, [r7, #16]
 800c106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c108:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800c10a:	693b      	ldr	r3, [r7, #16]
 800c10c:	697a      	ldr	r2, [r7, #20]
 800c10e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c110:	693b      	ldr	r3, [r7, #16]
 800c112:	699b      	ldr	r3, [r3, #24]
 800c114:	2b00      	cmp	r3, #0
 800c116:	db04      	blt.n	800c122 <vTaskPriorityDisinheritAfterTimeout+0x7e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c118:	697b      	ldr	r3, [r7, #20]
 800c11a:	2238      	movs	r2, #56	@ 0x38
 800c11c:	1ad2      	subs	r2, r2, r3
 800c11e:	693b      	ldr	r3, [r7, #16]
 800c120:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	6959      	ldr	r1, [r3, #20]
 800c126:	68ba      	ldr	r2, [r7, #8]
 800c128:	0013      	movs	r3, r2
 800c12a:	009b      	lsls	r3, r3, #2
 800c12c:	189b      	adds	r3, r3, r2
 800c12e:	009b      	lsls	r3, r3, #2
 800c130:	4a13      	ldr	r2, [pc, #76]	@ (800c180 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 800c132:	189b      	adds	r3, r3, r2
 800c134:	4299      	cmp	r1, r3
 800c136:	d11c      	bne.n	800c172 <vTaskPriorityDisinheritAfterTimeout+0xce>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c138:	693b      	ldr	r3, [r7, #16]
 800c13a:	3304      	adds	r3, #4
 800c13c:	0018      	movs	r0, r3
 800c13e:	f7fe f8c8 	bl	800a2d2 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c142:	693b      	ldr	r3, [r7, #16]
 800c144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c146:	4b0f      	ldr	r3, [pc, #60]	@ (800c184 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	429a      	cmp	r2, r3
 800c14c:	d903      	bls.n	800c156 <vTaskPriorityDisinheritAfterTimeout+0xb2>
 800c14e:	693b      	ldr	r3, [r7, #16]
 800c150:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c152:	4b0c      	ldr	r3, [pc, #48]	@ (800c184 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800c154:	601a      	str	r2, [r3, #0]
 800c156:	693b      	ldr	r3, [r7, #16]
 800c158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c15a:	0013      	movs	r3, r2
 800c15c:	009b      	lsls	r3, r3, #2
 800c15e:	189b      	adds	r3, r3, r2
 800c160:	009b      	lsls	r3, r3, #2
 800c162:	4a07      	ldr	r2, [pc, #28]	@ (800c180 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 800c164:	189a      	adds	r2, r3, r2
 800c166:	693b      	ldr	r3, [r7, #16]
 800c168:	3304      	adds	r3, #4
 800c16a:	0019      	movs	r1, r3
 800c16c:	0010      	movs	r0, r2
 800c16e:	f7fe f858 	bl	800a222 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c172:	46c0      	nop			@ (mov r8, r8)
 800c174:	46bd      	mov	sp, r7
 800c176:	b006      	add	sp, #24
 800c178:	bd80      	pop	{r7, pc}
 800c17a:	46c0      	nop			@ (mov r8, r8)
 800c17c:	20000da0 	.word	0x20000da0
 800c180:	20000da4 	.word	0x20000da4
 800c184:	2000127c 	.word	0x2000127c

0800c188 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b082      	sub	sp, #8
 800c18c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800c18e:	4b08      	ldr	r3, [pc, #32]	@ (800c1b0 <uxTaskResetEventItemValue+0x28>)
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	699b      	ldr	r3, [r3, #24]
 800c194:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c196:	4b06      	ldr	r3, [pc, #24]	@ (800c1b0 <uxTaskResetEventItemValue+0x28>)
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c19c:	4b04      	ldr	r3, [pc, #16]	@ (800c1b0 <uxTaskResetEventItemValue+0x28>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	2138      	movs	r1, #56	@ 0x38
 800c1a2:	1a8a      	subs	r2, r1, r2
 800c1a4:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800c1a6:	687b      	ldr	r3, [r7, #4]
}
 800c1a8:	0018      	movs	r0, r3
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	b002      	add	sp, #8
 800c1ae:	bd80      	pop	{r7, pc}
 800c1b0:	20000da0 	.word	0x20000da0

0800c1b4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c1b8:	4b06      	ldr	r3, [pc, #24]	@ (800c1d4 <pvTaskIncrementMutexHeldCount+0x20>)
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d004      	beq.n	800c1ca <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c1c0:	4b04      	ldr	r3, [pc, #16]	@ (800c1d4 <pvTaskIncrementMutexHeldCount+0x20>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c1c6:	3201      	adds	r2, #1
 800c1c8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800c1ca:	4b02      	ldr	r3, [pc, #8]	@ (800c1d4 <pvTaskIncrementMutexHeldCount+0x20>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
	}
 800c1ce:	0018      	movs	r0, r3
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	bd80      	pop	{r7, pc}
 800c1d4:	20000da0 	.word	0x20000da0

0800c1d8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b084      	sub	sp, #16
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	6078      	str	r0, [r7, #4]
 800c1e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c1e2:	4b21      	ldr	r3, [pc, #132]	@ (800c268 <prvAddCurrentTaskToDelayedList+0x90>)
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c1e8:	4b20      	ldr	r3, [pc, #128]	@ (800c26c <prvAddCurrentTaskToDelayedList+0x94>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	3304      	adds	r3, #4
 800c1ee:	0018      	movs	r0, r3
 800c1f0:	f7fe f86f 	bl	800a2d2 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	d10b      	bne.n	800c212 <prvAddCurrentTaskToDelayedList+0x3a>
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d008      	beq.n	800c212 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c200:	4b1a      	ldr	r3, [pc, #104]	@ (800c26c <prvAddCurrentTaskToDelayedList+0x94>)
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	1d1a      	adds	r2, r3, #4
 800c206:	4b1a      	ldr	r3, [pc, #104]	@ (800c270 <prvAddCurrentTaskToDelayedList+0x98>)
 800c208:	0011      	movs	r1, r2
 800c20a:	0018      	movs	r0, r3
 800c20c:	f7fe f809 	bl	800a222 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c210:	e026      	b.n	800c260 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c212:	68fa      	ldr	r2, [r7, #12]
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	18d3      	adds	r3, r2, r3
 800c218:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c21a:	4b14      	ldr	r3, [pc, #80]	@ (800c26c <prvAddCurrentTaskToDelayedList+0x94>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	68ba      	ldr	r2, [r7, #8]
 800c220:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c222:	68ba      	ldr	r2, [r7, #8]
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	429a      	cmp	r2, r3
 800c228:	d209      	bcs.n	800c23e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c22a:	4b12      	ldr	r3, [pc, #72]	@ (800c274 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c22c:	681a      	ldr	r2, [r3, #0]
 800c22e:	4b0f      	ldr	r3, [pc, #60]	@ (800c26c <prvAddCurrentTaskToDelayedList+0x94>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	3304      	adds	r3, #4
 800c234:	0019      	movs	r1, r3
 800c236:	0010      	movs	r0, r2
 800c238:	f7fe f815 	bl	800a266 <vListInsert>
}
 800c23c:	e010      	b.n	800c260 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c23e:	4b0e      	ldr	r3, [pc, #56]	@ (800c278 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c240:	681a      	ldr	r2, [r3, #0]
 800c242:	4b0a      	ldr	r3, [pc, #40]	@ (800c26c <prvAddCurrentTaskToDelayedList+0x94>)
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	3304      	adds	r3, #4
 800c248:	0019      	movs	r1, r3
 800c24a:	0010      	movs	r0, r2
 800c24c:	f7fe f80b 	bl	800a266 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c250:	4b0a      	ldr	r3, [pc, #40]	@ (800c27c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	68ba      	ldr	r2, [r7, #8]
 800c256:	429a      	cmp	r2, r3
 800c258:	d202      	bcs.n	800c260 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c25a:	4b08      	ldr	r3, [pc, #32]	@ (800c27c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c25c:	68ba      	ldr	r2, [r7, #8]
 800c25e:	601a      	str	r2, [r3, #0]
}
 800c260:	46c0      	nop			@ (mov r8, r8)
 800c262:	46bd      	mov	sp, r7
 800c264:	b004      	add	sp, #16
 800c266:	bd80      	pop	{r7, pc}
 800c268:	20001278 	.word	0x20001278
 800c26c:	20000da0 	.word	0x20000da0
 800c270:	20001260 	.word	0x20001260
 800c274:	20001230 	.word	0x20001230
 800c278:	2000122c 	.word	0x2000122c
 800c27c:	20001294 	.word	0x20001294

0800c280 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c280:	b590      	push	{r4, r7, lr}
 800c282:	b089      	sub	sp, #36	@ 0x24
 800c284:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c286:	2300      	movs	r3, #0
 800c288:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c28a:	f000 fad5 	bl	800c838 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c28e:	4b18      	ldr	r3, [pc, #96]	@ (800c2f0 <xTimerCreateTimerTask+0x70>)
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d020      	beq.n	800c2d8 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c296:	2300      	movs	r3, #0
 800c298:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c29a:	2300      	movs	r3, #0
 800c29c:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c29e:	003a      	movs	r2, r7
 800c2a0:	1d39      	adds	r1, r7, #4
 800c2a2:	2308      	movs	r3, #8
 800c2a4:	18fb      	adds	r3, r7, r3
 800c2a6:	0018      	movs	r0, r3
 800c2a8:	f7fd fd6a 	bl	8009d80 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c2ac:	683c      	ldr	r4, [r7, #0]
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	68ba      	ldr	r2, [r7, #8]
 800c2b2:	4910      	ldr	r1, [pc, #64]	@ (800c2f4 <xTimerCreateTimerTask+0x74>)
 800c2b4:	4810      	ldr	r0, [pc, #64]	@ (800c2f8 <xTimerCreateTimerTask+0x78>)
 800c2b6:	9202      	str	r2, [sp, #8]
 800c2b8:	9301      	str	r3, [sp, #4]
 800c2ba:	2302      	movs	r3, #2
 800c2bc:	9300      	str	r3, [sp, #0]
 800c2be:	2300      	movs	r3, #0
 800c2c0:	0022      	movs	r2, r4
 800c2c2:	f7fe ff20 	bl	800b106 <xTaskCreateStatic>
 800c2c6:	0002      	movs	r2, r0
 800c2c8:	4b0c      	ldr	r3, [pc, #48]	@ (800c2fc <xTimerCreateTimerTask+0x7c>)
 800c2ca:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c2cc:	4b0b      	ldr	r3, [pc, #44]	@ (800c2fc <xTimerCreateTimerTask+0x7c>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d001      	beq.n	800c2d8 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 800c2d4:	2301      	movs	r3, #1
 800c2d6:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d102      	bne.n	800c2e4 <xTimerCreateTimerTask+0x64>
 800c2de:	b672      	cpsid	i
 800c2e0:	46c0      	nop			@ (mov r8, r8)
 800c2e2:	e7fd      	b.n	800c2e0 <xTimerCreateTimerTask+0x60>
	return xReturn;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
}
 800c2e6:	0018      	movs	r0, r3
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	b005      	add	sp, #20
 800c2ec:	bd90      	pop	{r4, r7, pc}
 800c2ee:	46c0      	nop			@ (mov r8, r8)
 800c2f0:	200012d0 	.word	0x200012d0
 800c2f4:	08011b0c 	.word	0x08011b0c
 800c2f8:	0800c425 	.word	0x0800c425
 800c2fc:	200012d4 	.word	0x200012d4

0800c300 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c300:	b590      	push	{r4, r7, lr}
 800c302:	b08b      	sub	sp, #44	@ 0x2c
 800c304:	af00      	add	r7, sp, #0
 800c306:	60f8      	str	r0, [r7, #12]
 800c308:	60b9      	str	r1, [r7, #8]
 800c30a:	607a      	str	r2, [r7, #4]
 800c30c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c30e:	2300      	movs	r3, #0
 800c310:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d102      	bne.n	800c31e <xTimerGenericCommand+0x1e>
 800c318:	b672      	cpsid	i
 800c31a:	46c0      	nop			@ (mov r8, r8)
 800c31c:	e7fd      	b.n	800c31a <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c31e:	4b1d      	ldr	r3, [pc, #116]	@ (800c394 <xTimerGenericCommand+0x94>)
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d030      	beq.n	800c388 <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c326:	2414      	movs	r4, #20
 800c328:	193b      	adds	r3, r7, r4
 800c32a:	68ba      	ldr	r2, [r7, #8]
 800c32c:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c32e:	193b      	adds	r3, r7, r4
 800c330:	687a      	ldr	r2, [r7, #4]
 800c332:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c334:	193b      	adds	r3, r7, r4
 800c336:	68fa      	ldr	r2, [r7, #12]
 800c338:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	2b05      	cmp	r3, #5
 800c33e:	dc19      	bgt.n	800c374 <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c340:	f7ff fdce 	bl	800bee0 <xTaskGetSchedulerState>
 800c344:	0003      	movs	r3, r0
 800c346:	2b02      	cmp	r3, #2
 800c348:	d109      	bne.n	800c35e <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c34a:	4b12      	ldr	r3, [pc, #72]	@ (800c394 <xTimerGenericCommand+0x94>)
 800c34c:	6818      	ldr	r0, [r3, #0]
 800c34e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c350:	1939      	adds	r1, r7, r4
 800c352:	2300      	movs	r3, #0
 800c354:	f7fe f938 	bl	800a5c8 <xQueueGenericSend>
 800c358:	0003      	movs	r3, r0
 800c35a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c35c:	e014      	b.n	800c388 <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c35e:	4b0d      	ldr	r3, [pc, #52]	@ (800c394 <xTimerGenericCommand+0x94>)
 800c360:	6818      	ldr	r0, [r3, #0]
 800c362:	2314      	movs	r3, #20
 800c364:	18f9      	adds	r1, r7, r3
 800c366:	2300      	movs	r3, #0
 800c368:	2200      	movs	r2, #0
 800c36a:	f7fe f92d 	bl	800a5c8 <xQueueGenericSend>
 800c36e:	0003      	movs	r3, r0
 800c370:	627b      	str	r3, [r7, #36]	@ 0x24
 800c372:	e009      	b.n	800c388 <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c374:	4b07      	ldr	r3, [pc, #28]	@ (800c394 <xTimerGenericCommand+0x94>)
 800c376:	6818      	ldr	r0, [r3, #0]
 800c378:	683a      	ldr	r2, [r7, #0]
 800c37a:	2314      	movs	r3, #20
 800c37c:	18f9      	adds	r1, r7, r3
 800c37e:	2300      	movs	r3, #0
 800c380:	f7fe f9ea 	bl	800a758 <xQueueGenericSendFromISR>
 800c384:	0003      	movs	r3, r0
 800c386:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c38a:	0018      	movs	r0, r3
 800c38c:	46bd      	mov	sp, r7
 800c38e:	b00b      	add	sp, #44	@ 0x2c
 800c390:	bd90      	pop	{r4, r7, pc}
 800c392:	46c0      	nop			@ (mov r8, r8)
 800c394:	200012d0 	.word	0x200012d0

0800c398 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b086      	sub	sp, #24
 800c39c:	af02      	add	r7, sp, #8
 800c39e:	6078      	str	r0, [r7, #4]
 800c3a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3a2:	4b1f      	ldr	r3, [pc, #124]	@ (800c420 <prvProcessExpiredTimer+0x88>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	68db      	ldr	r3, [r3, #12]
 800c3a8:	68db      	ldr	r3, [r3, #12]
 800c3aa:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	3304      	adds	r3, #4
 800c3b0:	0018      	movs	r0, r3
 800c3b2:	f7fd ff8e 	bl	800a2d2 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	2228      	movs	r2, #40	@ 0x28
 800c3ba:	5c9b      	ldrb	r3, [r3, r2]
 800c3bc:	001a      	movs	r2, r3
 800c3be:	2304      	movs	r3, #4
 800c3c0:	4013      	ands	r3, r2
 800c3c2:	d01a      	beq.n	800c3fa <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	699a      	ldr	r2, [r3, #24]
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	18d1      	adds	r1, r2, r3
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	683a      	ldr	r2, [r7, #0]
 800c3d0:	68f8      	ldr	r0, [r7, #12]
 800c3d2:	f000 f8c7 	bl	800c564 <prvInsertTimerInActiveList>
 800c3d6:	1e03      	subs	r3, r0, #0
 800c3d8:	d018      	beq.n	800c40c <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c3da:	687a      	ldr	r2, [r7, #4]
 800c3dc:	68f8      	ldr	r0, [r7, #12]
 800c3de:	2300      	movs	r3, #0
 800c3e0:	9300      	str	r3, [sp, #0]
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	2100      	movs	r1, #0
 800c3e6:	f7ff ff8b 	bl	800c300 <xTimerGenericCommand>
 800c3ea:	0003      	movs	r3, r0
 800c3ec:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 800c3ee:	68bb      	ldr	r3, [r7, #8]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d10b      	bne.n	800c40c <prvProcessExpiredTimer+0x74>
 800c3f4:	b672      	cpsid	i
 800c3f6:	46c0      	nop			@ (mov r8, r8)
 800c3f8:	e7fd      	b.n	800c3f6 <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	2228      	movs	r2, #40	@ 0x28
 800c3fe:	5c9b      	ldrb	r3, [r3, r2]
 800c400:	2201      	movs	r2, #1
 800c402:	4393      	bics	r3, r2
 800c404:	b2d9      	uxtb	r1, r3
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	2228      	movs	r2, #40	@ 0x28
 800c40a:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	6a1b      	ldr	r3, [r3, #32]
 800c410:	68fa      	ldr	r2, [r7, #12]
 800c412:	0010      	movs	r0, r2
 800c414:	4798      	blx	r3
}
 800c416:	46c0      	nop			@ (mov r8, r8)
 800c418:	46bd      	mov	sp, r7
 800c41a:	b004      	add	sp, #16
 800c41c:	bd80      	pop	{r7, pc}
 800c41e:	46c0      	nop			@ (mov r8, r8)
 800c420:	200012c8 	.word	0x200012c8

0800c424 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b084      	sub	sp, #16
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c42c:	2308      	movs	r3, #8
 800c42e:	18fb      	adds	r3, r7, r3
 800c430:	0018      	movs	r0, r3
 800c432:	f000 f855 	bl	800c4e0 <prvGetNextExpireTime>
 800c436:	0003      	movs	r3, r0
 800c438:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c43a:	68ba      	ldr	r2, [r7, #8]
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	0011      	movs	r1, r2
 800c440:	0018      	movs	r0, r3
 800c442:	f000 f805 	bl	800c450 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c446:	f000 f8cf 	bl	800c5e8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c44a:	46c0      	nop			@ (mov r8, r8)
 800c44c:	e7ee      	b.n	800c42c <prvTimerTask+0x8>
	...

0800c450 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
 800c458:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c45a:	f7ff f8d5 	bl	800b608 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c45e:	2308      	movs	r3, #8
 800c460:	18fb      	adds	r3, r7, r3
 800c462:	0018      	movs	r0, r3
 800c464:	f000 f85e 	bl	800c524 <prvSampleTimeNow>
 800c468:	0003      	movs	r3, r0
 800c46a:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d12b      	bne.n	800c4ca <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d10c      	bne.n	800c492 <prvProcessTimerOrBlockTask+0x42>
 800c478:	687a      	ldr	r2, [r7, #4]
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	429a      	cmp	r2, r3
 800c47e:	d808      	bhi.n	800c492 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 800c480:	f7ff f8ce 	bl	800b620 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c484:	68fa      	ldr	r2, [r7, #12]
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	0011      	movs	r1, r2
 800c48a:	0018      	movs	r0, r3
 800c48c:	f7ff ff84 	bl	800c398 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c490:	e01d      	b.n	800c4ce <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 800c492:	683b      	ldr	r3, [r7, #0]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d008      	beq.n	800c4aa <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c498:	4b0f      	ldr	r3, [pc, #60]	@ (800c4d8 <prvProcessTimerOrBlockTask+0x88>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d101      	bne.n	800c4a6 <prvProcessTimerOrBlockTask+0x56>
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	e000      	b.n	800c4a8 <prvProcessTimerOrBlockTask+0x58>
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c4aa:	4b0c      	ldr	r3, [pc, #48]	@ (800c4dc <prvProcessTimerOrBlockTask+0x8c>)
 800c4ac:	6818      	ldr	r0, [r3, #0]
 800c4ae:	687a      	ldr	r2, [r7, #4]
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	1ad3      	subs	r3, r2, r3
 800c4b4:	683a      	ldr	r2, [r7, #0]
 800c4b6:	0019      	movs	r1, r3
 800c4b8:	f7fe fdf2 	bl	800b0a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c4bc:	f7ff f8b0 	bl	800b620 <xTaskResumeAll>
 800c4c0:	1e03      	subs	r3, r0, #0
 800c4c2:	d104      	bne.n	800c4ce <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 800c4c4:	f000 faac 	bl	800ca20 <vPortYield>
}
 800c4c8:	e001      	b.n	800c4ce <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 800c4ca:	f7ff f8a9 	bl	800b620 <xTaskResumeAll>
}
 800c4ce:	46c0      	nop			@ (mov r8, r8)
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	b004      	add	sp, #16
 800c4d4:	bd80      	pop	{r7, pc}
 800c4d6:	46c0      	nop			@ (mov r8, r8)
 800c4d8:	200012cc 	.word	0x200012cc
 800c4dc:	200012d0 	.word	0x200012d0

0800c4e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b084      	sub	sp, #16
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c4e8:	4b0d      	ldr	r3, [pc, #52]	@ (800c520 <prvGetNextExpireTime+0x40>)
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d101      	bne.n	800c4f6 <prvGetNextExpireTime+0x16>
 800c4f2:	2201      	movs	r2, #1
 800c4f4:	e000      	b.n	800c4f8 <prvGetNextExpireTime+0x18>
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d105      	bne.n	800c510 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c504:	4b06      	ldr	r3, [pc, #24]	@ (800c520 <prvGetNextExpireTime+0x40>)
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	68db      	ldr	r3, [r3, #12]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	60fb      	str	r3, [r7, #12]
 800c50e:	e001      	b.n	800c514 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c510:	2300      	movs	r3, #0
 800c512:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c514:	68fb      	ldr	r3, [r7, #12]
}
 800c516:	0018      	movs	r0, r3
 800c518:	46bd      	mov	sp, r7
 800c51a:	b004      	add	sp, #16
 800c51c:	bd80      	pop	{r7, pc}
 800c51e:	46c0      	nop			@ (mov r8, r8)
 800c520:	200012c8 	.word	0x200012c8

0800c524 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b084      	sub	sp, #16
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c52c:	f7ff f904 	bl	800b738 <xTaskGetTickCount>
 800c530:	0003      	movs	r3, r0
 800c532:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 800c534:	4b0a      	ldr	r3, [pc, #40]	@ (800c560 <prvSampleTimeNow+0x3c>)
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	68fa      	ldr	r2, [r7, #12]
 800c53a:	429a      	cmp	r2, r3
 800c53c:	d205      	bcs.n	800c54a <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 800c53e:	f000 f91d 	bl	800c77c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2201      	movs	r2, #1
 800c546:	601a      	str	r2, [r3, #0]
 800c548:	e002      	b.n	800c550 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	2200      	movs	r2, #0
 800c54e:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c550:	4b03      	ldr	r3, [pc, #12]	@ (800c560 <prvSampleTimeNow+0x3c>)
 800c552:	68fa      	ldr	r2, [r7, #12]
 800c554:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 800c556:	68fb      	ldr	r3, [r7, #12]
}
 800c558:	0018      	movs	r0, r3
 800c55a:	46bd      	mov	sp, r7
 800c55c:	b004      	add	sp, #16
 800c55e:	bd80      	pop	{r7, pc}
 800c560:	200012d8 	.word	0x200012d8

0800c564 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b086      	sub	sp, #24
 800c568:	af00      	add	r7, sp, #0
 800c56a:	60f8      	str	r0, [r7, #12]
 800c56c:	60b9      	str	r1, [r7, #8]
 800c56e:	607a      	str	r2, [r7, #4]
 800c570:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c572:	2300      	movs	r3, #0
 800c574:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	68ba      	ldr	r2, [r7, #8]
 800c57a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	68fa      	ldr	r2, [r7, #12]
 800c580:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c582:	68ba      	ldr	r2, [r7, #8]
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	429a      	cmp	r2, r3
 800c588:	d812      	bhi.n	800c5b0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c58a:	687a      	ldr	r2, [r7, #4]
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	1ad2      	subs	r2, r2, r3
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	699b      	ldr	r3, [r3, #24]
 800c594:	429a      	cmp	r2, r3
 800c596:	d302      	bcc.n	800c59e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c598:	2301      	movs	r3, #1
 800c59a:	617b      	str	r3, [r7, #20]
 800c59c:	e01b      	b.n	800c5d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c59e:	4b10      	ldr	r3, [pc, #64]	@ (800c5e0 <prvInsertTimerInActiveList+0x7c>)
 800c5a0:	681a      	ldr	r2, [r3, #0]
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	3304      	adds	r3, #4
 800c5a6:	0019      	movs	r1, r3
 800c5a8:	0010      	movs	r0, r2
 800c5aa:	f7fd fe5c 	bl	800a266 <vListInsert>
 800c5ae:	e012      	b.n	800c5d6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c5b0:	687a      	ldr	r2, [r7, #4]
 800c5b2:	683b      	ldr	r3, [r7, #0]
 800c5b4:	429a      	cmp	r2, r3
 800c5b6:	d206      	bcs.n	800c5c6 <prvInsertTimerInActiveList+0x62>
 800c5b8:	68ba      	ldr	r2, [r7, #8]
 800c5ba:	683b      	ldr	r3, [r7, #0]
 800c5bc:	429a      	cmp	r2, r3
 800c5be:	d302      	bcc.n	800c5c6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c5c0:	2301      	movs	r3, #1
 800c5c2:	617b      	str	r3, [r7, #20]
 800c5c4:	e007      	b.n	800c5d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c5c6:	4b07      	ldr	r3, [pc, #28]	@ (800c5e4 <prvInsertTimerInActiveList+0x80>)
 800c5c8:	681a      	ldr	r2, [r3, #0]
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	3304      	adds	r3, #4
 800c5ce:	0019      	movs	r1, r3
 800c5d0:	0010      	movs	r0, r2
 800c5d2:	f7fd fe48 	bl	800a266 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c5d6:	697b      	ldr	r3, [r7, #20]
}
 800c5d8:	0018      	movs	r0, r3
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	b006      	add	sp, #24
 800c5de:	bd80      	pop	{r7, pc}
 800c5e0:	200012cc 	.word	0x200012cc
 800c5e4:	200012c8 	.word	0x200012c8

0800c5e8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c5e8:	b590      	push	{r4, r7, lr}
 800c5ea:	b08d      	sub	sp, #52	@ 0x34
 800c5ec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c5ee:	e0b1      	b.n	800c754 <prvProcessReceivedCommands+0x16c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c5f0:	2208      	movs	r2, #8
 800c5f2:	18bb      	adds	r3, r7, r2
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	da10      	bge.n	800c61c <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c5fa:	18bb      	adds	r3, r7, r2
 800c5fc:	3304      	adds	r3, #4
 800c5fe:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c602:	2b00      	cmp	r3, #0
 800c604:	d102      	bne.n	800c60c <prvProcessReceivedCommands+0x24>
 800c606:	b672      	cpsid	i
 800c608:	46c0      	nop			@ (mov r8, r8)
 800c60a:	e7fd      	b.n	800c608 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c60c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c60e:	681a      	ldr	r2, [r3, #0]
 800c610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c612:	6858      	ldr	r0, [r3, #4]
 800c614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c616:	689b      	ldr	r3, [r3, #8]
 800c618:	0019      	movs	r1, r3
 800c61a:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c61c:	2208      	movs	r2, #8
 800c61e:	18bb      	adds	r3, r7, r2
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	2b00      	cmp	r3, #0
 800c624:	da00      	bge.n	800c628 <prvProcessReceivedCommands+0x40>
 800c626:	e095      	b.n	800c754 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c628:	18bb      	adds	r3, r7, r2
 800c62a:	689b      	ldr	r3, [r3, #8]
 800c62c:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c62e:	6a3b      	ldr	r3, [r7, #32]
 800c630:	695b      	ldr	r3, [r3, #20]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d004      	beq.n	800c640 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c636:	6a3b      	ldr	r3, [r7, #32]
 800c638:	3304      	adds	r3, #4
 800c63a:	0018      	movs	r0, r3
 800c63c:	f7fd fe49 	bl	800a2d2 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c640:	1d3b      	adds	r3, r7, #4
 800c642:	0018      	movs	r0, r3
 800c644:	f7ff ff6e 	bl	800c524 <prvSampleTimeNow>
 800c648:	0003      	movs	r3, r0
 800c64a:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 800c64c:	2308      	movs	r3, #8
 800c64e:	18fb      	adds	r3, r7, r3
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	2b09      	cmp	r3, #9
 800c654:	d900      	bls.n	800c658 <prvProcessReceivedCommands+0x70>
 800c656:	e07a      	b.n	800c74e <prvProcessReceivedCommands+0x166>
 800c658:	009a      	lsls	r2, r3, #2
 800c65a:	4b46      	ldr	r3, [pc, #280]	@ (800c774 <prvProcessReceivedCommands+0x18c>)
 800c65c:	18d3      	adds	r3, r2, r3
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c662:	6a3b      	ldr	r3, [r7, #32]
 800c664:	2228      	movs	r2, #40	@ 0x28
 800c666:	5c9b      	ldrb	r3, [r3, r2]
 800c668:	2201      	movs	r2, #1
 800c66a:	4313      	orrs	r3, r2
 800c66c:	b2d9      	uxtb	r1, r3
 800c66e:	6a3b      	ldr	r3, [r7, #32]
 800c670:	2228      	movs	r2, #40	@ 0x28
 800c672:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c674:	2408      	movs	r4, #8
 800c676:	193b      	adds	r3, r7, r4
 800c678:	685a      	ldr	r2, [r3, #4]
 800c67a:	6a3b      	ldr	r3, [r7, #32]
 800c67c:	699b      	ldr	r3, [r3, #24]
 800c67e:	18d1      	adds	r1, r2, r3
 800c680:	193b      	adds	r3, r7, r4
 800c682:	685b      	ldr	r3, [r3, #4]
 800c684:	69fa      	ldr	r2, [r7, #28]
 800c686:	6a38      	ldr	r0, [r7, #32]
 800c688:	f7ff ff6c 	bl	800c564 <prvInsertTimerInActiveList>
 800c68c:	1e03      	subs	r3, r0, #0
 800c68e:	d060      	beq.n	800c752 <prvProcessReceivedCommands+0x16a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c690:	6a3b      	ldr	r3, [r7, #32]
 800c692:	6a1b      	ldr	r3, [r3, #32]
 800c694:	6a3a      	ldr	r2, [r7, #32]
 800c696:	0010      	movs	r0, r2
 800c698:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c69a:	6a3b      	ldr	r3, [r7, #32]
 800c69c:	2228      	movs	r2, #40	@ 0x28
 800c69e:	5c9b      	ldrb	r3, [r3, r2]
 800c6a0:	001a      	movs	r2, r3
 800c6a2:	2304      	movs	r3, #4
 800c6a4:	4013      	ands	r3, r2
 800c6a6:	d054      	beq.n	800c752 <prvProcessReceivedCommands+0x16a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c6a8:	193b      	adds	r3, r7, r4
 800c6aa:	685a      	ldr	r2, [r3, #4]
 800c6ac:	6a3b      	ldr	r3, [r7, #32]
 800c6ae:	699b      	ldr	r3, [r3, #24]
 800c6b0:	18d2      	adds	r2, r2, r3
 800c6b2:	6a38      	ldr	r0, [r7, #32]
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	9300      	str	r3, [sp, #0]
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	2100      	movs	r1, #0
 800c6bc:	f7ff fe20 	bl	800c300 <xTimerGenericCommand>
 800c6c0:	0003      	movs	r3, r0
 800c6c2:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 800c6c4:	69bb      	ldr	r3, [r7, #24]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d143      	bne.n	800c752 <prvProcessReceivedCommands+0x16a>
 800c6ca:	b672      	cpsid	i
 800c6cc:	46c0      	nop			@ (mov r8, r8)
 800c6ce:	e7fd      	b.n	800c6cc <prvProcessReceivedCommands+0xe4>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c6d0:	6a3b      	ldr	r3, [r7, #32]
 800c6d2:	2228      	movs	r2, #40	@ 0x28
 800c6d4:	5c9b      	ldrb	r3, [r3, r2]
 800c6d6:	2201      	movs	r2, #1
 800c6d8:	4393      	bics	r3, r2
 800c6da:	b2d9      	uxtb	r1, r3
 800c6dc:	6a3b      	ldr	r3, [r7, #32]
 800c6de:	2228      	movs	r2, #40	@ 0x28
 800c6e0:	5499      	strb	r1, [r3, r2]
					break;
 800c6e2:	e037      	b.n	800c754 <prvProcessReceivedCommands+0x16c>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c6e4:	6a3b      	ldr	r3, [r7, #32]
 800c6e6:	2228      	movs	r2, #40	@ 0x28
 800c6e8:	5c9b      	ldrb	r3, [r3, r2]
 800c6ea:	2201      	movs	r2, #1
 800c6ec:	4313      	orrs	r3, r2
 800c6ee:	b2d9      	uxtb	r1, r3
 800c6f0:	6a3b      	ldr	r3, [r7, #32]
 800c6f2:	2228      	movs	r2, #40	@ 0x28
 800c6f4:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c6f6:	2308      	movs	r3, #8
 800c6f8:	18fb      	adds	r3, r7, r3
 800c6fa:	685a      	ldr	r2, [r3, #4]
 800c6fc:	6a3b      	ldr	r3, [r7, #32]
 800c6fe:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c700:	6a3b      	ldr	r3, [r7, #32]
 800c702:	699b      	ldr	r3, [r3, #24]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d102      	bne.n	800c70e <prvProcessReceivedCommands+0x126>
 800c708:	b672      	cpsid	i
 800c70a:	46c0      	nop			@ (mov r8, r8)
 800c70c:	e7fd      	b.n	800c70a <prvProcessReceivedCommands+0x122>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c70e:	6a3b      	ldr	r3, [r7, #32]
 800c710:	699a      	ldr	r2, [r3, #24]
 800c712:	69fb      	ldr	r3, [r7, #28]
 800c714:	18d1      	adds	r1, r2, r3
 800c716:	69fb      	ldr	r3, [r7, #28]
 800c718:	69fa      	ldr	r2, [r7, #28]
 800c71a:	6a38      	ldr	r0, [r7, #32]
 800c71c:	f7ff ff22 	bl	800c564 <prvInsertTimerInActiveList>
					break;
 800c720:	e018      	b.n	800c754 <prvProcessReceivedCommands+0x16c>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c722:	6a3b      	ldr	r3, [r7, #32]
 800c724:	2228      	movs	r2, #40	@ 0x28
 800c726:	5c9b      	ldrb	r3, [r3, r2]
 800c728:	001a      	movs	r2, r3
 800c72a:	2302      	movs	r3, #2
 800c72c:	4013      	ands	r3, r2
 800c72e:	d104      	bne.n	800c73a <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 800c730:	6a3b      	ldr	r3, [r7, #32]
 800c732:	0018      	movs	r0, r3
 800c734:	f000 fac4 	bl	800ccc0 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c738:	e00c      	b.n	800c754 <prvProcessReceivedCommands+0x16c>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c73a:	6a3b      	ldr	r3, [r7, #32]
 800c73c:	2228      	movs	r2, #40	@ 0x28
 800c73e:	5c9b      	ldrb	r3, [r3, r2]
 800c740:	2201      	movs	r2, #1
 800c742:	4393      	bics	r3, r2
 800c744:	b2d9      	uxtb	r1, r3
 800c746:	6a3b      	ldr	r3, [r7, #32]
 800c748:	2228      	movs	r2, #40	@ 0x28
 800c74a:	5499      	strb	r1, [r3, r2]
					break;
 800c74c:	e002      	b.n	800c754 <prvProcessReceivedCommands+0x16c>

				default	:
					/* Don't expect to get here. */
					break;
 800c74e:	46c0      	nop			@ (mov r8, r8)
 800c750:	e000      	b.n	800c754 <prvProcessReceivedCommands+0x16c>
					break;
 800c752:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c754:	4b08      	ldr	r3, [pc, #32]	@ (800c778 <prvProcessReceivedCommands+0x190>)
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	2208      	movs	r2, #8
 800c75a:	18b9      	adds	r1, r7, r2
 800c75c:	2200      	movs	r2, #0
 800c75e:	0018      	movs	r0, r3
 800c760:	f7fe f8d6 	bl	800a910 <xQueueReceive>
 800c764:	1e03      	subs	r3, r0, #0
 800c766:	d000      	beq.n	800c76a <prvProcessReceivedCommands+0x182>
 800c768:	e742      	b.n	800c5f0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c76a:	46c0      	nop			@ (mov r8, r8)
 800c76c:	46c0      	nop			@ (mov r8, r8)
 800c76e:	46bd      	mov	sp, r7
 800c770:	b00b      	add	sp, #44	@ 0x2c
 800c772:	bd90      	pop	{r4, r7, pc}
 800c774:	08012a5c 	.word	0x08012a5c
 800c778:	200012d0 	.word	0x200012d0

0800c77c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b088      	sub	sp, #32
 800c780:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c782:	e042      	b.n	800c80a <prvSwitchTimerLists+0x8e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c784:	4b2a      	ldr	r3, [pc, #168]	@ (800c830 <prvSwitchTimerLists+0xb4>)
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	68db      	ldr	r3, [r3, #12]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c78e:	4b28      	ldr	r3, [pc, #160]	@ (800c830 <prvSwitchTimerLists+0xb4>)
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	68db      	ldr	r3, [r3, #12]
 800c794:	68db      	ldr	r3, [r3, #12]
 800c796:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	3304      	adds	r3, #4
 800c79c:	0018      	movs	r0, r3
 800c79e:	f7fd fd98 	bl	800a2d2 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	6a1b      	ldr	r3, [r3, #32]
 800c7a6:	68fa      	ldr	r2, [r7, #12]
 800c7a8:	0010      	movs	r0, r2
 800c7aa:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	2228      	movs	r2, #40	@ 0x28
 800c7b0:	5c9b      	ldrb	r3, [r3, r2]
 800c7b2:	001a      	movs	r2, r3
 800c7b4:	2304      	movs	r3, #4
 800c7b6:	4013      	ands	r3, r2
 800c7b8:	d027      	beq.n	800c80a <prvSwitchTimerLists+0x8e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	699b      	ldr	r3, [r3, #24]
 800c7be:	693a      	ldr	r2, [r7, #16]
 800c7c0:	18d3      	adds	r3, r2, r3
 800c7c2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c7c4:	68ba      	ldr	r2, [r7, #8]
 800c7c6:	693b      	ldr	r3, [r7, #16]
 800c7c8:	429a      	cmp	r2, r3
 800c7ca:	d90e      	bls.n	800c7ea <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	68ba      	ldr	r2, [r7, #8]
 800c7d0:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	68fa      	ldr	r2, [r7, #12]
 800c7d6:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c7d8:	4b15      	ldr	r3, [pc, #84]	@ (800c830 <prvSwitchTimerLists+0xb4>)
 800c7da:	681a      	ldr	r2, [r3, #0]
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	3304      	adds	r3, #4
 800c7e0:	0019      	movs	r1, r3
 800c7e2:	0010      	movs	r0, r2
 800c7e4:	f7fd fd3f 	bl	800a266 <vListInsert>
 800c7e8:	e00f      	b.n	800c80a <prvSwitchTimerLists+0x8e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c7ea:	693a      	ldr	r2, [r7, #16]
 800c7ec:	68f8      	ldr	r0, [r7, #12]
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	9300      	str	r3, [sp, #0]
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	2100      	movs	r1, #0
 800c7f6:	f7ff fd83 	bl	800c300 <xTimerGenericCommand>
 800c7fa:	0003      	movs	r3, r0
 800c7fc:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d102      	bne.n	800c80a <prvSwitchTimerLists+0x8e>
 800c804:	b672      	cpsid	i
 800c806:	46c0      	nop			@ (mov r8, r8)
 800c808:	e7fd      	b.n	800c806 <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c80a:	4b09      	ldr	r3, [pc, #36]	@ (800c830 <prvSwitchTimerLists+0xb4>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d1b7      	bne.n	800c784 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c814:	4b06      	ldr	r3, [pc, #24]	@ (800c830 <prvSwitchTimerLists+0xb4>)
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c81a:	4b06      	ldr	r3, [pc, #24]	@ (800c834 <prvSwitchTimerLists+0xb8>)
 800c81c:	681a      	ldr	r2, [r3, #0]
 800c81e:	4b04      	ldr	r3, [pc, #16]	@ (800c830 <prvSwitchTimerLists+0xb4>)
 800c820:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 800c822:	4b04      	ldr	r3, [pc, #16]	@ (800c834 <prvSwitchTimerLists+0xb8>)
 800c824:	697a      	ldr	r2, [r7, #20]
 800c826:	601a      	str	r2, [r3, #0]
}
 800c828:	46c0      	nop			@ (mov r8, r8)
 800c82a:	46bd      	mov	sp, r7
 800c82c:	b006      	add	sp, #24
 800c82e:	bd80      	pop	{r7, pc}
 800c830:	200012c8 	.word	0x200012c8
 800c834:	200012cc 	.word	0x200012cc

0800c838 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b082      	sub	sp, #8
 800c83c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c83e:	f000 f8ff 	bl	800ca40 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c842:	4b16      	ldr	r3, [pc, #88]	@ (800c89c <prvCheckForValidListAndQueue+0x64>)
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d123      	bne.n	800c892 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 800c84a:	4b15      	ldr	r3, [pc, #84]	@ (800c8a0 <prvCheckForValidListAndQueue+0x68>)
 800c84c:	0018      	movs	r0, r3
 800c84e:	f7fd fcbf 	bl	800a1d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c852:	4b14      	ldr	r3, [pc, #80]	@ (800c8a4 <prvCheckForValidListAndQueue+0x6c>)
 800c854:	0018      	movs	r0, r3
 800c856:	f7fd fcbb 	bl	800a1d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c85a:	4b13      	ldr	r3, [pc, #76]	@ (800c8a8 <prvCheckForValidListAndQueue+0x70>)
 800c85c:	4a10      	ldr	r2, [pc, #64]	@ (800c8a0 <prvCheckForValidListAndQueue+0x68>)
 800c85e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c860:	4b12      	ldr	r3, [pc, #72]	@ (800c8ac <prvCheckForValidListAndQueue+0x74>)
 800c862:	4a10      	ldr	r2, [pc, #64]	@ (800c8a4 <prvCheckForValidListAndQueue+0x6c>)
 800c864:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c866:	4b12      	ldr	r3, [pc, #72]	@ (800c8b0 <prvCheckForValidListAndQueue+0x78>)
 800c868:	4a12      	ldr	r2, [pc, #72]	@ (800c8b4 <prvCheckForValidListAndQueue+0x7c>)
 800c86a:	2100      	movs	r1, #0
 800c86c:	9100      	str	r1, [sp, #0]
 800c86e:	2110      	movs	r1, #16
 800c870:	200a      	movs	r0, #10
 800c872:	f7fd fdab 	bl	800a3cc <xQueueGenericCreateStatic>
 800c876:	0002      	movs	r2, r0
 800c878:	4b08      	ldr	r3, [pc, #32]	@ (800c89c <prvCheckForValidListAndQueue+0x64>)
 800c87a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c87c:	4b07      	ldr	r3, [pc, #28]	@ (800c89c <prvCheckForValidListAndQueue+0x64>)
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d006      	beq.n	800c892 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c884:	4b05      	ldr	r3, [pc, #20]	@ (800c89c <prvCheckForValidListAndQueue+0x64>)
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	4a0b      	ldr	r2, [pc, #44]	@ (800c8b8 <prvCheckForValidListAndQueue+0x80>)
 800c88a:	0011      	movs	r1, r2
 800c88c:	0018      	movs	r0, r3
 800c88e:	f7fe fbb5 	bl	800affc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c892:	f000 f8e7 	bl	800ca64 <vPortExitCritical>
}
 800c896:	46c0      	nop			@ (mov r8, r8)
 800c898:	46bd      	mov	sp, r7
 800c89a:	bd80      	pop	{r7, pc}
 800c89c:	200012d0 	.word	0x200012d0
 800c8a0:	200012a0 	.word	0x200012a0
 800c8a4:	200012b4 	.word	0x200012b4
 800c8a8:	200012c8 	.word	0x200012c8
 800c8ac:	200012cc 	.word	0x200012cc
 800c8b0:	2000137c 	.word	0x2000137c
 800c8b4:	200012dc 	.word	0x200012dc
 800c8b8:	08011b14 	.word	0x08011b14

0800c8bc <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b08a      	sub	sp, #40	@ 0x28
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	60f8      	str	r0, [r7, #12]
 800c8c4:	60b9      	str	r1, [r7, #8]
 800c8c6:	607a      	str	r2, [r7, #4]
 800c8c8:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800c8ca:	2114      	movs	r1, #20
 800c8cc:	187b      	adds	r3, r7, r1
 800c8ce:	2202      	movs	r2, #2
 800c8d0:	4252      	negs	r2, r2
 800c8d2:	601a      	str	r2, [r3, #0]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800c8d4:	187b      	adds	r3, r7, r1
 800c8d6:	68fa      	ldr	r2, [r7, #12]
 800c8d8:	605a      	str	r2, [r3, #4]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800c8da:	187b      	adds	r3, r7, r1
 800c8dc:	68ba      	ldr	r2, [r7, #8]
 800c8de:	609a      	str	r2, [r3, #8]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800c8e0:	187b      	adds	r3, r7, r1
 800c8e2:	687a      	ldr	r2, [r7, #4]
 800c8e4:	60da      	str	r2, [r3, #12]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c8e6:	4b07      	ldr	r3, [pc, #28]	@ (800c904 <xTimerPendFunctionCallFromISR+0x48>)
 800c8e8:	6818      	ldr	r0, [r3, #0]
 800c8ea:	683a      	ldr	r2, [r7, #0]
 800c8ec:	1879      	adds	r1, r7, r1
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	f7fd ff32 	bl	800a758 <xQueueGenericSendFromISR>
 800c8f4:	0003      	movs	r3, r0
 800c8f6:	627b      	str	r3, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800c8f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800c8fa:	0018      	movs	r0, r3
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	b00a      	add	sp, #40	@ 0x28
 800c900:	bd80      	pop	{r7, pc}
 800c902:	46c0      	nop			@ (mov r8, r8)
 800c904:	200012d0 	.word	0x200012d0

0800c908 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b084      	sub	sp, #16
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	60f8      	str	r0, [r7, #12]
 800c910:	60b9      	str	r1, [r7, #8]
 800c912:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	3b04      	subs	r3, #4
 800c918:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	2280      	movs	r2, #128	@ 0x80
 800c91e:	0452      	lsls	r2, r2, #17
 800c920:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	3b04      	subs	r3, #4
 800c926:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800c928:	68ba      	ldr	r2, [r7, #8]
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	3b04      	subs	r3, #4
 800c932:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c934:	4a08      	ldr	r2, [pc, #32]	@ (800c958 <pxPortInitialiseStack+0x50>)
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	3b14      	subs	r3, #20
 800c93e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c940:	687a      	ldr	r2, [r7, #4]
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	3b20      	subs	r3, #32
 800c94a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c94c:	68fb      	ldr	r3, [r7, #12]
}
 800c94e:	0018      	movs	r0, r3
 800c950:	46bd      	mov	sp, r7
 800c952:	b004      	add	sp, #16
 800c954:	bd80      	pop	{r7, pc}
 800c956:	46c0      	nop			@ (mov r8, r8)
 800c958:	0800c95d 	.word	0x0800c95d

0800c95c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c95c:	b580      	push	{r7, lr}
 800c95e:	b082      	sub	sp, #8
 800c960:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800c962:	2300      	movs	r3, #0
 800c964:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c966:	4b08      	ldr	r3, [pc, #32]	@ (800c988 <prvTaskExitError+0x2c>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	3301      	adds	r3, #1
 800c96c:	d002      	beq.n	800c974 <prvTaskExitError+0x18>
 800c96e:	b672      	cpsid	i
 800c970:	46c0      	nop			@ (mov r8, r8)
 800c972:	e7fd      	b.n	800c970 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800c974:	b672      	cpsid	i
	while( ulDummy == 0 )
 800c976:	46c0      	nop			@ (mov r8, r8)
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d0fc      	beq.n	800c978 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c97e:	46c0      	nop			@ (mov r8, r8)
 800c980:	46c0      	nop			@ (mov r8, r8)
 800c982:	46bd      	mov	sp, r7
 800c984:	b002      	add	sp, #8
 800c986:	bd80      	pop	{r7, pc}
 800c988:	20000038 	.word	0x20000038

0800c98c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800c990:	46c0      	nop			@ (mov r8, r8)
 800c992:	46bd      	mov	sp, r7
 800c994:	bd80      	pop	{r7, pc}
	...

0800c9a0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 800c9a0:	4a0b      	ldr	r2, [pc, #44]	@ (800c9d0 <pxCurrentTCBConst2>)
 800c9a2:	6813      	ldr	r3, [r2, #0]
 800c9a4:	6818      	ldr	r0, [r3, #0]
 800c9a6:	3020      	adds	r0, #32
 800c9a8:	f380 8809 	msr	PSP, r0
 800c9ac:	2002      	movs	r0, #2
 800c9ae:	f380 8814 	msr	CONTROL, r0
 800c9b2:	f3bf 8f6f 	isb	sy
 800c9b6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 800c9b8:	46ae      	mov	lr, r5
 800c9ba:	bc08      	pop	{r3}
 800c9bc:	bc04      	pop	{r2}
 800c9be:	b662      	cpsie	i
 800c9c0:	4718      	bx	r3
 800c9c2:	46c0      	nop			@ (mov r8, r8)
 800c9c4:	46c0      	nop			@ (mov r8, r8)
 800c9c6:	46c0      	nop			@ (mov r8, r8)
 800c9c8:	46c0      	nop			@ (mov r8, r8)
 800c9ca:	46c0      	nop			@ (mov r8, r8)
 800c9cc:	46c0      	nop			@ (mov r8, r8)
 800c9ce:	46c0      	nop			@ (mov r8, r8)

0800c9d0 <pxCurrentTCBConst2>:
 800c9d0:	20000da0 	.word	0x20000da0
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 800c9d4:	46c0      	nop			@ (mov r8, r8)
 800c9d6:	46c0      	nop			@ (mov r8, r8)

0800c9d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800c9dc:	4b0e      	ldr	r3, [pc, #56]	@ (800ca18 <xPortStartScheduler+0x40>)
 800c9de:	681a      	ldr	r2, [r3, #0]
 800c9e0:	4b0d      	ldr	r3, [pc, #52]	@ (800ca18 <xPortStartScheduler+0x40>)
 800c9e2:	21ff      	movs	r1, #255	@ 0xff
 800c9e4:	0409      	lsls	r1, r1, #16
 800c9e6:	430a      	orrs	r2, r1
 800c9e8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800c9ea:	4b0b      	ldr	r3, [pc, #44]	@ (800ca18 <xPortStartScheduler+0x40>)
 800c9ec:	681a      	ldr	r2, [r3, #0]
 800c9ee:	4b0a      	ldr	r3, [pc, #40]	@ (800ca18 <xPortStartScheduler+0x40>)
 800c9f0:	21ff      	movs	r1, #255	@ 0xff
 800c9f2:	0609      	lsls	r1, r1, #24
 800c9f4:	430a      	orrs	r2, r1
 800c9f6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 800c9f8:	f000 f898 	bl	800cb2c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c9fc:	4b07      	ldr	r3, [pc, #28]	@ (800ca1c <xPortStartScheduler+0x44>)
 800c9fe:	2200      	movs	r2, #0
 800ca00:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 800ca02:	f7ff ffcd 	bl	800c9a0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ca06:	f7fe ff65 	bl	800b8d4 <vTaskSwitchContext>
	prvTaskExitError();
 800ca0a:	f7ff ffa7 	bl	800c95c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ca0e:	2300      	movs	r3, #0
}
 800ca10:	0018      	movs	r0, r3
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}
 800ca16:	46c0      	nop			@ (mov r8, r8)
 800ca18:	e000ed20 	.word	0xe000ed20
 800ca1c:	20000038 	.word	0x20000038

0800ca20 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800ca20:	b580      	push	{r7, lr}
 800ca22:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 800ca24:	4b05      	ldr	r3, [pc, #20]	@ (800ca3c <vPortYield+0x1c>)
 800ca26:	2280      	movs	r2, #128	@ 0x80
 800ca28:	0552      	lsls	r2, r2, #21
 800ca2a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800ca2c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800ca30:	f3bf 8f6f 	isb	sy
}
 800ca34:	46c0      	nop			@ (mov r8, r8)
 800ca36:	46bd      	mov	sp, r7
 800ca38:	bd80      	pop	{r7, pc}
 800ca3a:	46c0      	nop			@ (mov r8, r8)
 800ca3c:	e000ed04 	.word	0xe000ed04

0800ca40 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 800ca44:	b672      	cpsid	i
    uxCriticalNesting++;
 800ca46:	4b06      	ldr	r3, [pc, #24]	@ (800ca60 <vPortEnterCritical+0x20>)
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	1c5a      	adds	r2, r3, #1
 800ca4c:	4b04      	ldr	r3, [pc, #16]	@ (800ca60 <vPortEnterCritical+0x20>)
 800ca4e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 800ca50:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800ca54:	f3bf 8f6f 	isb	sy
}
 800ca58:	46c0      	nop			@ (mov r8, r8)
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bd80      	pop	{r7, pc}
 800ca5e:	46c0      	nop			@ (mov r8, r8)
 800ca60:	20000038 	.word	0x20000038

0800ca64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ca64:	b580      	push	{r7, lr}
 800ca66:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ca68:	4b09      	ldr	r3, [pc, #36]	@ (800ca90 <vPortExitCritical+0x2c>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d102      	bne.n	800ca76 <vPortExitCritical+0x12>
 800ca70:	b672      	cpsid	i
 800ca72:	46c0      	nop			@ (mov r8, r8)
 800ca74:	e7fd      	b.n	800ca72 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 800ca76:	4b06      	ldr	r3, [pc, #24]	@ (800ca90 <vPortExitCritical+0x2c>)
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	1e5a      	subs	r2, r3, #1
 800ca7c:	4b04      	ldr	r3, [pc, #16]	@ (800ca90 <vPortExitCritical+0x2c>)
 800ca7e:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800ca80:	4b03      	ldr	r3, [pc, #12]	@ (800ca90 <vPortExitCritical+0x2c>)
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d100      	bne.n	800ca8a <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 800ca88:	b662      	cpsie	i
    }
}
 800ca8a:	46c0      	nop			@ (mov r8, r8)
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	bd80      	pop	{r7, pc}
 800ca90:	20000038 	.word	0x20000038

0800ca94 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800ca94:	f3ef 8010 	mrs	r0, PRIMASK
 800ca98:	b672      	cpsid	i
 800ca9a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800ca9c:	46c0      	nop			@ (mov r8, r8)
 800ca9e:	0018      	movs	r0, r3

0800caa0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800caa0:	f380 8810 	msr	PRIMASK, r0
 800caa4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 800caa6:	46c0      	nop			@ (mov r8, r8)
	...

0800cab0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cab0:	f3ef 8009 	mrs	r0, PSP
 800cab4:	4b0e      	ldr	r3, [pc, #56]	@ (800caf0 <pxCurrentTCBConst>)
 800cab6:	681a      	ldr	r2, [r3, #0]
 800cab8:	3820      	subs	r0, #32
 800caba:	6010      	str	r0, [r2, #0]
 800cabc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800cabe:	4644      	mov	r4, r8
 800cac0:	464d      	mov	r5, r9
 800cac2:	4656      	mov	r6, sl
 800cac4:	465f      	mov	r7, fp
 800cac6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800cac8:	b508      	push	{r3, lr}
 800caca:	b672      	cpsid	i
 800cacc:	f7fe ff02 	bl	800b8d4 <vTaskSwitchContext>
 800cad0:	b662      	cpsie	i
 800cad2:	bc0c      	pop	{r2, r3}
 800cad4:	6811      	ldr	r1, [r2, #0]
 800cad6:	6808      	ldr	r0, [r1, #0]
 800cad8:	3010      	adds	r0, #16
 800cada:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800cadc:	46a0      	mov	r8, r4
 800cade:	46a9      	mov	r9, r5
 800cae0:	46b2      	mov	sl, r6
 800cae2:	46bb      	mov	fp, r7
 800cae4:	f380 8809 	msr	PSP, r0
 800cae8:	3820      	subs	r0, #32
 800caea:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800caec:	4718      	bx	r3
 800caee:	46c0      	nop			@ (mov r8, r8)

0800caf0 <pxCurrentTCBConst>:
 800caf0:	20000da0 	.word	0x20000da0
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 800caf4:	46c0      	nop			@ (mov r8, r8)
 800caf6:	46c0      	nop			@ (mov r8, r8)

0800caf8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b082      	sub	sp, #8
 800cafc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800cafe:	f7ff ffc9 	bl	800ca94 <ulSetInterruptMaskFromISR>
 800cb02:	0003      	movs	r3, r0
 800cb04:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cb06:	f7fe fe35 	bl	800b774 <xTaskIncrementTick>
 800cb0a:	1e03      	subs	r3, r0, #0
 800cb0c:	d003      	beq.n	800cb16 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800cb0e:	4b06      	ldr	r3, [pc, #24]	@ (800cb28 <SysTick_Handler+0x30>)
 800cb10:	2280      	movs	r2, #128	@ 0x80
 800cb12:	0552      	lsls	r2, r2, #21
 800cb14:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	0018      	movs	r0, r3
 800cb1a:	f7ff ffc1 	bl	800caa0 <vClearInterruptMaskFromISR>
}
 800cb1e:	46c0      	nop			@ (mov r8, r8)
 800cb20:	46bd      	mov	sp, r7
 800cb22:	b002      	add	sp, #8
 800cb24:	bd80      	pop	{r7, pc}
 800cb26:	46c0      	nop			@ (mov r8, r8)
 800cb28:	e000ed04 	.word	0xe000ed04

0800cb2c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 800cb30:	4b0b      	ldr	r3, [pc, #44]	@ (800cb60 <prvSetupTimerInterrupt+0x34>)
 800cb32:	2200      	movs	r2, #0
 800cb34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 800cb36:	4b0b      	ldr	r3, [pc, #44]	@ (800cb64 <prvSetupTimerInterrupt+0x38>)
 800cb38:	2200      	movs	r2, #0
 800cb3a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cb3c:	4b0a      	ldr	r3, [pc, #40]	@ (800cb68 <prvSetupTimerInterrupt+0x3c>)
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	22fa      	movs	r2, #250	@ 0xfa
 800cb42:	0091      	lsls	r1, r2, #2
 800cb44:	0018      	movs	r0, r3
 800cb46:	f7f3 fb05 	bl	8000154 <__udivsi3>
 800cb4a:	0003      	movs	r3, r0
 800cb4c:	001a      	movs	r2, r3
 800cb4e:	4b07      	ldr	r3, [pc, #28]	@ (800cb6c <prvSetupTimerInterrupt+0x40>)
 800cb50:	3a01      	subs	r2, #1
 800cb52:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 800cb54:	4b02      	ldr	r3, [pc, #8]	@ (800cb60 <prvSetupTimerInterrupt+0x34>)
 800cb56:	2207      	movs	r2, #7
 800cb58:	601a      	str	r2, [r3, #0]
}
 800cb5a:	46c0      	nop			@ (mov r8, r8)
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	bd80      	pop	{r7, pc}
 800cb60:	e000e010 	.word	0xe000e010
 800cb64:	e000e018 	.word	0xe000e018
 800cb68:	20000024 	.word	0x20000024
 800cb6c:	e000e014 	.word	0xe000e014

0800cb70 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b086      	sub	sp, #24
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cb78:	2300      	movs	r3, #0
 800cb7a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800cb7c:	f7fe fd44 	bl	800b608 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cb80:	4b4a      	ldr	r3, [pc, #296]	@ (800ccac <pvPortMalloc+0x13c>)
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d101      	bne.n	800cb8c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cb88:	f000 f8e4 	bl	800cd54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cb8c:	4b48      	ldr	r3, [pc, #288]	@ (800ccb0 <pvPortMalloc+0x140>)
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	687a      	ldr	r2, [r7, #4]
 800cb92:	4013      	ands	r3, r2
 800cb94:	d000      	beq.n	800cb98 <pvPortMalloc+0x28>
 800cb96:	e07b      	b.n	800cc90 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d013      	beq.n	800cbc6 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800cb9e:	2208      	movs	r2, #8
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	189b      	adds	r3, r3, r2
 800cba4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	2207      	movs	r2, #7
 800cbaa:	4013      	ands	r3, r2
 800cbac:	d00b      	beq.n	800cbc6 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	2207      	movs	r2, #7
 800cbb2:	4393      	bics	r3, r2
 800cbb4:	3308      	adds	r3, #8
 800cbb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	2207      	movs	r2, #7
 800cbbc:	4013      	ands	r3, r2
 800cbbe:	d002      	beq.n	800cbc6 <pvPortMalloc+0x56>
 800cbc0:	b672      	cpsid	i
 800cbc2:	46c0      	nop			@ (mov r8, r8)
 800cbc4:	e7fd      	b.n	800cbc2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d061      	beq.n	800cc90 <pvPortMalloc+0x120>
 800cbcc:	4b39      	ldr	r3, [pc, #228]	@ (800ccb4 <pvPortMalloc+0x144>)
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	687a      	ldr	r2, [r7, #4]
 800cbd2:	429a      	cmp	r2, r3
 800cbd4:	d85c      	bhi.n	800cc90 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cbd6:	4b38      	ldr	r3, [pc, #224]	@ (800ccb8 <pvPortMalloc+0x148>)
 800cbd8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800cbda:	4b37      	ldr	r3, [pc, #220]	@ (800ccb8 <pvPortMalloc+0x148>)
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cbe0:	e004      	b.n	800cbec <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 800cbe2:	697b      	ldr	r3, [r7, #20]
 800cbe4:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cbe6:	697b      	ldr	r3, [r7, #20]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cbec:	697b      	ldr	r3, [r7, #20]
 800cbee:	685b      	ldr	r3, [r3, #4]
 800cbf0:	687a      	ldr	r2, [r7, #4]
 800cbf2:	429a      	cmp	r2, r3
 800cbf4:	d903      	bls.n	800cbfe <pvPortMalloc+0x8e>
 800cbf6:	697b      	ldr	r3, [r7, #20]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d1f1      	bne.n	800cbe2 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cbfe:	4b2b      	ldr	r3, [pc, #172]	@ (800ccac <pvPortMalloc+0x13c>)
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	697a      	ldr	r2, [r7, #20]
 800cc04:	429a      	cmp	r2, r3
 800cc06:	d043      	beq.n	800cc90 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cc08:	693b      	ldr	r3, [r7, #16]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	2208      	movs	r2, #8
 800cc0e:	189b      	adds	r3, r3, r2
 800cc10:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	681a      	ldr	r2, [r3, #0]
 800cc16:	693b      	ldr	r3, [r7, #16]
 800cc18:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cc1a:	697b      	ldr	r3, [r7, #20]
 800cc1c:	685a      	ldr	r2, [r3, #4]
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	1ad2      	subs	r2, r2, r3
 800cc22:	2308      	movs	r3, #8
 800cc24:	005b      	lsls	r3, r3, #1
 800cc26:	429a      	cmp	r2, r3
 800cc28:	d917      	bls.n	800cc5a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cc2a:	697a      	ldr	r2, [r7, #20]
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	18d3      	adds	r3, r2, r3
 800cc30:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cc32:	68bb      	ldr	r3, [r7, #8]
 800cc34:	2207      	movs	r2, #7
 800cc36:	4013      	ands	r3, r2
 800cc38:	d002      	beq.n	800cc40 <pvPortMalloc+0xd0>
 800cc3a:	b672      	cpsid	i
 800cc3c:	46c0      	nop			@ (mov r8, r8)
 800cc3e:	e7fd      	b.n	800cc3c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cc40:	697b      	ldr	r3, [r7, #20]
 800cc42:	685a      	ldr	r2, [r3, #4]
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	1ad2      	subs	r2, r2, r3
 800cc48:	68bb      	ldr	r3, [r7, #8]
 800cc4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	687a      	ldr	r2, [r7, #4]
 800cc50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cc52:	68bb      	ldr	r3, [r7, #8]
 800cc54:	0018      	movs	r0, r3
 800cc56:	f000 f8dd 	bl	800ce14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cc5a:	4b16      	ldr	r3, [pc, #88]	@ (800ccb4 <pvPortMalloc+0x144>)
 800cc5c:	681a      	ldr	r2, [r3, #0]
 800cc5e:	697b      	ldr	r3, [r7, #20]
 800cc60:	685b      	ldr	r3, [r3, #4]
 800cc62:	1ad2      	subs	r2, r2, r3
 800cc64:	4b13      	ldr	r3, [pc, #76]	@ (800ccb4 <pvPortMalloc+0x144>)
 800cc66:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cc68:	4b12      	ldr	r3, [pc, #72]	@ (800ccb4 <pvPortMalloc+0x144>)
 800cc6a:	681a      	ldr	r2, [r3, #0]
 800cc6c:	4b13      	ldr	r3, [pc, #76]	@ (800ccbc <pvPortMalloc+0x14c>)
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	429a      	cmp	r2, r3
 800cc72:	d203      	bcs.n	800cc7c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cc74:	4b0f      	ldr	r3, [pc, #60]	@ (800ccb4 <pvPortMalloc+0x144>)
 800cc76:	681a      	ldr	r2, [r3, #0]
 800cc78:	4b10      	ldr	r3, [pc, #64]	@ (800ccbc <pvPortMalloc+0x14c>)
 800cc7a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cc7c:	697b      	ldr	r3, [r7, #20]
 800cc7e:	685a      	ldr	r2, [r3, #4]
 800cc80:	4b0b      	ldr	r3, [pc, #44]	@ (800ccb0 <pvPortMalloc+0x140>)
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	431a      	orrs	r2, r3
 800cc86:	697b      	ldr	r3, [r7, #20]
 800cc88:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cc8a:	697b      	ldr	r3, [r7, #20]
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cc90:	f7fe fcc6 	bl	800b620 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	2207      	movs	r2, #7
 800cc98:	4013      	ands	r3, r2
 800cc9a:	d002      	beq.n	800cca2 <pvPortMalloc+0x132>
 800cc9c:	b672      	cpsid	i
 800cc9e:	46c0      	nop			@ (mov r8, r8)
 800cca0:	e7fd      	b.n	800cc9e <pvPortMalloc+0x12e>
	return pvReturn;
 800cca2:	68fb      	ldr	r3, [r7, #12]
}
 800cca4:	0018      	movs	r0, r3
 800cca6:	46bd      	mov	sp, r7
 800cca8:	b006      	add	sp, #24
 800ccaa:	bd80      	pop	{r7, pc}
 800ccac:	20003ae4 	.word	0x20003ae4
 800ccb0:	20003af0 	.word	0x20003af0
 800ccb4:	20003ae8 	.word	0x20003ae8
 800ccb8:	20003adc 	.word	0x20003adc
 800ccbc:	20003aec 	.word	0x20003aec

0800ccc0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b084      	sub	sp, #16
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d037      	beq.n	800cd42 <vPortFree+0x82>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ccd2:	2308      	movs	r3, #8
 800ccd4:	425b      	negs	r3, r3
 800ccd6:	68fa      	ldr	r2, [r7, #12]
 800ccd8:	18d3      	adds	r3, r2, r3
 800ccda:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cce0:	68bb      	ldr	r3, [r7, #8]
 800cce2:	685a      	ldr	r2, [r3, #4]
 800cce4:	4b19      	ldr	r3, [pc, #100]	@ (800cd4c <vPortFree+0x8c>)
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	4013      	ands	r3, r2
 800ccea:	d102      	bne.n	800ccf2 <vPortFree+0x32>
 800ccec:	b672      	cpsid	i
 800ccee:	46c0      	nop			@ (mov r8, r8)
 800ccf0:	e7fd      	b.n	800ccee <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ccf2:	68bb      	ldr	r3, [r7, #8]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d002      	beq.n	800cd00 <vPortFree+0x40>
 800ccfa:	b672      	cpsid	i
 800ccfc:	46c0      	nop			@ (mov r8, r8)
 800ccfe:	e7fd      	b.n	800ccfc <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cd00:	68bb      	ldr	r3, [r7, #8]
 800cd02:	685a      	ldr	r2, [r3, #4]
 800cd04:	4b11      	ldr	r3, [pc, #68]	@ (800cd4c <vPortFree+0x8c>)
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	4013      	ands	r3, r2
 800cd0a:	d01a      	beq.n	800cd42 <vPortFree+0x82>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cd0c:	68bb      	ldr	r3, [r7, #8]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d116      	bne.n	800cd42 <vPortFree+0x82>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cd14:	68bb      	ldr	r3, [r7, #8]
 800cd16:	685a      	ldr	r2, [r3, #4]
 800cd18:	4b0c      	ldr	r3, [pc, #48]	@ (800cd4c <vPortFree+0x8c>)
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	43db      	mvns	r3, r3
 800cd1e:	401a      	ands	r2, r3
 800cd20:	68bb      	ldr	r3, [r7, #8]
 800cd22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cd24:	f7fe fc70 	bl	800b608 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cd28:	68bb      	ldr	r3, [r7, #8]
 800cd2a:	685a      	ldr	r2, [r3, #4]
 800cd2c:	4b08      	ldr	r3, [pc, #32]	@ (800cd50 <vPortFree+0x90>)
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	18d2      	adds	r2, r2, r3
 800cd32:	4b07      	ldr	r3, [pc, #28]	@ (800cd50 <vPortFree+0x90>)
 800cd34:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cd36:	68bb      	ldr	r3, [r7, #8]
 800cd38:	0018      	movs	r0, r3
 800cd3a:	f000 f86b 	bl	800ce14 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800cd3e:	f7fe fc6f 	bl	800b620 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cd42:	46c0      	nop			@ (mov r8, r8)
 800cd44:	46bd      	mov	sp, r7
 800cd46:	b004      	add	sp, #16
 800cd48:	bd80      	pop	{r7, pc}
 800cd4a:	46c0      	nop			@ (mov r8, r8)
 800cd4c:	20003af0 	.word	0x20003af0
 800cd50:	20003ae8 	.word	0x20003ae8

0800cd54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b084      	sub	sp, #16
 800cd58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cd5a:	4b27      	ldr	r3, [pc, #156]	@ (800cdf8 <prvHeapInit+0xa4>)
 800cd5c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cd5e:	4b27      	ldr	r3, [pc, #156]	@ (800cdfc <prvHeapInit+0xa8>)
 800cd60:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	2207      	movs	r2, #7
 800cd66:	4013      	ands	r3, r2
 800cd68:	d00c      	beq.n	800cd84 <prvHeapInit+0x30>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	3307      	adds	r3, #7
 800cd6e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	2207      	movs	r2, #7
 800cd74:	4393      	bics	r3, r2
 800cd76:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cd78:	68ba      	ldr	r2, [r7, #8]
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	1ad2      	subs	r2, r2, r3
 800cd7e:	4b1f      	ldr	r3, [pc, #124]	@ (800cdfc <prvHeapInit+0xa8>)
 800cd80:	18d3      	adds	r3, r2, r3
 800cd82:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cd88:	4b1d      	ldr	r3, [pc, #116]	@ (800ce00 <prvHeapInit+0xac>)
 800cd8a:	687a      	ldr	r2, [r7, #4]
 800cd8c:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cd8e:	4b1c      	ldr	r3, [pc, #112]	@ (800ce00 <prvHeapInit+0xac>)
 800cd90:	2200      	movs	r2, #0
 800cd92:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	68ba      	ldr	r2, [r7, #8]
 800cd98:	18d3      	adds	r3, r2, r3
 800cd9a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cd9c:	2208      	movs	r2, #8
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	1a9b      	subs	r3, r3, r2
 800cda2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	2207      	movs	r2, #7
 800cda8:	4393      	bics	r3, r2
 800cdaa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cdac:	68fa      	ldr	r2, [r7, #12]
 800cdae:	4b15      	ldr	r3, [pc, #84]	@ (800ce04 <prvHeapInit+0xb0>)
 800cdb0:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800cdb2:	4b14      	ldr	r3, [pc, #80]	@ (800ce04 <prvHeapInit+0xb0>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cdba:	4b12      	ldr	r3, [pc, #72]	@ (800ce04 <prvHeapInit+0xb0>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	68fa      	ldr	r2, [r7, #12]
 800cdca:	1ad2      	subs	r2, r2, r3
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cdd0:	4b0c      	ldr	r3, [pc, #48]	@ (800ce04 <prvHeapInit+0xb0>)
 800cdd2:	681a      	ldr	r2, [r3, #0]
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cdd8:	683b      	ldr	r3, [r7, #0]
 800cdda:	685a      	ldr	r2, [r3, #4]
 800cddc:	4b0a      	ldr	r3, [pc, #40]	@ (800ce08 <prvHeapInit+0xb4>)
 800cdde:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	685a      	ldr	r2, [r3, #4]
 800cde4:	4b09      	ldr	r3, [pc, #36]	@ (800ce0c <prvHeapInit+0xb8>)
 800cde6:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cde8:	4b09      	ldr	r3, [pc, #36]	@ (800ce10 <prvHeapInit+0xbc>)
 800cdea:	2280      	movs	r2, #128	@ 0x80
 800cdec:	0612      	lsls	r2, r2, #24
 800cdee:	601a      	str	r2, [r3, #0]
}
 800cdf0:	46c0      	nop			@ (mov r8, r8)
 800cdf2:	46bd      	mov	sp, r7
 800cdf4:	b004      	add	sp, #16
 800cdf6:	bd80      	pop	{r7, pc}
 800cdf8:	00002710 	.word	0x00002710
 800cdfc:	200013cc 	.word	0x200013cc
 800ce00:	20003adc 	.word	0x20003adc
 800ce04:	20003ae4 	.word	0x20003ae4
 800ce08:	20003aec 	.word	0x20003aec
 800ce0c:	20003ae8 	.word	0x20003ae8
 800ce10:	20003af0 	.word	0x20003af0

0800ce14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b084      	sub	sp, #16
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ce1c:	4b27      	ldr	r3, [pc, #156]	@ (800cebc <prvInsertBlockIntoFreeList+0xa8>)
 800ce1e:	60fb      	str	r3, [r7, #12]
 800ce20:	e002      	b.n	800ce28 <prvInsertBlockIntoFreeList+0x14>
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	60fb      	str	r3, [r7, #12]
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	687a      	ldr	r2, [r7, #4]
 800ce2e:	429a      	cmp	r2, r3
 800ce30:	d8f7      	bhi.n	800ce22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	685b      	ldr	r3, [r3, #4]
 800ce3a:	68ba      	ldr	r2, [r7, #8]
 800ce3c:	18d3      	adds	r3, r2, r3
 800ce3e:	687a      	ldr	r2, [r7, #4]
 800ce40:	429a      	cmp	r2, r3
 800ce42:	d108      	bne.n	800ce56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	685a      	ldr	r2, [r3, #4]
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	685b      	ldr	r3, [r3, #4]
 800ce4c:	18d2      	adds	r2, r2, r3
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	685b      	ldr	r3, [r3, #4]
 800ce5e:	68ba      	ldr	r2, [r7, #8]
 800ce60:	18d2      	adds	r2, r2, r3
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	429a      	cmp	r2, r3
 800ce68:	d118      	bne.n	800ce9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	681a      	ldr	r2, [r3, #0]
 800ce6e:	4b14      	ldr	r3, [pc, #80]	@ (800cec0 <prvInsertBlockIntoFreeList+0xac>)
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	429a      	cmp	r2, r3
 800ce74:	d00d      	beq.n	800ce92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	685a      	ldr	r2, [r3, #4]
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	685b      	ldr	r3, [r3, #4]
 800ce80:	18d2      	adds	r2, r2, r3
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	681a      	ldr	r2, [r3, #0]
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	601a      	str	r2, [r3, #0]
 800ce90:	e008      	b.n	800cea4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ce92:	4b0b      	ldr	r3, [pc, #44]	@ (800cec0 <prvInsertBlockIntoFreeList+0xac>)
 800ce94:	681a      	ldr	r2, [r3, #0]
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	601a      	str	r2, [r3, #0]
 800ce9a:	e003      	b.n	800cea4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	681a      	ldr	r2, [r3, #0]
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cea4:	68fa      	ldr	r2, [r7, #12]
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	429a      	cmp	r2, r3
 800ceaa:	d002      	beq.n	800ceb2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	687a      	ldr	r2, [r7, #4]
 800ceb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ceb2:	46c0      	nop			@ (mov r8, r8)
 800ceb4:	46bd      	mov	sp, r7
 800ceb6:	b004      	add	sp, #16
 800ceb8:	bd80      	pop	{r7, pc}
 800ceba:	46c0      	nop			@ (mov r8, r8)
 800cebc:	20003adc 	.word	0x20003adc
 800cec0:	20003ae4 	.word	0x20003ae4

0800cec4 <__cvt>:
 800cec4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cec6:	001f      	movs	r7, r3
 800cec8:	2300      	movs	r3, #0
 800ceca:	0016      	movs	r6, r2
 800cecc:	b08b      	sub	sp, #44	@ 0x2c
 800cece:	429f      	cmp	r7, r3
 800ced0:	da04      	bge.n	800cedc <__cvt+0x18>
 800ced2:	2180      	movs	r1, #128	@ 0x80
 800ced4:	0609      	lsls	r1, r1, #24
 800ced6:	187b      	adds	r3, r7, r1
 800ced8:	001f      	movs	r7, r3
 800ceda:	232d      	movs	r3, #45	@ 0x2d
 800cedc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cede:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800cee0:	7013      	strb	r3, [r2, #0]
 800cee2:	2320      	movs	r3, #32
 800cee4:	2203      	movs	r2, #3
 800cee6:	439d      	bics	r5, r3
 800cee8:	2d46      	cmp	r5, #70	@ 0x46
 800ceea:	d007      	beq.n	800cefc <__cvt+0x38>
 800ceec:	002b      	movs	r3, r5
 800ceee:	3b45      	subs	r3, #69	@ 0x45
 800cef0:	4259      	negs	r1, r3
 800cef2:	414b      	adcs	r3, r1
 800cef4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800cef6:	3a01      	subs	r2, #1
 800cef8:	18cb      	adds	r3, r1, r3
 800cefa:	9310      	str	r3, [sp, #64]	@ 0x40
 800cefc:	ab09      	add	r3, sp, #36	@ 0x24
 800cefe:	9304      	str	r3, [sp, #16]
 800cf00:	ab08      	add	r3, sp, #32
 800cf02:	9303      	str	r3, [sp, #12]
 800cf04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cf06:	9200      	str	r2, [sp, #0]
 800cf08:	9302      	str	r3, [sp, #8]
 800cf0a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cf0c:	0032      	movs	r2, r6
 800cf0e:	9301      	str	r3, [sp, #4]
 800cf10:	003b      	movs	r3, r7
 800cf12:	f001 f93f 	bl	800e194 <_dtoa_r>
 800cf16:	0004      	movs	r4, r0
 800cf18:	2d47      	cmp	r5, #71	@ 0x47
 800cf1a:	d11b      	bne.n	800cf54 <__cvt+0x90>
 800cf1c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cf1e:	07db      	lsls	r3, r3, #31
 800cf20:	d511      	bpl.n	800cf46 <__cvt+0x82>
 800cf22:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cf24:	18c3      	adds	r3, r0, r3
 800cf26:	9307      	str	r3, [sp, #28]
 800cf28:	2200      	movs	r2, #0
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	0030      	movs	r0, r6
 800cf2e:	0039      	movs	r1, r7
 800cf30:	f7f3 fa96 	bl	8000460 <__aeabi_dcmpeq>
 800cf34:	2800      	cmp	r0, #0
 800cf36:	d001      	beq.n	800cf3c <__cvt+0x78>
 800cf38:	9b07      	ldr	r3, [sp, #28]
 800cf3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf3c:	2230      	movs	r2, #48	@ 0x30
 800cf3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf40:	9907      	ldr	r1, [sp, #28]
 800cf42:	428b      	cmp	r3, r1
 800cf44:	d320      	bcc.n	800cf88 <__cvt+0xc4>
 800cf46:	0020      	movs	r0, r4
 800cf48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf4a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800cf4c:	1b1b      	subs	r3, r3, r4
 800cf4e:	6013      	str	r3, [r2, #0]
 800cf50:	b00b      	add	sp, #44	@ 0x2c
 800cf52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf54:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cf56:	18c3      	adds	r3, r0, r3
 800cf58:	9307      	str	r3, [sp, #28]
 800cf5a:	2d46      	cmp	r5, #70	@ 0x46
 800cf5c:	d1e4      	bne.n	800cf28 <__cvt+0x64>
 800cf5e:	7803      	ldrb	r3, [r0, #0]
 800cf60:	2b30      	cmp	r3, #48	@ 0x30
 800cf62:	d10c      	bne.n	800cf7e <__cvt+0xba>
 800cf64:	2200      	movs	r2, #0
 800cf66:	2300      	movs	r3, #0
 800cf68:	0030      	movs	r0, r6
 800cf6a:	0039      	movs	r1, r7
 800cf6c:	f7f3 fa78 	bl	8000460 <__aeabi_dcmpeq>
 800cf70:	2800      	cmp	r0, #0
 800cf72:	d104      	bne.n	800cf7e <__cvt+0xba>
 800cf74:	2301      	movs	r3, #1
 800cf76:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800cf78:	1a9b      	subs	r3, r3, r2
 800cf7a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cf7c:	6013      	str	r3, [r2, #0]
 800cf7e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cf80:	9a07      	ldr	r2, [sp, #28]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	18d3      	adds	r3, r2, r3
 800cf86:	e7ce      	b.n	800cf26 <__cvt+0x62>
 800cf88:	1c59      	adds	r1, r3, #1
 800cf8a:	9109      	str	r1, [sp, #36]	@ 0x24
 800cf8c:	701a      	strb	r2, [r3, #0]
 800cf8e:	e7d6      	b.n	800cf3e <__cvt+0x7a>

0800cf90 <__exponent>:
 800cf90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf92:	232b      	movs	r3, #43	@ 0x2b
 800cf94:	b085      	sub	sp, #20
 800cf96:	0005      	movs	r5, r0
 800cf98:	1e0c      	subs	r4, r1, #0
 800cf9a:	7002      	strb	r2, [r0, #0]
 800cf9c:	da01      	bge.n	800cfa2 <__exponent+0x12>
 800cf9e:	424c      	negs	r4, r1
 800cfa0:	3302      	adds	r3, #2
 800cfa2:	706b      	strb	r3, [r5, #1]
 800cfa4:	2c09      	cmp	r4, #9
 800cfa6:	dd2c      	ble.n	800d002 <__exponent+0x72>
 800cfa8:	ab02      	add	r3, sp, #8
 800cfaa:	1dde      	adds	r6, r3, #7
 800cfac:	0020      	movs	r0, r4
 800cfae:	210a      	movs	r1, #10
 800cfb0:	f7f3 fa40 	bl	8000434 <__aeabi_idivmod>
 800cfb4:	0037      	movs	r7, r6
 800cfb6:	3130      	adds	r1, #48	@ 0x30
 800cfb8:	3e01      	subs	r6, #1
 800cfba:	0020      	movs	r0, r4
 800cfbc:	7031      	strb	r1, [r6, #0]
 800cfbe:	210a      	movs	r1, #10
 800cfc0:	9401      	str	r4, [sp, #4]
 800cfc2:	f7f3 f951 	bl	8000268 <__divsi3>
 800cfc6:	9b01      	ldr	r3, [sp, #4]
 800cfc8:	0004      	movs	r4, r0
 800cfca:	2b63      	cmp	r3, #99	@ 0x63
 800cfcc:	dcee      	bgt.n	800cfac <__exponent+0x1c>
 800cfce:	1eba      	subs	r2, r7, #2
 800cfd0:	1ca8      	adds	r0, r5, #2
 800cfd2:	0001      	movs	r1, r0
 800cfd4:	0013      	movs	r3, r2
 800cfd6:	3430      	adds	r4, #48	@ 0x30
 800cfd8:	7014      	strb	r4, [r2, #0]
 800cfda:	ac02      	add	r4, sp, #8
 800cfdc:	3407      	adds	r4, #7
 800cfde:	429c      	cmp	r4, r3
 800cfe0:	d80a      	bhi.n	800cff8 <__exponent+0x68>
 800cfe2:	2300      	movs	r3, #0
 800cfe4:	4294      	cmp	r4, r2
 800cfe6:	d303      	bcc.n	800cff0 <__exponent+0x60>
 800cfe8:	3309      	adds	r3, #9
 800cfea:	aa02      	add	r2, sp, #8
 800cfec:	189b      	adds	r3, r3, r2
 800cfee:	1bdb      	subs	r3, r3, r7
 800cff0:	18c0      	adds	r0, r0, r3
 800cff2:	1b40      	subs	r0, r0, r5
 800cff4:	b005      	add	sp, #20
 800cff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cff8:	781c      	ldrb	r4, [r3, #0]
 800cffa:	3301      	adds	r3, #1
 800cffc:	700c      	strb	r4, [r1, #0]
 800cffe:	3101      	adds	r1, #1
 800d000:	e7eb      	b.n	800cfda <__exponent+0x4a>
 800d002:	2330      	movs	r3, #48	@ 0x30
 800d004:	18e4      	adds	r4, r4, r3
 800d006:	70ab      	strb	r3, [r5, #2]
 800d008:	1d28      	adds	r0, r5, #4
 800d00a:	70ec      	strb	r4, [r5, #3]
 800d00c:	e7f1      	b.n	800cff2 <__exponent+0x62>
	...

0800d010 <_printf_float>:
 800d010:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d012:	b097      	sub	sp, #92	@ 0x5c
 800d014:	000d      	movs	r5, r1
 800d016:	920a      	str	r2, [sp, #40]	@ 0x28
 800d018:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800d01a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d01c:	9009      	str	r0, [sp, #36]	@ 0x24
 800d01e:	f000 ff31 	bl	800de84 <_localeconv_r>
 800d022:	6803      	ldr	r3, [r0, #0]
 800d024:	0018      	movs	r0, r3
 800d026:	930d      	str	r3, [sp, #52]	@ 0x34
 800d028:	f7f3 f878 	bl	800011c <strlen>
 800d02c:	2300      	movs	r3, #0
 800d02e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d030:	9314      	str	r3, [sp, #80]	@ 0x50
 800d032:	7e2b      	ldrb	r3, [r5, #24]
 800d034:	2207      	movs	r2, #7
 800d036:	930c      	str	r3, [sp, #48]	@ 0x30
 800d038:	682b      	ldr	r3, [r5, #0]
 800d03a:	930e      	str	r3, [sp, #56]	@ 0x38
 800d03c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d03e:	6823      	ldr	r3, [r4, #0]
 800d040:	05c9      	lsls	r1, r1, #23
 800d042:	d545      	bpl.n	800d0d0 <_printf_float+0xc0>
 800d044:	189b      	adds	r3, r3, r2
 800d046:	4393      	bics	r3, r2
 800d048:	001a      	movs	r2, r3
 800d04a:	3208      	adds	r2, #8
 800d04c:	6022      	str	r2, [r4, #0]
 800d04e:	2201      	movs	r2, #1
 800d050:	681e      	ldr	r6, [r3, #0]
 800d052:	685f      	ldr	r7, [r3, #4]
 800d054:	007b      	lsls	r3, r7, #1
 800d056:	085b      	lsrs	r3, r3, #1
 800d058:	9311      	str	r3, [sp, #68]	@ 0x44
 800d05a:	9610      	str	r6, [sp, #64]	@ 0x40
 800d05c:	64ae      	str	r6, [r5, #72]	@ 0x48
 800d05e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800d060:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800d062:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d064:	4ba7      	ldr	r3, [pc, #668]	@ (800d304 <_printf_float+0x2f4>)
 800d066:	4252      	negs	r2, r2
 800d068:	f7f5 fa72 	bl	8002550 <__aeabi_dcmpun>
 800d06c:	2800      	cmp	r0, #0
 800d06e:	d131      	bne.n	800d0d4 <_printf_float+0xc4>
 800d070:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800d072:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d074:	2201      	movs	r2, #1
 800d076:	4ba3      	ldr	r3, [pc, #652]	@ (800d304 <_printf_float+0x2f4>)
 800d078:	4252      	negs	r2, r2
 800d07a:	f7f3 fa01 	bl	8000480 <__aeabi_dcmple>
 800d07e:	2800      	cmp	r0, #0
 800d080:	d128      	bne.n	800d0d4 <_printf_float+0xc4>
 800d082:	2200      	movs	r2, #0
 800d084:	2300      	movs	r3, #0
 800d086:	0030      	movs	r0, r6
 800d088:	0039      	movs	r1, r7
 800d08a:	f7f3 f9ef 	bl	800046c <__aeabi_dcmplt>
 800d08e:	2800      	cmp	r0, #0
 800d090:	d003      	beq.n	800d09a <_printf_float+0x8a>
 800d092:	002b      	movs	r3, r5
 800d094:	222d      	movs	r2, #45	@ 0x2d
 800d096:	3343      	adds	r3, #67	@ 0x43
 800d098:	701a      	strb	r2, [r3, #0]
 800d09a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d09c:	4f9a      	ldr	r7, [pc, #616]	@ (800d308 <_printf_float+0x2f8>)
 800d09e:	2b47      	cmp	r3, #71	@ 0x47
 800d0a0:	d800      	bhi.n	800d0a4 <_printf_float+0x94>
 800d0a2:	4f9a      	ldr	r7, [pc, #616]	@ (800d30c <_printf_float+0x2fc>)
 800d0a4:	2303      	movs	r3, #3
 800d0a6:	2400      	movs	r4, #0
 800d0a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d0aa:	612b      	str	r3, [r5, #16]
 800d0ac:	3301      	adds	r3, #1
 800d0ae:	439a      	bics	r2, r3
 800d0b0:	602a      	str	r2, [r5, #0]
 800d0b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0b4:	0029      	movs	r1, r5
 800d0b6:	9300      	str	r3, [sp, #0]
 800d0b8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d0ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0bc:	aa15      	add	r2, sp, #84	@ 0x54
 800d0be:	f000 f9e5 	bl	800d48c <_printf_common>
 800d0c2:	3001      	adds	r0, #1
 800d0c4:	d000      	beq.n	800d0c8 <_printf_float+0xb8>
 800d0c6:	e09e      	b.n	800d206 <_printf_float+0x1f6>
 800d0c8:	2001      	movs	r0, #1
 800d0ca:	4240      	negs	r0, r0
 800d0cc:	b017      	add	sp, #92	@ 0x5c
 800d0ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0d0:	3307      	adds	r3, #7
 800d0d2:	e7b8      	b.n	800d046 <_printf_float+0x36>
 800d0d4:	0032      	movs	r2, r6
 800d0d6:	003b      	movs	r3, r7
 800d0d8:	0030      	movs	r0, r6
 800d0da:	0039      	movs	r1, r7
 800d0dc:	f7f5 fa38 	bl	8002550 <__aeabi_dcmpun>
 800d0e0:	2800      	cmp	r0, #0
 800d0e2:	d00b      	beq.n	800d0fc <_printf_float+0xec>
 800d0e4:	2f00      	cmp	r7, #0
 800d0e6:	da03      	bge.n	800d0f0 <_printf_float+0xe0>
 800d0e8:	002b      	movs	r3, r5
 800d0ea:	222d      	movs	r2, #45	@ 0x2d
 800d0ec:	3343      	adds	r3, #67	@ 0x43
 800d0ee:	701a      	strb	r2, [r3, #0]
 800d0f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d0f2:	4f87      	ldr	r7, [pc, #540]	@ (800d310 <_printf_float+0x300>)
 800d0f4:	2b47      	cmp	r3, #71	@ 0x47
 800d0f6:	d8d5      	bhi.n	800d0a4 <_printf_float+0x94>
 800d0f8:	4f86      	ldr	r7, [pc, #536]	@ (800d314 <_printf_float+0x304>)
 800d0fa:	e7d3      	b.n	800d0a4 <_printf_float+0x94>
 800d0fc:	2220      	movs	r2, #32
 800d0fe:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800d100:	686b      	ldr	r3, [r5, #4]
 800d102:	4394      	bics	r4, r2
 800d104:	1c5a      	adds	r2, r3, #1
 800d106:	d146      	bne.n	800d196 <_printf_float+0x186>
 800d108:	3307      	adds	r3, #7
 800d10a:	606b      	str	r3, [r5, #4]
 800d10c:	2380      	movs	r3, #128	@ 0x80
 800d10e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d110:	00db      	lsls	r3, r3, #3
 800d112:	4313      	orrs	r3, r2
 800d114:	2200      	movs	r2, #0
 800d116:	602b      	str	r3, [r5, #0]
 800d118:	9206      	str	r2, [sp, #24]
 800d11a:	aa14      	add	r2, sp, #80	@ 0x50
 800d11c:	9205      	str	r2, [sp, #20]
 800d11e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d120:	a90a      	add	r1, sp, #40	@ 0x28
 800d122:	9204      	str	r2, [sp, #16]
 800d124:	aa13      	add	r2, sp, #76	@ 0x4c
 800d126:	9203      	str	r2, [sp, #12]
 800d128:	2223      	movs	r2, #35	@ 0x23
 800d12a:	1852      	adds	r2, r2, r1
 800d12c:	9202      	str	r2, [sp, #8]
 800d12e:	9301      	str	r3, [sp, #4]
 800d130:	686b      	ldr	r3, [r5, #4]
 800d132:	0032      	movs	r2, r6
 800d134:	9300      	str	r3, [sp, #0]
 800d136:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d138:	003b      	movs	r3, r7
 800d13a:	f7ff fec3 	bl	800cec4 <__cvt>
 800d13e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d140:	0007      	movs	r7, r0
 800d142:	2c47      	cmp	r4, #71	@ 0x47
 800d144:	d12d      	bne.n	800d1a2 <_printf_float+0x192>
 800d146:	1cd3      	adds	r3, r2, #3
 800d148:	db02      	blt.n	800d150 <_printf_float+0x140>
 800d14a:	686b      	ldr	r3, [r5, #4]
 800d14c:	429a      	cmp	r2, r3
 800d14e:	dd47      	ble.n	800d1e0 <_printf_float+0x1d0>
 800d150:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d152:	3b02      	subs	r3, #2
 800d154:	b2db      	uxtb	r3, r3
 800d156:	930c      	str	r3, [sp, #48]	@ 0x30
 800d158:	0028      	movs	r0, r5
 800d15a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d15c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d15e:	3901      	subs	r1, #1
 800d160:	3050      	adds	r0, #80	@ 0x50
 800d162:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d164:	f7ff ff14 	bl	800cf90 <__exponent>
 800d168:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d16a:	0004      	movs	r4, r0
 800d16c:	1813      	adds	r3, r2, r0
 800d16e:	612b      	str	r3, [r5, #16]
 800d170:	2a01      	cmp	r2, #1
 800d172:	dc02      	bgt.n	800d17a <_printf_float+0x16a>
 800d174:	682a      	ldr	r2, [r5, #0]
 800d176:	07d2      	lsls	r2, r2, #31
 800d178:	d501      	bpl.n	800d17e <_printf_float+0x16e>
 800d17a:	3301      	adds	r3, #1
 800d17c:	612b      	str	r3, [r5, #16]
 800d17e:	2323      	movs	r3, #35	@ 0x23
 800d180:	aa0a      	add	r2, sp, #40	@ 0x28
 800d182:	189b      	adds	r3, r3, r2
 800d184:	781b      	ldrb	r3, [r3, #0]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d100      	bne.n	800d18c <_printf_float+0x17c>
 800d18a:	e792      	b.n	800d0b2 <_printf_float+0xa2>
 800d18c:	002b      	movs	r3, r5
 800d18e:	222d      	movs	r2, #45	@ 0x2d
 800d190:	3343      	adds	r3, #67	@ 0x43
 800d192:	701a      	strb	r2, [r3, #0]
 800d194:	e78d      	b.n	800d0b2 <_printf_float+0xa2>
 800d196:	2c47      	cmp	r4, #71	@ 0x47
 800d198:	d1b8      	bne.n	800d10c <_printf_float+0xfc>
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d1b6      	bne.n	800d10c <_printf_float+0xfc>
 800d19e:	3301      	adds	r3, #1
 800d1a0:	e7b3      	b.n	800d10a <_printf_float+0xfa>
 800d1a2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d1a4:	2b65      	cmp	r3, #101	@ 0x65
 800d1a6:	d9d7      	bls.n	800d158 <_printf_float+0x148>
 800d1a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d1aa:	2b66      	cmp	r3, #102	@ 0x66
 800d1ac:	d11a      	bne.n	800d1e4 <_printf_float+0x1d4>
 800d1ae:	686b      	ldr	r3, [r5, #4]
 800d1b0:	2a00      	cmp	r2, #0
 800d1b2:	dd09      	ble.n	800d1c8 <_printf_float+0x1b8>
 800d1b4:	612a      	str	r2, [r5, #16]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d102      	bne.n	800d1c0 <_printf_float+0x1b0>
 800d1ba:	6829      	ldr	r1, [r5, #0]
 800d1bc:	07c9      	lsls	r1, r1, #31
 800d1be:	d50b      	bpl.n	800d1d8 <_printf_float+0x1c8>
 800d1c0:	3301      	adds	r3, #1
 800d1c2:	189b      	adds	r3, r3, r2
 800d1c4:	612b      	str	r3, [r5, #16]
 800d1c6:	e007      	b.n	800d1d8 <_printf_float+0x1c8>
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d103      	bne.n	800d1d4 <_printf_float+0x1c4>
 800d1cc:	2201      	movs	r2, #1
 800d1ce:	6829      	ldr	r1, [r5, #0]
 800d1d0:	4211      	tst	r1, r2
 800d1d2:	d000      	beq.n	800d1d6 <_printf_float+0x1c6>
 800d1d4:	1c9a      	adds	r2, r3, #2
 800d1d6:	612a      	str	r2, [r5, #16]
 800d1d8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d1da:	2400      	movs	r4, #0
 800d1dc:	65ab      	str	r3, [r5, #88]	@ 0x58
 800d1de:	e7ce      	b.n	800d17e <_printf_float+0x16e>
 800d1e0:	2367      	movs	r3, #103	@ 0x67
 800d1e2:	930c      	str	r3, [sp, #48]	@ 0x30
 800d1e4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d1e6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d1e8:	4299      	cmp	r1, r3
 800d1ea:	db06      	blt.n	800d1fa <_printf_float+0x1ea>
 800d1ec:	682b      	ldr	r3, [r5, #0]
 800d1ee:	6129      	str	r1, [r5, #16]
 800d1f0:	07db      	lsls	r3, r3, #31
 800d1f2:	d5f1      	bpl.n	800d1d8 <_printf_float+0x1c8>
 800d1f4:	3101      	adds	r1, #1
 800d1f6:	6129      	str	r1, [r5, #16]
 800d1f8:	e7ee      	b.n	800d1d8 <_printf_float+0x1c8>
 800d1fa:	2201      	movs	r2, #1
 800d1fc:	2900      	cmp	r1, #0
 800d1fe:	dce0      	bgt.n	800d1c2 <_printf_float+0x1b2>
 800d200:	1892      	adds	r2, r2, r2
 800d202:	1a52      	subs	r2, r2, r1
 800d204:	e7dd      	b.n	800d1c2 <_printf_float+0x1b2>
 800d206:	682a      	ldr	r2, [r5, #0]
 800d208:	0553      	lsls	r3, r2, #21
 800d20a:	d408      	bmi.n	800d21e <_printf_float+0x20e>
 800d20c:	692b      	ldr	r3, [r5, #16]
 800d20e:	003a      	movs	r2, r7
 800d210:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d212:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d214:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d216:	47a0      	blx	r4
 800d218:	3001      	adds	r0, #1
 800d21a:	d129      	bne.n	800d270 <_printf_float+0x260>
 800d21c:	e754      	b.n	800d0c8 <_printf_float+0xb8>
 800d21e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d220:	2b65      	cmp	r3, #101	@ 0x65
 800d222:	d800      	bhi.n	800d226 <_printf_float+0x216>
 800d224:	e0db      	b.n	800d3de <_printf_float+0x3ce>
 800d226:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800d228:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d22a:	2200      	movs	r2, #0
 800d22c:	2300      	movs	r3, #0
 800d22e:	f7f3 f917 	bl	8000460 <__aeabi_dcmpeq>
 800d232:	2800      	cmp	r0, #0
 800d234:	d033      	beq.n	800d29e <_printf_float+0x28e>
 800d236:	2301      	movs	r3, #1
 800d238:	4a37      	ldr	r2, [pc, #220]	@ (800d318 <_printf_float+0x308>)
 800d23a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d23c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d23e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d240:	47a0      	blx	r4
 800d242:	3001      	adds	r0, #1
 800d244:	d100      	bne.n	800d248 <_printf_float+0x238>
 800d246:	e73f      	b.n	800d0c8 <_printf_float+0xb8>
 800d248:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d24a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d24c:	42b3      	cmp	r3, r6
 800d24e:	db02      	blt.n	800d256 <_printf_float+0x246>
 800d250:	682b      	ldr	r3, [r5, #0]
 800d252:	07db      	lsls	r3, r3, #31
 800d254:	d50c      	bpl.n	800d270 <_printf_float+0x260>
 800d256:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d258:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d25a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d25c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d25e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d260:	47a0      	blx	r4
 800d262:	2400      	movs	r4, #0
 800d264:	3001      	adds	r0, #1
 800d266:	d100      	bne.n	800d26a <_printf_float+0x25a>
 800d268:	e72e      	b.n	800d0c8 <_printf_float+0xb8>
 800d26a:	1e73      	subs	r3, r6, #1
 800d26c:	42a3      	cmp	r3, r4
 800d26e:	dc0a      	bgt.n	800d286 <_printf_float+0x276>
 800d270:	682b      	ldr	r3, [r5, #0]
 800d272:	079b      	lsls	r3, r3, #30
 800d274:	d500      	bpl.n	800d278 <_printf_float+0x268>
 800d276:	e106      	b.n	800d486 <_printf_float+0x476>
 800d278:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d27a:	68e8      	ldr	r0, [r5, #12]
 800d27c:	4298      	cmp	r0, r3
 800d27e:	db00      	blt.n	800d282 <_printf_float+0x272>
 800d280:	e724      	b.n	800d0cc <_printf_float+0xbc>
 800d282:	0018      	movs	r0, r3
 800d284:	e722      	b.n	800d0cc <_printf_float+0xbc>
 800d286:	002a      	movs	r2, r5
 800d288:	2301      	movs	r3, #1
 800d28a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d28c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d28e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d290:	321a      	adds	r2, #26
 800d292:	47b8      	blx	r7
 800d294:	3001      	adds	r0, #1
 800d296:	d100      	bne.n	800d29a <_printf_float+0x28a>
 800d298:	e716      	b.n	800d0c8 <_printf_float+0xb8>
 800d29a:	3401      	adds	r4, #1
 800d29c:	e7e5      	b.n	800d26a <_printf_float+0x25a>
 800d29e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	dc3b      	bgt.n	800d31c <_printf_float+0x30c>
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	4a1c      	ldr	r2, [pc, #112]	@ (800d318 <_printf_float+0x308>)
 800d2a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d2aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d2ac:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d2ae:	47a0      	blx	r4
 800d2b0:	3001      	adds	r0, #1
 800d2b2:	d100      	bne.n	800d2b6 <_printf_float+0x2a6>
 800d2b4:	e708      	b.n	800d0c8 <_printf_float+0xb8>
 800d2b6:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d2b8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d2ba:	4333      	orrs	r3, r6
 800d2bc:	d102      	bne.n	800d2c4 <_printf_float+0x2b4>
 800d2be:	682b      	ldr	r3, [r5, #0]
 800d2c0:	07db      	lsls	r3, r3, #31
 800d2c2:	d5d5      	bpl.n	800d270 <_printf_float+0x260>
 800d2c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d2c6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d2c8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d2ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d2cc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d2ce:	47a0      	blx	r4
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	3001      	adds	r0, #1
 800d2d4:	d100      	bne.n	800d2d8 <_printf_float+0x2c8>
 800d2d6:	e6f7      	b.n	800d0c8 <_printf_float+0xb8>
 800d2d8:	930c      	str	r3, [sp, #48]	@ 0x30
 800d2da:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d2dc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d2de:	425b      	negs	r3, r3
 800d2e0:	4293      	cmp	r3, r2
 800d2e2:	dc01      	bgt.n	800d2e8 <_printf_float+0x2d8>
 800d2e4:	0033      	movs	r3, r6
 800d2e6:	e792      	b.n	800d20e <_printf_float+0x1fe>
 800d2e8:	002a      	movs	r2, r5
 800d2ea:	2301      	movs	r3, #1
 800d2ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d2ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d2f0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d2f2:	321a      	adds	r2, #26
 800d2f4:	47a0      	blx	r4
 800d2f6:	3001      	adds	r0, #1
 800d2f8:	d100      	bne.n	800d2fc <_printf_float+0x2ec>
 800d2fa:	e6e5      	b.n	800d0c8 <_printf_float+0xb8>
 800d2fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d2fe:	3301      	adds	r3, #1
 800d300:	e7ea      	b.n	800d2d8 <_printf_float+0x2c8>
 800d302:	46c0      	nop			@ (mov r8, r8)
 800d304:	7fefffff 	.word	0x7fefffff
 800d308:	08012a88 	.word	0x08012a88
 800d30c:	08012a84 	.word	0x08012a84
 800d310:	08012a90 	.word	0x08012a90
 800d314:	08012a8c 	.word	0x08012a8c
 800d318:	08012a94 	.word	0x08012a94
 800d31c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d31e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800d320:	930c      	str	r3, [sp, #48]	@ 0x30
 800d322:	429e      	cmp	r6, r3
 800d324:	dd00      	ble.n	800d328 <_printf_float+0x318>
 800d326:	001e      	movs	r6, r3
 800d328:	2e00      	cmp	r6, #0
 800d32a:	dc31      	bgt.n	800d390 <_printf_float+0x380>
 800d32c:	43f3      	mvns	r3, r6
 800d32e:	2400      	movs	r4, #0
 800d330:	17db      	asrs	r3, r3, #31
 800d332:	4033      	ands	r3, r6
 800d334:	930e      	str	r3, [sp, #56]	@ 0x38
 800d336:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800d338:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d33a:	1af3      	subs	r3, r6, r3
 800d33c:	42a3      	cmp	r3, r4
 800d33e:	dc30      	bgt.n	800d3a2 <_printf_float+0x392>
 800d340:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d342:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d344:	429a      	cmp	r2, r3
 800d346:	dc38      	bgt.n	800d3ba <_printf_float+0x3aa>
 800d348:	682b      	ldr	r3, [r5, #0]
 800d34a:	07db      	lsls	r3, r3, #31
 800d34c:	d435      	bmi.n	800d3ba <_printf_float+0x3aa>
 800d34e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800d350:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d352:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d354:	1b9b      	subs	r3, r3, r6
 800d356:	1b14      	subs	r4, r2, r4
 800d358:	429c      	cmp	r4, r3
 800d35a:	dd00      	ble.n	800d35e <_printf_float+0x34e>
 800d35c:	001c      	movs	r4, r3
 800d35e:	2c00      	cmp	r4, #0
 800d360:	dc34      	bgt.n	800d3cc <_printf_float+0x3bc>
 800d362:	43e3      	mvns	r3, r4
 800d364:	2600      	movs	r6, #0
 800d366:	17db      	asrs	r3, r3, #31
 800d368:	401c      	ands	r4, r3
 800d36a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d36c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d36e:	1ad3      	subs	r3, r2, r3
 800d370:	1b1b      	subs	r3, r3, r4
 800d372:	42b3      	cmp	r3, r6
 800d374:	dc00      	bgt.n	800d378 <_printf_float+0x368>
 800d376:	e77b      	b.n	800d270 <_printf_float+0x260>
 800d378:	002a      	movs	r2, r5
 800d37a:	2301      	movs	r3, #1
 800d37c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d37e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d380:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d382:	321a      	adds	r2, #26
 800d384:	47b8      	blx	r7
 800d386:	3001      	adds	r0, #1
 800d388:	d100      	bne.n	800d38c <_printf_float+0x37c>
 800d38a:	e69d      	b.n	800d0c8 <_printf_float+0xb8>
 800d38c:	3601      	adds	r6, #1
 800d38e:	e7ec      	b.n	800d36a <_printf_float+0x35a>
 800d390:	0033      	movs	r3, r6
 800d392:	003a      	movs	r2, r7
 800d394:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d396:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d398:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d39a:	47a0      	blx	r4
 800d39c:	3001      	adds	r0, #1
 800d39e:	d1c5      	bne.n	800d32c <_printf_float+0x31c>
 800d3a0:	e692      	b.n	800d0c8 <_printf_float+0xb8>
 800d3a2:	002a      	movs	r2, r5
 800d3a4:	2301      	movs	r3, #1
 800d3a6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3a8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3aa:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d3ac:	321a      	adds	r2, #26
 800d3ae:	47b0      	blx	r6
 800d3b0:	3001      	adds	r0, #1
 800d3b2:	d100      	bne.n	800d3b6 <_printf_float+0x3a6>
 800d3b4:	e688      	b.n	800d0c8 <_printf_float+0xb8>
 800d3b6:	3401      	adds	r4, #1
 800d3b8:	e7bd      	b.n	800d336 <_printf_float+0x326>
 800d3ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d3be:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3c0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3c2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d3c4:	47a0      	blx	r4
 800d3c6:	3001      	adds	r0, #1
 800d3c8:	d1c1      	bne.n	800d34e <_printf_float+0x33e>
 800d3ca:	e67d      	b.n	800d0c8 <_printf_float+0xb8>
 800d3cc:	19ba      	adds	r2, r7, r6
 800d3ce:	0023      	movs	r3, r4
 800d3d0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d3d6:	47b0      	blx	r6
 800d3d8:	3001      	adds	r0, #1
 800d3da:	d1c2      	bne.n	800d362 <_printf_float+0x352>
 800d3dc:	e674      	b.n	800d0c8 <_printf_float+0xb8>
 800d3de:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d3e0:	930c      	str	r3, [sp, #48]	@ 0x30
 800d3e2:	2b01      	cmp	r3, #1
 800d3e4:	dc02      	bgt.n	800d3ec <_printf_float+0x3dc>
 800d3e6:	2301      	movs	r3, #1
 800d3e8:	421a      	tst	r2, r3
 800d3ea:	d039      	beq.n	800d460 <_printf_float+0x450>
 800d3ec:	2301      	movs	r3, #1
 800d3ee:	003a      	movs	r2, r7
 800d3f0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3f4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d3f6:	47b0      	blx	r6
 800d3f8:	3001      	adds	r0, #1
 800d3fa:	d100      	bne.n	800d3fe <_printf_float+0x3ee>
 800d3fc:	e664      	b.n	800d0c8 <_printf_float+0xb8>
 800d3fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d400:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d402:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d404:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d406:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d408:	47b0      	blx	r6
 800d40a:	3001      	adds	r0, #1
 800d40c:	d100      	bne.n	800d410 <_printf_float+0x400>
 800d40e:	e65b      	b.n	800d0c8 <_printf_float+0xb8>
 800d410:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800d412:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d414:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d416:	2200      	movs	r2, #0
 800d418:	3b01      	subs	r3, #1
 800d41a:	930c      	str	r3, [sp, #48]	@ 0x30
 800d41c:	2300      	movs	r3, #0
 800d41e:	f7f3 f81f 	bl	8000460 <__aeabi_dcmpeq>
 800d422:	2800      	cmp	r0, #0
 800d424:	d11a      	bne.n	800d45c <_printf_float+0x44c>
 800d426:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d428:	1c7a      	adds	r2, r7, #1
 800d42a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d42c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d42e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d430:	47b0      	blx	r6
 800d432:	3001      	adds	r0, #1
 800d434:	d10e      	bne.n	800d454 <_printf_float+0x444>
 800d436:	e647      	b.n	800d0c8 <_printf_float+0xb8>
 800d438:	002a      	movs	r2, r5
 800d43a:	2301      	movs	r3, #1
 800d43c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d43e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d440:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d442:	321a      	adds	r2, #26
 800d444:	47b8      	blx	r7
 800d446:	3001      	adds	r0, #1
 800d448:	d100      	bne.n	800d44c <_printf_float+0x43c>
 800d44a:	e63d      	b.n	800d0c8 <_printf_float+0xb8>
 800d44c:	3601      	adds	r6, #1
 800d44e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d450:	429e      	cmp	r6, r3
 800d452:	dbf1      	blt.n	800d438 <_printf_float+0x428>
 800d454:	002a      	movs	r2, r5
 800d456:	0023      	movs	r3, r4
 800d458:	3250      	adds	r2, #80	@ 0x50
 800d45a:	e6d9      	b.n	800d210 <_printf_float+0x200>
 800d45c:	2600      	movs	r6, #0
 800d45e:	e7f6      	b.n	800d44e <_printf_float+0x43e>
 800d460:	003a      	movs	r2, r7
 800d462:	e7e2      	b.n	800d42a <_printf_float+0x41a>
 800d464:	002a      	movs	r2, r5
 800d466:	2301      	movs	r3, #1
 800d468:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d46a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d46c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d46e:	3219      	adds	r2, #25
 800d470:	47b0      	blx	r6
 800d472:	3001      	adds	r0, #1
 800d474:	d100      	bne.n	800d478 <_printf_float+0x468>
 800d476:	e627      	b.n	800d0c8 <_printf_float+0xb8>
 800d478:	3401      	adds	r4, #1
 800d47a:	68eb      	ldr	r3, [r5, #12]
 800d47c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d47e:	1a9b      	subs	r3, r3, r2
 800d480:	42a3      	cmp	r3, r4
 800d482:	dcef      	bgt.n	800d464 <_printf_float+0x454>
 800d484:	e6f8      	b.n	800d278 <_printf_float+0x268>
 800d486:	2400      	movs	r4, #0
 800d488:	e7f7      	b.n	800d47a <_printf_float+0x46a>
 800d48a:	46c0      	nop			@ (mov r8, r8)

0800d48c <_printf_common>:
 800d48c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d48e:	0016      	movs	r6, r2
 800d490:	9301      	str	r3, [sp, #4]
 800d492:	688a      	ldr	r2, [r1, #8]
 800d494:	690b      	ldr	r3, [r1, #16]
 800d496:	000c      	movs	r4, r1
 800d498:	9000      	str	r0, [sp, #0]
 800d49a:	4293      	cmp	r3, r2
 800d49c:	da00      	bge.n	800d4a0 <_printf_common+0x14>
 800d49e:	0013      	movs	r3, r2
 800d4a0:	0022      	movs	r2, r4
 800d4a2:	6033      	str	r3, [r6, #0]
 800d4a4:	3243      	adds	r2, #67	@ 0x43
 800d4a6:	7812      	ldrb	r2, [r2, #0]
 800d4a8:	2a00      	cmp	r2, #0
 800d4aa:	d001      	beq.n	800d4b0 <_printf_common+0x24>
 800d4ac:	3301      	adds	r3, #1
 800d4ae:	6033      	str	r3, [r6, #0]
 800d4b0:	6823      	ldr	r3, [r4, #0]
 800d4b2:	069b      	lsls	r3, r3, #26
 800d4b4:	d502      	bpl.n	800d4bc <_printf_common+0x30>
 800d4b6:	6833      	ldr	r3, [r6, #0]
 800d4b8:	3302      	adds	r3, #2
 800d4ba:	6033      	str	r3, [r6, #0]
 800d4bc:	6822      	ldr	r2, [r4, #0]
 800d4be:	2306      	movs	r3, #6
 800d4c0:	0015      	movs	r5, r2
 800d4c2:	401d      	ands	r5, r3
 800d4c4:	421a      	tst	r2, r3
 800d4c6:	d027      	beq.n	800d518 <_printf_common+0x8c>
 800d4c8:	0023      	movs	r3, r4
 800d4ca:	3343      	adds	r3, #67	@ 0x43
 800d4cc:	781b      	ldrb	r3, [r3, #0]
 800d4ce:	1e5a      	subs	r2, r3, #1
 800d4d0:	4193      	sbcs	r3, r2
 800d4d2:	6822      	ldr	r2, [r4, #0]
 800d4d4:	0692      	lsls	r2, r2, #26
 800d4d6:	d430      	bmi.n	800d53a <_printf_common+0xae>
 800d4d8:	0022      	movs	r2, r4
 800d4da:	9901      	ldr	r1, [sp, #4]
 800d4dc:	9800      	ldr	r0, [sp, #0]
 800d4de:	9d08      	ldr	r5, [sp, #32]
 800d4e0:	3243      	adds	r2, #67	@ 0x43
 800d4e2:	47a8      	blx	r5
 800d4e4:	3001      	adds	r0, #1
 800d4e6:	d025      	beq.n	800d534 <_printf_common+0xa8>
 800d4e8:	2206      	movs	r2, #6
 800d4ea:	6823      	ldr	r3, [r4, #0]
 800d4ec:	2500      	movs	r5, #0
 800d4ee:	4013      	ands	r3, r2
 800d4f0:	2b04      	cmp	r3, #4
 800d4f2:	d105      	bne.n	800d500 <_printf_common+0x74>
 800d4f4:	6833      	ldr	r3, [r6, #0]
 800d4f6:	68e5      	ldr	r5, [r4, #12]
 800d4f8:	1aed      	subs	r5, r5, r3
 800d4fa:	43eb      	mvns	r3, r5
 800d4fc:	17db      	asrs	r3, r3, #31
 800d4fe:	401d      	ands	r5, r3
 800d500:	68a3      	ldr	r3, [r4, #8]
 800d502:	6922      	ldr	r2, [r4, #16]
 800d504:	4293      	cmp	r3, r2
 800d506:	dd01      	ble.n	800d50c <_printf_common+0x80>
 800d508:	1a9b      	subs	r3, r3, r2
 800d50a:	18ed      	adds	r5, r5, r3
 800d50c:	2600      	movs	r6, #0
 800d50e:	42b5      	cmp	r5, r6
 800d510:	d120      	bne.n	800d554 <_printf_common+0xc8>
 800d512:	2000      	movs	r0, #0
 800d514:	e010      	b.n	800d538 <_printf_common+0xac>
 800d516:	3501      	adds	r5, #1
 800d518:	68e3      	ldr	r3, [r4, #12]
 800d51a:	6832      	ldr	r2, [r6, #0]
 800d51c:	1a9b      	subs	r3, r3, r2
 800d51e:	42ab      	cmp	r3, r5
 800d520:	ddd2      	ble.n	800d4c8 <_printf_common+0x3c>
 800d522:	0022      	movs	r2, r4
 800d524:	2301      	movs	r3, #1
 800d526:	9901      	ldr	r1, [sp, #4]
 800d528:	9800      	ldr	r0, [sp, #0]
 800d52a:	9f08      	ldr	r7, [sp, #32]
 800d52c:	3219      	adds	r2, #25
 800d52e:	47b8      	blx	r7
 800d530:	3001      	adds	r0, #1
 800d532:	d1f0      	bne.n	800d516 <_printf_common+0x8a>
 800d534:	2001      	movs	r0, #1
 800d536:	4240      	negs	r0, r0
 800d538:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d53a:	2030      	movs	r0, #48	@ 0x30
 800d53c:	18e1      	adds	r1, r4, r3
 800d53e:	3143      	adds	r1, #67	@ 0x43
 800d540:	7008      	strb	r0, [r1, #0]
 800d542:	0021      	movs	r1, r4
 800d544:	1c5a      	adds	r2, r3, #1
 800d546:	3145      	adds	r1, #69	@ 0x45
 800d548:	7809      	ldrb	r1, [r1, #0]
 800d54a:	18a2      	adds	r2, r4, r2
 800d54c:	3243      	adds	r2, #67	@ 0x43
 800d54e:	3302      	adds	r3, #2
 800d550:	7011      	strb	r1, [r2, #0]
 800d552:	e7c1      	b.n	800d4d8 <_printf_common+0x4c>
 800d554:	0022      	movs	r2, r4
 800d556:	2301      	movs	r3, #1
 800d558:	9901      	ldr	r1, [sp, #4]
 800d55a:	9800      	ldr	r0, [sp, #0]
 800d55c:	9f08      	ldr	r7, [sp, #32]
 800d55e:	321a      	adds	r2, #26
 800d560:	47b8      	blx	r7
 800d562:	3001      	adds	r0, #1
 800d564:	d0e6      	beq.n	800d534 <_printf_common+0xa8>
 800d566:	3601      	adds	r6, #1
 800d568:	e7d1      	b.n	800d50e <_printf_common+0x82>
	...

0800d56c <_printf_i>:
 800d56c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d56e:	b08b      	sub	sp, #44	@ 0x2c
 800d570:	9206      	str	r2, [sp, #24]
 800d572:	000a      	movs	r2, r1
 800d574:	3243      	adds	r2, #67	@ 0x43
 800d576:	9307      	str	r3, [sp, #28]
 800d578:	9005      	str	r0, [sp, #20]
 800d57a:	9203      	str	r2, [sp, #12]
 800d57c:	7e0a      	ldrb	r2, [r1, #24]
 800d57e:	000c      	movs	r4, r1
 800d580:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d582:	2a78      	cmp	r2, #120	@ 0x78
 800d584:	d809      	bhi.n	800d59a <_printf_i+0x2e>
 800d586:	2a62      	cmp	r2, #98	@ 0x62
 800d588:	d80b      	bhi.n	800d5a2 <_printf_i+0x36>
 800d58a:	2a00      	cmp	r2, #0
 800d58c:	d100      	bne.n	800d590 <_printf_i+0x24>
 800d58e:	e0ba      	b.n	800d706 <_printf_i+0x19a>
 800d590:	497a      	ldr	r1, [pc, #488]	@ (800d77c <_printf_i+0x210>)
 800d592:	9104      	str	r1, [sp, #16]
 800d594:	2a58      	cmp	r2, #88	@ 0x58
 800d596:	d100      	bne.n	800d59a <_printf_i+0x2e>
 800d598:	e08e      	b.n	800d6b8 <_printf_i+0x14c>
 800d59a:	0025      	movs	r5, r4
 800d59c:	3542      	adds	r5, #66	@ 0x42
 800d59e:	702a      	strb	r2, [r5, #0]
 800d5a0:	e022      	b.n	800d5e8 <_printf_i+0x7c>
 800d5a2:	0010      	movs	r0, r2
 800d5a4:	3863      	subs	r0, #99	@ 0x63
 800d5a6:	2815      	cmp	r0, #21
 800d5a8:	d8f7      	bhi.n	800d59a <_printf_i+0x2e>
 800d5aa:	f7f2 fdc9 	bl	8000140 <__gnu_thumb1_case_shi>
 800d5ae:	0016      	.short	0x0016
 800d5b0:	fff6001f 	.word	0xfff6001f
 800d5b4:	fff6fff6 	.word	0xfff6fff6
 800d5b8:	001ffff6 	.word	0x001ffff6
 800d5bc:	fff6fff6 	.word	0xfff6fff6
 800d5c0:	fff6fff6 	.word	0xfff6fff6
 800d5c4:	0036009f 	.word	0x0036009f
 800d5c8:	fff6007e 	.word	0xfff6007e
 800d5cc:	00b0fff6 	.word	0x00b0fff6
 800d5d0:	0036fff6 	.word	0x0036fff6
 800d5d4:	fff6fff6 	.word	0xfff6fff6
 800d5d8:	0082      	.short	0x0082
 800d5da:	0025      	movs	r5, r4
 800d5dc:	681a      	ldr	r2, [r3, #0]
 800d5de:	3542      	adds	r5, #66	@ 0x42
 800d5e0:	1d11      	adds	r1, r2, #4
 800d5e2:	6019      	str	r1, [r3, #0]
 800d5e4:	6813      	ldr	r3, [r2, #0]
 800d5e6:	702b      	strb	r3, [r5, #0]
 800d5e8:	2301      	movs	r3, #1
 800d5ea:	e09e      	b.n	800d72a <_printf_i+0x1be>
 800d5ec:	6818      	ldr	r0, [r3, #0]
 800d5ee:	6809      	ldr	r1, [r1, #0]
 800d5f0:	1d02      	adds	r2, r0, #4
 800d5f2:	060d      	lsls	r5, r1, #24
 800d5f4:	d50b      	bpl.n	800d60e <_printf_i+0xa2>
 800d5f6:	6806      	ldr	r6, [r0, #0]
 800d5f8:	601a      	str	r2, [r3, #0]
 800d5fa:	2e00      	cmp	r6, #0
 800d5fc:	da03      	bge.n	800d606 <_printf_i+0x9a>
 800d5fe:	232d      	movs	r3, #45	@ 0x2d
 800d600:	9a03      	ldr	r2, [sp, #12]
 800d602:	4276      	negs	r6, r6
 800d604:	7013      	strb	r3, [r2, #0]
 800d606:	4b5d      	ldr	r3, [pc, #372]	@ (800d77c <_printf_i+0x210>)
 800d608:	270a      	movs	r7, #10
 800d60a:	9304      	str	r3, [sp, #16]
 800d60c:	e018      	b.n	800d640 <_printf_i+0xd4>
 800d60e:	6806      	ldr	r6, [r0, #0]
 800d610:	601a      	str	r2, [r3, #0]
 800d612:	0649      	lsls	r1, r1, #25
 800d614:	d5f1      	bpl.n	800d5fa <_printf_i+0x8e>
 800d616:	b236      	sxth	r6, r6
 800d618:	e7ef      	b.n	800d5fa <_printf_i+0x8e>
 800d61a:	6808      	ldr	r0, [r1, #0]
 800d61c:	6819      	ldr	r1, [r3, #0]
 800d61e:	c940      	ldmia	r1!, {r6}
 800d620:	0605      	lsls	r5, r0, #24
 800d622:	d402      	bmi.n	800d62a <_printf_i+0xbe>
 800d624:	0640      	lsls	r0, r0, #25
 800d626:	d500      	bpl.n	800d62a <_printf_i+0xbe>
 800d628:	b2b6      	uxth	r6, r6
 800d62a:	6019      	str	r1, [r3, #0]
 800d62c:	4b53      	ldr	r3, [pc, #332]	@ (800d77c <_printf_i+0x210>)
 800d62e:	270a      	movs	r7, #10
 800d630:	9304      	str	r3, [sp, #16]
 800d632:	2a6f      	cmp	r2, #111	@ 0x6f
 800d634:	d100      	bne.n	800d638 <_printf_i+0xcc>
 800d636:	3f02      	subs	r7, #2
 800d638:	0023      	movs	r3, r4
 800d63a:	2200      	movs	r2, #0
 800d63c:	3343      	adds	r3, #67	@ 0x43
 800d63e:	701a      	strb	r2, [r3, #0]
 800d640:	6863      	ldr	r3, [r4, #4]
 800d642:	60a3      	str	r3, [r4, #8]
 800d644:	2b00      	cmp	r3, #0
 800d646:	db06      	blt.n	800d656 <_printf_i+0xea>
 800d648:	2104      	movs	r1, #4
 800d64a:	6822      	ldr	r2, [r4, #0]
 800d64c:	9d03      	ldr	r5, [sp, #12]
 800d64e:	438a      	bics	r2, r1
 800d650:	6022      	str	r2, [r4, #0]
 800d652:	4333      	orrs	r3, r6
 800d654:	d00c      	beq.n	800d670 <_printf_i+0x104>
 800d656:	9d03      	ldr	r5, [sp, #12]
 800d658:	0030      	movs	r0, r6
 800d65a:	0039      	movs	r1, r7
 800d65c:	f7f2 fe00 	bl	8000260 <__aeabi_uidivmod>
 800d660:	9b04      	ldr	r3, [sp, #16]
 800d662:	3d01      	subs	r5, #1
 800d664:	5c5b      	ldrb	r3, [r3, r1]
 800d666:	702b      	strb	r3, [r5, #0]
 800d668:	0033      	movs	r3, r6
 800d66a:	0006      	movs	r6, r0
 800d66c:	429f      	cmp	r7, r3
 800d66e:	d9f3      	bls.n	800d658 <_printf_i+0xec>
 800d670:	2f08      	cmp	r7, #8
 800d672:	d109      	bne.n	800d688 <_printf_i+0x11c>
 800d674:	6823      	ldr	r3, [r4, #0]
 800d676:	07db      	lsls	r3, r3, #31
 800d678:	d506      	bpl.n	800d688 <_printf_i+0x11c>
 800d67a:	6862      	ldr	r2, [r4, #4]
 800d67c:	6923      	ldr	r3, [r4, #16]
 800d67e:	429a      	cmp	r2, r3
 800d680:	dc02      	bgt.n	800d688 <_printf_i+0x11c>
 800d682:	2330      	movs	r3, #48	@ 0x30
 800d684:	3d01      	subs	r5, #1
 800d686:	702b      	strb	r3, [r5, #0]
 800d688:	9b03      	ldr	r3, [sp, #12]
 800d68a:	1b5b      	subs	r3, r3, r5
 800d68c:	6123      	str	r3, [r4, #16]
 800d68e:	9b07      	ldr	r3, [sp, #28]
 800d690:	0021      	movs	r1, r4
 800d692:	9300      	str	r3, [sp, #0]
 800d694:	9805      	ldr	r0, [sp, #20]
 800d696:	9b06      	ldr	r3, [sp, #24]
 800d698:	aa09      	add	r2, sp, #36	@ 0x24
 800d69a:	f7ff fef7 	bl	800d48c <_printf_common>
 800d69e:	3001      	adds	r0, #1
 800d6a0:	d148      	bne.n	800d734 <_printf_i+0x1c8>
 800d6a2:	2001      	movs	r0, #1
 800d6a4:	4240      	negs	r0, r0
 800d6a6:	b00b      	add	sp, #44	@ 0x2c
 800d6a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6aa:	2220      	movs	r2, #32
 800d6ac:	6809      	ldr	r1, [r1, #0]
 800d6ae:	430a      	orrs	r2, r1
 800d6b0:	6022      	str	r2, [r4, #0]
 800d6b2:	2278      	movs	r2, #120	@ 0x78
 800d6b4:	4932      	ldr	r1, [pc, #200]	@ (800d780 <_printf_i+0x214>)
 800d6b6:	9104      	str	r1, [sp, #16]
 800d6b8:	0021      	movs	r1, r4
 800d6ba:	3145      	adds	r1, #69	@ 0x45
 800d6bc:	700a      	strb	r2, [r1, #0]
 800d6be:	6819      	ldr	r1, [r3, #0]
 800d6c0:	6822      	ldr	r2, [r4, #0]
 800d6c2:	c940      	ldmia	r1!, {r6}
 800d6c4:	0610      	lsls	r0, r2, #24
 800d6c6:	d402      	bmi.n	800d6ce <_printf_i+0x162>
 800d6c8:	0650      	lsls	r0, r2, #25
 800d6ca:	d500      	bpl.n	800d6ce <_printf_i+0x162>
 800d6cc:	b2b6      	uxth	r6, r6
 800d6ce:	6019      	str	r1, [r3, #0]
 800d6d0:	07d3      	lsls	r3, r2, #31
 800d6d2:	d502      	bpl.n	800d6da <_printf_i+0x16e>
 800d6d4:	2320      	movs	r3, #32
 800d6d6:	4313      	orrs	r3, r2
 800d6d8:	6023      	str	r3, [r4, #0]
 800d6da:	2e00      	cmp	r6, #0
 800d6dc:	d001      	beq.n	800d6e2 <_printf_i+0x176>
 800d6de:	2710      	movs	r7, #16
 800d6e0:	e7aa      	b.n	800d638 <_printf_i+0xcc>
 800d6e2:	2220      	movs	r2, #32
 800d6e4:	6823      	ldr	r3, [r4, #0]
 800d6e6:	4393      	bics	r3, r2
 800d6e8:	6023      	str	r3, [r4, #0]
 800d6ea:	e7f8      	b.n	800d6de <_printf_i+0x172>
 800d6ec:	681a      	ldr	r2, [r3, #0]
 800d6ee:	680d      	ldr	r5, [r1, #0]
 800d6f0:	1d10      	adds	r0, r2, #4
 800d6f2:	6949      	ldr	r1, [r1, #20]
 800d6f4:	6018      	str	r0, [r3, #0]
 800d6f6:	6813      	ldr	r3, [r2, #0]
 800d6f8:	062e      	lsls	r6, r5, #24
 800d6fa:	d501      	bpl.n	800d700 <_printf_i+0x194>
 800d6fc:	6019      	str	r1, [r3, #0]
 800d6fe:	e002      	b.n	800d706 <_printf_i+0x19a>
 800d700:	066d      	lsls	r5, r5, #25
 800d702:	d5fb      	bpl.n	800d6fc <_printf_i+0x190>
 800d704:	8019      	strh	r1, [r3, #0]
 800d706:	2300      	movs	r3, #0
 800d708:	9d03      	ldr	r5, [sp, #12]
 800d70a:	6123      	str	r3, [r4, #16]
 800d70c:	e7bf      	b.n	800d68e <_printf_i+0x122>
 800d70e:	681a      	ldr	r2, [r3, #0]
 800d710:	1d11      	adds	r1, r2, #4
 800d712:	6019      	str	r1, [r3, #0]
 800d714:	6815      	ldr	r5, [r2, #0]
 800d716:	2100      	movs	r1, #0
 800d718:	0028      	movs	r0, r5
 800d71a:	6862      	ldr	r2, [r4, #4]
 800d71c:	f000 fc9b 	bl	800e056 <memchr>
 800d720:	2800      	cmp	r0, #0
 800d722:	d001      	beq.n	800d728 <_printf_i+0x1bc>
 800d724:	1b40      	subs	r0, r0, r5
 800d726:	6060      	str	r0, [r4, #4]
 800d728:	6863      	ldr	r3, [r4, #4]
 800d72a:	6123      	str	r3, [r4, #16]
 800d72c:	2300      	movs	r3, #0
 800d72e:	9a03      	ldr	r2, [sp, #12]
 800d730:	7013      	strb	r3, [r2, #0]
 800d732:	e7ac      	b.n	800d68e <_printf_i+0x122>
 800d734:	002a      	movs	r2, r5
 800d736:	6923      	ldr	r3, [r4, #16]
 800d738:	9906      	ldr	r1, [sp, #24]
 800d73a:	9805      	ldr	r0, [sp, #20]
 800d73c:	9d07      	ldr	r5, [sp, #28]
 800d73e:	47a8      	blx	r5
 800d740:	3001      	adds	r0, #1
 800d742:	d0ae      	beq.n	800d6a2 <_printf_i+0x136>
 800d744:	6823      	ldr	r3, [r4, #0]
 800d746:	079b      	lsls	r3, r3, #30
 800d748:	d415      	bmi.n	800d776 <_printf_i+0x20a>
 800d74a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d74c:	68e0      	ldr	r0, [r4, #12]
 800d74e:	4298      	cmp	r0, r3
 800d750:	daa9      	bge.n	800d6a6 <_printf_i+0x13a>
 800d752:	0018      	movs	r0, r3
 800d754:	e7a7      	b.n	800d6a6 <_printf_i+0x13a>
 800d756:	0022      	movs	r2, r4
 800d758:	2301      	movs	r3, #1
 800d75a:	9906      	ldr	r1, [sp, #24]
 800d75c:	9805      	ldr	r0, [sp, #20]
 800d75e:	9e07      	ldr	r6, [sp, #28]
 800d760:	3219      	adds	r2, #25
 800d762:	47b0      	blx	r6
 800d764:	3001      	adds	r0, #1
 800d766:	d09c      	beq.n	800d6a2 <_printf_i+0x136>
 800d768:	3501      	adds	r5, #1
 800d76a:	68e3      	ldr	r3, [r4, #12]
 800d76c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d76e:	1a9b      	subs	r3, r3, r2
 800d770:	42ab      	cmp	r3, r5
 800d772:	dcf0      	bgt.n	800d756 <_printf_i+0x1ea>
 800d774:	e7e9      	b.n	800d74a <_printf_i+0x1de>
 800d776:	2500      	movs	r5, #0
 800d778:	e7f7      	b.n	800d76a <_printf_i+0x1fe>
 800d77a:	46c0      	nop			@ (mov r8, r8)
 800d77c:	08012a96 	.word	0x08012a96
 800d780:	08012aa7 	.word	0x08012aa7

0800d784 <_scanf_float>:
 800d784:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d786:	b08b      	sub	sp, #44	@ 0x2c
 800d788:	0016      	movs	r6, r2
 800d78a:	9003      	str	r0, [sp, #12]
 800d78c:	22ae      	movs	r2, #174	@ 0xae
 800d78e:	2000      	movs	r0, #0
 800d790:	9307      	str	r3, [sp, #28]
 800d792:	688b      	ldr	r3, [r1, #8]
 800d794:	000c      	movs	r4, r1
 800d796:	1e59      	subs	r1, r3, #1
 800d798:	0052      	lsls	r2, r2, #1
 800d79a:	9006      	str	r0, [sp, #24]
 800d79c:	4291      	cmp	r1, r2
 800d79e:	d905      	bls.n	800d7ac <_scanf_float+0x28>
 800d7a0:	3b5e      	subs	r3, #94	@ 0x5e
 800d7a2:	3bff      	subs	r3, #255	@ 0xff
 800d7a4:	9306      	str	r3, [sp, #24]
 800d7a6:	235e      	movs	r3, #94	@ 0x5e
 800d7a8:	33ff      	adds	r3, #255	@ 0xff
 800d7aa:	60a3      	str	r3, [r4, #8]
 800d7ac:	23f0      	movs	r3, #240	@ 0xf0
 800d7ae:	6822      	ldr	r2, [r4, #0]
 800d7b0:	00db      	lsls	r3, r3, #3
 800d7b2:	4313      	orrs	r3, r2
 800d7b4:	6023      	str	r3, [r4, #0]
 800d7b6:	0023      	movs	r3, r4
 800d7b8:	2500      	movs	r5, #0
 800d7ba:	331c      	adds	r3, #28
 800d7bc:	001f      	movs	r7, r3
 800d7be:	9304      	str	r3, [sp, #16]
 800d7c0:	9502      	str	r5, [sp, #8]
 800d7c2:	9509      	str	r5, [sp, #36]	@ 0x24
 800d7c4:	9508      	str	r5, [sp, #32]
 800d7c6:	9501      	str	r5, [sp, #4]
 800d7c8:	9505      	str	r5, [sp, #20]
 800d7ca:	68a2      	ldr	r2, [r4, #8]
 800d7cc:	2a00      	cmp	r2, #0
 800d7ce:	d00a      	beq.n	800d7e6 <_scanf_float+0x62>
 800d7d0:	6833      	ldr	r3, [r6, #0]
 800d7d2:	781b      	ldrb	r3, [r3, #0]
 800d7d4:	2b4e      	cmp	r3, #78	@ 0x4e
 800d7d6:	d844      	bhi.n	800d862 <_scanf_float+0xde>
 800d7d8:	0018      	movs	r0, r3
 800d7da:	2b40      	cmp	r3, #64	@ 0x40
 800d7dc:	d82c      	bhi.n	800d838 <_scanf_float+0xb4>
 800d7de:	382b      	subs	r0, #43	@ 0x2b
 800d7e0:	b2c1      	uxtb	r1, r0
 800d7e2:	290e      	cmp	r1, #14
 800d7e4:	d92a      	bls.n	800d83c <_scanf_float+0xb8>
 800d7e6:	9b01      	ldr	r3, [sp, #4]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d003      	beq.n	800d7f4 <_scanf_float+0x70>
 800d7ec:	6823      	ldr	r3, [r4, #0]
 800d7ee:	4aa6      	ldr	r2, [pc, #664]	@ (800da88 <_scanf_float+0x304>)
 800d7f0:	4013      	ands	r3, r2
 800d7f2:	6023      	str	r3, [r4, #0]
 800d7f4:	9b02      	ldr	r3, [sp, #8]
 800d7f6:	3b01      	subs	r3, #1
 800d7f8:	2b01      	cmp	r3, #1
 800d7fa:	d900      	bls.n	800d7fe <_scanf_float+0x7a>
 800d7fc:	e0fe      	b.n	800d9fc <_scanf_float+0x278>
 800d7fe:	25be      	movs	r5, #190	@ 0xbe
 800d800:	006d      	lsls	r5, r5, #1
 800d802:	9b04      	ldr	r3, [sp, #16]
 800d804:	429f      	cmp	r7, r3
 800d806:	d900      	bls.n	800d80a <_scanf_float+0x86>
 800d808:	e0ee      	b.n	800d9e8 <_scanf_float+0x264>
 800d80a:	2001      	movs	r0, #1
 800d80c:	b00b      	add	sp, #44	@ 0x2c
 800d80e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d810:	0018      	movs	r0, r3
 800d812:	3861      	subs	r0, #97	@ 0x61
 800d814:	280d      	cmp	r0, #13
 800d816:	d8e6      	bhi.n	800d7e6 <_scanf_float+0x62>
 800d818:	f7f2 fc92 	bl	8000140 <__gnu_thumb1_case_shi>
 800d81c:	ffe50089 	.word	0xffe50089
 800d820:	ffe5ffe5 	.word	0xffe5ffe5
 800d824:	00a700bb 	.word	0x00a700bb
 800d828:	ffe5ffe5 	.word	0xffe5ffe5
 800d82c:	ffe5008f 	.word	0xffe5008f
 800d830:	ffe5ffe5 	.word	0xffe5ffe5
 800d834:	006bffe5 	.word	0x006bffe5
 800d838:	3841      	subs	r0, #65	@ 0x41
 800d83a:	e7eb      	b.n	800d814 <_scanf_float+0x90>
 800d83c:	280e      	cmp	r0, #14
 800d83e:	d8d2      	bhi.n	800d7e6 <_scanf_float+0x62>
 800d840:	f7f2 fc7e 	bl	8000140 <__gnu_thumb1_case_shi>
 800d844:	ffd1004f 	.word	0xffd1004f
 800d848:	009d004f 	.word	0x009d004f
 800d84c:	0021ffd1 	.word	0x0021ffd1
 800d850:	00410041 	.word	0x00410041
 800d854:	00410041 	.word	0x00410041
 800d858:	00410041 	.word	0x00410041
 800d85c:	00410041 	.word	0x00410041
 800d860:	0041      	.short	0x0041
 800d862:	2b6e      	cmp	r3, #110	@ 0x6e
 800d864:	d80a      	bhi.n	800d87c <_scanf_float+0xf8>
 800d866:	2b60      	cmp	r3, #96	@ 0x60
 800d868:	d8d2      	bhi.n	800d810 <_scanf_float+0x8c>
 800d86a:	2b54      	cmp	r3, #84	@ 0x54
 800d86c:	d100      	bne.n	800d870 <_scanf_float+0xec>
 800d86e:	e081      	b.n	800d974 <_scanf_float+0x1f0>
 800d870:	2b59      	cmp	r3, #89	@ 0x59
 800d872:	d1b8      	bne.n	800d7e6 <_scanf_float+0x62>
 800d874:	2d07      	cmp	r5, #7
 800d876:	d1b6      	bne.n	800d7e6 <_scanf_float+0x62>
 800d878:	2508      	movs	r5, #8
 800d87a:	e02f      	b.n	800d8dc <_scanf_float+0x158>
 800d87c:	2b74      	cmp	r3, #116	@ 0x74
 800d87e:	d079      	beq.n	800d974 <_scanf_float+0x1f0>
 800d880:	2b79      	cmp	r3, #121	@ 0x79
 800d882:	d0f7      	beq.n	800d874 <_scanf_float+0xf0>
 800d884:	e7af      	b.n	800d7e6 <_scanf_float+0x62>
 800d886:	6821      	ldr	r1, [r4, #0]
 800d888:	05c8      	lsls	r0, r1, #23
 800d88a:	d51c      	bpl.n	800d8c6 <_scanf_float+0x142>
 800d88c:	2380      	movs	r3, #128	@ 0x80
 800d88e:	4399      	bics	r1, r3
 800d890:	9b01      	ldr	r3, [sp, #4]
 800d892:	6021      	str	r1, [r4, #0]
 800d894:	3301      	adds	r3, #1
 800d896:	9301      	str	r3, [sp, #4]
 800d898:	9b06      	ldr	r3, [sp, #24]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d003      	beq.n	800d8a6 <_scanf_float+0x122>
 800d89e:	3b01      	subs	r3, #1
 800d8a0:	3201      	adds	r2, #1
 800d8a2:	9306      	str	r3, [sp, #24]
 800d8a4:	60a2      	str	r2, [r4, #8]
 800d8a6:	68a3      	ldr	r3, [r4, #8]
 800d8a8:	3b01      	subs	r3, #1
 800d8aa:	60a3      	str	r3, [r4, #8]
 800d8ac:	6923      	ldr	r3, [r4, #16]
 800d8ae:	3301      	adds	r3, #1
 800d8b0:	6123      	str	r3, [r4, #16]
 800d8b2:	6873      	ldr	r3, [r6, #4]
 800d8b4:	3b01      	subs	r3, #1
 800d8b6:	6073      	str	r3, [r6, #4]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	dc00      	bgt.n	800d8be <_scanf_float+0x13a>
 800d8bc:	e08a      	b.n	800d9d4 <_scanf_float+0x250>
 800d8be:	6833      	ldr	r3, [r6, #0]
 800d8c0:	3301      	adds	r3, #1
 800d8c2:	6033      	str	r3, [r6, #0]
 800d8c4:	e781      	b.n	800d7ca <_scanf_float+0x46>
 800d8c6:	9a02      	ldr	r2, [sp, #8]
 800d8c8:	1951      	adds	r1, r2, r5
 800d8ca:	2900      	cmp	r1, #0
 800d8cc:	d000      	beq.n	800d8d0 <_scanf_float+0x14c>
 800d8ce:	e78a      	b.n	800d7e6 <_scanf_float+0x62>
 800d8d0:	000d      	movs	r5, r1
 800d8d2:	6822      	ldr	r2, [r4, #0]
 800d8d4:	486d      	ldr	r0, [pc, #436]	@ (800da8c <_scanf_float+0x308>)
 800d8d6:	9102      	str	r1, [sp, #8]
 800d8d8:	4002      	ands	r2, r0
 800d8da:	6022      	str	r2, [r4, #0]
 800d8dc:	703b      	strb	r3, [r7, #0]
 800d8de:	3701      	adds	r7, #1
 800d8e0:	e7e1      	b.n	800d8a6 <_scanf_float+0x122>
 800d8e2:	2180      	movs	r1, #128	@ 0x80
 800d8e4:	6822      	ldr	r2, [r4, #0]
 800d8e6:	420a      	tst	r2, r1
 800d8e8:	d100      	bne.n	800d8ec <_scanf_float+0x168>
 800d8ea:	e77c      	b.n	800d7e6 <_scanf_float+0x62>
 800d8ec:	438a      	bics	r2, r1
 800d8ee:	6022      	str	r2, [r4, #0]
 800d8f0:	e7f4      	b.n	800d8dc <_scanf_float+0x158>
 800d8f2:	9a02      	ldr	r2, [sp, #8]
 800d8f4:	2a00      	cmp	r2, #0
 800d8f6:	d10f      	bne.n	800d918 <_scanf_float+0x194>
 800d8f8:	9a01      	ldr	r2, [sp, #4]
 800d8fa:	2a00      	cmp	r2, #0
 800d8fc:	d10f      	bne.n	800d91e <_scanf_float+0x19a>
 800d8fe:	6822      	ldr	r2, [r4, #0]
 800d900:	21e0      	movs	r1, #224	@ 0xe0
 800d902:	0010      	movs	r0, r2
 800d904:	00c9      	lsls	r1, r1, #3
 800d906:	4008      	ands	r0, r1
 800d908:	4288      	cmp	r0, r1
 800d90a:	d108      	bne.n	800d91e <_scanf_float+0x19a>
 800d90c:	4960      	ldr	r1, [pc, #384]	@ (800da90 <_scanf_float+0x30c>)
 800d90e:	400a      	ands	r2, r1
 800d910:	6022      	str	r2, [r4, #0]
 800d912:	2201      	movs	r2, #1
 800d914:	9202      	str	r2, [sp, #8]
 800d916:	e7e1      	b.n	800d8dc <_scanf_float+0x158>
 800d918:	9a02      	ldr	r2, [sp, #8]
 800d91a:	2a02      	cmp	r2, #2
 800d91c:	d058      	beq.n	800d9d0 <_scanf_float+0x24c>
 800d91e:	2d01      	cmp	r5, #1
 800d920:	d002      	beq.n	800d928 <_scanf_float+0x1a4>
 800d922:	2d04      	cmp	r5, #4
 800d924:	d000      	beq.n	800d928 <_scanf_float+0x1a4>
 800d926:	e75e      	b.n	800d7e6 <_scanf_float+0x62>
 800d928:	3501      	adds	r5, #1
 800d92a:	b2ed      	uxtb	r5, r5
 800d92c:	e7d6      	b.n	800d8dc <_scanf_float+0x158>
 800d92e:	9a02      	ldr	r2, [sp, #8]
 800d930:	2a01      	cmp	r2, #1
 800d932:	d000      	beq.n	800d936 <_scanf_float+0x1b2>
 800d934:	e757      	b.n	800d7e6 <_scanf_float+0x62>
 800d936:	2202      	movs	r2, #2
 800d938:	e7ec      	b.n	800d914 <_scanf_float+0x190>
 800d93a:	2d00      	cmp	r5, #0
 800d93c:	d110      	bne.n	800d960 <_scanf_float+0x1dc>
 800d93e:	9a01      	ldr	r2, [sp, #4]
 800d940:	2a00      	cmp	r2, #0
 800d942:	d000      	beq.n	800d946 <_scanf_float+0x1c2>
 800d944:	e752      	b.n	800d7ec <_scanf_float+0x68>
 800d946:	6822      	ldr	r2, [r4, #0]
 800d948:	21e0      	movs	r1, #224	@ 0xe0
 800d94a:	0010      	movs	r0, r2
 800d94c:	00c9      	lsls	r1, r1, #3
 800d94e:	4008      	ands	r0, r1
 800d950:	4288      	cmp	r0, r1
 800d952:	d000      	beq.n	800d956 <_scanf_float+0x1d2>
 800d954:	e11b      	b.n	800db8e <_scanf_float+0x40a>
 800d956:	494e      	ldr	r1, [pc, #312]	@ (800da90 <_scanf_float+0x30c>)
 800d958:	3501      	adds	r5, #1
 800d95a:	400a      	ands	r2, r1
 800d95c:	6022      	str	r2, [r4, #0]
 800d95e:	e7bd      	b.n	800d8dc <_scanf_float+0x158>
 800d960:	21fd      	movs	r1, #253	@ 0xfd
 800d962:	1eea      	subs	r2, r5, #3
 800d964:	420a      	tst	r2, r1
 800d966:	d0df      	beq.n	800d928 <_scanf_float+0x1a4>
 800d968:	e73d      	b.n	800d7e6 <_scanf_float+0x62>
 800d96a:	2d02      	cmp	r5, #2
 800d96c:	d000      	beq.n	800d970 <_scanf_float+0x1ec>
 800d96e:	e73a      	b.n	800d7e6 <_scanf_float+0x62>
 800d970:	2503      	movs	r5, #3
 800d972:	e7b3      	b.n	800d8dc <_scanf_float+0x158>
 800d974:	2d06      	cmp	r5, #6
 800d976:	d000      	beq.n	800d97a <_scanf_float+0x1f6>
 800d978:	e735      	b.n	800d7e6 <_scanf_float+0x62>
 800d97a:	2507      	movs	r5, #7
 800d97c:	e7ae      	b.n	800d8dc <_scanf_float+0x158>
 800d97e:	6822      	ldr	r2, [r4, #0]
 800d980:	0591      	lsls	r1, r2, #22
 800d982:	d400      	bmi.n	800d986 <_scanf_float+0x202>
 800d984:	e72f      	b.n	800d7e6 <_scanf_float+0x62>
 800d986:	4943      	ldr	r1, [pc, #268]	@ (800da94 <_scanf_float+0x310>)
 800d988:	400a      	ands	r2, r1
 800d98a:	6022      	str	r2, [r4, #0]
 800d98c:	9a01      	ldr	r2, [sp, #4]
 800d98e:	9205      	str	r2, [sp, #20]
 800d990:	e7a4      	b.n	800d8dc <_scanf_float+0x158>
 800d992:	21a0      	movs	r1, #160	@ 0xa0
 800d994:	2080      	movs	r0, #128	@ 0x80
 800d996:	6822      	ldr	r2, [r4, #0]
 800d998:	00c9      	lsls	r1, r1, #3
 800d99a:	4011      	ands	r1, r2
 800d99c:	00c0      	lsls	r0, r0, #3
 800d99e:	4281      	cmp	r1, r0
 800d9a0:	d006      	beq.n	800d9b0 <_scanf_float+0x22c>
 800d9a2:	4202      	tst	r2, r0
 800d9a4:	d100      	bne.n	800d9a8 <_scanf_float+0x224>
 800d9a6:	e71e      	b.n	800d7e6 <_scanf_float+0x62>
 800d9a8:	9901      	ldr	r1, [sp, #4]
 800d9aa:	2900      	cmp	r1, #0
 800d9ac:	d100      	bne.n	800d9b0 <_scanf_float+0x22c>
 800d9ae:	e0ee      	b.n	800db8e <_scanf_float+0x40a>
 800d9b0:	0591      	lsls	r1, r2, #22
 800d9b2:	d404      	bmi.n	800d9be <_scanf_float+0x23a>
 800d9b4:	9901      	ldr	r1, [sp, #4]
 800d9b6:	9805      	ldr	r0, [sp, #20]
 800d9b8:	9709      	str	r7, [sp, #36]	@ 0x24
 800d9ba:	1a09      	subs	r1, r1, r0
 800d9bc:	9108      	str	r1, [sp, #32]
 800d9be:	4934      	ldr	r1, [pc, #208]	@ (800da90 <_scanf_float+0x30c>)
 800d9c0:	400a      	ands	r2, r1
 800d9c2:	21c0      	movs	r1, #192	@ 0xc0
 800d9c4:	0049      	lsls	r1, r1, #1
 800d9c6:	430a      	orrs	r2, r1
 800d9c8:	6022      	str	r2, [r4, #0]
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	9201      	str	r2, [sp, #4]
 800d9ce:	e785      	b.n	800d8dc <_scanf_float+0x158>
 800d9d0:	2203      	movs	r2, #3
 800d9d2:	e79f      	b.n	800d914 <_scanf_float+0x190>
 800d9d4:	23c0      	movs	r3, #192	@ 0xc0
 800d9d6:	005b      	lsls	r3, r3, #1
 800d9d8:	0031      	movs	r1, r6
 800d9da:	58e3      	ldr	r3, [r4, r3]
 800d9dc:	9803      	ldr	r0, [sp, #12]
 800d9de:	4798      	blx	r3
 800d9e0:	2800      	cmp	r0, #0
 800d9e2:	d100      	bne.n	800d9e6 <_scanf_float+0x262>
 800d9e4:	e6f1      	b.n	800d7ca <_scanf_float+0x46>
 800d9e6:	e6fe      	b.n	800d7e6 <_scanf_float+0x62>
 800d9e8:	3f01      	subs	r7, #1
 800d9ea:	5963      	ldr	r3, [r4, r5]
 800d9ec:	0032      	movs	r2, r6
 800d9ee:	7839      	ldrb	r1, [r7, #0]
 800d9f0:	9803      	ldr	r0, [sp, #12]
 800d9f2:	4798      	blx	r3
 800d9f4:	6923      	ldr	r3, [r4, #16]
 800d9f6:	3b01      	subs	r3, #1
 800d9f8:	6123      	str	r3, [r4, #16]
 800d9fa:	e702      	b.n	800d802 <_scanf_float+0x7e>
 800d9fc:	1e6b      	subs	r3, r5, #1
 800d9fe:	2b06      	cmp	r3, #6
 800da00:	d80e      	bhi.n	800da20 <_scanf_float+0x29c>
 800da02:	9702      	str	r7, [sp, #8]
 800da04:	2d02      	cmp	r5, #2
 800da06:	d920      	bls.n	800da4a <_scanf_float+0x2c6>
 800da08:	1beb      	subs	r3, r5, r7
 800da0a:	b2db      	uxtb	r3, r3
 800da0c:	9306      	str	r3, [sp, #24]
 800da0e:	9b02      	ldr	r3, [sp, #8]
 800da10:	9a06      	ldr	r2, [sp, #24]
 800da12:	189b      	adds	r3, r3, r2
 800da14:	b2db      	uxtb	r3, r3
 800da16:	2b03      	cmp	r3, #3
 800da18:	d127      	bne.n	800da6a <_scanf_float+0x2e6>
 800da1a:	3d03      	subs	r5, #3
 800da1c:	b2ed      	uxtb	r5, r5
 800da1e:	1b7f      	subs	r7, r7, r5
 800da20:	6823      	ldr	r3, [r4, #0]
 800da22:	05da      	lsls	r2, r3, #23
 800da24:	d553      	bpl.n	800dace <_scanf_float+0x34a>
 800da26:	055b      	lsls	r3, r3, #21
 800da28:	d536      	bpl.n	800da98 <_scanf_float+0x314>
 800da2a:	25be      	movs	r5, #190	@ 0xbe
 800da2c:	006d      	lsls	r5, r5, #1
 800da2e:	9b04      	ldr	r3, [sp, #16]
 800da30:	429f      	cmp	r7, r3
 800da32:	d800      	bhi.n	800da36 <_scanf_float+0x2b2>
 800da34:	e6e9      	b.n	800d80a <_scanf_float+0x86>
 800da36:	3f01      	subs	r7, #1
 800da38:	5963      	ldr	r3, [r4, r5]
 800da3a:	0032      	movs	r2, r6
 800da3c:	7839      	ldrb	r1, [r7, #0]
 800da3e:	9803      	ldr	r0, [sp, #12]
 800da40:	4798      	blx	r3
 800da42:	6923      	ldr	r3, [r4, #16]
 800da44:	3b01      	subs	r3, #1
 800da46:	6123      	str	r3, [r4, #16]
 800da48:	e7f1      	b.n	800da2e <_scanf_float+0x2aa>
 800da4a:	25be      	movs	r5, #190	@ 0xbe
 800da4c:	006d      	lsls	r5, r5, #1
 800da4e:	9b04      	ldr	r3, [sp, #16]
 800da50:	429f      	cmp	r7, r3
 800da52:	d800      	bhi.n	800da56 <_scanf_float+0x2d2>
 800da54:	e6d9      	b.n	800d80a <_scanf_float+0x86>
 800da56:	3f01      	subs	r7, #1
 800da58:	5963      	ldr	r3, [r4, r5]
 800da5a:	0032      	movs	r2, r6
 800da5c:	7839      	ldrb	r1, [r7, #0]
 800da5e:	9803      	ldr	r0, [sp, #12]
 800da60:	4798      	blx	r3
 800da62:	6923      	ldr	r3, [r4, #16]
 800da64:	3b01      	subs	r3, #1
 800da66:	6123      	str	r3, [r4, #16]
 800da68:	e7f1      	b.n	800da4e <_scanf_float+0x2ca>
 800da6a:	9b02      	ldr	r3, [sp, #8]
 800da6c:	0032      	movs	r2, r6
 800da6e:	3b01      	subs	r3, #1
 800da70:	7819      	ldrb	r1, [r3, #0]
 800da72:	9302      	str	r3, [sp, #8]
 800da74:	23be      	movs	r3, #190	@ 0xbe
 800da76:	005b      	lsls	r3, r3, #1
 800da78:	58e3      	ldr	r3, [r4, r3]
 800da7a:	9803      	ldr	r0, [sp, #12]
 800da7c:	4798      	blx	r3
 800da7e:	6923      	ldr	r3, [r4, #16]
 800da80:	3b01      	subs	r3, #1
 800da82:	6123      	str	r3, [r4, #16]
 800da84:	e7c3      	b.n	800da0e <_scanf_float+0x28a>
 800da86:	46c0      	nop			@ (mov r8, r8)
 800da88:	fffffeff 	.word	0xfffffeff
 800da8c:	fffffe7f 	.word	0xfffffe7f
 800da90:	fffff87f 	.word	0xfffff87f
 800da94:	fffffd7f 	.word	0xfffffd7f
 800da98:	6923      	ldr	r3, [r4, #16]
 800da9a:	1e7d      	subs	r5, r7, #1
 800da9c:	7829      	ldrb	r1, [r5, #0]
 800da9e:	3b01      	subs	r3, #1
 800daa0:	6123      	str	r3, [r4, #16]
 800daa2:	2965      	cmp	r1, #101	@ 0x65
 800daa4:	d00c      	beq.n	800dac0 <_scanf_float+0x33c>
 800daa6:	2945      	cmp	r1, #69	@ 0x45
 800daa8:	d00a      	beq.n	800dac0 <_scanf_float+0x33c>
 800daaa:	23be      	movs	r3, #190	@ 0xbe
 800daac:	005b      	lsls	r3, r3, #1
 800daae:	58e3      	ldr	r3, [r4, r3]
 800dab0:	0032      	movs	r2, r6
 800dab2:	9803      	ldr	r0, [sp, #12]
 800dab4:	4798      	blx	r3
 800dab6:	6923      	ldr	r3, [r4, #16]
 800dab8:	1ebd      	subs	r5, r7, #2
 800daba:	3b01      	subs	r3, #1
 800dabc:	7829      	ldrb	r1, [r5, #0]
 800dabe:	6123      	str	r3, [r4, #16]
 800dac0:	23be      	movs	r3, #190	@ 0xbe
 800dac2:	005b      	lsls	r3, r3, #1
 800dac4:	0032      	movs	r2, r6
 800dac6:	58e3      	ldr	r3, [r4, r3]
 800dac8:	9803      	ldr	r0, [sp, #12]
 800daca:	4798      	blx	r3
 800dacc:	002f      	movs	r7, r5
 800dace:	6821      	ldr	r1, [r4, #0]
 800dad0:	2310      	movs	r3, #16
 800dad2:	000a      	movs	r2, r1
 800dad4:	401a      	ands	r2, r3
 800dad6:	4219      	tst	r1, r3
 800dad8:	d001      	beq.n	800dade <_scanf_float+0x35a>
 800dada:	2000      	movs	r0, #0
 800dadc:	e696      	b.n	800d80c <_scanf_float+0x88>
 800dade:	21c0      	movs	r1, #192	@ 0xc0
 800dae0:	703a      	strb	r2, [r7, #0]
 800dae2:	6823      	ldr	r3, [r4, #0]
 800dae4:	00c9      	lsls	r1, r1, #3
 800dae6:	400b      	ands	r3, r1
 800dae8:	2180      	movs	r1, #128	@ 0x80
 800daea:	00c9      	lsls	r1, r1, #3
 800daec:	428b      	cmp	r3, r1
 800daee:	d126      	bne.n	800db3e <_scanf_float+0x3ba>
 800daf0:	9b05      	ldr	r3, [sp, #20]
 800daf2:	9a01      	ldr	r2, [sp, #4]
 800daf4:	4293      	cmp	r3, r2
 800daf6:	d00c      	beq.n	800db12 <_scanf_float+0x38e>
 800daf8:	1a9a      	subs	r2, r3, r2
 800dafa:	0023      	movs	r3, r4
 800dafc:	3370      	adds	r3, #112	@ 0x70
 800dafe:	33ff      	adds	r3, #255	@ 0xff
 800db00:	429f      	cmp	r7, r3
 800db02:	d302      	bcc.n	800db0a <_scanf_float+0x386>
 800db04:	0027      	movs	r7, r4
 800db06:	376f      	adds	r7, #111	@ 0x6f
 800db08:	37ff      	adds	r7, #255	@ 0xff
 800db0a:	0038      	movs	r0, r7
 800db0c:	4921      	ldr	r1, [pc, #132]	@ (800db94 <_scanf_float+0x410>)
 800db0e:	f000 f909 	bl	800dd24 <siprintf>
 800db12:	2200      	movs	r2, #0
 800db14:	9904      	ldr	r1, [sp, #16]
 800db16:	9803      	ldr	r0, [sp, #12]
 800db18:	f002 fd0a 	bl	8010530 <_strtod_r>
 800db1c:	9b07      	ldr	r3, [sp, #28]
 800db1e:	6822      	ldr	r2, [r4, #0]
 800db20:	0006      	movs	r6, r0
 800db22:	000f      	movs	r7, r1
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	0791      	lsls	r1, r2, #30
 800db28:	d516      	bpl.n	800db58 <_scanf_float+0x3d4>
 800db2a:	9907      	ldr	r1, [sp, #28]
 800db2c:	1d1a      	adds	r2, r3, #4
 800db2e:	600a      	str	r2, [r1, #0]
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	601e      	str	r6, [r3, #0]
 800db34:	605f      	str	r7, [r3, #4]
 800db36:	68e3      	ldr	r3, [r4, #12]
 800db38:	3301      	adds	r3, #1
 800db3a:	60e3      	str	r3, [r4, #12]
 800db3c:	e7cd      	b.n	800dada <_scanf_float+0x356>
 800db3e:	9b08      	ldr	r3, [sp, #32]
 800db40:	2b00      	cmp	r3, #0
 800db42:	d0e6      	beq.n	800db12 <_scanf_float+0x38e>
 800db44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db46:	9803      	ldr	r0, [sp, #12]
 800db48:	1c59      	adds	r1, r3, #1
 800db4a:	230a      	movs	r3, #10
 800db4c:	f002 fd82 	bl	8010654 <_strtol_r>
 800db50:	9b08      	ldr	r3, [sp, #32]
 800db52:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 800db54:	1ac2      	subs	r2, r0, r3
 800db56:	e7d0      	b.n	800dafa <_scanf_float+0x376>
 800db58:	1d19      	adds	r1, r3, #4
 800db5a:	0752      	lsls	r2, r2, #29
 800db5c:	d502      	bpl.n	800db64 <_scanf_float+0x3e0>
 800db5e:	9a07      	ldr	r2, [sp, #28]
 800db60:	6011      	str	r1, [r2, #0]
 800db62:	e7e5      	b.n	800db30 <_scanf_float+0x3ac>
 800db64:	9a07      	ldr	r2, [sp, #28]
 800db66:	0030      	movs	r0, r6
 800db68:	6011      	str	r1, [r2, #0]
 800db6a:	681d      	ldr	r5, [r3, #0]
 800db6c:	0032      	movs	r2, r6
 800db6e:	003b      	movs	r3, r7
 800db70:	0039      	movs	r1, r7
 800db72:	f7f4 fced 	bl	8002550 <__aeabi_dcmpun>
 800db76:	2800      	cmp	r0, #0
 800db78:	d004      	beq.n	800db84 <_scanf_float+0x400>
 800db7a:	4807      	ldr	r0, [pc, #28]	@ (800db98 <_scanf_float+0x414>)
 800db7c:	f000 fa80 	bl	800e080 <nanf>
 800db80:	6028      	str	r0, [r5, #0]
 800db82:	e7d8      	b.n	800db36 <_scanf_float+0x3b2>
 800db84:	0030      	movs	r0, r6
 800db86:	0039      	movs	r1, r7
 800db88:	f7f4 fd92 	bl	80026b0 <__aeabi_d2f>
 800db8c:	e7f8      	b.n	800db80 <_scanf_float+0x3fc>
 800db8e:	2300      	movs	r3, #0
 800db90:	9301      	str	r3, [sp, #4]
 800db92:	e62f      	b.n	800d7f4 <_scanf_float+0x70>
 800db94:	08012ab8 	.word	0x08012ab8
 800db98:	08012bf9 	.word	0x08012bf9

0800db9c <std>:
 800db9c:	2300      	movs	r3, #0
 800db9e:	b510      	push	{r4, lr}
 800dba0:	0004      	movs	r4, r0
 800dba2:	6003      	str	r3, [r0, #0]
 800dba4:	6043      	str	r3, [r0, #4]
 800dba6:	6083      	str	r3, [r0, #8]
 800dba8:	8181      	strh	r1, [r0, #12]
 800dbaa:	6643      	str	r3, [r0, #100]	@ 0x64
 800dbac:	81c2      	strh	r2, [r0, #14]
 800dbae:	6103      	str	r3, [r0, #16]
 800dbb0:	6143      	str	r3, [r0, #20]
 800dbb2:	6183      	str	r3, [r0, #24]
 800dbb4:	0019      	movs	r1, r3
 800dbb6:	2208      	movs	r2, #8
 800dbb8:	305c      	adds	r0, #92	@ 0x5c
 800dbba:	f000 f95b 	bl	800de74 <memset>
 800dbbe:	4b0b      	ldr	r3, [pc, #44]	@ (800dbec <std+0x50>)
 800dbc0:	6224      	str	r4, [r4, #32]
 800dbc2:	6263      	str	r3, [r4, #36]	@ 0x24
 800dbc4:	4b0a      	ldr	r3, [pc, #40]	@ (800dbf0 <std+0x54>)
 800dbc6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800dbc8:	4b0a      	ldr	r3, [pc, #40]	@ (800dbf4 <std+0x58>)
 800dbca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800dbcc:	4b0a      	ldr	r3, [pc, #40]	@ (800dbf8 <std+0x5c>)
 800dbce:	6323      	str	r3, [r4, #48]	@ 0x30
 800dbd0:	4b0a      	ldr	r3, [pc, #40]	@ (800dbfc <std+0x60>)
 800dbd2:	429c      	cmp	r4, r3
 800dbd4:	d005      	beq.n	800dbe2 <std+0x46>
 800dbd6:	4b0a      	ldr	r3, [pc, #40]	@ (800dc00 <std+0x64>)
 800dbd8:	429c      	cmp	r4, r3
 800dbda:	d002      	beq.n	800dbe2 <std+0x46>
 800dbdc:	4b09      	ldr	r3, [pc, #36]	@ (800dc04 <std+0x68>)
 800dbde:	429c      	cmp	r4, r3
 800dbe0:	d103      	bne.n	800dbea <std+0x4e>
 800dbe2:	0020      	movs	r0, r4
 800dbe4:	3058      	adds	r0, #88	@ 0x58
 800dbe6:	f000 fa33 	bl	800e050 <__retarget_lock_init_recursive>
 800dbea:	bd10      	pop	{r4, pc}
 800dbec:	0800dd69 	.word	0x0800dd69
 800dbf0:	0800dd91 	.word	0x0800dd91
 800dbf4:	0800ddc9 	.word	0x0800ddc9
 800dbf8:	0800ddf5 	.word	0x0800ddf5
 800dbfc:	20003af4 	.word	0x20003af4
 800dc00:	20003b5c 	.word	0x20003b5c
 800dc04:	20003bc4 	.word	0x20003bc4

0800dc08 <stdio_exit_handler>:
 800dc08:	b510      	push	{r4, lr}
 800dc0a:	4a03      	ldr	r2, [pc, #12]	@ (800dc18 <stdio_exit_handler+0x10>)
 800dc0c:	4903      	ldr	r1, [pc, #12]	@ (800dc1c <stdio_exit_handler+0x14>)
 800dc0e:	4804      	ldr	r0, [pc, #16]	@ (800dc20 <stdio_exit_handler+0x18>)
 800dc10:	f000 f86c 	bl	800dcec <_fwalk_sglue>
 800dc14:	bd10      	pop	{r4, pc}
 800dc16:	46c0      	nop			@ (mov r8, r8)
 800dc18:	2000003c 	.word	0x2000003c
 800dc1c:	08010a25 	.word	0x08010a25
 800dc20:	2000004c 	.word	0x2000004c

0800dc24 <cleanup_stdio>:
 800dc24:	6841      	ldr	r1, [r0, #4]
 800dc26:	4b0b      	ldr	r3, [pc, #44]	@ (800dc54 <cleanup_stdio+0x30>)
 800dc28:	b510      	push	{r4, lr}
 800dc2a:	0004      	movs	r4, r0
 800dc2c:	4299      	cmp	r1, r3
 800dc2e:	d001      	beq.n	800dc34 <cleanup_stdio+0x10>
 800dc30:	f002 fef8 	bl	8010a24 <_fflush_r>
 800dc34:	68a1      	ldr	r1, [r4, #8]
 800dc36:	4b08      	ldr	r3, [pc, #32]	@ (800dc58 <cleanup_stdio+0x34>)
 800dc38:	4299      	cmp	r1, r3
 800dc3a:	d002      	beq.n	800dc42 <cleanup_stdio+0x1e>
 800dc3c:	0020      	movs	r0, r4
 800dc3e:	f002 fef1 	bl	8010a24 <_fflush_r>
 800dc42:	68e1      	ldr	r1, [r4, #12]
 800dc44:	4b05      	ldr	r3, [pc, #20]	@ (800dc5c <cleanup_stdio+0x38>)
 800dc46:	4299      	cmp	r1, r3
 800dc48:	d002      	beq.n	800dc50 <cleanup_stdio+0x2c>
 800dc4a:	0020      	movs	r0, r4
 800dc4c:	f002 feea 	bl	8010a24 <_fflush_r>
 800dc50:	bd10      	pop	{r4, pc}
 800dc52:	46c0      	nop			@ (mov r8, r8)
 800dc54:	20003af4 	.word	0x20003af4
 800dc58:	20003b5c 	.word	0x20003b5c
 800dc5c:	20003bc4 	.word	0x20003bc4

0800dc60 <global_stdio_init.part.0>:
 800dc60:	b510      	push	{r4, lr}
 800dc62:	4b09      	ldr	r3, [pc, #36]	@ (800dc88 <global_stdio_init.part.0+0x28>)
 800dc64:	4a09      	ldr	r2, [pc, #36]	@ (800dc8c <global_stdio_init.part.0+0x2c>)
 800dc66:	2104      	movs	r1, #4
 800dc68:	601a      	str	r2, [r3, #0]
 800dc6a:	4809      	ldr	r0, [pc, #36]	@ (800dc90 <global_stdio_init.part.0+0x30>)
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	f7ff ff95 	bl	800db9c <std>
 800dc72:	2201      	movs	r2, #1
 800dc74:	2109      	movs	r1, #9
 800dc76:	4807      	ldr	r0, [pc, #28]	@ (800dc94 <global_stdio_init.part.0+0x34>)
 800dc78:	f7ff ff90 	bl	800db9c <std>
 800dc7c:	2202      	movs	r2, #2
 800dc7e:	2112      	movs	r1, #18
 800dc80:	4805      	ldr	r0, [pc, #20]	@ (800dc98 <global_stdio_init.part.0+0x38>)
 800dc82:	f7ff ff8b 	bl	800db9c <std>
 800dc86:	bd10      	pop	{r4, pc}
 800dc88:	20003c2c 	.word	0x20003c2c
 800dc8c:	0800dc09 	.word	0x0800dc09
 800dc90:	20003af4 	.word	0x20003af4
 800dc94:	20003b5c 	.word	0x20003b5c
 800dc98:	20003bc4 	.word	0x20003bc4

0800dc9c <__sfp_lock_acquire>:
 800dc9c:	b510      	push	{r4, lr}
 800dc9e:	4802      	ldr	r0, [pc, #8]	@ (800dca8 <__sfp_lock_acquire+0xc>)
 800dca0:	f000 f9d7 	bl	800e052 <__retarget_lock_acquire_recursive>
 800dca4:	bd10      	pop	{r4, pc}
 800dca6:	46c0      	nop			@ (mov r8, r8)
 800dca8:	20003c35 	.word	0x20003c35

0800dcac <__sfp_lock_release>:
 800dcac:	b510      	push	{r4, lr}
 800dcae:	4802      	ldr	r0, [pc, #8]	@ (800dcb8 <__sfp_lock_release+0xc>)
 800dcb0:	f000 f9d0 	bl	800e054 <__retarget_lock_release_recursive>
 800dcb4:	bd10      	pop	{r4, pc}
 800dcb6:	46c0      	nop			@ (mov r8, r8)
 800dcb8:	20003c35 	.word	0x20003c35

0800dcbc <__sinit>:
 800dcbc:	b510      	push	{r4, lr}
 800dcbe:	0004      	movs	r4, r0
 800dcc0:	f7ff ffec 	bl	800dc9c <__sfp_lock_acquire>
 800dcc4:	6a23      	ldr	r3, [r4, #32]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d002      	beq.n	800dcd0 <__sinit+0x14>
 800dcca:	f7ff ffef 	bl	800dcac <__sfp_lock_release>
 800dcce:	bd10      	pop	{r4, pc}
 800dcd0:	4b04      	ldr	r3, [pc, #16]	@ (800dce4 <__sinit+0x28>)
 800dcd2:	6223      	str	r3, [r4, #32]
 800dcd4:	4b04      	ldr	r3, [pc, #16]	@ (800dce8 <__sinit+0x2c>)
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d1f6      	bne.n	800dcca <__sinit+0xe>
 800dcdc:	f7ff ffc0 	bl	800dc60 <global_stdio_init.part.0>
 800dce0:	e7f3      	b.n	800dcca <__sinit+0xe>
 800dce2:	46c0      	nop			@ (mov r8, r8)
 800dce4:	0800dc25 	.word	0x0800dc25
 800dce8:	20003c2c 	.word	0x20003c2c

0800dcec <_fwalk_sglue>:
 800dcec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dcee:	0014      	movs	r4, r2
 800dcf0:	2600      	movs	r6, #0
 800dcf2:	9000      	str	r0, [sp, #0]
 800dcf4:	9101      	str	r1, [sp, #4]
 800dcf6:	68a5      	ldr	r5, [r4, #8]
 800dcf8:	6867      	ldr	r7, [r4, #4]
 800dcfa:	3f01      	subs	r7, #1
 800dcfc:	d504      	bpl.n	800dd08 <_fwalk_sglue+0x1c>
 800dcfe:	6824      	ldr	r4, [r4, #0]
 800dd00:	2c00      	cmp	r4, #0
 800dd02:	d1f8      	bne.n	800dcf6 <_fwalk_sglue+0xa>
 800dd04:	0030      	movs	r0, r6
 800dd06:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dd08:	89ab      	ldrh	r3, [r5, #12]
 800dd0a:	2b01      	cmp	r3, #1
 800dd0c:	d908      	bls.n	800dd20 <_fwalk_sglue+0x34>
 800dd0e:	220e      	movs	r2, #14
 800dd10:	5eab      	ldrsh	r3, [r5, r2]
 800dd12:	3301      	adds	r3, #1
 800dd14:	d004      	beq.n	800dd20 <_fwalk_sglue+0x34>
 800dd16:	0029      	movs	r1, r5
 800dd18:	9800      	ldr	r0, [sp, #0]
 800dd1a:	9b01      	ldr	r3, [sp, #4]
 800dd1c:	4798      	blx	r3
 800dd1e:	4306      	orrs	r6, r0
 800dd20:	3568      	adds	r5, #104	@ 0x68
 800dd22:	e7ea      	b.n	800dcfa <_fwalk_sglue+0xe>

0800dd24 <siprintf>:
 800dd24:	b40e      	push	{r1, r2, r3}
 800dd26:	b510      	push	{r4, lr}
 800dd28:	2400      	movs	r4, #0
 800dd2a:	490c      	ldr	r1, [pc, #48]	@ (800dd5c <siprintf+0x38>)
 800dd2c:	b09d      	sub	sp, #116	@ 0x74
 800dd2e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800dd30:	9002      	str	r0, [sp, #8]
 800dd32:	9006      	str	r0, [sp, #24]
 800dd34:	9107      	str	r1, [sp, #28]
 800dd36:	9104      	str	r1, [sp, #16]
 800dd38:	4809      	ldr	r0, [pc, #36]	@ (800dd60 <siprintf+0x3c>)
 800dd3a:	490a      	ldr	r1, [pc, #40]	@ (800dd64 <siprintf+0x40>)
 800dd3c:	cb04      	ldmia	r3!, {r2}
 800dd3e:	9105      	str	r1, [sp, #20]
 800dd40:	6800      	ldr	r0, [r0, #0]
 800dd42:	a902      	add	r1, sp, #8
 800dd44:	9301      	str	r3, [sp, #4]
 800dd46:	941b      	str	r4, [sp, #108]	@ 0x6c
 800dd48:	f002 fce8 	bl	801071c <_svfiprintf_r>
 800dd4c:	9b02      	ldr	r3, [sp, #8]
 800dd4e:	701c      	strb	r4, [r3, #0]
 800dd50:	b01d      	add	sp, #116	@ 0x74
 800dd52:	bc10      	pop	{r4}
 800dd54:	bc08      	pop	{r3}
 800dd56:	b003      	add	sp, #12
 800dd58:	4718      	bx	r3
 800dd5a:	46c0      	nop			@ (mov r8, r8)
 800dd5c:	7fffffff 	.word	0x7fffffff
 800dd60:	20000048 	.word	0x20000048
 800dd64:	ffff0208 	.word	0xffff0208

0800dd68 <__sread>:
 800dd68:	b570      	push	{r4, r5, r6, lr}
 800dd6a:	000c      	movs	r4, r1
 800dd6c:	250e      	movs	r5, #14
 800dd6e:	5f49      	ldrsh	r1, [r1, r5]
 800dd70:	f000 f91c 	bl	800dfac <_read_r>
 800dd74:	2800      	cmp	r0, #0
 800dd76:	db03      	blt.n	800dd80 <__sread+0x18>
 800dd78:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800dd7a:	181b      	adds	r3, r3, r0
 800dd7c:	6563      	str	r3, [r4, #84]	@ 0x54
 800dd7e:	bd70      	pop	{r4, r5, r6, pc}
 800dd80:	89a3      	ldrh	r3, [r4, #12]
 800dd82:	4a02      	ldr	r2, [pc, #8]	@ (800dd8c <__sread+0x24>)
 800dd84:	4013      	ands	r3, r2
 800dd86:	81a3      	strh	r3, [r4, #12]
 800dd88:	e7f9      	b.n	800dd7e <__sread+0x16>
 800dd8a:	46c0      	nop			@ (mov r8, r8)
 800dd8c:	ffffefff 	.word	0xffffefff

0800dd90 <__swrite>:
 800dd90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd92:	001f      	movs	r7, r3
 800dd94:	898b      	ldrh	r3, [r1, #12]
 800dd96:	0005      	movs	r5, r0
 800dd98:	000c      	movs	r4, r1
 800dd9a:	0016      	movs	r6, r2
 800dd9c:	05db      	lsls	r3, r3, #23
 800dd9e:	d505      	bpl.n	800ddac <__swrite+0x1c>
 800dda0:	230e      	movs	r3, #14
 800dda2:	5ec9      	ldrsh	r1, [r1, r3]
 800dda4:	2200      	movs	r2, #0
 800dda6:	2302      	movs	r3, #2
 800dda8:	f000 f8ec 	bl	800df84 <_lseek_r>
 800ddac:	89a3      	ldrh	r3, [r4, #12]
 800ddae:	4a05      	ldr	r2, [pc, #20]	@ (800ddc4 <__swrite+0x34>)
 800ddb0:	0028      	movs	r0, r5
 800ddb2:	4013      	ands	r3, r2
 800ddb4:	81a3      	strh	r3, [r4, #12]
 800ddb6:	0032      	movs	r2, r6
 800ddb8:	230e      	movs	r3, #14
 800ddba:	5ee1      	ldrsh	r1, [r4, r3]
 800ddbc:	003b      	movs	r3, r7
 800ddbe:	f000 f909 	bl	800dfd4 <_write_r>
 800ddc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ddc4:	ffffefff 	.word	0xffffefff

0800ddc8 <__sseek>:
 800ddc8:	b570      	push	{r4, r5, r6, lr}
 800ddca:	000c      	movs	r4, r1
 800ddcc:	250e      	movs	r5, #14
 800ddce:	5f49      	ldrsh	r1, [r1, r5]
 800ddd0:	f000 f8d8 	bl	800df84 <_lseek_r>
 800ddd4:	89a3      	ldrh	r3, [r4, #12]
 800ddd6:	1c42      	adds	r2, r0, #1
 800ddd8:	d103      	bne.n	800dde2 <__sseek+0x1a>
 800ddda:	4a05      	ldr	r2, [pc, #20]	@ (800ddf0 <__sseek+0x28>)
 800dddc:	4013      	ands	r3, r2
 800ddde:	81a3      	strh	r3, [r4, #12]
 800dde0:	bd70      	pop	{r4, r5, r6, pc}
 800dde2:	2280      	movs	r2, #128	@ 0x80
 800dde4:	0152      	lsls	r2, r2, #5
 800dde6:	4313      	orrs	r3, r2
 800dde8:	81a3      	strh	r3, [r4, #12]
 800ddea:	6560      	str	r0, [r4, #84]	@ 0x54
 800ddec:	e7f8      	b.n	800dde0 <__sseek+0x18>
 800ddee:	46c0      	nop			@ (mov r8, r8)
 800ddf0:	ffffefff 	.word	0xffffefff

0800ddf4 <__sclose>:
 800ddf4:	b510      	push	{r4, lr}
 800ddf6:	230e      	movs	r3, #14
 800ddf8:	5ec9      	ldrsh	r1, [r1, r3]
 800ddfa:	f000 f847 	bl	800de8c <_close_r>
 800ddfe:	bd10      	pop	{r4, pc}

0800de00 <_vsniprintf_r>:
 800de00:	b530      	push	{r4, r5, lr}
 800de02:	0005      	movs	r5, r0
 800de04:	0014      	movs	r4, r2
 800de06:	0008      	movs	r0, r1
 800de08:	001a      	movs	r2, r3
 800de0a:	b09b      	sub	sp, #108	@ 0x6c
 800de0c:	2c00      	cmp	r4, #0
 800de0e:	da05      	bge.n	800de1c <_vsniprintf_r+0x1c>
 800de10:	238b      	movs	r3, #139	@ 0x8b
 800de12:	2001      	movs	r0, #1
 800de14:	602b      	str	r3, [r5, #0]
 800de16:	4240      	negs	r0, r0
 800de18:	b01b      	add	sp, #108	@ 0x6c
 800de1a:	bd30      	pop	{r4, r5, pc}
 800de1c:	2382      	movs	r3, #130	@ 0x82
 800de1e:	4669      	mov	r1, sp
 800de20:	009b      	lsls	r3, r3, #2
 800de22:	818b      	strh	r3, [r1, #12]
 800de24:	2100      	movs	r1, #0
 800de26:	9000      	str	r0, [sp, #0]
 800de28:	9119      	str	r1, [sp, #100]	@ 0x64
 800de2a:	9004      	str	r0, [sp, #16]
 800de2c:	428c      	cmp	r4, r1
 800de2e:	d000      	beq.n	800de32 <_vsniprintf_r+0x32>
 800de30:	1e61      	subs	r1, r4, #1
 800de32:	2301      	movs	r3, #1
 800de34:	9102      	str	r1, [sp, #8]
 800de36:	9105      	str	r1, [sp, #20]
 800de38:	4669      	mov	r1, sp
 800de3a:	425b      	negs	r3, r3
 800de3c:	81cb      	strh	r3, [r1, #14]
 800de3e:	0028      	movs	r0, r5
 800de40:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800de42:	f002 fc6b 	bl	801071c <_svfiprintf_r>
 800de46:	1c43      	adds	r3, r0, #1
 800de48:	da01      	bge.n	800de4e <_vsniprintf_r+0x4e>
 800de4a:	238b      	movs	r3, #139	@ 0x8b
 800de4c:	602b      	str	r3, [r5, #0]
 800de4e:	2c00      	cmp	r4, #0
 800de50:	d0e2      	beq.n	800de18 <_vsniprintf_r+0x18>
 800de52:	2200      	movs	r2, #0
 800de54:	9b00      	ldr	r3, [sp, #0]
 800de56:	701a      	strb	r2, [r3, #0]
 800de58:	e7de      	b.n	800de18 <_vsniprintf_r+0x18>
	...

0800de5c <vsniprintf>:
 800de5c:	b513      	push	{r0, r1, r4, lr}
 800de5e:	4c04      	ldr	r4, [pc, #16]	@ (800de70 <vsniprintf+0x14>)
 800de60:	9300      	str	r3, [sp, #0]
 800de62:	0013      	movs	r3, r2
 800de64:	000a      	movs	r2, r1
 800de66:	0001      	movs	r1, r0
 800de68:	6820      	ldr	r0, [r4, #0]
 800de6a:	f7ff ffc9 	bl	800de00 <_vsniprintf_r>
 800de6e:	bd16      	pop	{r1, r2, r4, pc}
 800de70:	20000048 	.word	0x20000048

0800de74 <memset>:
 800de74:	0003      	movs	r3, r0
 800de76:	1882      	adds	r2, r0, r2
 800de78:	4293      	cmp	r3, r2
 800de7a:	d100      	bne.n	800de7e <memset+0xa>
 800de7c:	4770      	bx	lr
 800de7e:	7019      	strb	r1, [r3, #0]
 800de80:	3301      	adds	r3, #1
 800de82:	e7f9      	b.n	800de78 <memset+0x4>

0800de84 <_localeconv_r>:
 800de84:	4800      	ldr	r0, [pc, #0]	@ (800de88 <_localeconv_r+0x4>)
 800de86:	4770      	bx	lr
 800de88:	20000188 	.word	0x20000188

0800de8c <_close_r>:
 800de8c:	2300      	movs	r3, #0
 800de8e:	b570      	push	{r4, r5, r6, lr}
 800de90:	4d06      	ldr	r5, [pc, #24]	@ (800deac <_close_r+0x20>)
 800de92:	0004      	movs	r4, r0
 800de94:	0008      	movs	r0, r1
 800de96:	602b      	str	r3, [r5, #0]
 800de98:	f7f5 fbe2 	bl	8003660 <_close>
 800de9c:	1c43      	adds	r3, r0, #1
 800de9e:	d103      	bne.n	800dea8 <_close_r+0x1c>
 800dea0:	682b      	ldr	r3, [r5, #0]
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d000      	beq.n	800dea8 <_close_r+0x1c>
 800dea6:	6023      	str	r3, [r4, #0]
 800dea8:	bd70      	pop	{r4, r5, r6, pc}
 800deaa:	46c0      	nop			@ (mov r8, r8)
 800deac:	20003c30 	.word	0x20003c30

0800deb0 <_reclaim_reent>:
 800deb0:	4b33      	ldr	r3, [pc, #204]	@ (800df80 <_reclaim_reent+0xd0>)
 800deb2:	b570      	push	{r4, r5, r6, lr}
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	0004      	movs	r4, r0
 800deb8:	4283      	cmp	r3, r0
 800deba:	d05f      	beq.n	800df7c <_reclaim_reent+0xcc>
 800debc:	69c3      	ldr	r3, [r0, #28]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d027      	beq.n	800df12 <_reclaim_reent+0x62>
 800dec2:	68db      	ldr	r3, [r3, #12]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d00d      	beq.n	800dee4 <_reclaim_reent+0x34>
 800dec8:	2500      	movs	r5, #0
 800deca:	69e3      	ldr	r3, [r4, #28]
 800decc:	68db      	ldr	r3, [r3, #12]
 800dece:	5959      	ldr	r1, [r3, r5]
 800ded0:	2900      	cmp	r1, #0
 800ded2:	d118      	bne.n	800df06 <_reclaim_reent+0x56>
 800ded4:	3504      	adds	r5, #4
 800ded6:	2d80      	cmp	r5, #128	@ 0x80
 800ded8:	d1f7      	bne.n	800deca <_reclaim_reent+0x1a>
 800deda:	69e3      	ldr	r3, [r4, #28]
 800dedc:	0020      	movs	r0, r4
 800dede:	68d9      	ldr	r1, [r3, #12]
 800dee0:	f000 ff48 	bl	800ed74 <_free_r>
 800dee4:	69e3      	ldr	r3, [r4, #28]
 800dee6:	6819      	ldr	r1, [r3, #0]
 800dee8:	2900      	cmp	r1, #0
 800deea:	d002      	beq.n	800def2 <_reclaim_reent+0x42>
 800deec:	0020      	movs	r0, r4
 800deee:	f000 ff41 	bl	800ed74 <_free_r>
 800def2:	69e3      	ldr	r3, [r4, #28]
 800def4:	689d      	ldr	r5, [r3, #8]
 800def6:	2d00      	cmp	r5, #0
 800def8:	d00b      	beq.n	800df12 <_reclaim_reent+0x62>
 800defa:	0029      	movs	r1, r5
 800defc:	0020      	movs	r0, r4
 800defe:	682d      	ldr	r5, [r5, #0]
 800df00:	f000 ff38 	bl	800ed74 <_free_r>
 800df04:	e7f7      	b.n	800def6 <_reclaim_reent+0x46>
 800df06:	680e      	ldr	r6, [r1, #0]
 800df08:	0020      	movs	r0, r4
 800df0a:	f000 ff33 	bl	800ed74 <_free_r>
 800df0e:	0031      	movs	r1, r6
 800df10:	e7de      	b.n	800ded0 <_reclaim_reent+0x20>
 800df12:	6961      	ldr	r1, [r4, #20]
 800df14:	2900      	cmp	r1, #0
 800df16:	d002      	beq.n	800df1e <_reclaim_reent+0x6e>
 800df18:	0020      	movs	r0, r4
 800df1a:	f000 ff2b 	bl	800ed74 <_free_r>
 800df1e:	69e1      	ldr	r1, [r4, #28]
 800df20:	2900      	cmp	r1, #0
 800df22:	d002      	beq.n	800df2a <_reclaim_reent+0x7a>
 800df24:	0020      	movs	r0, r4
 800df26:	f000 ff25 	bl	800ed74 <_free_r>
 800df2a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800df2c:	2900      	cmp	r1, #0
 800df2e:	d002      	beq.n	800df36 <_reclaim_reent+0x86>
 800df30:	0020      	movs	r0, r4
 800df32:	f000 ff1f 	bl	800ed74 <_free_r>
 800df36:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800df38:	2900      	cmp	r1, #0
 800df3a:	d002      	beq.n	800df42 <_reclaim_reent+0x92>
 800df3c:	0020      	movs	r0, r4
 800df3e:	f000 ff19 	bl	800ed74 <_free_r>
 800df42:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800df44:	2900      	cmp	r1, #0
 800df46:	d002      	beq.n	800df4e <_reclaim_reent+0x9e>
 800df48:	0020      	movs	r0, r4
 800df4a:	f000 ff13 	bl	800ed74 <_free_r>
 800df4e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800df50:	2900      	cmp	r1, #0
 800df52:	d002      	beq.n	800df5a <_reclaim_reent+0xaa>
 800df54:	0020      	movs	r0, r4
 800df56:	f000 ff0d 	bl	800ed74 <_free_r>
 800df5a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800df5c:	2900      	cmp	r1, #0
 800df5e:	d002      	beq.n	800df66 <_reclaim_reent+0xb6>
 800df60:	0020      	movs	r0, r4
 800df62:	f000 ff07 	bl	800ed74 <_free_r>
 800df66:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800df68:	2900      	cmp	r1, #0
 800df6a:	d002      	beq.n	800df72 <_reclaim_reent+0xc2>
 800df6c:	0020      	movs	r0, r4
 800df6e:	f000 ff01 	bl	800ed74 <_free_r>
 800df72:	6a23      	ldr	r3, [r4, #32]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d001      	beq.n	800df7c <_reclaim_reent+0xcc>
 800df78:	0020      	movs	r0, r4
 800df7a:	4798      	blx	r3
 800df7c:	bd70      	pop	{r4, r5, r6, pc}
 800df7e:	46c0      	nop			@ (mov r8, r8)
 800df80:	20000048 	.word	0x20000048

0800df84 <_lseek_r>:
 800df84:	b570      	push	{r4, r5, r6, lr}
 800df86:	0004      	movs	r4, r0
 800df88:	0008      	movs	r0, r1
 800df8a:	0011      	movs	r1, r2
 800df8c:	001a      	movs	r2, r3
 800df8e:	2300      	movs	r3, #0
 800df90:	4d05      	ldr	r5, [pc, #20]	@ (800dfa8 <_lseek_r+0x24>)
 800df92:	602b      	str	r3, [r5, #0]
 800df94:	f7f5 fb85 	bl	80036a2 <_lseek>
 800df98:	1c43      	adds	r3, r0, #1
 800df9a:	d103      	bne.n	800dfa4 <_lseek_r+0x20>
 800df9c:	682b      	ldr	r3, [r5, #0]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d000      	beq.n	800dfa4 <_lseek_r+0x20>
 800dfa2:	6023      	str	r3, [r4, #0]
 800dfa4:	bd70      	pop	{r4, r5, r6, pc}
 800dfa6:	46c0      	nop			@ (mov r8, r8)
 800dfa8:	20003c30 	.word	0x20003c30

0800dfac <_read_r>:
 800dfac:	b570      	push	{r4, r5, r6, lr}
 800dfae:	0004      	movs	r4, r0
 800dfb0:	0008      	movs	r0, r1
 800dfb2:	0011      	movs	r1, r2
 800dfb4:	001a      	movs	r2, r3
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	4d05      	ldr	r5, [pc, #20]	@ (800dfd0 <_read_r+0x24>)
 800dfba:	602b      	str	r3, [r5, #0]
 800dfbc:	f7f5 fb17 	bl	80035ee <_read>
 800dfc0:	1c43      	adds	r3, r0, #1
 800dfc2:	d103      	bne.n	800dfcc <_read_r+0x20>
 800dfc4:	682b      	ldr	r3, [r5, #0]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d000      	beq.n	800dfcc <_read_r+0x20>
 800dfca:	6023      	str	r3, [r4, #0]
 800dfcc:	bd70      	pop	{r4, r5, r6, pc}
 800dfce:	46c0      	nop			@ (mov r8, r8)
 800dfd0:	20003c30 	.word	0x20003c30

0800dfd4 <_write_r>:
 800dfd4:	b570      	push	{r4, r5, r6, lr}
 800dfd6:	0004      	movs	r4, r0
 800dfd8:	0008      	movs	r0, r1
 800dfda:	0011      	movs	r1, r2
 800dfdc:	001a      	movs	r2, r3
 800dfde:	2300      	movs	r3, #0
 800dfe0:	4d05      	ldr	r5, [pc, #20]	@ (800dff8 <_write_r+0x24>)
 800dfe2:	602b      	str	r3, [r5, #0]
 800dfe4:	f7f5 fb20 	bl	8003628 <_write>
 800dfe8:	1c43      	adds	r3, r0, #1
 800dfea:	d103      	bne.n	800dff4 <_write_r+0x20>
 800dfec:	682b      	ldr	r3, [r5, #0]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d000      	beq.n	800dff4 <_write_r+0x20>
 800dff2:	6023      	str	r3, [r4, #0]
 800dff4:	bd70      	pop	{r4, r5, r6, pc}
 800dff6:	46c0      	nop			@ (mov r8, r8)
 800dff8:	20003c30 	.word	0x20003c30

0800dffc <__errno>:
 800dffc:	4b01      	ldr	r3, [pc, #4]	@ (800e004 <__errno+0x8>)
 800dffe:	6818      	ldr	r0, [r3, #0]
 800e000:	4770      	bx	lr
 800e002:	46c0      	nop			@ (mov r8, r8)
 800e004:	20000048 	.word	0x20000048

0800e008 <__libc_init_array>:
 800e008:	b570      	push	{r4, r5, r6, lr}
 800e00a:	2600      	movs	r6, #0
 800e00c:	4c0c      	ldr	r4, [pc, #48]	@ (800e040 <__libc_init_array+0x38>)
 800e00e:	4d0d      	ldr	r5, [pc, #52]	@ (800e044 <__libc_init_array+0x3c>)
 800e010:	1b64      	subs	r4, r4, r5
 800e012:	10a4      	asrs	r4, r4, #2
 800e014:	42a6      	cmp	r6, r4
 800e016:	d109      	bne.n	800e02c <__libc_init_array+0x24>
 800e018:	2600      	movs	r6, #0
 800e01a:	f003 fc3b 	bl	8011894 <_init>
 800e01e:	4c0a      	ldr	r4, [pc, #40]	@ (800e048 <__libc_init_array+0x40>)
 800e020:	4d0a      	ldr	r5, [pc, #40]	@ (800e04c <__libc_init_array+0x44>)
 800e022:	1b64      	subs	r4, r4, r5
 800e024:	10a4      	asrs	r4, r4, #2
 800e026:	42a6      	cmp	r6, r4
 800e028:	d105      	bne.n	800e036 <__libc_init_array+0x2e>
 800e02a:	bd70      	pop	{r4, r5, r6, pc}
 800e02c:	00b3      	lsls	r3, r6, #2
 800e02e:	58eb      	ldr	r3, [r5, r3]
 800e030:	4798      	blx	r3
 800e032:	3601      	adds	r6, #1
 800e034:	e7ee      	b.n	800e014 <__libc_init_array+0xc>
 800e036:	00b3      	lsls	r3, r6, #2
 800e038:	58eb      	ldr	r3, [r5, r3]
 800e03a:	4798      	blx	r3
 800e03c:	3601      	adds	r6, #1
 800e03e:	e7f2      	b.n	800e026 <__libc_init_array+0x1e>
 800e040:	08012eb4 	.word	0x08012eb4
 800e044:	08012eb4 	.word	0x08012eb4
 800e048:	08012ebc 	.word	0x08012ebc
 800e04c:	08012eb4 	.word	0x08012eb4

0800e050 <__retarget_lock_init_recursive>:
 800e050:	4770      	bx	lr

0800e052 <__retarget_lock_acquire_recursive>:
 800e052:	4770      	bx	lr

0800e054 <__retarget_lock_release_recursive>:
 800e054:	4770      	bx	lr

0800e056 <memchr>:
 800e056:	b2c9      	uxtb	r1, r1
 800e058:	1882      	adds	r2, r0, r2
 800e05a:	4290      	cmp	r0, r2
 800e05c:	d101      	bne.n	800e062 <memchr+0xc>
 800e05e:	2000      	movs	r0, #0
 800e060:	4770      	bx	lr
 800e062:	7803      	ldrb	r3, [r0, #0]
 800e064:	428b      	cmp	r3, r1
 800e066:	d0fb      	beq.n	800e060 <memchr+0xa>
 800e068:	3001      	adds	r0, #1
 800e06a:	e7f6      	b.n	800e05a <memchr+0x4>

0800e06c <memcpy>:
 800e06c:	2300      	movs	r3, #0
 800e06e:	b510      	push	{r4, lr}
 800e070:	429a      	cmp	r2, r3
 800e072:	d100      	bne.n	800e076 <memcpy+0xa>
 800e074:	bd10      	pop	{r4, pc}
 800e076:	5ccc      	ldrb	r4, [r1, r3]
 800e078:	54c4      	strb	r4, [r0, r3]
 800e07a:	3301      	adds	r3, #1
 800e07c:	e7f8      	b.n	800e070 <memcpy+0x4>
	...

0800e080 <nanf>:
 800e080:	4800      	ldr	r0, [pc, #0]	@ (800e084 <nanf+0x4>)
 800e082:	4770      	bx	lr
 800e084:	7fc00000 	.word	0x7fc00000

0800e088 <quorem>:
 800e088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e08a:	6903      	ldr	r3, [r0, #16]
 800e08c:	690c      	ldr	r4, [r1, #16]
 800e08e:	b089      	sub	sp, #36	@ 0x24
 800e090:	9003      	str	r0, [sp, #12]
 800e092:	9106      	str	r1, [sp, #24]
 800e094:	2000      	movs	r0, #0
 800e096:	42a3      	cmp	r3, r4
 800e098:	db63      	blt.n	800e162 <quorem+0xda>
 800e09a:	000b      	movs	r3, r1
 800e09c:	3c01      	subs	r4, #1
 800e09e:	3314      	adds	r3, #20
 800e0a0:	00a5      	lsls	r5, r4, #2
 800e0a2:	9304      	str	r3, [sp, #16]
 800e0a4:	195b      	adds	r3, r3, r5
 800e0a6:	9305      	str	r3, [sp, #20]
 800e0a8:	9b03      	ldr	r3, [sp, #12]
 800e0aa:	3314      	adds	r3, #20
 800e0ac:	9301      	str	r3, [sp, #4]
 800e0ae:	195d      	adds	r5, r3, r5
 800e0b0:	9b05      	ldr	r3, [sp, #20]
 800e0b2:	682f      	ldr	r7, [r5, #0]
 800e0b4:	681e      	ldr	r6, [r3, #0]
 800e0b6:	0038      	movs	r0, r7
 800e0b8:	3601      	adds	r6, #1
 800e0ba:	0031      	movs	r1, r6
 800e0bc:	f7f2 f84a 	bl	8000154 <__udivsi3>
 800e0c0:	9002      	str	r0, [sp, #8]
 800e0c2:	42b7      	cmp	r7, r6
 800e0c4:	d327      	bcc.n	800e116 <quorem+0x8e>
 800e0c6:	9b04      	ldr	r3, [sp, #16]
 800e0c8:	2700      	movs	r7, #0
 800e0ca:	469c      	mov	ip, r3
 800e0cc:	9e01      	ldr	r6, [sp, #4]
 800e0ce:	9707      	str	r7, [sp, #28]
 800e0d0:	4662      	mov	r2, ip
 800e0d2:	ca08      	ldmia	r2!, {r3}
 800e0d4:	6830      	ldr	r0, [r6, #0]
 800e0d6:	4694      	mov	ip, r2
 800e0d8:	9a02      	ldr	r2, [sp, #8]
 800e0da:	b299      	uxth	r1, r3
 800e0dc:	4351      	muls	r1, r2
 800e0de:	0c1b      	lsrs	r3, r3, #16
 800e0e0:	4353      	muls	r3, r2
 800e0e2:	19c9      	adds	r1, r1, r7
 800e0e4:	0c0a      	lsrs	r2, r1, #16
 800e0e6:	189b      	adds	r3, r3, r2
 800e0e8:	b289      	uxth	r1, r1
 800e0ea:	b282      	uxth	r2, r0
 800e0ec:	1a52      	subs	r2, r2, r1
 800e0ee:	9907      	ldr	r1, [sp, #28]
 800e0f0:	0c1f      	lsrs	r7, r3, #16
 800e0f2:	1852      	adds	r2, r2, r1
 800e0f4:	0c00      	lsrs	r0, r0, #16
 800e0f6:	b29b      	uxth	r3, r3
 800e0f8:	1411      	asrs	r1, r2, #16
 800e0fa:	1ac3      	subs	r3, r0, r3
 800e0fc:	185b      	adds	r3, r3, r1
 800e0fe:	1419      	asrs	r1, r3, #16
 800e100:	b292      	uxth	r2, r2
 800e102:	041b      	lsls	r3, r3, #16
 800e104:	431a      	orrs	r2, r3
 800e106:	9b05      	ldr	r3, [sp, #20]
 800e108:	9107      	str	r1, [sp, #28]
 800e10a:	c604      	stmia	r6!, {r2}
 800e10c:	4563      	cmp	r3, ip
 800e10e:	d2df      	bcs.n	800e0d0 <quorem+0x48>
 800e110:	682b      	ldr	r3, [r5, #0]
 800e112:	2b00      	cmp	r3, #0
 800e114:	d02b      	beq.n	800e16e <quorem+0xe6>
 800e116:	9906      	ldr	r1, [sp, #24]
 800e118:	9803      	ldr	r0, [sp, #12]
 800e11a:	f001 fa03 	bl	800f524 <__mcmp>
 800e11e:	2800      	cmp	r0, #0
 800e120:	db1e      	blt.n	800e160 <quorem+0xd8>
 800e122:	2600      	movs	r6, #0
 800e124:	9d01      	ldr	r5, [sp, #4]
 800e126:	9904      	ldr	r1, [sp, #16]
 800e128:	c901      	ldmia	r1!, {r0}
 800e12a:	682b      	ldr	r3, [r5, #0]
 800e12c:	b287      	uxth	r7, r0
 800e12e:	b29a      	uxth	r2, r3
 800e130:	1bd2      	subs	r2, r2, r7
 800e132:	1992      	adds	r2, r2, r6
 800e134:	0c00      	lsrs	r0, r0, #16
 800e136:	0c1b      	lsrs	r3, r3, #16
 800e138:	1a1b      	subs	r3, r3, r0
 800e13a:	1410      	asrs	r0, r2, #16
 800e13c:	181b      	adds	r3, r3, r0
 800e13e:	141e      	asrs	r6, r3, #16
 800e140:	b292      	uxth	r2, r2
 800e142:	041b      	lsls	r3, r3, #16
 800e144:	431a      	orrs	r2, r3
 800e146:	9b05      	ldr	r3, [sp, #20]
 800e148:	c504      	stmia	r5!, {r2}
 800e14a:	428b      	cmp	r3, r1
 800e14c:	d2ec      	bcs.n	800e128 <quorem+0xa0>
 800e14e:	9a01      	ldr	r2, [sp, #4]
 800e150:	00a3      	lsls	r3, r4, #2
 800e152:	18d3      	adds	r3, r2, r3
 800e154:	681a      	ldr	r2, [r3, #0]
 800e156:	2a00      	cmp	r2, #0
 800e158:	d014      	beq.n	800e184 <quorem+0xfc>
 800e15a:	9b02      	ldr	r3, [sp, #8]
 800e15c:	3301      	adds	r3, #1
 800e15e:	9302      	str	r3, [sp, #8]
 800e160:	9802      	ldr	r0, [sp, #8]
 800e162:	b009      	add	sp, #36	@ 0x24
 800e164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e166:	682b      	ldr	r3, [r5, #0]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d104      	bne.n	800e176 <quorem+0xee>
 800e16c:	3c01      	subs	r4, #1
 800e16e:	9b01      	ldr	r3, [sp, #4]
 800e170:	3d04      	subs	r5, #4
 800e172:	42ab      	cmp	r3, r5
 800e174:	d3f7      	bcc.n	800e166 <quorem+0xde>
 800e176:	9b03      	ldr	r3, [sp, #12]
 800e178:	611c      	str	r4, [r3, #16]
 800e17a:	e7cc      	b.n	800e116 <quorem+0x8e>
 800e17c:	681a      	ldr	r2, [r3, #0]
 800e17e:	2a00      	cmp	r2, #0
 800e180:	d104      	bne.n	800e18c <quorem+0x104>
 800e182:	3c01      	subs	r4, #1
 800e184:	9a01      	ldr	r2, [sp, #4]
 800e186:	3b04      	subs	r3, #4
 800e188:	429a      	cmp	r2, r3
 800e18a:	d3f7      	bcc.n	800e17c <quorem+0xf4>
 800e18c:	9b03      	ldr	r3, [sp, #12]
 800e18e:	611c      	str	r4, [r3, #16]
 800e190:	e7e3      	b.n	800e15a <quorem+0xd2>
	...

0800e194 <_dtoa_r>:
 800e194:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e196:	0014      	movs	r4, r2
 800e198:	001d      	movs	r5, r3
 800e19a:	69c6      	ldr	r6, [r0, #28]
 800e19c:	b09d      	sub	sp, #116	@ 0x74
 800e19e:	940a      	str	r4, [sp, #40]	@ 0x28
 800e1a0:	950b      	str	r5, [sp, #44]	@ 0x2c
 800e1a2:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800e1a4:	9003      	str	r0, [sp, #12]
 800e1a6:	2e00      	cmp	r6, #0
 800e1a8:	d10f      	bne.n	800e1ca <_dtoa_r+0x36>
 800e1aa:	2010      	movs	r0, #16
 800e1ac:	f000 fe2c 	bl	800ee08 <malloc>
 800e1b0:	9b03      	ldr	r3, [sp, #12]
 800e1b2:	1e02      	subs	r2, r0, #0
 800e1b4:	61d8      	str	r0, [r3, #28]
 800e1b6:	d104      	bne.n	800e1c2 <_dtoa_r+0x2e>
 800e1b8:	21ef      	movs	r1, #239	@ 0xef
 800e1ba:	4bc7      	ldr	r3, [pc, #796]	@ (800e4d8 <_dtoa_r+0x344>)
 800e1bc:	48c7      	ldr	r0, [pc, #796]	@ (800e4dc <_dtoa_r+0x348>)
 800e1be:	f002 fc97 	bl	8010af0 <__assert_func>
 800e1c2:	6046      	str	r6, [r0, #4]
 800e1c4:	6086      	str	r6, [r0, #8]
 800e1c6:	6006      	str	r6, [r0, #0]
 800e1c8:	60c6      	str	r6, [r0, #12]
 800e1ca:	9b03      	ldr	r3, [sp, #12]
 800e1cc:	69db      	ldr	r3, [r3, #28]
 800e1ce:	6819      	ldr	r1, [r3, #0]
 800e1d0:	2900      	cmp	r1, #0
 800e1d2:	d00b      	beq.n	800e1ec <_dtoa_r+0x58>
 800e1d4:	685a      	ldr	r2, [r3, #4]
 800e1d6:	2301      	movs	r3, #1
 800e1d8:	4093      	lsls	r3, r2
 800e1da:	604a      	str	r2, [r1, #4]
 800e1dc:	608b      	str	r3, [r1, #8]
 800e1de:	9803      	ldr	r0, [sp, #12]
 800e1e0:	f000 ff12 	bl	800f008 <_Bfree>
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	9b03      	ldr	r3, [sp, #12]
 800e1e8:	69db      	ldr	r3, [r3, #28]
 800e1ea:	601a      	str	r2, [r3, #0]
 800e1ec:	2d00      	cmp	r5, #0
 800e1ee:	da1e      	bge.n	800e22e <_dtoa_r+0x9a>
 800e1f0:	2301      	movs	r3, #1
 800e1f2:	603b      	str	r3, [r7, #0]
 800e1f4:	006b      	lsls	r3, r5, #1
 800e1f6:	085b      	lsrs	r3, r3, #1
 800e1f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e1fa:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e1fc:	4bb8      	ldr	r3, [pc, #736]	@ (800e4e0 <_dtoa_r+0x34c>)
 800e1fe:	4ab8      	ldr	r2, [pc, #736]	@ (800e4e0 <_dtoa_r+0x34c>)
 800e200:	403b      	ands	r3, r7
 800e202:	4293      	cmp	r3, r2
 800e204:	d116      	bne.n	800e234 <_dtoa_r+0xa0>
 800e206:	4bb7      	ldr	r3, [pc, #732]	@ (800e4e4 <_dtoa_r+0x350>)
 800e208:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e20a:	6013      	str	r3, [r2, #0]
 800e20c:	033b      	lsls	r3, r7, #12
 800e20e:	0b1b      	lsrs	r3, r3, #12
 800e210:	4323      	orrs	r3, r4
 800e212:	d101      	bne.n	800e218 <_dtoa_r+0x84>
 800e214:	f000 fd80 	bl	800ed18 <_dtoa_r+0xb84>
 800e218:	4bb3      	ldr	r3, [pc, #716]	@ (800e4e8 <_dtoa_r+0x354>)
 800e21a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800e21c:	9308      	str	r3, [sp, #32]
 800e21e:	2a00      	cmp	r2, #0
 800e220:	d002      	beq.n	800e228 <_dtoa_r+0x94>
 800e222:	4bb2      	ldr	r3, [pc, #712]	@ (800e4ec <_dtoa_r+0x358>)
 800e224:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800e226:	6013      	str	r3, [r2, #0]
 800e228:	9808      	ldr	r0, [sp, #32]
 800e22a:	b01d      	add	sp, #116	@ 0x74
 800e22c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e22e:	2300      	movs	r3, #0
 800e230:	603b      	str	r3, [r7, #0]
 800e232:	e7e2      	b.n	800e1fa <_dtoa_r+0x66>
 800e234:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e236:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e238:	9212      	str	r2, [sp, #72]	@ 0x48
 800e23a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e23c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e23e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e240:	2200      	movs	r2, #0
 800e242:	2300      	movs	r3, #0
 800e244:	f7f2 f90c 	bl	8000460 <__aeabi_dcmpeq>
 800e248:	1e06      	subs	r6, r0, #0
 800e24a:	d00b      	beq.n	800e264 <_dtoa_r+0xd0>
 800e24c:	2301      	movs	r3, #1
 800e24e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e250:	6013      	str	r3, [r2, #0]
 800e252:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800e254:	2b00      	cmp	r3, #0
 800e256:	d002      	beq.n	800e25e <_dtoa_r+0xca>
 800e258:	4ba5      	ldr	r3, [pc, #660]	@ (800e4f0 <_dtoa_r+0x35c>)
 800e25a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800e25c:	6013      	str	r3, [r2, #0]
 800e25e:	4ba5      	ldr	r3, [pc, #660]	@ (800e4f4 <_dtoa_r+0x360>)
 800e260:	9308      	str	r3, [sp, #32]
 800e262:	e7e1      	b.n	800e228 <_dtoa_r+0x94>
 800e264:	ab1a      	add	r3, sp, #104	@ 0x68
 800e266:	9301      	str	r3, [sp, #4]
 800e268:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e26a:	9300      	str	r3, [sp, #0]
 800e26c:	9803      	ldr	r0, [sp, #12]
 800e26e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e270:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e272:	f001 fa79 	bl	800f768 <__d2b>
 800e276:	007a      	lsls	r2, r7, #1
 800e278:	9005      	str	r0, [sp, #20]
 800e27a:	0d52      	lsrs	r2, r2, #21
 800e27c:	d100      	bne.n	800e280 <_dtoa_r+0xec>
 800e27e:	e07b      	b.n	800e378 <_dtoa_r+0x1e4>
 800e280:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e282:	9618      	str	r6, [sp, #96]	@ 0x60
 800e284:	0319      	lsls	r1, r3, #12
 800e286:	4b9c      	ldr	r3, [pc, #624]	@ (800e4f8 <_dtoa_r+0x364>)
 800e288:	0b09      	lsrs	r1, r1, #12
 800e28a:	430b      	orrs	r3, r1
 800e28c:	499b      	ldr	r1, [pc, #620]	@ (800e4fc <_dtoa_r+0x368>)
 800e28e:	1857      	adds	r7, r2, r1
 800e290:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e292:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e294:	0019      	movs	r1, r3
 800e296:	2200      	movs	r2, #0
 800e298:	4b99      	ldr	r3, [pc, #612]	@ (800e500 <_dtoa_r+0x36c>)
 800e29a:	f7f3 fd4f 	bl	8001d3c <__aeabi_dsub>
 800e29e:	4a99      	ldr	r2, [pc, #612]	@ (800e504 <_dtoa_r+0x370>)
 800e2a0:	4b99      	ldr	r3, [pc, #612]	@ (800e508 <_dtoa_r+0x374>)
 800e2a2:	f7f3 fa65 	bl	8001770 <__aeabi_dmul>
 800e2a6:	4a99      	ldr	r2, [pc, #612]	@ (800e50c <_dtoa_r+0x378>)
 800e2a8:	4b99      	ldr	r3, [pc, #612]	@ (800e510 <_dtoa_r+0x37c>)
 800e2aa:	f7f2 fa61 	bl	8000770 <__aeabi_dadd>
 800e2ae:	0004      	movs	r4, r0
 800e2b0:	0038      	movs	r0, r7
 800e2b2:	000d      	movs	r5, r1
 800e2b4:	f7f4 f9aa 	bl	800260c <__aeabi_i2d>
 800e2b8:	4a96      	ldr	r2, [pc, #600]	@ (800e514 <_dtoa_r+0x380>)
 800e2ba:	4b97      	ldr	r3, [pc, #604]	@ (800e518 <_dtoa_r+0x384>)
 800e2bc:	f7f3 fa58 	bl	8001770 <__aeabi_dmul>
 800e2c0:	0002      	movs	r2, r0
 800e2c2:	000b      	movs	r3, r1
 800e2c4:	0020      	movs	r0, r4
 800e2c6:	0029      	movs	r1, r5
 800e2c8:	f7f2 fa52 	bl	8000770 <__aeabi_dadd>
 800e2cc:	0004      	movs	r4, r0
 800e2ce:	000d      	movs	r5, r1
 800e2d0:	f7f4 f960 	bl	8002594 <__aeabi_d2iz>
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	9004      	str	r0, [sp, #16]
 800e2d8:	2300      	movs	r3, #0
 800e2da:	0020      	movs	r0, r4
 800e2dc:	0029      	movs	r1, r5
 800e2de:	f7f2 f8c5 	bl	800046c <__aeabi_dcmplt>
 800e2e2:	2800      	cmp	r0, #0
 800e2e4:	d00b      	beq.n	800e2fe <_dtoa_r+0x16a>
 800e2e6:	9804      	ldr	r0, [sp, #16]
 800e2e8:	f7f4 f990 	bl	800260c <__aeabi_i2d>
 800e2ec:	002b      	movs	r3, r5
 800e2ee:	0022      	movs	r2, r4
 800e2f0:	f7f2 f8b6 	bl	8000460 <__aeabi_dcmpeq>
 800e2f4:	4243      	negs	r3, r0
 800e2f6:	4158      	adcs	r0, r3
 800e2f8:	9b04      	ldr	r3, [sp, #16]
 800e2fa:	1a1b      	subs	r3, r3, r0
 800e2fc:	9304      	str	r3, [sp, #16]
 800e2fe:	2301      	movs	r3, #1
 800e300:	9315      	str	r3, [sp, #84]	@ 0x54
 800e302:	9b04      	ldr	r3, [sp, #16]
 800e304:	2b16      	cmp	r3, #22
 800e306:	d810      	bhi.n	800e32a <_dtoa_r+0x196>
 800e308:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e30a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e30c:	9a04      	ldr	r2, [sp, #16]
 800e30e:	4b83      	ldr	r3, [pc, #524]	@ (800e51c <_dtoa_r+0x388>)
 800e310:	00d2      	lsls	r2, r2, #3
 800e312:	189b      	adds	r3, r3, r2
 800e314:	681a      	ldr	r2, [r3, #0]
 800e316:	685b      	ldr	r3, [r3, #4]
 800e318:	f7f2 f8a8 	bl	800046c <__aeabi_dcmplt>
 800e31c:	2800      	cmp	r0, #0
 800e31e:	d047      	beq.n	800e3b0 <_dtoa_r+0x21c>
 800e320:	9b04      	ldr	r3, [sp, #16]
 800e322:	3b01      	subs	r3, #1
 800e324:	9304      	str	r3, [sp, #16]
 800e326:	2300      	movs	r3, #0
 800e328:	9315      	str	r3, [sp, #84]	@ 0x54
 800e32a:	2200      	movs	r2, #0
 800e32c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800e32e:	9206      	str	r2, [sp, #24]
 800e330:	1bdb      	subs	r3, r3, r7
 800e332:	1e5a      	subs	r2, r3, #1
 800e334:	d53e      	bpl.n	800e3b4 <_dtoa_r+0x220>
 800e336:	2201      	movs	r2, #1
 800e338:	1ad3      	subs	r3, r2, r3
 800e33a:	9306      	str	r3, [sp, #24]
 800e33c:	2300      	movs	r3, #0
 800e33e:	930d      	str	r3, [sp, #52]	@ 0x34
 800e340:	9b04      	ldr	r3, [sp, #16]
 800e342:	2b00      	cmp	r3, #0
 800e344:	db38      	blt.n	800e3b8 <_dtoa_r+0x224>
 800e346:	9a04      	ldr	r2, [sp, #16]
 800e348:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e34a:	4694      	mov	ip, r2
 800e34c:	4463      	add	r3, ip
 800e34e:	930d      	str	r3, [sp, #52]	@ 0x34
 800e350:	2300      	movs	r3, #0
 800e352:	9214      	str	r2, [sp, #80]	@ 0x50
 800e354:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e356:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e358:	2401      	movs	r4, #1
 800e35a:	2b09      	cmp	r3, #9
 800e35c:	d862      	bhi.n	800e424 <_dtoa_r+0x290>
 800e35e:	2b05      	cmp	r3, #5
 800e360:	dd02      	ble.n	800e368 <_dtoa_r+0x1d4>
 800e362:	2400      	movs	r4, #0
 800e364:	3b04      	subs	r3, #4
 800e366:	9322      	str	r3, [sp, #136]	@ 0x88
 800e368:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e36a:	1e98      	subs	r0, r3, #2
 800e36c:	2803      	cmp	r0, #3
 800e36e:	d863      	bhi.n	800e438 <_dtoa_r+0x2a4>
 800e370:	f7f1 fedc 	bl	800012c <__gnu_thumb1_case_uqi>
 800e374:	2b385654 	.word	0x2b385654
 800e378:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e37a:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800e37c:	18f6      	adds	r6, r6, r3
 800e37e:	4b68      	ldr	r3, [pc, #416]	@ (800e520 <_dtoa_r+0x38c>)
 800e380:	18f2      	adds	r2, r6, r3
 800e382:	2a20      	cmp	r2, #32
 800e384:	dd0f      	ble.n	800e3a6 <_dtoa_r+0x212>
 800e386:	2340      	movs	r3, #64	@ 0x40
 800e388:	1a9b      	subs	r3, r3, r2
 800e38a:	409f      	lsls	r7, r3
 800e38c:	4b65      	ldr	r3, [pc, #404]	@ (800e524 <_dtoa_r+0x390>)
 800e38e:	0038      	movs	r0, r7
 800e390:	18f3      	adds	r3, r6, r3
 800e392:	40dc      	lsrs	r4, r3
 800e394:	4320      	orrs	r0, r4
 800e396:	f7f4 f967 	bl	8002668 <__aeabi_ui2d>
 800e39a:	2201      	movs	r2, #1
 800e39c:	4b62      	ldr	r3, [pc, #392]	@ (800e528 <_dtoa_r+0x394>)
 800e39e:	1e77      	subs	r7, r6, #1
 800e3a0:	18cb      	adds	r3, r1, r3
 800e3a2:	9218      	str	r2, [sp, #96]	@ 0x60
 800e3a4:	e776      	b.n	800e294 <_dtoa_r+0x100>
 800e3a6:	2320      	movs	r3, #32
 800e3a8:	0020      	movs	r0, r4
 800e3aa:	1a9b      	subs	r3, r3, r2
 800e3ac:	4098      	lsls	r0, r3
 800e3ae:	e7f2      	b.n	800e396 <_dtoa_r+0x202>
 800e3b0:	9015      	str	r0, [sp, #84]	@ 0x54
 800e3b2:	e7ba      	b.n	800e32a <_dtoa_r+0x196>
 800e3b4:	920d      	str	r2, [sp, #52]	@ 0x34
 800e3b6:	e7c3      	b.n	800e340 <_dtoa_r+0x1ac>
 800e3b8:	9b06      	ldr	r3, [sp, #24]
 800e3ba:	9a04      	ldr	r2, [sp, #16]
 800e3bc:	1a9b      	subs	r3, r3, r2
 800e3be:	9306      	str	r3, [sp, #24]
 800e3c0:	4253      	negs	r3, r2
 800e3c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	9314      	str	r3, [sp, #80]	@ 0x50
 800e3c8:	e7c5      	b.n	800e356 <_dtoa_r+0x1c2>
 800e3ca:	2301      	movs	r3, #1
 800e3cc:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e3ce:	9310      	str	r3, [sp, #64]	@ 0x40
 800e3d0:	4694      	mov	ip, r2
 800e3d2:	9b04      	ldr	r3, [sp, #16]
 800e3d4:	4463      	add	r3, ip
 800e3d6:	930e      	str	r3, [sp, #56]	@ 0x38
 800e3d8:	3301      	adds	r3, #1
 800e3da:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	dc08      	bgt.n	800e3f2 <_dtoa_r+0x25e>
 800e3e0:	2301      	movs	r3, #1
 800e3e2:	e006      	b.n	800e3f2 <_dtoa_r+0x25e>
 800e3e4:	2301      	movs	r3, #1
 800e3e6:	9310      	str	r3, [sp, #64]	@ 0x40
 800e3e8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	dd28      	ble.n	800e440 <_dtoa_r+0x2ac>
 800e3ee:	930e      	str	r3, [sp, #56]	@ 0x38
 800e3f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3f2:	9a03      	ldr	r2, [sp, #12]
 800e3f4:	2100      	movs	r1, #0
 800e3f6:	69d0      	ldr	r0, [r2, #28]
 800e3f8:	2204      	movs	r2, #4
 800e3fa:	0015      	movs	r5, r2
 800e3fc:	3514      	adds	r5, #20
 800e3fe:	429d      	cmp	r5, r3
 800e400:	d923      	bls.n	800e44a <_dtoa_r+0x2b6>
 800e402:	6041      	str	r1, [r0, #4]
 800e404:	9803      	ldr	r0, [sp, #12]
 800e406:	f000 fdbb 	bl	800ef80 <_Balloc>
 800e40a:	9008      	str	r0, [sp, #32]
 800e40c:	2800      	cmp	r0, #0
 800e40e:	d11f      	bne.n	800e450 <_dtoa_r+0x2bc>
 800e410:	21b0      	movs	r1, #176	@ 0xb0
 800e412:	4b46      	ldr	r3, [pc, #280]	@ (800e52c <_dtoa_r+0x398>)
 800e414:	4831      	ldr	r0, [pc, #196]	@ (800e4dc <_dtoa_r+0x348>)
 800e416:	9a08      	ldr	r2, [sp, #32]
 800e418:	31ff      	adds	r1, #255	@ 0xff
 800e41a:	e6d0      	b.n	800e1be <_dtoa_r+0x2a>
 800e41c:	2300      	movs	r3, #0
 800e41e:	e7e2      	b.n	800e3e6 <_dtoa_r+0x252>
 800e420:	2300      	movs	r3, #0
 800e422:	e7d3      	b.n	800e3cc <_dtoa_r+0x238>
 800e424:	2300      	movs	r3, #0
 800e426:	9410      	str	r4, [sp, #64]	@ 0x40
 800e428:	9322      	str	r3, [sp, #136]	@ 0x88
 800e42a:	3b01      	subs	r3, #1
 800e42c:	2200      	movs	r2, #0
 800e42e:	930e      	str	r3, [sp, #56]	@ 0x38
 800e430:	9309      	str	r3, [sp, #36]	@ 0x24
 800e432:	3313      	adds	r3, #19
 800e434:	9223      	str	r2, [sp, #140]	@ 0x8c
 800e436:	e7dc      	b.n	800e3f2 <_dtoa_r+0x25e>
 800e438:	2301      	movs	r3, #1
 800e43a:	9310      	str	r3, [sp, #64]	@ 0x40
 800e43c:	3b02      	subs	r3, #2
 800e43e:	e7f5      	b.n	800e42c <_dtoa_r+0x298>
 800e440:	2301      	movs	r3, #1
 800e442:	001a      	movs	r2, r3
 800e444:	930e      	str	r3, [sp, #56]	@ 0x38
 800e446:	9309      	str	r3, [sp, #36]	@ 0x24
 800e448:	e7f4      	b.n	800e434 <_dtoa_r+0x2a0>
 800e44a:	3101      	adds	r1, #1
 800e44c:	0052      	lsls	r2, r2, #1
 800e44e:	e7d4      	b.n	800e3fa <_dtoa_r+0x266>
 800e450:	9b03      	ldr	r3, [sp, #12]
 800e452:	9a08      	ldr	r2, [sp, #32]
 800e454:	69db      	ldr	r3, [r3, #28]
 800e456:	601a      	str	r2, [r3, #0]
 800e458:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e45a:	2b0e      	cmp	r3, #14
 800e45c:	d900      	bls.n	800e460 <_dtoa_r+0x2cc>
 800e45e:	e0d6      	b.n	800e60e <_dtoa_r+0x47a>
 800e460:	2c00      	cmp	r4, #0
 800e462:	d100      	bne.n	800e466 <_dtoa_r+0x2d2>
 800e464:	e0d3      	b.n	800e60e <_dtoa_r+0x47a>
 800e466:	9b04      	ldr	r3, [sp, #16]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	dd63      	ble.n	800e534 <_dtoa_r+0x3a0>
 800e46c:	210f      	movs	r1, #15
 800e46e:	9a04      	ldr	r2, [sp, #16]
 800e470:	4b2a      	ldr	r3, [pc, #168]	@ (800e51c <_dtoa_r+0x388>)
 800e472:	400a      	ands	r2, r1
 800e474:	00d2      	lsls	r2, r2, #3
 800e476:	189b      	adds	r3, r3, r2
 800e478:	681e      	ldr	r6, [r3, #0]
 800e47a:	685f      	ldr	r7, [r3, #4]
 800e47c:	9b04      	ldr	r3, [sp, #16]
 800e47e:	2402      	movs	r4, #2
 800e480:	111d      	asrs	r5, r3, #4
 800e482:	05db      	lsls	r3, r3, #23
 800e484:	d50a      	bpl.n	800e49c <_dtoa_r+0x308>
 800e486:	4b2a      	ldr	r3, [pc, #168]	@ (800e530 <_dtoa_r+0x39c>)
 800e488:	400d      	ands	r5, r1
 800e48a:	6a1a      	ldr	r2, [r3, #32]
 800e48c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e48e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e490:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e492:	f7f2 fd33 	bl	8000efc <__aeabi_ddiv>
 800e496:	900a      	str	r0, [sp, #40]	@ 0x28
 800e498:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e49a:	3401      	adds	r4, #1
 800e49c:	4b24      	ldr	r3, [pc, #144]	@ (800e530 <_dtoa_r+0x39c>)
 800e49e:	930c      	str	r3, [sp, #48]	@ 0x30
 800e4a0:	2d00      	cmp	r5, #0
 800e4a2:	d108      	bne.n	800e4b6 <_dtoa_r+0x322>
 800e4a4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e4a6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e4a8:	0032      	movs	r2, r6
 800e4aa:	003b      	movs	r3, r7
 800e4ac:	f7f2 fd26 	bl	8000efc <__aeabi_ddiv>
 800e4b0:	900a      	str	r0, [sp, #40]	@ 0x28
 800e4b2:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e4b4:	e059      	b.n	800e56a <_dtoa_r+0x3d6>
 800e4b6:	2301      	movs	r3, #1
 800e4b8:	421d      	tst	r5, r3
 800e4ba:	d009      	beq.n	800e4d0 <_dtoa_r+0x33c>
 800e4bc:	18e4      	adds	r4, r4, r3
 800e4be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e4c0:	0030      	movs	r0, r6
 800e4c2:	681a      	ldr	r2, [r3, #0]
 800e4c4:	685b      	ldr	r3, [r3, #4]
 800e4c6:	0039      	movs	r1, r7
 800e4c8:	f7f3 f952 	bl	8001770 <__aeabi_dmul>
 800e4cc:	0006      	movs	r6, r0
 800e4ce:	000f      	movs	r7, r1
 800e4d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e4d2:	106d      	asrs	r5, r5, #1
 800e4d4:	3308      	adds	r3, #8
 800e4d6:	e7e2      	b.n	800e49e <_dtoa_r+0x30a>
 800e4d8:	08012aca 	.word	0x08012aca
 800e4dc:	08012ae1 	.word	0x08012ae1
 800e4e0:	7ff00000 	.word	0x7ff00000
 800e4e4:	0000270f 	.word	0x0000270f
 800e4e8:	08012ac6 	.word	0x08012ac6
 800e4ec:	08012ac9 	.word	0x08012ac9
 800e4f0:	08012a95 	.word	0x08012a95
 800e4f4:	08012a94 	.word	0x08012a94
 800e4f8:	3ff00000 	.word	0x3ff00000
 800e4fc:	fffffc01 	.word	0xfffffc01
 800e500:	3ff80000 	.word	0x3ff80000
 800e504:	636f4361 	.word	0x636f4361
 800e508:	3fd287a7 	.word	0x3fd287a7
 800e50c:	8b60c8b3 	.word	0x8b60c8b3
 800e510:	3fc68a28 	.word	0x3fc68a28
 800e514:	509f79fb 	.word	0x509f79fb
 800e518:	3fd34413 	.word	0x3fd34413
 800e51c:	08012c90 	.word	0x08012c90
 800e520:	00000432 	.word	0x00000432
 800e524:	00000412 	.word	0x00000412
 800e528:	fe100000 	.word	0xfe100000
 800e52c:	08012b39 	.word	0x08012b39
 800e530:	08012c68 	.word	0x08012c68
 800e534:	9b04      	ldr	r3, [sp, #16]
 800e536:	2402      	movs	r4, #2
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d016      	beq.n	800e56a <_dtoa_r+0x3d6>
 800e53c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e53e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e540:	220f      	movs	r2, #15
 800e542:	425d      	negs	r5, r3
 800e544:	402a      	ands	r2, r5
 800e546:	4bd5      	ldr	r3, [pc, #852]	@ (800e89c <_dtoa_r+0x708>)
 800e548:	00d2      	lsls	r2, r2, #3
 800e54a:	189b      	adds	r3, r3, r2
 800e54c:	681a      	ldr	r2, [r3, #0]
 800e54e:	685b      	ldr	r3, [r3, #4]
 800e550:	f7f3 f90e 	bl	8001770 <__aeabi_dmul>
 800e554:	2701      	movs	r7, #1
 800e556:	2300      	movs	r3, #0
 800e558:	900a      	str	r0, [sp, #40]	@ 0x28
 800e55a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e55c:	4ed0      	ldr	r6, [pc, #832]	@ (800e8a0 <_dtoa_r+0x70c>)
 800e55e:	112d      	asrs	r5, r5, #4
 800e560:	2d00      	cmp	r5, #0
 800e562:	d000      	beq.n	800e566 <_dtoa_r+0x3d2>
 800e564:	e095      	b.n	800e692 <_dtoa_r+0x4fe>
 800e566:	2b00      	cmp	r3, #0
 800e568:	d1a2      	bne.n	800e4b0 <_dtoa_r+0x31c>
 800e56a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e56c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e56e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e570:	2b00      	cmp	r3, #0
 800e572:	d100      	bne.n	800e576 <_dtoa_r+0x3e2>
 800e574:	e098      	b.n	800e6a8 <_dtoa_r+0x514>
 800e576:	2200      	movs	r2, #0
 800e578:	0030      	movs	r0, r6
 800e57a:	0039      	movs	r1, r7
 800e57c:	4bc9      	ldr	r3, [pc, #804]	@ (800e8a4 <_dtoa_r+0x710>)
 800e57e:	f7f1 ff75 	bl	800046c <__aeabi_dcmplt>
 800e582:	2800      	cmp	r0, #0
 800e584:	d100      	bne.n	800e588 <_dtoa_r+0x3f4>
 800e586:	e08f      	b.n	800e6a8 <_dtoa_r+0x514>
 800e588:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d100      	bne.n	800e590 <_dtoa_r+0x3fc>
 800e58e:	e08b      	b.n	800e6a8 <_dtoa_r+0x514>
 800e590:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e592:	2b00      	cmp	r3, #0
 800e594:	dd37      	ble.n	800e606 <_dtoa_r+0x472>
 800e596:	9b04      	ldr	r3, [sp, #16]
 800e598:	2200      	movs	r2, #0
 800e59a:	3b01      	subs	r3, #1
 800e59c:	930c      	str	r3, [sp, #48]	@ 0x30
 800e59e:	0030      	movs	r0, r6
 800e5a0:	4bc1      	ldr	r3, [pc, #772]	@ (800e8a8 <_dtoa_r+0x714>)
 800e5a2:	0039      	movs	r1, r7
 800e5a4:	f7f3 f8e4 	bl	8001770 <__aeabi_dmul>
 800e5a8:	900a      	str	r0, [sp, #40]	@ 0x28
 800e5aa:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e5ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e5ae:	3401      	adds	r4, #1
 800e5b0:	0020      	movs	r0, r4
 800e5b2:	9311      	str	r3, [sp, #68]	@ 0x44
 800e5b4:	f7f4 f82a 	bl	800260c <__aeabi_i2d>
 800e5b8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e5ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e5bc:	f7f3 f8d8 	bl	8001770 <__aeabi_dmul>
 800e5c0:	4bba      	ldr	r3, [pc, #744]	@ (800e8ac <_dtoa_r+0x718>)
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	f7f2 f8d4 	bl	8000770 <__aeabi_dadd>
 800e5c8:	4bb9      	ldr	r3, [pc, #740]	@ (800e8b0 <_dtoa_r+0x71c>)
 800e5ca:	0006      	movs	r6, r0
 800e5cc:	18cf      	adds	r7, r1, r3
 800e5ce:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d16d      	bne.n	800e6b0 <_dtoa_r+0x51c>
 800e5d4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e5d6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e5d8:	2200      	movs	r2, #0
 800e5da:	4bb6      	ldr	r3, [pc, #728]	@ (800e8b4 <_dtoa_r+0x720>)
 800e5dc:	f7f3 fbae 	bl	8001d3c <__aeabi_dsub>
 800e5e0:	0032      	movs	r2, r6
 800e5e2:	003b      	movs	r3, r7
 800e5e4:	0004      	movs	r4, r0
 800e5e6:	000d      	movs	r5, r1
 800e5e8:	f7f1 ff54 	bl	8000494 <__aeabi_dcmpgt>
 800e5ec:	2800      	cmp	r0, #0
 800e5ee:	d000      	beq.n	800e5f2 <_dtoa_r+0x45e>
 800e5f0:	e2b6      	b.n	800eb60 <_dtoa_r+0x9cc>
 800e5f2:	2180      	movs	r1, #128	@ 0x80
 800e5f4:	0609      	lsls	r1, r1, #24
 800e5f6:	187b      	adds	r3, r7, r1
 800e5f8:	0032      	movs	r2, r6
 800e5fa:	0020      	movs	r0, r4
 800e5fc:	0029      	movs	r1, r5
 800e5fe:	f7f1 ff35 	bl	800046c <__aeabi_dcmplt>
 800e602:	2800      	cmp	r0, #0
 800e604:	d128      	bne.n	800e658 <_dtoa_r+0x4c4>
 800e606:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e608:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800e60a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e60c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e60e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e610:	2b00      	cmp	r3, #0
 800e612:	da00      	bge.n	800e616 <_dtoa_r+0x482>
 800e614:	e174      	b.n	800e900 <_dtoa_r+0x76c>
 800e616:	9a04      	ldr	r2, [sp, #16]
 800e618:	2a0e      	cmp	r2, #14
 800e61a:	dd00      	ble.n	800e61e <_dtoa_r+0x48a>
 800e61c:	e170      	b.n	800e900 <_dtoa_r+0x76c>
 800e61e:	4b9f      	ldr	r3, [pc, #636]	@ (800e89c <_dtoa_r+0x708>)
 800e620:	00d2      	lsls	r2, r2, #3
 800e622:	189b      	adds	r3, r3, r2
 800e624:	685c      	ldr	r4, [r3, #4]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	9306      	str	r3, [sp, #24]
 800e62a:	9407      	str	r4, [sp, #28]
 800e62c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e62e:	2b00      	cmp	r3, #0
 800e630:	db00      	blt.n	800e634 <_dtoa_r+0x4a0>
 800e632:	e0e7      	b.n	800e804 <_dtoa_r+0x670>
 800e634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e636:	2b00      	cmp	r3, #0
 800e638:	dd00      	ble.n	800e63c <_dtoa_r+0x4a8>
 800e63a:	e0e3      	b.n	800e804 <_dtoa_r+0x670>
 800e63c:	d10c      	bne.n	800e658 <_dtoa_r+0x4c4>
 800e63e:	9806      	ldr	r0, [sp, #24]
 800e640:	9907      	ldr	r1, [sp, #28]
 800e642:	2200      	movs	r2, #0
 800e644:	4b9b      	ldr	r3, [pc, #620]	@ (800e8b4 <_dtoa_r+0x720>)
 800e646:	f7f3 f893 	bl	8001770 <__aeabi_dmul>
 800e64a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e64c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e64e:	f7f1 ff2b 	bl	80004a8 <__aeabi_dcmpge>
 800e652:	2800      	cmp	r0, #0
 800e654:	d100      	bne.n	800e658 <_dtoa_r+0x4c4>
 800e656:	e286      	b.n	800eb66 <_dtoa_r+0x9d2>
 800e658:	2600      	movs	r6, #0
 800e65a:	0037      	movs	r7, r6
 800e65c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e65e:	9c08      	ldr	r4, [sp, #32]
 800e660:	43db      	mvns	r3, r3
 800e662:	930c      	str	r3, [sp, #48]	@ 0x30
 800e664:	9704      	str	r7, [sp, #16]
 800e666:	2700      	movs	r7, #0
 800e668:	0031      	movs	r1, r6
 800e66a:	9803      	ldr	r0, [sp, #12]
 800e66c:	f000 fccc 	bl	800f008 <_Bfree>
 800e670:	9b04      	ldr	r3, [sp, #16]
 800e672:	2b00      	cmp	r3, #0
 800e674:	d100      	bne.n	800e678 <_dtoa_r+0x4e4>
 800e676:	e0bb      	b.n	800e7f0 <_dtoa_r+0x65c>
 800e678:	2f00      	cmp	r7, #0
 800e67a:	d005      	beq.n	800e688 <_dtoa_r+0x4f4>
 800e67c:	429f      	cmp	r7, r3
 800e67e:	d003      	beq.n	800e688 <_dtoa_r+0x4f4>
 800e680:	0039      	movs	r1, r7
 800e682:	9803      	ldr	r0, [sp, #12]
 800e684:	f000 fcc0 	bl	800f008 <_Bfree>
 800e688:	9904      	ldr	r1, [sp, #16]
 800e68a:	9803      	ldr	r0, [sp, #12]
 800e68c:	f000 fcbc 	bl	800f008 <_Bfree>
 800e690:	e0ae      	b.n	800e7f0 <_dtoa_r+0x65c>
 800e692:	423d      	tst	r5, r7
 800e694:	d005      	beq.n	800e6a2 <_dtoa_r+0x50e>
 800e696:	6832      	ldr	r2, [r6, #0]
 800e698:	6873      	ldr	r3, [r6, #4]
 800e69a:	f7f3 f869 	bl	8001770 <__aeabi_dmul>
 800e69e:	003b      	movs	r3, r7
 800e6a0:	3401      	adds	r4, #1
 800e6a2:	106d      	asrs	r5, r5, #1
 800e6a4:	3608      	adds	r6, #8
 800e6a6:	e75b      	b.n	800e560 <_dtoa_r+0x3cc>
 800e6a8:	9b04      	ldr	r3, [sp, #16]
 800e6aa:	930c      	str	r3, [sp, #48]	@ 0x30
 800e6ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6ae:	e77f      	b.n	800e5b0 <_dtoa_r+0x41c>
 800e6b0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e6b2:	4b7a      	ldr	r3, [pc, #488]	@ (800e89c <_dtoa_r+0x708>)
 800e6b4:	3a01      	subs	r2, #1
 800e6b6:	00d2      	lsls	r2, r2, #3
 800e6b8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800e6ba:	189b      	adds	r3, r3, r2
 800e6bc:	681a      	ldr	r2, [r3, #0]
 800e6be:	685b      	ldr	r3, [r3, #4]
 800e6c0:	2900      	cmp	r1, #0
 800e6c2:	d04c      	beq.n	800e75e <_dtoa_r+0x5ca>
 800e6c4:	2000      	movs	r0, #0
 800e6c6:	497c      	ldr	r1, [pc, #496]	@ (800e8b8 <_dtoa_r+0x724>)
 800e6c8:	f7f2 fc18 	bl	8000efc <__aeabi_ddiv>
 800e6cc:	0032      	movs	r2, r6
 800e6ce:	003b      	movs	r3, r7
 800e6d0:	f7f3 fb34 	bl	8001d3c <__aeabi_dsub>
 800e6d4:	9a08      	ldr	r2, [sp, #32]
 800e6d6:	0006      	movs	r6, r0
 800e6d8:	4694      	mov	ip, r2
 800e6da:	000f      	movs	r7, r1
 800e6dc:	9b08      	ldr	r3, [sp, #32]
 800e6de:	9316      	str	r3, [sp, #88]	@ 0x58
 800e6e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e6e2:	4463      	add	r3, ip
 800e6e4:	9311      	str	r3, [sp, #68]	@ 0x44
 800e6e6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e6e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e6ea:	f7f3 ff53 	bl	8002594 <__aeabi_d2iz>
 800e6ee:	0005      	movs	r5, r0
 800e6f0:	f7f3 ff8c 	bl	800260c <__aeabi_i2d>
 800e6f4:	0002      	movs	r2, r0
 800e6f6:	000b      	movs	r3, r1
 800e6f8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e6fa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e6fc:	f7f3 fb1e 	bl	8001d3c <__aeabi_dsub>
 800e700:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e702:	3530      	adds	r5, #48	@ 0x30
 800e704:	1c5c      	adds	r4, r3, #1
 800e706:	701d      	strb	r5, [r3, #0]
 800e708:	0032      	movs	r2, r6
 800e70a:	003b      	movs	r3, r7
 800e70c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e70e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e710:	f7f1 feac 	bl	800046c <__aeabi_dcmplt>
 800e714:	2800      	cmp	r0, #0
 800e716:	d16b      	bne.n	800e7f0 <_dtoa_r+0x65c>
 800e718:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e71a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e71c:	2000      	movs	r0, #0
 800e71e:	4961      	ldr	r1, [pc, #388]	@ (800e8a4 <_dtoa_r+0x710>)
 800e720:	f7f3 fb0c 	bl	8001d3c <__aeabi_dsub>
 800e724:	0032      	movs	r2, r6
 800e726:	003b      	movs	r3, r7
 800e728:	f7f1 fea0 	bl	800046c <__aeabi_dcmplt>
 800e72c:	2800      	cmp	r0, #0
 800e72e:	d000      	beq.n	800e732 <_dtoa_r+0x59e>
 800e730:	e0c6      	b.n	800e8c0 <_dtoa_r+0x72c>
 800e732:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e734:	42a3      	cmp	r3, r4
 800e736:	d100      	bne.n	800e73a <_dtoa_r+0x5a6>
 800e738:	e765      	b.n	800e606 <_dtoa_r+0x472>
 800e73a:	2200      	movs	r2, #0
 800e73c:	0030      	movs	r0, r6
 800e73e:	0039      	movs	r1, r7
 800e740:	4b59      	ldr	r3, [pc, #356]	@ (800e8a8 <_dtoa_r+0x714>)
 800e742:	f7f3 f815 	bl	8001770 <__aeabi_dmul>
 800e746:	2200      	movs	r2, #0
 800e748:	0006      	movs	r6, r0
 800e74a:	000f      	movs	r7, r1
 800e74c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e74e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e750:	4b55      	ldr	r3, [pc, #340]	@ (800e8a8 <_dtoa_r+0x714>)
 800e752:	f7f3 f80d 	bl	8001770 <__aeabi_dmul>
 800e756:	9416      	str	r4, [sp, #88]	@ 0x58
 800e758:	900a      	str	r0, [sp, #40]	@ 0x28
 800e75a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e75c:	e7c3      	b.n	800e6e6 <_dtoa_r+0x552>
 800e75e:	0030      	movs	r0, r6
 800e760:	0039      	movs	r1, r7
 800e762:	f7f3 f805 	bl	8001770 <__aeabi_dmul>
 800e766:	9d08      	ldr	r5, [sp, #32]
 800e768:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e76a:	002b      	movs	r3, r5
 800e76c:	4694      	mov	ip, r2
 800e76e:	9016      	str	r0, [sp, #88]	@ 0x58
 800e770:	9117      	str	r1, [sp, #92]	@ 0x5c
 800e772:	4463      	add	r3, ip
 800e774:	9319      	str	r3, [sp, #100]	@ 0x64
 800e776:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e778:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e77a:	f7f3 ff0b 	bl	8002594 <__aeabi_d2iz>
 800e77e:	0004      	movs	r4, r0
 800e780:	f7f3 ff44 	bl	800260c <__aeabi_i2d>
 800e784:	000b      	movs	r3, r1
 800e786:	0002      	movs	r2, r0
 800e788:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e78a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e78c:	f7f3 fad6 	bl	8001d3c <__aeabi_dsub>
 800e790:	3430      	adds	r4, #48	@ 0x30
 800e792:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e794:	702c      	strb	r4, [r5, #0]
 800e796:	3501      	adds	r5, #1
 800e798:	0006      	movs	r6, r0
 800e79a:	000f      	movs	r7, r1
 800e79c:	42ab      	cmp	r3, r5
 800e79e:	d12a      	bne.n	800e7f6 <_dtoa_r+0x662>
 800e7a0:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800e7a2:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800e7a4:	9b08      	ldr	r3, [sp, #32]
 800e7a6:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800e7a8:	469c      	mov	ip, r3
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	4b42      	ldr	r3, [pc, #264]	@ (800e8b8 <_dtoa_r+0x724>)
 800e7ae:	4464      	add	r4, ip
 800e7b0:	f7f1 ffde 	bl	8000770 <__aeabi_dadd>
 800e7b4:	0002      	movs	r2, r0
 800e7b6:	000b      	movs	r3, r1
 800e7b8:	0030      	movs	r0, r6
 800e7ba:	0039      	movs	r1, r7
 800e7bc:	f7f1 fe6a 	bl	8000494 <__aeabi_dcmpgt>
 800e7c0:	2800      	cmp	r0, #0
 800e7c2:	d000      	beq.n	800e7c6 <_dtoa_r+0x632>
 800e7c4:	e07c      	b.n	800e8c0 <_dtoa_r+0x72c>
 800e7c6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e7c8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e7ca:	2000      	movs	r0, #0
 800e7cc:	493a      	ldr	r1, [pc, #232]	@ (800e8b8 <_dtoa_r+0x724>)
 800e7ce:	f7f3 fab5 	bl	8001d3c <__aeabi_dsub>
 800e7d2:	0002      	movs	r2, r0
 800e7d4:	000b      	movs	r3, r1
 800e7d6:	0030      	movs	r0, r6
 800e7d8:	0039      	movs	r1, r7
 800e7da:	f7f1 fe47 	bl	800046c <__aeabi_dcmplt>
 800e7de:	2800      	cmp	r0, #0
 800e7e0:	d100      	bne.n	800e7e4 <_dtoa_r+0x650>
 800e7e2:	e710      	b.n	800e606 <_dtoa_r+0x472>
 800e7e4:	0023      	movs	r3, r4
 800e7e6:	3c01      	subs	r4, #1
 800e7e8:	7822      	ldrb	r2, [r4, #0]
 800e7ea:	2a30      	cmp	r2, #48	@ 0x30
 800e7ec:	d0fa      	beq.n	800e7e4 <_dtoa_r+0x650>
 800e7ee:	001c      	movs	r4, r3
 800e7f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e7f2:	9304      	str	r3, [sp, #16]
 800e7f4:	e042      	b.n	800e87c <_dtoa_r+0x6e8>
 800e7f6:	2200      	movs	r2, #0
 800e7f8:	4b2b      	ldr	r3, [pc, #172]	@ (800e8a8 <_dtoa_r+0x714>)
 800e7fa:	f7f2 ffb9 	bl	8001770 <__aeabi_dmul>
 800e7fe:	900a      	str	r0, [sp, #40]	@ 0x28
 800e800:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e802:	e7b8      	b.n	800e776 <_dtoa_r+0x5e2>
 800e804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e806:	9d08      	ldr	r5, [sp, #32]
 800e808:	3b01      	subs	r3, #1
 800e80a:	195b      	adds	r3, r3, r5
 800e80c:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e80e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e810:	930a      	str	r3, [sp, #40]	@ 0x28
 800e812:	9a06      	ldr	r2, [sp, #24]
 800e814:	9b07      	ldr	r3, [sp, #28]
 800e816:	0030      	movs	r0, r6
 800e818:	0039      	movs	r1, r7
 800e81a:	f7f2 fb6f 	bl	8000efc <__aeabi_ddiv>
 800e81e:	f7f3 feb9 	bl	8002594 <__aeabi_d2iz>
 800e822:	9009      	str	r0, [sp, #36]	@ 0x24
 800e824:	f7f3 fef2 	bl	800260c <__aeabi_i2d>
 800e828:	9a06      	ldr	r2, [sp, #24]
 800e82a:	9b07      	ldr	r3, [sp, #28]
 800e82c:	f7f2 ffa0 	bl	8001770 <__aeabi_dmul>
 800e830:	0002      	movs	r2, r0
 800e832:	000b      	movs	r3, r1
 800e834:	0030      	movs	r0, r6
 800e836:	0039      	movs	r1, r7
 800e838:	f7f3 fa80 	bl	8001d3c <__aeabi_dsub>
 800e83c:	002b      	movs	r3, r5
 800e83e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e840:	3501      	adds	r5, #1
 800e842:	3230      	adds	r2, #48	@ 0x30
 800e844:	701a      	strb	r2, [r3, #0]
 800e846:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e848:	002c      	movs	r4, r5
 800e84a:	429a      	cmp	r2, r3
 800e84c:	d14b      	bne.n	800e8e6 <_dtoa_r+0x752>
 800e84e:	0002      	movs	r2, r0
 800e850:	000b      	movs	r3, r1
 800e852:	f7f1 ff8d 	bl	8000770 <__aeabi_dadd>
 800e856:	9a06      	ldr	r2, [sp, #24]
 800e858:	9b07      	ldr	r3, [sp, #28]
 800e85a:	0006      	movs	r6, r0
 800e85c:	000f      	movs	r7, r1
 800e85e:	f7f1 fe19 	bl	8000494 <__aeabi_dcmpgt>
 800e862:	2800      	cmp	r0, #0
 800e864:	d12a      	bne.n	800e8bc <_dtoa_r+0x728>
 800e866:	9a06      	ldr	r2, [sp, #24]
 800e868:	9b07      	ldr	r3, [sp, #28]
 800e86a:	0030      	movs	r0, r6
 800e86c:	0039      	movs	r1, r7
 800e86e:	f7f1 fdf7 	bl	8000460 <__aeabi_dcmpeq>
 800e872:	2800      	cmp	r0, #0
 800e874:	d002      	beq.n	800e87c <_dtoa_r+0x6e8>
 800e876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e878:	07dd      	lsls	r5, r3, #31
 800e87a:	d41f      	bmi.n	800e8bc <_dtoa_r+0x728>
 800e87c:	9905      	ldr	r1, [sp, #20]
 800e87e:	9803      	ldr	r0, [sp, #12]
 800e880:	f000 fbc2 	bl	800f008 <_Bfree>
 800e884:	2300      	movs	r3, #0
 800e886:	7023      	strb	r3, [r4, #0]
 800e888:	9b04      	ldr	r3, [sp, #16]
 800e88a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e88c:	3301      	adds	r3, #1
 800e88e:	6013      	str	r3, [r2, #0]
 800e890:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800e892:	2b00      	cmp	r3, #0
 800e894:	d100      	bne.n	800e898 <_dtoa_r+0x704>
 800e896:	e4c7      	b.n	800e228 <_dtoa_r+0x94>
 800e898:	601c      	str	r4, [r3, #0]
 800e89a:	e4c5      	b.n	800e228 <_dtoa_r+0x94>
 800e89c:	08012c90 	.word	0x08012c90
 800e8a0:	08012c68 	.word	0x08012c68
 800e8a4:	3ff00000 	.word	0x3ff00000
 800e8a8:	40240000 	.word	0x40240000
 800e8ac:	401c0000 	.word	0x401c0000
 800e8b0:	fcc00000 	.word	0xfcc00000
 800e8b4:	40140000 	.word	0x40140000
 800e8b8:	3fe00000 	.word	0x3fe00000
 800e8bc:	9b04      	ldr	r3, [sp, #16]
 800e8be:	930c      	str	r3, [sp, #48]	@ 0x30
 800e8c0:	0023      	movs	r3, r4
 800e8c2:	001c      	movs	r4, r3
 800e8c4:	3b01      	subs	r3, #1
 800e8c6:	781a      	ldrb	r2, [r3, #0]
 800e8c8:	2a39      	cmp	r2, #57	@ 0x39
 800e8ca:	d108      	bne.n	800e8de <_dtoa_r+0x74a>
 800e8cc:	9a08      	ldr	r2, [sp, #32]
 800e8ce:	429a      	cmp	r2, r3
 800e8d0:	d1f7      	bne.n	800e8c2 <_dtoa_r+0x72e>
 800e8d2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e8d4:	9908      	ldr	r1, [sp, #32]
 800e8d6:	3201      	adds	r2, #1
 800e8d8:	920c      	str	r2, [sp, #48]	@ 0x30
 800e8da:	2230      	movs	r2, #48	@ 0x30
 800e8dc:	700a      	strb	r2, [r1, #0]
 800e8de:	781a      	ldrb	r2, [r3, #0]
 800e8e0:	3201      	adds	r2, #1
 800e8e2:	701a      	strb	r2, [r3, #0]
 800e8e4:	e784      	b.n	800e7f0 <_dtoa_r+0x65c>
 800e8e6:	2200      	movs	r2, #0
 800e8e8:	4bc6      	ldr	r3, [pc, #792]	@ (800ec04 <_dtoa_r+0xa70>)
 800e8ea:	f7f2 ff41 	bl	8001770 <__aeabi_dmul>
 800e8ee:	2200      	movs	r2, #0
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	0006      	movs	r6, r0
 800e8f4:	000f      	movs	r7, r1
 800e8f6:	f7f1 fdb3 	bl	8000460 <__aeabi_dcmpeq>
 800e8fa:	2800      	cmp	r0, #0
 800e8fc:	d089      	beq.n	800e812 <_dtoa_r+0x67e>
 800e8fe:	e7bd      	b.n	800e87c <_dtoa_r+0x6e8>
 800e900:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800e902:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800e904:	9c06      	ldr	r4, [sp, #24]
 800e906:	2f00      	cmp	r7, #0
 800e908:	d014      	beq.n	800e934 <_dtoa_r+0x7a0>
 800e90a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e90c:	2a01      	cmp	r2, #1
 800e90e:	dd00      	ble.n	800e912 <_dtoa_r+0x77e>
 800e910:	e0e4      	b.n	800eadc <_dtoa_r+0x948>
 800e912:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800e914:	2a00      	cmp	r2, #0
 800e916:	d100      	bne.n	800e91a <_dtoa_r+0x786>
 800e918:	e0da      	b.n	800ead0 <_dtoa_r+0x93c>
 800e91a:	4abb      	ldr	r2, [pc, #748]	@ (800ec08 <_dtoa_r+0xa74>)
 800e91c:	189b      	adds	r3, r3, r2
 800e91e:	9a06      	ldr	r2, [sp, #24]
 800e920:	2101      	movs	r1, #1
 800e922:	18d2      	adds	r2, r2, r3
 800e924:	9206      	str	r2, [sp, #24]
 800e926:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e928:	9803      	ldr	r0, [sp, #12]
 800e92a:	18d3      	adds	r3, r2, r3
 800e92c:	930d      	str	r3, [sp, #52]	@ 0x34
 800e92e:	f000 fc6f 	bl	800f210 <__i2b>
 800e932:	0007      	movs	r7, r0
 800e934:	2c00      	cmp	r4, #0
 800e936:	d00e      	beq.n	800e956 <_dtoa_r+0x7c2>
 800e938:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	dd0b      	ble.n	800e956 <_dtoa_r+0x7c2>
 800e93e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e940:	0023      	movs	r3, r4
 800e942:	4294      	cmp	r4, r2
 800e944:	dd00      	ble.n	800e948 <_dtoa_r+0x7b4>
 800e946:	0013      	movs	r3, r2
 800e948:	9a06      	ldr	r2, [sp, #24]
 800e94a:	1ae4      	subs	r4, r4, r3
 800e94c:	1ad2      	subs	r2, r2, r3
 800e94e:	9206      	str	r2, [sp, #24]
 800e950:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e952:	1ad3      	subs	r3, r2, r3
 800e954:	930d      	str	r3, [sp, #52]	@ 0x34
 800e956:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d021      	beq.n	800e9a0 <_dtoa_r+0x80c>
 800e95c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d100      	bne.n	800e964 <_dtoa_r+0x7d0>
 800e962:	e0d3      	b.n	800eb0c <_dtoa_r+0x978>
 800e964:	9e05      	ldr	r6, [sp, #20]
 800e966:	2d00      	cmp	r5, #0
 800e968:	d014      	beq.n	800e994 <_dtoa_r+0x800>
 800e96a:	0039      	movs	r1, r7
 800e96c:	002a      	movs	r2, r5
 800e96e:	9803      	ldr	r0, [sp, #12]
 800e970:	f000 fd10 	bl	800f394 <__pow5mult>
 800e974:	9a05      	ldr	r2, [sp, #20]
 800e976:	0001      	movs	r1, r0
 800e978:	0007      	movs	r7, r0
 800e97a:	9803      	ldr	r0, [sp, #12]
 800e97c:	f000 fc60 	bl	800f240 <__multiply>
 800e980:	0006      	movs	r6, r0
 800e982:	9905      	ldr	r1, [sp, #20]
 800e984:	9803      	ldr	r0, [sp, #12]
 800e986:	f000 fb3f 	bl	800f008 <_Bfree>
 800e98a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e98c:	9605      	str	r6, [sp, #20]
 800e98e:	1b5b      	subs	r3, r3, r5
 800e990:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e992:	d005      	beq.n	800e9a0 <_dtoa_r+0x80c>
 800e994:	0031      	movs	r1, r6
 800e996:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e998:	9803      	ldr	r0, [sp, #12]
 800e99a:	f000 fcfb 	bl	800f394 <__pow5mult>
 800e99e:	9005      	str	r0, [sp, #20]
 800e9a0:	2101      	movs	r1, #1
 800e9a2:	9803      	ldr	r0, [sp, #12]
 800e9a4:	f000 fc34 	bl	800f210 <__i2b>
 800e9a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e9aa:	0006      	movs	r6, r0
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d100      	bne.n	800e9b2 <_dtoa_r+0x81e>
 800e9b0:	e1bc      	b.n	800ed2c <_dtoa_r+0xb98>
 800e9b2:	001a      	movs	r2, r3
 800e9b4:	0001      	movs	r1, r0
 800e9b6:	9803      	ldr	r0, [sp, #12]
 800e9b8:	f000 fcec 	bl	800f394 <__pow5mult>
 800e9bc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e9be:	0006      	movs	r6, r0
 800e9c0:	2500      	movs	r5, #0
 800e9c2:	2b01      	cmp	r3, #1
 800e9c4:	dc16      	bgt.n	800e9f4 <_dtoa_r+0x860>
 800e9c6:	2500      	movs	r5, #0
 800e9c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9ca:	42ab      	cmp	r3, r5
 800e9cc:	d10e      	bne.n	800e9ec <_dtoa_r+0x858>
 800e9ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e9d0:	031b      	lsls	r3, r3, #12
 800e9d2:	42ab      	cmp	r3, r5
 800e9d4:	d10a      	bne.n	800e9ec <_dtoa_r+0x858>
 800e9d6:	4b8d      	ldr	r3, [pc, #564]	@ (800ec0c <_dtoa_r+0xa78>)
 800e9d8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e9da:	4213      	tst	r3, r2
 800e9dc:	d006      	beq.n	800e9ec <_dtoa_r+0x858>
 800e9de:	9b06      	ldr	r3, [sp, #24]
 800e9e0:	3501      	adds	r5, #1
 800e9e2:	3301      	adds	r3, #1
 800e9e4:	9306      	str	r3, [sp, #24]
 800e9e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e9e8:	3301      	adds	r3, #1
 800e9ea:	930d      	str	r3, [sp, #52]	@ 0x34
 800e9ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e9ee:	2001      	movs	r0, #1
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d008      	beq.n	800ea06 <_dtoa_r+0x872>
 800e9f4:	6933      	ldr	r3, [r6, #16]
 800e9f6:	3303      	adds	r3, #3
 800e9f8:	009b      	lsls	r3, r3, #2
 800e9fa:	18f3      	adds	r3, r6, r3
 800e9fc:	6858      	ldr	r0, [r3, #4]
 800e9fe:	f000 fbb7 	bl	800f170 <__hi0bits>
 800ea02:	2320      	movs	r3, #32
 800ea04:	1a18      	subs	r0, r3, r0
 800ea06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ea08:	1818      	adds	r0, r3, r0
 800ea0a:	0002      	movs	r2, r0
 800ea0c:	231f      	movs	r3, #31
 800ea0e:	401a      	ands	r2, r3
 800ea10:	4218      	tst	r0, r3
 800ea12:	d100      	bne.n	800ea16 <_dtoa_r+0x882>
 800ea14:	e081      	b.n	800eb1a <_dtoa_r+0x986>
 800ea16:	3301      	adds	r3, #1
 800ea18:	1a9b      	subs	r3, r3, r2
 800ea1a:	2b04      	cmp	r3, #4
 800ea1c:	dd79      	ble.n	800eb12 <_dtoa_r+0x97e>
 800ea1e:	231c      	movs	r3, #28
 800ea20:	1a9b      	subs	r3, r3, r2
 800ea22:	9a06      	ldr	r2, [sp, #24]
 800ea24:	18e4      	adds	r4, r4, r3
 800ea26:	18d2      	adds	r2, r2, r3
 800ea28:	9206      	str	r2, [sp, #24]
 800ea2a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ea2c:	18d3      	adds	r3, r2, r3
 800ea2e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ea30:	9b06      	ldr	r3, [sp, #24]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	dd05      	ble.n	800ea42 <_dtoa_r+0x8ae>
 800ea36:	001a      	movs	r2, r3
 800ea38:	9905      	ldr	r1, [sp, #20]
 800ea3a:	9803      	ldr	r0, [sp, #12]
 800ea3c:	f000 fd06 	bl	800f44c <__lshift>
 800ea40:	9005      	str	r0, [sp, #20]
 800ea42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	dd05      	ble.n	800ea54 <_dtoa_r+0x8c0>
 800ea48:	0031      	movs	r1, r6
 800ea4a:	001a      	movs	r2, r3
 800ea4c:	9803      	ldr	r0, [sp, #12]
 800ea4e:	f000 fcfd 	bl	800f44c <__lshift>
 800ea52:	0006      	movs	r6, r0
 800ea54:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d061      	beq.n	800eb1e <_dtoa_r+0x98a>
 800ea5a:	0031      	movs	r1, r6
 800ea5c:	9805      	ldr	r0, [sp, #20]
 800ea5e:	f000 fd61 	bl	800f524 <__mcmp>
 800ea62:	2800      	cmp	r0, #0
 800ea64:	da5b      	bge.n	800eb1e <_dtoa_r+0x98a>
 800ea66:	9b04      	ldr	r3, [sp, #16]
 800ea68:	220a      	movs	r2, #10
 800ea6a:	3b01      	subs	r3, #1
 800ea6c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ea6e:	9905      	ldr	r1, [sp, #20]
 800ea70:	2300      	movs	r3, #0
 800ea72:	9803      	ldr	r0, [sp, #12]
 800ea74:	f000 faec 	bl	800f050 <__multadd>
 800ea78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ea7a:	9005      	str	r0, [sp, #20]
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d100      	bne.n	800ea82 <_dtoa_r+0x8ee>
 800ea80:	e15b      	b.n	800ed3a <_dtoa_r+0xba6>
 800ea82:	2300      	movs	r3, #0
 800ea84:	0039      	movs	r1, r7
 800ea86:	220a      	movs	r2, #10
 800ea88:	9803      	ldr	r0, [sp, #12]
 800ea8a:	f000 fae1 	bl	800f050 <__multadd>
 800ea8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea90:	0007      	movs	r7, r0
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	dc4d      	bgt.n	800eb32 <_dtoa_r+0x99e>
 800ea96:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ea98:	2b02      	cmp	r3, #2
 800ea9a:	dd46      	ble.n	800eb2a <_dtoa_r+0x996>
 800ea9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d000      	beq.n	800eaa4 <_dtoa_r+0x910>
 800eaa2:	e5db      	b.n	800e65c <_dtoa_r+0x4c8>
 800eaa4:	0031      	movs	r1, r6
 800eaa6:	2205      	movs	r2, #5
 800eaa8:	9803      	ldr	r0, [sp, #12]
 800eaaa:	f000 fad1 	bl	800f050 <__multadd>
 800eaae:	0006      	movs	r6, r0
 800eab0:	0001      	movs	r1, r0
 800eab2:	9805      	ldr	r0, [sp, #20]
 800eab4:	f000 fd36 	bl	800f524 <__mcmp>
 800eab8:	2800      	cmp	r0, #0
 800eaba:	dc00      	bgt.n	800eabe <_dtoa_r+0x92a>
 800eabc:	e5ce      	b.n	800e65c <_dtoa_r+0x4c8>
 800eabe:	9b08      	ldr	r3, [sp, #32]
 800eac0:	9a08      	ldr	r2, [sp, #32]
 800eac2:	1c5c      	adds	r4, r3, #1
 800eac4:	2331      	movs	r3, #49	@ 0x31
 800eac6:	7013      	strb	r3, [r2, #0]
 800eac8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eaca:	3301      	adds	r3, #1
 800eacc:	930c      	str	r3, [sp, #48]	@ 0x30
 800eace:	e5c9      	b.n	800e664 <_dtoa_r+0x4d0>
 800ead0:	2336      	movs	r3, #54	@ 0x36
 800ead2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ead4:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800ead6:	1a9b      	subs	r3, r3, r2
 800ead8:	9c06      	ldr	r4, [sp, #24]
 800eada:	e720      	b.n	800e91e <_dtoa_r+0x78a>
 800eadc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eade:	1e5d      	subs	r5, r3, #1
 800eae0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eae2:	42ab      	cmp	r3, r5
 800eae4:	db08      	blt.n	800eaf8 <_dtoa_r+0x964>
 800eae6:	1b5d      	subs	r5, r3, r5
 800eae8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	daf4      	bge.n	800ead8 <_dtoa_r+0x944>
 800eaee:	9b06      	ldr	r3, [sp, #24]
 800eaf0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eaf2:	1a9c      	subs	r4, r3, r2
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	e712      	b.n	800e91e <_dtoa_r+0x78a>
 800eaf8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eafa:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800eafc:	1aeb      	subs	r3, r5, r3
 800eafe:	18d3      	adds	r3, r2, r3
 800eb00:	9314      	str	r3, [sp, #80]	@ 0x50
 800eb02:	950f      	str	r5, [sp, #60]	@ 0x3c
 800eb04:	9c06      	ldr	r4, [sp, #24]
 800eb06:	2500      	movs	r5, #0
 800eb08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb0a:	e708      	b.n	800e91e <_dtoa_r+0x78a>
 800eb0c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800eb0e:	9905      	ldr	r1, [sp, #20]
 800eb10:	e742      	b.n	800e998 <_dtoa_r+0x804>
 800eb12:	2b04      	cmp	r3, #4
 800eb14:	d08c      	beq.n	800ea30 <_dtoa_r+0x89c>
 800eb16:	331c      	adds	r3, #28
 800eb18:	e783      	b.n	800ea22 <_dtoa_r+0x88e>
 800eb1a:	0013      	movs	r3, r2
 800eb1c:	e7fb      	b.n	800eb16 <_dtoa_r+0x982>
 800eb1e:	9b04      	ldr	r3, [sp, #16]
 800eb20:	930c      	str	r3, [sp, #48]	@ 0x30
 800eb22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb24:	930e      	str	r3, [sp, #56]	@ 0x38
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	ddb5      	ble.n	800ea96 <_dtoa_r+0x902>
 800eb2a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d100      	bne.n	800eb32 <_dtoa_r+0x99e>
 800eb30:	e107      	b.n	800ed42 <_dtoa_r+0xbae>
 800eb32:	2c00      	cmp	r4, #0
 800eb34:	dd05      	ble.n	800eb42 <_dtoa_r+0x9ae>
 800eb36:	0039      	movs	r1, r7
 800eb38:	0022      	movs	r2, r4
 800eb3a:	9803      	ldr	r0, [sp, #12]
 800eb3c:	f000 fc86 	bl	800f44c <__lshift>
 800eb40:	0007      	movs	r7, r0
 800eb42:	9704      	str	r7, [sp, #16]
 800eb44:	2d00      	cmp	r5, #0
 800eb46:	d020      	beq.n	800eb8a <_dtoa_r+0x9f6>
 800eb48:	6879      	ldr	r1, [r7, #4]
 800eb4a:	9803      	ldr	r0, [sp, #12]
 800eb4c:	f000 fa18 	bl	800ef80 <_Balloc>
 800eb50:	1e04      	subs	r4, r0, #0
 800eb52:	d10c      	bne.n	800eb6e <_dtoa_r+0x9da>
 800eb54:	0022      	movs	r2, r4
 800eb56:	4b2e      	ldr	r3, [pc, #184]	@ (800ec10 <_dtoa_r+0xa7c>)
 800eb58:	482e      	ldr	r0, [pc, #184]	@ (800ec14 <_dtoa_r+0xa80>)
 800eb5a:	492f      	ldr	r1, [pc, #188]	@ (800ec18 <_dtoa_r+0xa84>)
 800eb5c:	f7ff fb2f 	bl	800e1be <_dtoa_r+0x2a>
 800eb60:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800eb62:	0037      	movs	r7, r6
 800eb64:	e7ab      	b.n	800eabe <_dtoa_r+0x92a>
 800eb66:	9b04      	ldr	r3, [sp, #16]
 800eb68:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800eb6a:	930c      	str	r3, [sp, #48]	@ 0x30
 800eb6c:	e7f9      	b.n	800eb62 <_dtoa_r+0x9ce>
 800eb6e:	0039      	movs	r1, r7
 800eb70:	693a      	ldr	r2, [r7, #16]
 800eb72:	310c      	adds	r1, #12
 800eb74:	3202      	adds	r2, #2
 800eb76:	0092      	lsls	r2, r2, #2
 800eb78:	300c      	adds	r0, #12
 800eb7a:	f7ff fa77 	bl	800e06c <memcpy>
 800eb7e:	2201      	movs	r2, #1
 800eb80:	0021      	movs	r1, r4
 800eb82:	9803      	ldr	r0, [sp, #12]
 800eb84:	f000 fc62 	bl	800f44c <__lshift>
 800eb88:	9004      	str	r0, [sp, #16]
 800eb8a:	9b08      	ldr	r3, [sp, #32]
 800eb8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eb8e:	9306      	str	r3, [sp, #24]
 800eb90:	3b01      	subs	r3, #1
 800eb92:	189b      	adds	r3, r3, r2
 800eb94:	2201      	movs	r2, #1
 800eb96:	930f      	str	r3, [sp, #60]	@ 0x3c
 800eb98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb9a:	4013      	ands	r3, r2
 800eb9c:	930e      	str	r3, [sp, #56]	@ 0x38
 800eb9e:	0031      	movs	r1, r6
 800eba0:	9805      	ldr	r0, [sp, #20]
 800eba2:	f7ff fa71 	bl	800e088 <quorem>
 800eba6:	0039      	movs	r1, r7
 800eba8:	0005      	movs	r5, r0
 800ebaa:	900a      	str	r0, [sp, #40]	@ 0x28
 800ebac:	9805      	ldr	r0, [sp, #20]
 800ebae:	f000 fcb9 	bl	800f524 <__mcmp>
 800ebb2:	9a04      	ldr	r2, [sp, #16]
 800ebb4:	900d      	str	r0, [sp, #52]	@ 0x34
 800ebb6:	0031      	movs	r1, r6
 800ebb8:	9803      	ldr	r0, [sp, #12]
 800ebba:	f000 fccf 	bl	800f55c <__mdiff>
 800ebbe:	2201      	movs	r2, #1
 800ebc0:	68c3      	ldr	r3, [r0, #12]
 800ebc2:	0004      	movs	r4, r0
 800ebc4:	3530      	adds	r5, #48	@ 0x30
 800ebc6:	9209      	str	r2, [sp, #36]	@ 0x24
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d104      	bne.n	800ebd6 <_dtoa_r+0xa42>
 800ebcc:	0001      	movs	r1, r0
 800ebce:	9805      	ldr	r0, [sp, #20]
 800ebd0:	f000 fca8 	bl	800f524 <__mcmp>
 800ebd4:	9009      	str	r0, [sp, #36]	@ 0x24
 800ebd6:	0021      	movs	r1, r4
 800ebd8:	9803      	ldr	r0, [sp, #12]
 800ebda:	f000 fa15 	bl	800f008 <_Bfree>
 800ebde:	9b06      	ldr	r3, [sp, #24]
 800ebe0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ebe2:	1c5c      	adds	r4, r3, #1
 800ebe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebe6:	4313      	orrs	r3, r2
 800ebe8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ebea:	4313      	orrs	r3, r2
 800ebec:	d116      	bne.n	800ec1c <_dtoa_r+0xa88>
 800ebee:	2d39      	cmp	r5, #57	@ 0x39
 800ebf0:	d02f      	beq.n	800ec52 <_dtoa_r+0xabe>
 800ebf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	dd01      	ble.n	800ebfc <_dtoa_r+0xa68>
 800ebf8:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800ebfa:	3531      	adds	r5, #49	@ 0x31
 800ebfc:	9b06      	ldr	r3, [sp, #24]
 800ebfe:	701d      	strb	r5, [r3, #0]
 800ec00:	e532      	b.n	800e668 <_dtoa_r+0x4d4>
 800ec02:	46c0      	nop			@ (mov r8, r8)
 800ec04:	40240000 	.word	0x40240000
 800ec08:	00000433 	.word	0x00000433
 800ec0c:	7ff00000 	.word	0x7ff00000
 800ec10:	08012b39 	.word	0x08012b39
 800ec14:	08012ae1 	.word	0x08012ae1
 800ec18:	000002ef 	.word	0x000002ef
 800ec1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	db04      	blt.n	800ec2c <_dtoa_r+0xa98>
 800ec22:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ec24:	4313      	orrs	r3, r2
 800ec26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ec28:	4313      	orrs	r3, r2
 800ec2a:	d11e      	bne.n	800ec6a <_dtoa_r+0xad6>
 800ec2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	dde4      	ble.n	800ebfc <_dtoa_r+0xa68>
 800ec32:	9905      	ldr	r1, [sp, #20]
 800ec34:	2201      	movs	r2, #1
 800ec36:	9803      	ldr	r0, [sp, #12]
 800ec38:	f000 fc08 	bl	800f44c <__lshift>
 800ec3c:	0031      	movs	r1, r6
 800ec3e:	9005      	str	r0, [sp, #20]
 800ec40:	f000 fc70 	bl	800f524 <__mcmp>
 800ec44:	2800      	cmp	r0, #0
 800ec46:	dc02      	bgt.n	800ec4e <_dtoa_r+0xaba>
 800ec48:	d1d8      	bne.n	800ebfc <_dtoa_r+0xa68>
 800ec4a:	07eb      	lsls	r3, r5, #31
 800ec4c:	d5d6      	bpl.n	800ebfc <_dtoa_r+0xa68>
 800ec4e:	2d39      	cmp	r5, #57	@ 0x39
 800ec50:	d1d2      	bne.n	800ebf8 <_dtoa_r+0xa64>
 800ec52:	2339      	movs	r3, #57	@ 0x39
 800ec54:	9a06      	ldr	r2, [sp, #24]
 800ec56:	7013      	strb	r3, [r2, #0]
 800ec58:	0023      	movs	r3, r4
 800ec5a:	001c      	movs	r4, r3
 800ec5c:	3b01      	subs	r3, #1
 800ec5e:	781a      	ldrb	r2, [r3, #0]
 800ec60:	2a39      	cmp	r2, #57	@ 0x39
 800ec62:	d050      	beq.n	800ed06 <_dtoa_r+0xb72>
 800ec64:	3201      	adds	r2, #1
 800ec66:	701a      	strb	r2, [r3, #0]
 800ec68:	e4fe      	b.n	800e668 <_dtoa_r+0x4d4>
 800ec6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	dd03      	ble.n	800ec78 <_dtoa_r+0xae4>
 800ec70:	2d39      	cmp	r5, #57	@ 0x39
 800ec72:	d0ee      	beq.n	800ec52 <_dtoa_r+0xabe>
 800ec74:	3501      	adds	r5, #1
 800ec76:	e7c1      	b.n	800ebfc <_dtoa_r+0xa68>
 800ec78:	9b06      	ldr	r3, [sp, #24]
 800ec7a:	9a06      	ldr	r2, [sp, #24]
 800ec7c:	701d      	strb	r5, [r3, #0]
 800ec7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec80:	4293      	cmp	r3, r2
 800ec82:	d02b      	beq.n	800ecdc <_dtoa_r+0xb48>
 800ec84:	2300      	movs	r3, #0
 800ec86:	220a      	movs	r2, #10
 800ec88:	9905      	ldr	r1, [sp, #20]
 800ec8a:	9803      	ldr	r0, [sp, #12]
 800ec8c:	f000 f9e0 	bl	800f050 <__multadd>
 800ec90:	9b04      	ldr	r3, [sp, #16]
 800ec92:	9005      	str	r0, [sp, #20]
 800ec94:	429f      	cmp	r7, r3
 800ec96:	d109      	bne.n	800ecac <_dtoa_r+0xb18>
 800ec98:	0039      	movs	r1, r7
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	220a      	movs	r2, #10
 800ec9e:	9803      	ldr	r0, [sp, #12]
 800eca0:	f000 f9d6 	bl	800f050 <__multadd>
 800eca4:	0007      	movs	r7, r0
 800eca6:	9004      	str	r0, [sp, #16]
 800eca8:	9406      	str	r4, [sp, #24]
 800ecaa:	e778      	b.n	800eb9e <_dtoa_r+0xa0a>
 800ecac:	0039      	movs	r1, r7
 800ecae:	2300      	movs	r3, #0
 800ecb0:	220a      	movs	r2, #10
 800ecb2:	9803      	ldr	r0, [sp, #12]
 800ecb4:	f000 f9cc 	bl	800f050 <__multadd>
 800ecb8:	2300      	movs	r3, #0
 800ecba:	0007      	movs	r7, r0
 800ecbc:	220a      	movs	r2, #10
 800ecbe:	9904      	ldr	r1, [sp, #16]
 800ecc0:	9803      	ldr	r0, [sp, #12]
 800ecc2:	f000 f9c5 	bl	800f050 <__multadd>
 800ecc6:	9004      	str	r0, [sp, #16]
 800ecc8:	e7ee      	b.n	800eca8 <_dtoa_r+0xb14>
 800ecca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eccc:	2401      	movs	r4, #1
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	dd00      	ble.n	800ecd4 <_dtoa_r+0xb40>
 800ecd2:	001c      	movs	r4, r3
 800ecd4:	9704      	str	r7, [sp, #16]
 800ecd6:	2700      	movs	r7, #0
 800ecd8:	9b08      	ldr	r3, [sp, #32]
 800ecda:	191c      	adds	r4, r3, r4
 800ecdc:	9905      	ldr	r1, [sp, #20]
 800ecde:	2201      	movs	r2, #1
 800ece0:	9803      	ldr	r0, [sp, #12]
 800ece2:	f000 fbb3 	bl	800f44c <__lshift>
 800ece6:	0031      	movs	r1, r6
 800ece8:	9005      	str	r0, [sp, #20]
 800ecea:	f000 fc1b 	bl	800f524 <__mcmp>
 800ecee:	2800      	cmp	r0, #0
 800ecf0:	dcb2      	bgt.n	800ec58 <_dtoa_r+0xac4>
 800ecf2:	d101      	bne.n	800ecf8 <_dtoa_r+0xb64>
 800ecf4:	07ed      	lsls	r5, r5, #31
 800ecf6:	d4af      	bmi.n	800ec58 <_dtoa_r+0xac4>
 800ecf8:	0023      	movs	r3, r4
 800ecfa:	001c      	movs	r4, r3
 800ecfc:	3b01      	subs	r3, #1
 800ecfe:	781a      	ldrb	r2, [r3, #0]
 800ed00:	2a30      	cmp	r2, #48	@ 0x30
 800ed02:	d0fa      	beq.n	800ecfa <_dtoa_r+0xb66>
 800ed04:	e4b0      	b.n	800e668 <_dtoa_r+0x4d4>
 800ed06:	9a08      	ldr	r2, [sp, #32]
 800ed08:	429a      	cmp	r2, r3
 800ed0a:	d1a6      	bne.n	800ec5a <_dtoa_r+0xac6>
 800ed0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ed0e:	3301      	adds	r3, #1
 800ed10:	930c      	str	r3, [sp, #48]	@ 0x30
 800ed12:	2331      	movs	r3, #49	@ 0x31
 800ed14:	7013      	strb	r3, [r2, #0]
 800ed16:	e4a7      	b.n	800e668 <_dtoa_r+0x4d4>
 800ed18:	4b14      	ldr	r3, [pc, #80]	@ (800ed6c <_dtoa_r+0xbd8>)
 800ed1a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ed1c:	9308      	str	r3, [sp, #32]
 800ed1e:	4b14      	ldr	r3, [pc, #80]	@ (800ed70 <_dtoa_r+0xbdc>)
 800ed20:	2a00      	cmp	r2, #0
 800ed22:	d001      	beq.n	800ed28 <_dtoa_r+0xb94>
 800ed24:	f7ff fa7e 	bl	800e224 <_dtoa_r+0x90>
 800ed28:	f7ff fa7e 	bl	800e228 <_dtoa_r+0x94>
 800ed2c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ed2e:	2b01      	cmp	r3, #1
 800ed30:	dc00      	bgt.n	800ed34 <_dtoa_r+0xba0>
 800ed32:	e648      	b.n	800e9c6 <_dtoa_r+0x832>
 800ed34:	2001      	movs	r0, #1
 800ed36:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800ed38:	e665      	b.n	800ea06 <_dtoa_r+0x872>
 800ed3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	dc00      	bgt.n	800ed42 <_dtoa_r+0xbae>
 800ed40:	e6a9      	b.n	800ea96 <_dtoa_r+0x902>
 800ed42:	2400      	movs	r4, #0
 800ed44:	0031      	movs	r1, r6
 800ed46:	9805      	ldr	r0, [sp, #20]
 800ed48:	f7ff f99e 	bl	800e088 <quorem>
 800ed4c:	9b08      	ldr	r3, [sp, #32]
 800ed4e:	3030      	adds	r0, #48	@ 0x30
 800ed50:	5518      	strb	r0, [r3, r4]
 800ed52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed54:	3401      	adds	r4, #1
 800ed56:	0005      	movs	r5, r0
 800ed58:	42a3      	cmp	r3, r4
 800ed5a:	ddb6      	ble.n	800ecca <_dtoa_r+0xb36>
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	220a      	movs	r2, #10
 800ed60:	9905      	ldr	r1, [sp, #20]
 800ed62:	9803      	ldr	r0, [sp, #12]
 800ed64:	f000 f974 	bl	800f050 <__multadd>
 800ed68:	9005      	str	r0, [sp, #20]
 800ed6a:	e7eb      	b.n	800ed44 <_dtoa_r+0xbb0>
 800ed6c:	08012abd 	.word	0x08012abd
 800ed70:	08012ac5 	.word	0x08012ac5

0800ed74 <_free_r>:
 800ed74:	b570      	push	{r4, r5, r6, lr}
 800ed76:	0005      	movs	r5, r0
 800ed78:	1e0c      	subs	r4, r1, #0
 800ed7a:	d010      	beq.n	800ed9e <_free_r+0x2a>
 800ed7c:	3c04      	subs	r4, #4
 800ed7e:	6823      	ldr	r3, [r4, #0]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	da00      	bge.n	800ed86 <_free_r+0x12>
 800ed84:	18e4      	adds	r4, r4, r3
 800ed86:	0028      	movs	r0, r5
 800ed88:	f000 f8ea 	bl	800ef60 <__malloc_lock>
 800ed8c:	4a1d      	ldr	r2, [pc, #116]	@ (800ee04 <_free_r+0x90>)
 800ed8e:	6813      	ldr	r3, [r2, #0]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d105      	bne.n	800eda0 <_free_r+0x2c>
 800ed94:	6063      	str	r3, [r4, #4]
 800ed96:	6014      	str	r4, [r2, #0]
 800ed98:	0028      	movs	r0, r5
 800ed9a:	f000 f8e9 	bl	800ef70 <__malloc_unlock>
 800ed9e:	bd70      	pop	{r4, r5, r6, pc}
 800eda0:	42a3      	cmp	r3, r4
 800eda2:	d908      	bls.n	800edb6 <_free_r+0x42>
 800eda4:	6820      	ldr	r0, [r4, #0]
 800eda6:	1821      	adds	r1, r4, r0
 800eda8:	428b      	cmp	r3, r1
 800edaa:	d1f3      	bne.n	800ed94 <_free_r+0x20>
 800edac:	6819      	ldr	r1, [r3, #0]
 800edae:	685b      	ldr	r3, [r3, #4]
 800edb0:	1809      	adds	r1, r1, r0
 800edb2:	6021      	str	r1, [r4, #0]
 800edb4:	e7ee      	b.n	800ed94 <_free_r+0x20>
 800edb6:	001a      	movs	r2, r3
 800edb8:	685b      	ldr	r3, [r3, #4]
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d001      	beq.n	800edc2 <_free_r+0x4e>
 800edbe:	42a3      	cmp	r3, r4
 800edc0:	d9f9      	bls.n	800edb6 <_free_r+0x42>
 800edc2:	6811      	ldr	r1, [r2, #0]
 800edc4:	1850      	adds	r0, r2, r1
 800edc6:	42a0      	cmp	r0, r4
 800edc8:	d10b      	bne.n	800ede2 <_free_r+0x6e>
 800edca:	6820      	ldr	r0, [r4, #0]
 800edcc:	1809      	adds	r1, r1, r0
 800edce:	1850      	adds	r0, r2, r1
 800edd0:	6011      	str	r1, [r2, #0]
 800edd2:	4283      	cmp	r3, r0
 800edd4:	d1e0      	bne.n	800ed98 <_free_r+0x24>
 800edd6:	6818      	ldr	r0, [r3, #0]
 800edd8:	685b      	ldr	r3, [r3, #4]
 800edda:	1841      	adds	r1, r0, r1
 800eddc:	6011      	str	r1, [r2, #0]
 800edde:	6053      	str	r3, [r2, #4]
 800ede0:	e7da      	b.n	800ed98 <_free_r+0x24>
 800ede2:	42a0      	cmp	r0, r4
 800ede4:	d902      	bls.n	800edec <_free_r+0x78>
 800ede6:	230c      	movs	r3, #12
 800ede8:	602b      	str	r3, [r5, #0]
 800edea:	e7d5      	b.n	800ed98 <_free_r+0x24>
 800edec:	6820      	ldr	r0, [r4, #0]
 800edee:	1821      	adds	r1, r4, r0
 800edf0:	428b      	cmp	r3, r1
 800edf2:	d103      	bne.n	800edfc <_free_r+0x88>
 800edf4:	6819      	ldr	r1, [r3, #0]
 800edf6:	685b      	ldr	r3, [r3, #4]
 800edf8:	1809      	adds	r1, r1, r0
 800edfa:	6021      	str	r1, [r4, #0]
 800edfc:	6063      	str	r3, [r4, #4]
 800edfe:	6054      	str	r4, [r2, #4]
 800ee00:	e7ca      	b.n	800ed98 <_free_r+0x24>
 800ee02:	46c0      	nop			@ (mov r8, r8)
 800ee04:	20003c3c 	.word	0x20003c3c

0800ee08 <malloc>:
 800ee08:	b510      	push	{r4, lr}
 800ee0a:	4b03      	ldr	r3, [pc, #12]	@ (800ee18 <malloc+0x10>)
 800ee0c:	0001      	movs	r1, r0
 800ee0e:	6818      	ldr	r0, [r3, #0]
 800ee10:	f000 f826 	bl	800ee60 <_malloc_r>
 800ee14:	bd10      	pop	{r4, pc}
 800ee16:	46c0      	nop			@ (mov r8, r8)
 800ee18:	20000048 	.word	0x20000048

0800ee1c <sbrk_aligned>:
 800ee1c:	b570      	push	{r4, r5, r6, lr}
 800ee1e:	4e0f      	ldr	r6, [pc, #60]	@ (800ee5c <sbrk_aligned+0x40>)
 800ee20:	000d      	movs	r5, r1
 800ee22:	6831      	ldr	r1, [r6, #0]
 800ee24:	0004      	movs	r4, r0
 800ee26:	2900      	cmp	r1, #0
 800ee28:	d102      	bne.n	800ee30 <sbrk_aligned+0x14>
 800ee2a:	f001 fe49 	bl	8010ac0 <_sbrk_r>
 800ee2e:	6030      	str	r0, [r6, #0]
 800ee30:	0029      	movs	r1, r5
 800ee32:	0020      	movs	r0, r4
 800ee34:	f001 fe44 	bl	8010ac0 <_sbrk_r>
 800ee38:	1c43      	adds	r3, r0, #1
 800ee3a:	d103      	bne.n	800ee44 <sbrk_aligned+0x28>
 800ee3c:	2501      	movs	r5, #1
 800ee3e:	426d      	negs	r5, r5
 800ee40:	0028      	movs	r0, r5
 800ee42:	bd70      	pop	{r4, r5, r6, pc}
 800ee44:	2303      	movs	r3, #3
 800ee46:	1cc5      	adds	r5, r0, #3
 800ee48:	439d      	bics	r5, r3
 800ee4a:	42a8      	cmp	r0, r5
 800ee4c:	d0f8      	beq.n	800ee40 <sbrk_aligned+0x24>
 800ee4e:	1a29      	subs	r1, r5, r0
 800ee50:	0020      	movs	r0, r4
 800ee52:	f001 fe35 	bl	8010ac0 <_sbrk_r>
 800ee56:	3001      	adds	r0, #1
 800ee58:	d1f2      	bne.n	800ee40 <sbrk_aligned+0x24>
 800ee5a:	e7ef      	b.n	800ee3c <sbrk_aligned+0x20>
 800ee5c:	20003c38 	.word	0x20003c38

0800ee60 <_malloc_r>:
 800ee60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee62:	2203      	movs	r2, #3
 800ee64:	1ccb      	adds	r3, r1, #3
 800ee66:	4393      	bics	r3, r2
 800ee68:	3308      	adds	r3, #8
 800ee6a:	0005      	movs	r5, r0
 800ee6c:	001f      	movs	r7, r3
 800ee6e:	2b0c      	cmp	r3, #12
 800ee70:	d234      	bcs.n	800eedc <_malloc_r+0x7c>
 800ee72:	270c      	movs	r7, #12
 800ee74:	42b9      	cmp	r1, r7
 800ee76:	d833      	bhi.n	800eee0 <_malloc_r+0x80>
 800ee78:	0028      	movs	r0, r5
 800ee7a:	f000 f871 	bl	800ef60 <__malloc_lock>
 800ee7e:	4e37      	ldr	r6, [pc, #220]	@ (800ef5c <_malloc_r+0xfc>)
 800ee80:	6833      	ldr	r3, [r6, #0]
 800ee82:	001c      	movs	r4, r3
 800ee84:	2c00      	cmp	r4, #0
 800ee86:	d12f      	bne.n	800eee8 <_malloc_r+0x88>
 800ee88:	0039      	movs	r1, r7
 800ee8a:	0028      	movs	r0, r5
 800ee8c:	f7ff ffc6 	bl	800ee1c <sbrk_aligned>
 800ee90:	0004      	movs	r4, r0
 800ee92:	1c43      	adds	r3, r0, #1
 800ee94:	d15f      	bne.n	800ef56 <_malloc_r+0xf6>
 800ee96:	6834      	ldr	r4, [r6, #0]
 800ee98:	9400      	str	r4, [sp, #0]
 800ee9a:	9b00      	ldr	r3, [sp, #0]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d14a      	bne.n	800ef36 <_malloc_r+0xd6>
 800eea0:	2c00      	cmp	r4, #0
 800eea2:	d052      	beq.n	800ef4a <_malloc_r+0xea>
 800eea4:	6823      	ldr	r3, [r4, #0]
 800eea6:	0028      	movs	r0, r5
 800eea8:	18e3      	adds	r3, r4, r3
 800eeaa:	9900      	ldr	r1, [sp, #0]
 800eeac:	9301      	str	r3, [sp, #4]
 800eeae:	f001 fe07 	bl	8010ac0 <_sbrk_r>
 800eeb2:	9b01      	ldr	r3, [sp, #4]
 800eeb4:	4283      	cmp	r3, r0
 800eeb6:	d148      	bne.n	800ef4a <_malloc_r+0xea>
 800eeb8:	6823      	ldr	r3, [r4, #0]
 800eeba:	0028      	movs	r0, r5
 800eebc:	1aff      	subs	r7, r7, r3
 800eebe:	0039      	movs	r1, r7
 800eec0:	f7ff ffac 	bl	800ee1c <sbrk_aligned>
 800eec4:	3001      	adds	r0, #1
 800eec6:	d040      	beq.n	800ef4a <_malloc_r+0xea>
 800eec8:	6823      	ldr	r3, [r4, #0]
 800eeca:	19db      	adds	r3, r3, r7
 800eecc:	6023      	str	r3, [r4, #0]
 800eece:	6833      	ldr	r3, [r6, #0]
 800eed0:	685a      	ldr	r2, [r3, #4]
 800eed2:	2a00      	cmp	r2, #0
 800eed4:	d133      	bne.n	800ef3e <_malloc_r+0xde>
 800eed6:	9b00      	ldr	r3, [sp, #0]
 800eed8:	6033      	str	r3, [r6, #0]
 800eeda:	e019      	b.n	800ef10 <_malloc_r+0xb0>
 800eedc:	2b00      	cmp	r3, #0
 800eede:	dac9      	bge.n	800ee74 <_malloc_r+0x14>
 800eee0:	230c      	movs	r3, #12
 800eee2:	602b      	str	r3, [r5, #0]
 800eee4:	2000      	movs	r0, #0
 800eee6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800eee8:	6821      	ldr	r1, [r4, #0]
 800eeea:	1bc9      	subs	r1, r1, r7
 800eeec:	d420      	bmi.n	800ef30 <_malloc_r+0xd0>
 800eeee:	290b      	cmp	r1, #11
 800eef0:	d90a      	bls.n	800ef08 <_malloc_r+0xa8>
 800eef2:	19e2      	adds	r2, r4, r7
 800eef4:	6027      	str	r7, [r4, #0]
 800eef6:	42a3      	cmp	r3, r4
 800eef8:	d104      	bne.n	800ef04 <_malloc_r+0xa4>
 800eefa:	6032      	str	r2, [r6, #0]
 800eefc:	6863      	ldr	r3, [r4, #4]
 800eefe:	6011      	str	r1, [r2, #0]
 800ef00:	6053      	str	r3, [r2, #4]
 800ef02:	e005      	b.n	800ef10 <_malloc_r+0xb0>
 800ef04:	605a      	str	r2, [r3, #4]
 800ef06:	e7f9      	b.n	800eefc <_malloc_r+0x9c>
 800ef08:	6862      	ldr	r2, [r4, #4]
 800ef0a:	42a3      	cmp	r3, r4
 800ef0c:	d10e      	bne.n	800ef2c <_malloc_r+0xcc>
 800ef0e:	6032      	str	r2, [r6, #0]
 800ef10:	0028      	movs	r0, r5
 800ef12:	f000 f82d 	bl	800ef70 <__malloc_unlock>
 800ef16:	0020      	movs	r0, r4
 800ef18:	2207      	movs	r2, #7
 800ef1a:	300b      	adds	r0, #11
 800ef1c:	1d23      	adds	r3, r4, #4
 800ef1e:	4390      	bics	r0, r2
 800ef20:	1ac2      	subs	r2, r0, r3
 800ef22:	4298      	cmp	r0, r3
 800ef24:	d0df      	beq.n	800eee6 <_malloc_r+0x86>
 800ef26:	1a1b      	subs	r3, r3, r0
 800ef28:	50a3      	str	r3, [r4, r2]
 800ef2a:	e7dc      	b.n	800eee6 <_malloc_r+0x86>
 800ef2c:	605a      	str	r2, [r3, #4]
 800ef2e:	e7ef      	b.n	800ef10 <_malloc_r+0xb0>
 800ef30:	0023      	movs	r3, r4
 800ef32:	6864      	ldr	r4, [r4, #4]
 800ef34:	e7a6      	b.n	800ee84 <_malloc_r+0x24>
 800ef36:	9c00      	ldr	r4, [sp, #0]
 800ef38:	6863      	ldr	r3, [r4, #4]
 800ef3a:	9300      	str	r3, [sp, #0]
 800ef3c:	e7ad      	b.n	800ee9a <_malloc_r+0x3a>
 800ef3e:	001a      	movs	r2, r3
 800ef40:	685b      	ldr	r3, [r3, #4]
 800ef42:	42a3      	cmp	r3, r4
 800ef44:	d1fb      	bne.n	800ef3e <_malloc_r+0xde>
 800ef46:	2300      	movs	r3, #0
 800ef48:	e7da      	b.n	800ef00 <_malloc_r+0xa0>
 800ef4a:	230c      	movs	r3, #12
 800ef4c:	0028      	movs	r0, r5
 800ef4e:	602b      	str	r3, [r5, #0]
 800ef50:	f000 f80e 	bl	800ef70 <__malloc_unlock>
 800ef54:	e7c6      	b.n	800eee4 <_malloc_r+0x84>
 800ef56:	6007      	str	r7, [r0, #0]
 800ef58:	e7da      	b.n	800ef10 <_malloc_r+0xb0>
 800ef5a:	46c0      	nop			@ (mov r8, r8)
 800ef5c:	20003c3c 	.word	0x20003c3c

0800ef60 <__malloc_lock>:
 800ef60:	b510      	push	{r4, lr}
 800ef62:	4802      	ldr	r0, [pc, #8]	@ (800ef6c <__malloc_lock+0xc>)
 800ef64:	f7ff f875 	bl	800e052 <__retarget_lock_acquire_recursive>
 800ef68:	bd10      	pop	{r4, pc}
 800ef6a:	46c0      	nop			@ (mov r8, r8)
 800ef6c:	20003c34 	.word	0x20003c34

0800ef70 <__malloc_unlock>:
 800ef70:	b510      	push	{r4, lr}
 800ef72:	4802      	ldr	r0, [pc, #8]	@ (800ef7c <__malloc_unlock+0xc>)
 800ef74:	f7ff f86e 	bl	800e054 <__retarget_lock_release_recursive>
 800ef78:	bd10      	pop	{r4, pc}
 800ef7a:	46c0      	nop			@ (mov r8, r8)
 800ef7c:	20003c34 	.word	0x20003c34

0800ef80 <_Balloc>:
 800ef80:	b570      	push	{r4, r5, r6, lr}
 800ef82:	69c5      	ldr	r5, [r0, #28]
 800ef84:	0006      	movs	r6, r0
 800ef86:	000c      	movs	r4, r1
 800ef88:	2d00      	cmp	r5, #0
 800ef8a:	d10e      	bne.n	800efaa <_Balloc+0x2a>
 800ef8c:	2010      	movs	r0, #16
 800ef8e:	f7ff ff3b 	bl	800ee08 <malloc>
 800ef92:	1e02      	subs	r2, r0, #0
 800ef94:	61f0      	str	r0, [r6, #28]
 800ef96:	d104      	bne.n	800efa2 <_Balloc+0x22>
 800ef98:	216b      	movs	r1, #107	@ 0x6b
 800ef9a:	4b19      	ldr	r3, [pc, #100]	@ (800f000 <_Balloc+0x80>)
 800ef9c:	4819      	ldr	r0, [pc, #100]	@ (800f004 <_Balloc+0x84>)
 800ef9e:	f001 fda7 	bl	8010af0 <__assert_func>
 800efa2:	6045      	str	r5, [r0, #4]
 800efa4:	6085      	str	r5, [r0, #8]
 800efa6:	6005      	str	r5, [r0, #0]
 800efa8:	60c5      	str	r5, [r0, #12]
 800efaa:	69f5      	ldr	r5, [r6, #28]
 800efac:	68eb      	ldr	r3, [r5, #12]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d013      	beq.n	800efda <_Balloc+0x5a>
 800efb2:	69f3      	ldr	r3, [r6, #28]
 800efb4:	00a2      	lsls	r2, r4, #2
 800efb6:	68db      	ldr	r3, [r3, #12]
 800efb8:	189b      	adds	r3, r3, r2
 800efba:	6818      	ldr	r0, [r3, #0]
 800efbc:	2800      	cmp	r0, #0
 800efbe:	d118      	bne.n	800eff2 <_Balloc+0x72>
 800efc0:	2101      	movs	r1, #1
 800efc2:	000d      	movs	r5, r1
 800efc4:	40a5      	lsls	r5, r4
 800efc6:	1d6a      	adds	r2, r5, #5
 800efc8:	0030      	movs	r0, r6
 800efca:	0092      	lsls	r2, r2, #2
 800efcc:	f001 fdae 	bl	8010b2c <_calloc_r>
 800efd0:	2800      	cmp	r0, #0
 800efd2:	d00c      	beq.n	800efee <_Balloc+0x6e>
 800efd4:	6044      	str	r4, [r0, #4]
 800efd6:	6085      	str	r5, [r0, #8]
 800efd8:	e00d      	b.n	800eff6 <_Balloc+0x76>
 800efda:	2221      	movs	r2, #33	@ 0x21
 800efdc:	2104      	movs	r1, #4
 800efde:	0030      	movs	r0, r6
 800efe0:	f001 fda4 	bl	8010b2c <_calloc_r>
 800efe4:	69f3      	ldr	r3, [r6, #28]
 800efe6:	60e8      	str	r0, [r5, #12]
 800efe8:	68db      	ldr	r3, [r3, #12]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d1e1      	bne.n	800efb2 <_Balloc+0x32>
 800efee:	2000      	movs	r0, #0
 800eff0:	bd70      	pop	{r4, r5, r6, pc}
 800eff2:	6802      	ldr	r2, [r0, #0]
 800eff4:	601a      	str	r2, [r3, #0]
 800eff6:	2300      	movs	r3, #0
 800eff8:	6103      	str	r3, [r0, #16]
 800effa:	60c3      	str	r3, [r0, #12]
 800effc:	e7f8      	b.n	800eff0 <_Balloc+0x70>
 800effe:	46c0      	nop			@ (mov r8, r8)
 800f000:	08012aca 	.word	0x08012aca
 800f004:	08012b4a 	.word	0x08012b4a

0800f008 <_Bfree>:
 800f008:	b570      	push	{r4, r5, r6, lr}
 800f00a:	69c6      	ldr	r6, [r0, #28]
 800f00c:	0005      	movs	r5, r0
 800f00e:	000c      	movs	r4, r1
 800f010:	2e00      	cmp	r6, #0
 800f012:	d10e      	bne.n	800f032 <_Bfree+0x2a>
 800f014:	2010      	movs	r0, #16
 800f016:	f7ff fef7 	bl	800ee08 <malloc>
 800f01a:	1e02      	subs	r2, r0, #0
 800f01c:	61e8      	str	r0, [r5, #28]
 800f01e:	d104      	bne.n	800f02a <_Bfree+0x22>
 800f020:	218f      	movs	r1, #143	@ 0x8f
 800f022:	4b09      	ldr	r3, [pc, #36]	@ (800f048 <_Bfree+0x40>)
 800f024:	4809      	ldr	r0, [pc, #36]	@ (800f04c <_Bfree+0x44>)
 800f026:	f001 fd63 	bl	8010af0 <__assert_func>
 800f02a:	6046      	str	r6, [r0, #4]
 800f02c:	6086      	str	r6, [r0, #8]
 800f02e:	6006      	str	r6, [r0, #0]
 800f030:	60c6      	str	r6, [r0, #12]
 800f032:	2c00      	cmp	r4, #0
 800f034:	d007      	beq.n	800f046 <_Bfree+0x3e>
 800f036:	69eb      	ldr	r3, [r5, #28]
 800f038:	6862      	ldr	r2, [r4, #4]
 800f03a:	68db      	ldr	r3, [r3, #12]
 800f03c:	0092      	lsls	r2, r2, #2
 800f03e:	189b      	adds	r3, r3, r2
 800f040:	681a      	ldr	r2, [r3, #0]
 800f042:	6022      	str	r2, [r4, #0]
 800f044:	601c      	str	r4, [r3, #0]
 800f046:	bd70      	pop	{r4, r5, r6, pc}
 800f048:	08012aca 	.word	0x08012aca
 800f04c:	08012b4a 	.word	0x08012b4a

0800f050 <__multadd>:
 800f050:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f052:	000f      	movs	r7, r1
 800f054:	9001      	str	r0, [sp, #4]
 800f056:	000c      	movs	r4, r1
 800f058:	001e      	movs	r6, r3
 800f05a:	2000      	movs	r0, #0
 800f05c:	690d      	ldr	r5, [r1, #16]
 800f05e:	3714      	adds	r7, #20
 800f060:	683b      	ldr	r3, [r7, #0]
 800f062:	3001      	adds	r0, #1
 800f064:	b299      	uxth	r1, r3
 800f066:	4351      	muls	r1, r2
 800f068:	0c1b      	lsrs	r3, r3, #16
 800f06a:	4353      	muls	r3, r2
 800f06c:	1989      	adds	r1, r1, r6
 800f06e:	0c0e      	lsrs	r6, r1, #16
 800f070:	199b      	adds	r3, r3, r6
 800f072:	0c1e      	lsrs	r6, r3, #16
 800f074:	b289      	uxth	r1, r1
 800f076:	041b      	lsls	r3, r3, #16
 800f078:	185b      	adds	r3, r3, r1
 800f07a:	c708      	stmia	r7!, {r3}
 800f07c:	4285      	cmp	r5, r0
 800f07e:	dcef      	bgt.n	800f060 <__multadd+0x10>
 800f080:	2e00      	cmp	r6, #0
 800f082:	d022      	beq.n	800f0ca <__multadd+0x7a>
 800f084:	68a3      	ldr	r3, [r4, #8]
 800f086:	42ab      	cmp	r3, r5
 800f088:	dc19      	bgt.n	800f0be <__multadd+0x6e>
 800f08a:	6861      	ldr	r1, [r4, #4]
 800f08c:	9801      	ldr	r0, [sp, #4]
 800f08e:	3101      	adds	r1, #1
 800f090:	f7ff ff76 	bl	800ef80 <_Balloc>
 800f094:	1e07      	subs	r7, r0, #0
 800f096:	d105      	bne.n	800f0a4 <__multadd+0x54>
 800f098:	003a      	movs	r2, r7
 800f09a:	21ba      	movs	r1, #186	@ 0xba
 800f09c:	4b0c      	ldr	r3, [pc, #48]	@ (800f0d0 <__multadd+0x80>)
 800f09e:	480d      	ldr	r0, [pc, #52]	@ (800f0d4 <__multadd+0x84>)
 800f0a0:	f001 fd26 	bl	8010af0 <__assert_func>
 800f0a4:	0021      	movs	r1, r4
 800f0a6:	6922      	ldr	r2, [r4, #16]
 800f0a8:	310c      	adds	r1, #12
 800f0aa:	3202      	adds	r2, #2
 800f0ac:	0092      	lsls	r2, r2, #2
 800f0ae:	300c      	adds	r0, #12
 800f0b0:	f7fe ffdc 	bl	800e06c <memcpy>
 800f0b4:	0021      	movs	r1, r4
 800f0b6:	9801      	ldr	r0, [sp, #4]
 800f0b8:	f7ff ffa6 	bl	800f008 <_Bfree>
 800f0bc:	003c      	movs	r4, r7
 800f0be:	1d2b      	adds	r3, r5, #4
 800f0c0:	009b      	lsls	r3, r3, #2
 800f0c2:	18e3      	adds	r3, r4, r3
 800f0c4:	3501      	adds	r5, #1
 800f0c6:	605e      	str	r6, [r3, #4]
 800f0c8:	6125      	str	r5, [r4, #16]
 800f0ca:	0020      	movs	r0, r4
 800f0cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f0ce:	46c0      	nop			@ (mov r8, r8)
 800f0d0:	08012b39 	.word	0x08012b39
 800f0d4:	08012b4a 	.word	0x08012b4a

0800f0d8 <__s2b>:
 800f0d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f0da:	0007      	movs	r7, r0
 800f0dc:	0018      	movs	r0, r3
 800f0de:	000c      	movs	r4, r1
 800f0e0:	3008      	adds	r0, #8
 800f0e2:	2109      	movs	r1, #9
 800f0e4:	9301      	str	r3, [sp, #4]
 800f0e6:	0015      	movs	r5, r2
 800f0e8:	f7f1 f8be 	bl	8000268 <__divsi3>
 800f0ec:	2301      	movs	r3, #1
 800f0ee:	2100      	movs	r1, #0
 800f0f0:	4283      	cmp	r3, r0
 800f0f2:	db0a      	blt.n	800f10a <__s2b+0x32>
 800f0f4:	0038      	movs	r0, r7
 800f0f6:	f7ff ff43 	bl	800ef80 <_Balloc>
 800f0fa:	1e01      	subs	r1, r0, #0
 800f0fc:	d108      	bne.n	800f110 <__s2b+0x38>
 800f0fe:	000a      	movs	r2, r1
 800f100:	4b19      	ldr	r3, [pc, #100]	@ (800f168 <__s2b+0x90>)
 800f102:	481a      	ldr	r0, [pc, #104]	@ (800f16c <__s2b+0x94>)
 800f104:	31d3      	adds	r1, #211	@ 0xd3
 800f106:	f001 fcf3 	bl	8010af0 <__assert_func>
 800f10a:	005b      	lsls	r3, r3, #1
 800f10c:	3101      	adds	r1, #1
 800f10e:	e7ef      	b.n	800f0f0 <__s2b+0x18>
 800f110:	9b08      	ldr	r3, [sp, #32]
 800f112:	6143      	str	r3, [r0, #20]
 800f114:	2301      	movs	r3, #1
 800f116:	6103      	str	r3, [r0, #16]
 800f118:	2d09      	cmp	r5, #9
 800f11a:	dd18      	ble.n	800f14e <__s2b+0x76>
 800f11c:	0023      	movs	r3, r4
 800f11e:	3309      	adds	r3, #9
 800f120:	001e      	movs	r6, r3
 800f122:	9300      	str	r3, [sp, #0]
 800f124:	1964      	adds	r4, r4, r5
 800f126:	7833      	ldrb	r3, [r6, #0]
 800f128:	220a      	movs	r2, #10
 800f12a:	0038      	movs	r0, r7
 800f12c:	3b30      	subs	r3, #48	@ 0x30
 800f12e:	f7ff ff8f 	bl	800f050 <__multadd>
 800f132:	3601      	adds	r6, #1
 800f134:	0001      	movs	r1, r0
 800f136:	42a6      	cmp	r6, r4
 800f138:	d1f5      	bne.n	800f126 <__s2b+0x4e>
 800f13a:	002c      	movs	r4, r5
 800f13c:	9b00      	ldr	r3, [sp, #0]
 800f13e:	3c08      	subs	r4, #8
 800f140:	191c      	adds	r4, r3, r4
 800f142:	002e      	movs	r6, r5
 800f144:	9b01      	ldr	r3, [sp, #4]
 800f146:	429e      	cmp	r6, r3
 800f148:	db04      	blt.n	800f154 <__s2b+0x7c>
 800f14a:	0008      	movs	r0, r1
 800f14c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f14e:	2509      	movs	r5, #9
 800f150:	340a      	adds	r4, #10
 800f152:	e7f6      	b.n	800f142 <__s2b+0x6a>
 800f154:	1b63      	subs	r3, r4, r5
 800f156:	5d9b      	ldrb	r3, [r3, r6]
 800f158:	220a      	movs	r2, #10
 800f15a:	0038      	movs	r0, r7
 800f15c:	3b30      	subs	r3, #48	@ 0x30
 800f15e:	f7ff ff77 	bl	800f050 <__multadd>
 800f162:	3601      	adds	r6, #1
 800f164:	0001      	movs	r1, r0
 800f166:	e7ed      	b.n	800f144 <__s2b+0x6c>
 800f168:	08012b39 	.word	0x08012b39
 800f16c:	08012b4a 	.word	0x08012b4a

0800f170 <__hi0bits>:
 800f170:	2280      	movs	r2, #128	@ 0x80
 800f172:	0003      	movs	r3, r0
 800f174:	0252      	lsls	r2, r2, #9
 800f176:	2000      	movs	r0, #0
 800f178:	4293      	cmp	r3, r2
 800f17a:	d201      	bcs.n	800f180 <__hi0bits+0x10>
 800f17c:	041b      	lsls	r3, r3, #16
 800f17e:	3010      	adds	r0, #16
 800f180:	2280      	movs	r2, #128	@ 0x80
 800f182:	0452      	lsls	r2, r2, #17
 800f184:	4293      	cmp	r3, r2
 800f186:	d201      	bcs.n	800f18c <__hi0bits+0x1c>
 800f188:	3008      	adds	r0, #8
 800f18a:	021b      	lsls	r3, r3, #8
 800f18c:	2280      	movs	r2, #128	@ 0x80
 800f18e:	0552      	lsls	r2, r2, #21
 800f190:	4293      	cmp	r3, r2
 800f192:	d201      	bcs.n	800f198 <__hi0bits+0x28>
 800f194:	3004      	adds	r0, #4
 800f196:	011b      	lsls	r3, r3, #4
 800f198:	2280      	movs	r2, #128	@ 0x80
 800f19a:	05d2      	lsls	r2, r2, #23
 800f19c:	4293      	cmp	r3, r2
 800f19e:	d201      	bcs.n	800f1a4 <__hi0bits+0x34>
 800f1a0:	3002      	adds	r0, #2
 800f1a2:	009b      	lsls	r3, r3, #2
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	db03      	blt.n	800f1b0 <__hi0bits+0x40>
 800f1a8:	3001      	adds	r0, #1
 800f1aa:	4213      	tst	r3, r2
 800f1ac:	d100      	bne.n	800f1b0 <__hi0bits+0x40>
 800f1ae:	2020      	movs	r0, #32
 800f1b0:	4770      	bx	lr

0800f1b2 <__lo0bits>:
 800f1b2:	6803      	ldr	r3, [r0, #0]
 800f1b4:	0001      	movs	r1, r0
 800f1b6:	2207      	movs	r2, #7
 800f1b8:	0018      	movs	r0, r3
 800f1ba:	4010      	ands	r0, r2
 800f1bc:	4213      	tst	r3, r2
 800f1be:	d00d      	beq.n	800f1dc <__lo0bits+0x2a>
 800f1c0:	3a06      	subs	r2, #6
 800f1c2:	2000      	movs	r0, #0
 800f1c4:	4213      	tst	r3, r2
 800f1c6:	d105      	bne.n	800f1d4 <__lo0bits+0x22>
 800f1c8:	3002      	adds	r0, #2
 800f1ca:	4203      	tst	r3, r0
 800f1cc:	d003      	beq.n	800f1d6 <__lo0bits+0x24>
 800f1ce:	40d3      	lsrs	r3, r2
 800f1d0:	0010      	movs	r0, r2
 800f1d2:	600b      	str	r3, [r1, #0]
 800f1d4:	4770      	bx	lr
 800f1d6:	089b      	lsrs	r3, r3, #2
 800f1d8:	600b      	str	r3, [r1, #0]
 800f1da:	e7fb      	b.n	800f1d4 <__lo0bits+0x22>
 800f1dc:	b29a      	uxth	r2, r3
 800f1de:	2a00      	cmp	r2, #0
 800f1e0:	d101      	bne.n	800f1e6 <__lo0bits+0x34>
 800f1e2:	2010      	movs	r0, #16
 800f1e4:	0c1b      	lsrs	r3, r3, #16
 800f1e6:	b2da      	uxtb	r2, r3
 800f1e8:	2a00      	cmp	r2, #0
 800f1ea:	d101      	bne.n	800f1f0 <__lo0bits+0x3e>
 800f1ec:	3008      	adds	r0, #8
 800f1ee:	0a1b      	lsrs	r3, r3, #8
 800f1f0:	071a      	lsls	r2, r3, #28
 800f1f2:	d101      	bne.n	800f1f8 <__lo0bits+0x46>
 800f1f4:	3004      	adds	r0, #4
 800f1f6:	091b      	lsrs	r3, r3, #4
 800f1f8:	079a      	lsls	r2, r3, #30
 800f1fa:	d101      	bne.n	800f200 <__lo0bits+0x4e>
 800f1fc:	3002      	adds	r0, #2
 800f1fe:	089b      	lsrs	r3, r3, #2
 800f200:	07da      	lsls	r2, r3, #31
 800f202:	d4e9      	bmi.n	800f1d8 <__lo0bits+0x26>
 800f204:	3001      	adds	r0, #1
 800f206:	085b      	lsrs	r3, r3, #1
 800f208:	d1e6      	bne.n	800f1d8 <__lo0bits+0x26>
 800f20a:	2020      	movs	r0, #32
 800f20c:	e7e2      	b.n	800f1d4 <__lo0bits+0x22>
	...

0800f210 <__i2b>:
 800f210:	b510      	push	{r4, lr}
 800f212:	000c      	movs	r4, r1
 800f214:	2101      	movs	r1, #1
 800f216:	f7ff feb3 	bl	800ef80 <_Balloc>
 800f21a:	2800      	cmp	r0, #0
 800f21c:	d107      	bne.n	800f22e <__i2b+0x1e>
 800f21e:	2146      	movs	r1, #70	@ 0x46
 800f220:	4c05      	ldr	r4, [pc, #20]	@ (800f238 <__i2b+0x28>)
 800f222:	0002      	movs	r2, r0
 800f224:	4b05      	ldr	r3, [pc, #20]	@ (800f23c <__i2b+0x2c>)
 800f226:	0020      	movs	r0, r4
 800f228:	31ff      	adds	r1, #255	@ 0xff
 800f22a:	f001 fc61 	bl	8010af0 <__assert_func>
 800f22e:	2301      	movs	r3, #1
 800f230:	6144      	str	r4, [r0, #20]
 800f232:	6103      	str	r3, [r0, #16]
 800f234:	bd10      	pop	{r4, pc}
 800f236:	46c0      	nop			@ (mov r8, r8)
 800f238:	08012b4a 	.word	0x08012b4a
 800f23c:	08012b39 	.word	0x08012b39

0800f240 <__multiply>:
 800f240:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f242:	0014      	movs	r4, r2
 800f244:	690a      	ldr	r2, [r1, #16]
 800f246:	6923      	ldr	r3, [r4, #16]
 800f248:	000d      	movs	r5, r1
 800f24a:	b089      	sub	sp, #36	@ 0x24
 800f24c:	429a      	cmp	r2, r3
 800f24e:	db02      	blt.n	800f256 <__multiply+0x16>
 800f250:	0023      	movs	r3, r4
 800f252:	000c      	movs	r4, r1
 800f254:	001d      	movs	r5, r3
 800f256:	6927      	ldr	r7, [r4, #16]
 800f258:	692e      	ldr	r6, [r5, #16]
 800f25a:	6861      	ldr	r1, [r4, #4]
 800f25c:	19bb      	adds	r3, r7, r6
 800f25e:	9300      	str	r3, [sp, #0]
 800f260:	68a3      	ldr	r3, [r4, #8]
 800f262:	19ba      	adds	r2, r7, r6
 800f264:	4293      	cmp	r3, r2
 800f266:	da00      	bge.n	800f26a <__multiply+0x2a>
 800f268:	3101      	adds	r1, #1
 800f26a:	f7ff fe89 	bl	800ef80 <_Balloc>
 800f26e:	4684      	mov	ip, r0
 800f270:	2800      	cmp	r0, #0
 800f272:	d106      	bne.n	800f282 <__multiply+0x42>
 800f274:	21b1      	movs	r1, #177	@ 0xb1
 800f276:	4662      	mov	r2, ip
 800f278:	4b44      	ldr	r3, [pc, #272]	@ (800f38c <__multiply+0x14c>)
 800f27a:	4845      	ldr	r0, [pc, #276]	@ (800f390 <__multiply+0x150>)
 800f27c:	0049      	lsls	r1, r1, #1
 800f27e:	f001 fc37 	bl	8010af0 <__assert_func>
 800f282:	0002      	movs	r2, r0
 800f284:	19bb      	adds	r3, r7, r6
 800f286:	3214      	adds	r2, #20
 800f288:	009b      	lsls	r3, r3, #2
 800f28a:	18d3      	adds	r3, r2, r3
 800f28c:	9301      	str	r3, [sp, #4]
 800f28e:	2100      	movs	r1, #0
 800f290:	0013      	movs	r3, r2
 800f292:	9801      	ldr	r0, [sp, #4]
 800f294:	4283      	cmp	r3, r0
 800f296:	d328      	bcc.n	800f2ea <__multiply+0xaa>
 800f298:	0023      	movs	r3, r4
 800f29a:	00bf      	lsls	r7, r7, #2
 800f29c:	3314      	adds	r3, #20
 800f29e:	9304      	str	r3, [sp, #16]
 800f2a0:	3514      	adds	r5, #20
 800f2a2:	19db      	adds	r3, r3, r7
 800f2a4:	00b6      	lsls	r6, r6, #2
 800f2a6:	9302      	str	r3, [sp, #8]
 800f2a8:	19ab      	adds	r3, r5, r6
 800f2aa:	9307      	str	r3, [sp, #28]
 800f2ac:	2304      	movs	r3, #4
 800f2ae:	9305      	str	r3, [sp, #20]
 800f2b0:	0023      	movs	r3, r4
 800f2b2:	9902      	ldr	r1, [sp, #8]
 800f2b4:	3315      	adds	r3, #21
 800f2b6:	4299      	cmp	r1, r3
 800f2b8:	d305      	bcc.n	800f2c6 <__multiply+0x86>
 800f2ba:	1b0c      	subs	r4, r1, r4
 800f2bc:	3c15      	subs	r4, #21
 800f2be:	08a4      	lsrs	r4, r4, #2
 800f2c0:	3401      	adds	r4, #1
 800f2c2:	00a3      	lsls	r3, r4, #2
 800f2c4:	9305      	str	r3, [sp, #20]
 800f2c6:	9b07      	ldr	r3, [sp, #28]
 800f2c8:	429d      	cmp	r5, r3
 800f2ca:	d310      	bcc.n	800f2ee <__multiply+0xae>
 800f2cc:	9b00      	ldr	r3, [sp, #0]
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	dd05      	ble.n	800f2de <__multiply+0x9e>
 800f2d2:	9b01      	ldr	r3, [sp, #4]
 800f2d4:	3b04      	subs	r3, #4
 800f2d6:	9301      	str	r3, [sp, #4]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d052      	beq.n	800f384 <__multiply+0x144>
 800f2de:	4663      	mov	r3, ip
 800f2e0:	4660      	mov	r0, ip
 800f2e2:	9a00      	ldr	r2, [sp, #0]
 800f2e4:	611a      	str	r2, [r3, #16]
 800f2e6:	b009      	add	sp, #36	@ 0x24
 800f2e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2ea:	c302      	stmia	r3!, {r1}
 800f2ec:	e7d1      	b.n	800f292 <__multiply+0x52>
 800f2ee:	682c      	ldr	r4, [r5, #0]
 800f2f0:	b2a4      	uxth	r4, r4
 800f2f2:	2c00      	cmp	r4, #0
 800f2f4:	d01f      	beq.n	800f336 <__multiply+0xf6>
 800f2f6:	2300      	movs	r3, #0
 800f2f8:	0017      	movs	r7, r2
 800f2fa:	9e04      	ldr	r6, [sp, #16]
 800f2fc:	9303      	str	r3, [sp, #12]
 800f2fe:	ce08      	ldmia	r6!, {r3}
 800f300:	6839      	ldr	r1, [r7, #0]
 800f302:	9306      	str	r3, [sp, #24]
 800f304:	466b      	mov	r3, sp
 800f306:	8b1b      	ldrh	r3, [r3, #24]
 800f308:	b288      	uxth	r0, r1
 800f30a:	4363      	muls	r3, r4
 800f30c:	181b      	adds	r3, r3, r0
 800f30e:	9803      	ldr	r0, [sp, #12]
 800f310:	0c09      	lsrs	r1, r1, #16
 800f312:	181b      	adds	r3, r3, r0
 800f314:	9806      	ldr	r0, [sp, #24]
 800f316:	0c00      	lsrs	r0, r0, #16
 800f318:	4360      	muls	r0, r4
 800f31a:	1840      	adds	r0, r0, r1
 800f31c:	0c19      	lsrs	r1, r3, #16
 800f31e:	1841      	adds	r1, r0, r1
 800f320:	0c08      	lsrs	r0, r1, #16
 800f322:	b29b      	uxth	r3, r3
 800f324:	0409      	lsls	r1, r1, #16
 800f326:	4319      	orrs	r1, r3
 800f328:	9b02      	ldr	r3, [sp, #8]
 800f32a:	9003      	str	r0, [sp, #12]
 800f32c:	c702      	stmia	r7!, {r1}
 800f32e:	42b3      	cmp	r3, r6
 800f330:	d8e5      	bhi.n	800f2fe <__multiply+0xbe>
 800f332:	9b05      	ldr	r3, [sp, #20]
 800f334:	50d0      	str	r0, [r2, r3]
 800f336:	682c      	ldr	r4, [r5, #0]
 800f338:	0c24      	lsrs	r4, r4, #16
 800f33a:	d020      	beq.n	800f37e <__multiply+0x13e>
 800f33c:	2100      	movs	r1, #0
 800f33e:	0010      	movs	r0, r2
 800f340:	6813      	ldr	r3, [r2, #0]
 800f342:	9e04      	ldr	r6, [sp, #16]
 800f344:	9103      	str	r1, [sp, #12]
 800f346:	6831      	ldr	r1, [r6, #0]
 800f348:	6807      	ldr	r7, [r0, #0]
 800f34a:	b289      	uxth	r1, r1
 800f34c:	4361      	muls	r1, r4
 800f34e:	0c3f      	lsrs	r7, r7, #16
 800f350:	19c9      	adds	r1, r1, r7
 800f352:	9f03      	ldr	r7, [sp, #12]
 800f354:	b29b      	uxth	r3, r3
 800f356:	19c9      	adds	r1, r1, r7
 800f358:	040f      	lsls	r7, r1, #16
 800f35a:	431f      	orrs	r7, r3
 800f35c:	6007      	str	r7, [r0, #0]
 800f35e:	ce80      	ldmia	r6!, {r7}
 800f360:	6843      	ldr	r3, [r0, #4]
 800f362:	0c3f      	lsrs	r7, r7, #16
 800f364:	4367      	muls	r7, r4
 800f366:	b29b      	uxth	r3, r3
 800f368:	0c09      	lsrs	r1, r1, #16
 800f36a:	18fb      	adds	r3, r7, r3
 800f36c:	185b      	adds	r3, r3, r1
 800f36e:	0c19      	lsrs	r1, r3, #16
 800f370:	9103      	str	r1, [sp, #12]
 800f372:	9902      	ldr	r1, [sp, #8]
 800f374:	3004      	adds	r0, #4
 800f376:	42b1      	cmp	r1, r6
 800f378:	d8e5      	bhi.n	800f346 <__multiply+0x106>
 800f37a:	9905      	ldr	r1, [sp, #20]
 800f37c:	5053      	str	r3, [r2, r1]
 800f37e:	3504      	adds	r5, #4
 800f380:	3204      	adds	r2, #4
 800f382:	e7a0      	b.n	800f2c6 <__multiply+0x86>
 800f384:	9b00      	ldr	r3, [sp, #0]
 800f386:	3b01      	subs	r3, #1
 800f388:	9300      	str	r3, [sp, #0]
 800f38a:	e79f      	b.n	800f2cc <__multiply+0x8c>
 800f38c:	08012b39 	.word	0x08012b39
 800f390:	08012b4a 	.word	0x08012b4a

0800f394 <__pow5mult>:
 800f394:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f396:	2303      	movs	r3, #3
 800f398:	0015      	movs	r5, r2
 800f39a:	0007      	movs	r7, r0
 800f39c:	000e      	movs	r6, r1
 800f39e:	401a      	ands	r2, r3
 800f3a0:	421d      	tst	r5, r3
 800f3a2:	d008      	beq.n	800f3b6 <__pow5mult+0x22>
 800f3a4:	4925      	ldr	r1, [pc, #148]	@ (800f43c <__pow5mult+0xa8>)
 800f3a6:	3a01      	subs	r2, #1
 800f3a8:	0092      	lsls	r2, r2, #2
 800f3aa:	5852      	ldr	r2, [r2, r1]
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	0031      	movs	r1, r6
 800f3b0:	f7ff fe4e 	bl	800f050 <__multadd>
 800f3b4:	0006      	movs	r6, r0
 800f3b6:	10ad      	asrs	r5, r5, #2
 800f3b8:	d03d      	beq.n	800f436 <__pow5mult+0xa2>
 800f3ba:	69fc      	ldr	r4, [r7, #28]
 800f3bc:	2c00      	cmp	r4, #0
 800f3be:	d10f      	bne.n	800f3e0 <__pow5mult+0x4c>
 800f3c0:	2010      	movs	r0, #16
 800f3c2:	f7ff fd21 	bl	800ee08 <malloc>
 800f3c6:	1e02      	subs	r2, r0, #0
 800f3c8:	61f8      	str	r0, [r7, #28]
 800f3ca:	d105      	bne.n	800f3d8 <__pow5mult+0x44>
 800f3cc:	21b4      	movs	r1, #180	@ 0xb4
 800f3ce:	4b1c      	ldr	r3, [pc, #112]	@ (800f440 <__pow5mult+0xac>)
 800f3d0:	481c      	ldr	r0, [pc, #112]	@ (800f444 <__pow5mult+0xb0>)
 800f3d2:	31ff      	adds	r1, #255	@ 0xff
 800f3d4:	f001 fb8c 	bl	8010af0 <__assert_func>
 800f3d8:	6044      	str	r4, [r0, #4]
 800f3da:	6084      	str	r4, [r0, #8]
 800f3dc:	6004      	str	r4, [r0, #0]
 800f3de:	60c4      	str	r4, [r0, #12]
 800f3e0:	69fb      	ldr	r3, [r7, #28]
 800f3e2:	689c      	ldr	r4, [r3, #8]
 800f3e4:	9301      	str	r3, [sp, #4]
 800f3e6:	2c00      	cmp	r4, #0
 800f3e8:	d108      	bne.n	800f3fc <__pow5mult+0x68>
 800f3ea:	0038      	movs	r0, r7
 800f3ec:	4916      	ldr	r1, [pc, #88]	@ (800f448 <__pow5mult+0xb4>)
 800f3ee:	f7ff ff0f 	bl	800f210 <__i2b>
 800f3f2:	9b01      	ldr	r3, [sp, #4]
 800f3f4:	0004      	movs	r4, r0
 800f3f6:	6098      	str	r0, [r3, #8]
 800f3f8:	2300      	movs	r3, #0
 800f3fa:	6003      	str	r3, [r0, #0]
 800f3fc:	2301      	movs	r3, #1
 800f3fe:	421d      	tst	r5, r3
 800f400:	d00a      	beq.n	800f418 <__pow5mult+0x84>
 800f402:	0031      	movs	r1, r6
 800f404:	0022      	movs	r2, r4
 800f406:	0038      	movs	r0, r7
 800f408:	f7ff ff1a 	bl	800f240 <__multiply>
 800f40c:	0031      	movs	r1, r6
 800f40e:	9001      	str	r0, [sp, #4]
 800f410:	0038      	movs	r0, r7
 800f412:	f7ff fdf9 	bl	800f008 <_Bfree>
 800f416:	9e01      	ldr	r6, [sp, #4]
 800f418:	106d      	asrs	r5, r5, #1
 800f41a:	d00c      	beq.n	800f436 <__pow5mult+0xa2>
 800f41c:	6820      	ldr	r0, [r4, #0]
 800f41e:	2800      	cmp	r0, #0
 800f420:	d107      	bne.n	800f432 <__pow5mult+0x9e>
 800f422:	0022      	movs	r2, r4
 800f424:	0021      	movs	r1, r4
 800f426:	0038      	movs	r0, r7
 800f428:	f7ff ff0a 	bl	800f240 <__multiply>
 800f42c:	2300      	movs	r3, #0
 800f42e:	6020      	str	r0, [r4, #0]
 800f430:	6003      	str	r3, [r0, #0]
 800f432:	0004      	movs	r4, r0
 800f434:	e7e2      	b.n	800f3fc <__pow5mult+0x68>
 800f436:	0030      	movs	r0, r6
 800f438:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f43a:	46c0      	nop			@ (mov r8, r8)
 800f43c:	08012c5c 	.word	0x08012c5c
 800f440:	08012aca 	.word	0x08012aca
 800f444:	08012b4a 	.word	0x08012b4a
 800f448:	00000271 	.word	0x00000271

0800f44c <__lshift>:
 800f44c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f44e:	000c      	movs	r4, r1
 800f450:	0016      	movs	r6, r2
 800f452:	6923      	ldr	r3, [r4, #16]
 800f454:	1157      	asrs	r7, r2, #5
 800f456:	b085      	sub	sp, #20
 800f458:	18fb      	adds	r3, r7, r3
 800f45a:	9301      	str	r3, [sp, #4]
 800f45c:	3301      	adds	r3, #1
 800f45e:	9300      	str	r3, [sp, #0]
 800f460:	6849      	ldr	r1, [r1, #4]
 800f462:	68a3      	ldr	r3, [r4, #8]
 800f464:	9002      	str	r0, [sp, #8]
 800f466:	9a00      	ldr	r2, [sp, #0]
 800f468:	4293      	cmp	r3, r2
 800f46a:	db10      	blt.n	800f48e <__lshift+0x42>
 800f46c:	9802      	ldr	r0, [sp, #8]
 800f46e:	f7ff fd87 	bl	800ef80 <_Balloc>
 800f472:	2300      	movs	r3, #0
 800f474:	0001      	movs	r1, r0
 800f476:	0005      	movs	r5, r0
 800f478:	001a      	movs	r2, r3
 800f47a:	3114      	adds	r1, #20
 800f47c:	4298      	cmp	r0, r3
 800f47e:	d10c      	bne.n	800f49a <__lshift+0x4e>
 800f480:	21ef      	movs	r1, #239	@ 0xef
 800f482:	002a      	movs	r2, r5
 800f484:	4b25      	ldr	r3, [pc, #148]	@ (800f51c <__lshift+0xd0>)
 800f486:	4826      	ldr	r0, [pc, #152]	@ (800f520 <__lshift+0xd4>)
 800f488:	0049      	lsls	r1, r1, #1
 800f48a:	f001 fb31 	bl	8010af0 <__assert_func>
 800f48e:	3101      	adds	r1, #1
 800f490:	005b      	lsls	r3, r3, #1
 800f492:	e7e8      	b.n	800f466 <__lshift+0x1a>
 800f494:	0098      	lsls	r0, r3, #2
 800f496:	500a      	str	r2, [r1, r0]
 800f498:	3301      	adds	r3, #1
 800f49a:	42bb      	cmp	r3, r7
 800f49c:	dbfa      	blt.n	800f494 <__lshift+0x48>
 800f49e:	43fb      	mvns	r3, r7
 800f4a0:	17db      	asrs	r3, r3, #31
 800f4a2:	401f      	ands	r7, r3
 800f4a4:	00bf      	lsls	r7, r7, #2
 800f4a6:	0023      	movs	r3, r4
 800f4a8:	201f      	movs	r0, #31
 800f4aa:	19c9      	adds	r1, r1, r7
 800f4ac:	0037      	movs	r7, r6
 800f4ae:	6922      	ldr	r2, [r4, #16]
 800f4b0:	3314      	adds	r3, #20
 800f4b2:	0092      	lsls	r2, r2, #2
 800f4b4:	189a      	adds	r2, r3, r2
 800f4b6:	4007      	ands	r7, r0
 800f4b8:	4206      	tst	r6, r0
 800f4ba:	d029      	beq.n	800f510 <__lshift+0xc4>
 800f4bc:	3001      	adds	r0, #1
 800f4be:	1bc0      	subs	r0, r0, r7
 800f4c0:	9003      	str	r0, [sp, #12]
 800f4c2:	468c      	mov	ip, r1
 800f4c4:	2000      	movs	r0, #0
 800f4c6:	681e      	ldr	r6, [r3, #0]
 800f4c8:	40be      	lsls	r6, r7
 800f4ca:	4306      	orrs	r6, r0
 800f4cc:	4660      	mov	r0, ip
 800f4ce:	c040      	stmia	r0!, {r6}
 800f4d0:	4684      	mov	ip, r0
 800f4d2:	9e03      	ldr	r6, [sp, #12]
 800f4d4:	cb01      	ldmia	r3!, {r0}
 800f4d6:	40f0      	lsrs	r0, r6
 800f4d8:	429a      	cmp	r2, r3
 800f4da:	d8f4      	bhi.n	800f4c6 <__lshift+0x7a>
 800f4dc:	0026      	movs	r6, r4
 800f4de:	3615      	adds	r6, #21
 800f4e0:	2304      	movs	r3, #4
 800f4e2:	42b2      	cmp	r2, r6
 800f4e4:	d304      	bcc.n	800f4f0 <__lshift+0xa4>
 800f4e6:	1b13      	subs	r3, r2, r4
 800f4e8:	3b15      	subs	r3, #21
 800f4ea:	089b      	lsrs	r3, r3, #2
 800f4ec:	3301      	adds	r3, #1
 800f4ee:	009b      	lsls	r3, r3, #2
 800f4f0:	50c8      	str	r0, [r1, r3]
 800f4f2:	2800      	cmp	r0, #0
 800f4f4:	d002      	beq.n	800f4fc <__lshift+0xb0>
 800f4f6:	9b01      	ldr	r3, [sp, #4]
 800f4f8:	3302      	adds	r3, #2
 800f4fa:	9300      	str	r3, [sp, #0]
 800f4fc:	9b00      	ldr	r3, [sp, #0]
 800f4fe:	9802      	ldr	r0, [sp, #8]
 800f500:	3b01      	subs	r3, #1
 800f502:	0021      	movs	r1, r4
 800f504:	612b      	str	r3, [r5, #16]
 800f506:	f7ff fd7f 	bl	800f008 <_Bfree>
 800f50a:	0028      	movs	r0, r5
 800f50c:	b005      	add	sp, #20
 800f50e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f510:	cb01      	ldmia	r3!, {r0}
 800f512:	c101      	stmia	r1!, {r0}
 800f514:	429a      	cmp	r2, r3
 800f516:	d8fb      	bhi.n	800f510 <__lshift+0xc4>
 800f518:	e7f0      	b.n	800f4fc <__lshift+0xb0>
 800f51a:	46c0      	nop			@ (mov r8, r8)
 800f51c:	08012b39 	.word	0x08012b39
 800f520:	08012b4a 	.word	0x08012b4a

0800f524 <__mcmp>:
 800f524:	b530      	push	{r4, r5, lr}
 800f526:	690b      	ldr	r3, [r1, #16]
 800f528:	6904      	ldr	r4, [r0, #16]
 800f52a:	0002      	movs	r2, r0
 800f52c:	1ae0      	subs	r0, r4, r3
 800f52e:	429c      	cmp	r4, r3
 800f530:	d10f      	bne.n	800f552 <__mcmp+0x2e>
 800f532:	3214      	adds	r2, #20
 800f534:	009b      	lsls	r3, r3, #2
 800f536:	3114      	adds	r1, #20
 800f538:	0014      	movs	r4, r2
 800f53a:	18c9      	adds	r1, r1, r3
 800f53c:	18d2      	adds	r2, r2, r3
 800f53e:	3a04      	subs	r2, #4
 800f540:	3904      	subs	r1, #4
 800f542:	6815      	ldr	r5, [r2, #0]
 800f544:	680b      	ldr	r3, [r1, #0]
 800f546:	429d      	cmp	r5, r3
 800f548:	d004      	beq.n	800f554 <__mcmp+0x30>
 800f54a:	2001      	movs	r0, #1
 800f54c:	429d      	cmp	r5, r3
 800f54e:	d200      	bcs.n	800f552 <__mcmp+0x2e>
 800f550:	3802      	subs	r0, #2
 800f552:	bd30      	pop	{r4, r5, pc}
 800f554:	4294      	cmp	r4, r2
 800f556:	d3f2      	bcc.n	800f53e <__mcmp+0x1a>
 800f558:	e7fb      	b.n	800f552 <__mcmp+0x2e>
	...

0800f55c <__mdiff>:
 800f55c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f55e:	000c      	movs	r4, r1
 800f560:	b087      	sub	sp, #28
 800f562:	9000      	str	r0, [sp, #0]
 800f564:	0011      	movs	r1, r2
 800f566:	0020      	movs	r0, r4
 800f568:	0017      	movs	r7, r2
 800f56a:	f7ff ffdb 	bl	800f524 <__mcmp>
 800f56e:	1e05      	subs	r5, r0, #0
 800f570:	d110      	bne.n	800f594 <__mdiff+0x38>
 800f572:	0001      	movs	r1, r0
 800f574:	9800      	ldr	r0, [sp, #0]
 800f576:	f7ff fd03 	bl	800ef80 <_Balloc>
 800f57a:	1e02      	subs	r2, r0, #0
 800f57c:	d104      	bne.n	800f588 <__mdiff+0x2c>
 800f57e:	4b40      	ldr	r3, [pc, #256]	@ (800f680 <__mdiff+0x124>)
 800f580:	4840      	ldr	r0, [pc, #256]	@ (800f684 <__mdiff+0x128>)
 800f582:	4941      	ldr	r1, [pc, #260]	@ (800f688 <__mdiff+0x12c>)
 800f584:	f001 fab4 	bl	8010af0 <__assert_func>
 800f588:	2301      	movs	r3, #1
 800f58a:	6145      	str	r5, [r0, #20]
 800f58c:	6103      	str	r3, [r0, #16]
 800f58e:	0010      	movs	r0, r2
 800f590:	b007      	add	sp, #28
 800f592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f594:	2600      	movs	r6, #0
 800f596:	42b0      	cmp	r0, r6
 800f598:	da03      	bge.n	800f5a2 <__mdiff+0x46>
 800f59a:	0023      	movs	r3, r4
 800f59c:	003c      	movs	r4, r7
 800f59e:	001f      	movs	r7, r3
 800f5a0:	3601      	adds	r6, #1
 800f5a2:	6861      	ldr	r1, [r4, #4]
 800f5a4:	9800      	ldr	r0, [sp, #0]
 800f5a6:	f7ff fceb 	bl	800ef80 <_Balloc>
 800f5aa:	1e02      	subs	r2, r0, #0
 800f5ac:	d103      	bne.n	800f5b6 <__mdiff+0x5a>
 800f5ae:	4b34      	ldr	r3, [pc, #208]	@ (800f680 <__mdiff+0x124>)
 800f5b0:	4834      	ldr	r0, [pc, #208]	@ (800f684 <__mdiff+0x128>)
 800f5b2:	4936      	ldr	r1, [pc, #216]	@ (800f68c <__mdiff+0x130>)
 800f5b4:	e7e6      	b.n	800f584 <__mdiff+0x28>
 800f5b6:	6923      	ldr	r3, [r4, #16]
 800f5b8:	3414      	adds	r4, #20
 800f5ba:	9300      	str	r3, [sp, #0]
 800f5bc:	009b      	lsls	r3, r3, #2
 800f5be:	18e3      	adds	r3, r4, r3
 800f5c0:	0021      	movs	r1, r4
 800f5c2:	9401      	str	r4, [sp, #4]
 800f5c4:	003c      	movs	r4, r7
 800f5c6:	9302      	str	r3, [sp, #8]
 800f5c8:	693b      	ldr	r3, [r7, #16]
 800f5ca:	3414      	adds	r4, #20
 800f5cc:	009b      	lsls	r3, r3, #2
 800f5ce:	18e3      	adds	r3, r4, r3
 800f5d0:	9303      	str	r3, [sp, #12]
 800f5d2:	0003      	movs	r3, r0
 800f5d4:	60c6      	str	r6, [r0, #12]
 800f5d6:	468c      	mov	ip, r1
 800f5d8:	2000      	movs	r0, #0
 800f5da:	3314      	adds	r3, #20
 800f5dc:	9304      	str	r3, [sp, #16]
 800f5de:	9305      	str	r3, [sp, #20]
 800f5e0:	4663      	mov	r3, ip
 800f5e2:	cb20      	ldmia	r3!, {r5}
 800f5e4:	b2a9      	uxth	r1, r5
 800f5e6:	000e      	movs	r6, r1
 800f5e8:	469c      	mov	ip, r3
 800f5ea:	cc08      	ldmia	r4!, {r3}
 800f5ec:	0c2d      	lsrs	r5, r5, #16
 800f5ee:	b299      	uxth	r1, r3
 800f5f0:	1a71      	subs	r1, r6, r1
 800f5f2:	1809      	adds	r1, r1, r0
 800f5f4:	0c1b      	lsrs	r3, r3, #16
 800f5f6:	1408      	asrs	r0, r1, #16
 800f5f8:	1aeb      	subs	r3, r5, r3
 800f5fa:	181b      	adds	r3, r3, r0
 800f5fc:	1418      	asrs	r0, r3, #16
 800f5fe:	b289      	uxth	r1, r1
 800f600:	041b      	lsls	r3, r3, #16
 800f602:	4319      	orrs	r1, r3
 800f604:	9b05      	ldr	r3, [sp, #20]
 800f606:	c302      	stmia	r3!, {r1}
 800f608:	9305      	str	r3, [sp, #20]
 800f60a:	9b03      	ldr	r3, [sp, #12]
 800f60c:	42a3      	cmp	r3, r4
 800f60e:	d8e7      	bhi.n	800f5e0 <__mdiff+0x84>
 800f610:	0039      	movs	r1, r7
 800f612:	9c03      	ldr	r4, [sp, #12]
 800f614:	3115      	adds	r1, #21
 800f616:	2304      	movs	r3, #4
 800f618:	428c      	cmp	r4, r1
 800f61a:	d304      	bcc.n	800f626 <__mdiff+0xca>
 800f61c:	1be3      	subs	r3, r4, r7
 800f61e:	3b15      	subs	r3, #21
 800f620:	089b      	lsrs	r3, r3, #2
 800f622:	3301      	adds	r3, #1
 800f624:	009b      	lsls	r3, r3, #2
 800f626:	9901      	ldr	r1, [sp, #4]
 800f628:	18cd      	adds	r5, r1, r3
 800f62a:	9904      	ldr	r1, [sp, #16]
 800f62c:	002e      	movs	r6, r5
 800f62e:	18cb      	adds	r3, r1, r3
 800f630:	001f      	movs	r7, r3
 800f632:	9902      	ldr	r1, [sp, #8]
 800f634:	428e      	cmp	r6, r1
 800f636:	d311      	bcc.n	800f65c <__mdiff+0x100>
 800f638:	9c02      	ldr	r4, [sp, #8]
 800f63a:	1ee9      	subs	r1, r5, #3
 800f63c:	2000      	movs	r0, #0
 800f63e:	428c      	cmp	r4, r1
 800f640:	d304      	bcc.n	800f64c <__mdiff+0xf0>
 800f642:	0021      	movs	r1, r4
 800f644:	3103      	adds	r1, #3
 800f646:	1b49      	subs	r1, r1, r5
 800f648:	0889      	lsrs	r1, r1, #2
 800f64a:	0088      	lsls	r0, r1, #2
 800f64c:	181b      	adds	r3, r3, r0
 800f64e:	3b04      	subs	r3, #4
 800f650:	6819      	ldr	r1, [r3, #0]
 800f652:	2900      	cmp	r1, #0
 800f654:	d010      	beq.n	800f678 <__mdiff+0x11c>
 800f656:	9b00      	ldr	r3, [sp, #0]
 800f658:	6113      	str	r3, [r2, #16]
 800f65a:	e798      	b.n	800f58e <__mdiff+0x32>
 800f65c:	4684      	mov	ip, r0
 800f65e:	ce02      	ldmia	r6!, {r1}
 800f660:	b288      	uxth	r0, r1
 800f662:	4460      	add	r0, ip
 800f664:	1400      	asrs	r0, r0, #16
 800f666:	0c0c      	lsrs	r4, r1, #16
 800f668:	1904      	adds	r4, r0, r4
 800f66a:	4461      	add	r1, ip
 800f66c:	1420      	asrs	r0, r4, #16
 800f66e:	b289      	uxth	r1, r1
 800f670:	0424      	lsls	r4, r4, #16
 800f672:	4321      	orrs	r1, r4
 800f674:	c702      	stmia	r7!, {r1}
 800f676:	e7dc      	b.n	800f632 <__mdiff+0xd6>
 800f678:	9900      	ldr	r1, [sp, #0]
 800f67a:	3901      	subs	r1, #1
 800f67c:	9100      	str	r1, [sp, #0]
 800f67e:	e7e6      	b.n	800f64e <__mdiff+0xf2>
 800f680:	08012b39 	.word	0x08012b39
 800f684:	08012b4a 	.word	0x08012b4a
 800f688:	00000237 	.word	0x00000237
 800f68c:	00000245 	.word	0x00000245

0800f690 <__ulp>:
 800f690:	b510      	push	{r4, lr}
 800f692:	2400      	movs	r4, #0
 800f694:	4b0c      	ldr	r3, [pc, #48]	@ (800f6c8 <__ulp+0x38>)
 800f696:	4a0d      	ldr	r2, [pc, #52]	@ (800f6cc <__ulp+0x3c>)
 800f698:	400b      	ands	r3, r1
 800f69a:	189b      	adds	r3, r3, r2
 800f69c:	42a3      	cmp	r3, r4
 800f69e:	dc06      	bgt.n	800f6ae <__ulp+0x1e>
 800f6a0:	425b      	negs	r3, r3
 800f6a2:	151a      	asrs	r2, r3, #20
 800f6a4:	2a13      	cmp	r2, #19
 800f6a6:	dc05      	bgt.n	800f6b4 <__ulp+0x24>
 800f6a8:	2380      	movs	r3, #128	@ 0x80
 800f6aa:	031b      	lsls	r3, r3, #12
 800f6ac:	4113      	asrs	r3, r2
 800f6ae:	0019      	movs	r1, r3
 800f6b0:	0020      	movs	r0, r4
 800f6b2:	bd10      	pop	{r4, pc}
 800f6b4:	3a14      	subs	r2, #20
 800f6b6:	2401      	movs	r4, #1
 800f6b8:	2a1e      	cmp	r2, #30
 800f6ba:	dc02      	bgt.n	800f6c2 <__ulp+0x32>
 800f6bc:	2480      	movs	r4, #128	@ 0x80
 800f6be:	0624      	lsls	r4, r4, #24
 800f6c0:	40d4      	lsrs	r4, r2
 800f6c2:	2300      	movs	r3, #0
 800f6c4:	e7f3      	b.n	800f6ae <__ulp+0x1e>
 800f6c6:	46c0      	nop			@ (mov r8, r8)
 800f6c8:	7ff00000 	.word	0x7ff00000
 800f6cc:	fcc00000 	.word	0xfcc00000

0800f6d0 <__b2d>:
 800f6d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f6d2:	0006      	movs	r6, r0
 800f6d4:	6903      	ldr	r3, [r0, #16]
 800f6d6:	3614      	adds	r6, #20
 800f6d8:	009b      	lsls	r3, r3, #2
 800f6da:	18f3      	adds	r3, r6, r3
 800f6dc:	1f1d      	subs	r5, r3, #4
 800f6de:	682c      	ldr	r4, [r5, #0]
 800f6e0:	000f      	movs	r7, r1
 800f6e2:	0020      	movs	r0, r4
 800f6e4:	9301      	str	r3, [sp, #4]
 800f6e6:	f7ff fd43 	bl	800f170 <__hi0bits>
 800f6ea:	2220      	movs	r2, #32
 800f6ec:	1a12      	subs	r2, r2, r0
 800f6ee:	603a      	str	r2, [r7, #0]
 800f6f0:	0003      	movs	r3, r0
 800f6f2:	4a1c      	ldr	r2, [pc, #112]	@ (800f764 <__b2d+0x94>)
 800f6f4:	280a      	cmp	r0, #10
 800f6f6:	dc15      	bgt.n	800f724 <__b2d+0x54>
 800f6f8:	210b      	movs	r1, #11
 800f6fa:	0027      	movs	r7, r4
 800f6fc:	1a09      	subs	r1, r1, r0
 800f6fe:	40cf      	lsrs	r7, r1
 800f700:	433a      	orrs	r2, r7
 800f702:	468c      	mov	ip, r1
 800f704:	0011      	movs	r1, r2
 800f706:	2200      	movs	r2, #0
 800f708:	42ae      	cmp	r6, r5
 800f70a:	d202      	bcs.n	800f712 <__b2d+0x42>
 800f70c:	9a01      	ldr	r2, [sp, #4]
 800f70e:	3a08      	subs	r2, #8
 800f710:	6812      	ldr	r2, [r2, #0]
 800f712:	3315      	adds	r3, #21
 800f714:	409c      	lsls	r4, r3
 800f716:	4663      	mov	r3, ip
 800f718:	0027      	movs	r7, r4
 800f71a:	40da      	lsrs	r2, r3
 800f71c:	4317      	orrs	r7, r2
 800f71e:	0038      	movs	r0, r7
 800f720:	b003      	add	sp, #12
 800f722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f724:	2700      	movs	r7, #0
 800f726:	42ae      	cmp	r6, r5
 800f728:	d202      	bcs.n	800f730 <__b2d+0x60>
 800f72a:	9d01      	ldr	r5, [sp, #4]
 800f72c:	3d08      	subs	r5, #8
 800f72e:	682f      	ldr	r7, [r5, #0]
 800f730:	210b      	movs	r1, #11
 800f732:	4249      	negs	r1, r1
 800f734:	468c      	mov	ip, r1
 800f736:	449c      	add	ip, r3
 800f738:	2b0b      	cmp	r3, #11
 800f73a:	d010      	beq.n	800f75e <__b2d+0x8e>
 800f73c:	4661      	mov	r1, ip
 800f73e:	2320      	movs	r3, #32
 800f740:	408c      	lsls	r4, r1
 800f742:	1a5b      	subs	r3, r3, r1
 800f744:	0039      	movs	r1, r7
 800f746:	40d9      	lsrs	r1, r3
 800f748:	430c      	orrs	r4, r1
 800f74a:	4322      	orrs	r2, r4
 800f74c:	0011      	movs	r1, r2
 800f74e:	2200      	movs	r2, #0
 800f750:	42b5      	cmp	r5, r6
 800f752:	d901      	bls.n	800f758 <__b2d+0x88>
 800f754:	3d04      	subs	r5, #4
 800f756:	682a      	ldr	r2, [r5, #0]
 800f758:	4664      	mov	r4, ip
 800f75a:	40a7      	lsls	r7, r4
 800f75c:	e7dd      	b.n	800f71a <__b2d+0x4a>
 800f75e:	4322      	orrs	r2, r4
 800f760:	0011      	movs	r1, r2
 800f762:	e7dc      	b.n	800f71e <__b2d+0x4e>
 800f764:	3ff00000 	.word	0x3ff00000

0800f768 <__d2b>:
 800f768:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f76a:	2101      	movs	r1, #1
 800f76c:	0016      	movs	r6, r2
 800f76e:	001f      	movs	r7, r3
 800f770:	f7ff fc06 	bl	800ef80 <_Balloc>
 800f774:	1e04      	subs	r4, r0, #0
 800f776:	d105      	bne.n	800f784 <__d2b+0x1c>
 800f778:	0022      	movs	r2, r4
 800f77a:	4b25      	ldr	r3, [pc, #148]	@ (800f810 <__d2b+0xa8>)
 800f77c:	4825      	ldr	r0, [pc, #148]	@ (800f814 <__d2b+0xac>)
 800f77e:	4926      	ldr	r1, [pc, #152]	@ (800f818 <__d2b+0xb0>)
 800f780:	f001 f9b6 	bl	8010af0 <__assert_func>
 800f784:	033b      	lsls	r3, r7, #12
 800f786:	007d      	lsls	r5, r7, #1
 800f788:	0b1b      	lsrs	r3, r3, #12
 800f78a:	0d6d      	lsrs	r5, r5, #21
 800f78c:	d002      	beq.n	800f794 <__d2b+0x2c>
 800f78e:	2280      	movs	r2, #128	@ 0x80
 800f790:	0352      	lsls	r2, r2, #13
 800f792:	4313      	orrs	r3, r2
 800f794:	9301      	str	r3, [sp, #4]
 800f796:	2e00      	cmp	r6, #0
 800f798:	d025      	beq.n	800f7e6 <__d2b+0x7e>
 800f79a:	4668      	mov	r0, sp
 800f79c:	9600      	str	r6, [sp, #0]
 800f79e:	f7ff fd08 	bl	800f1b2 <__lo0bits>
 800f7a2:	9b01      	ldr	r3, [sp, #4]
 800f7a4:	9900      	ldr	r1, [sp, #0]
 800f7a6:	2800      	cmp	r0, #0
 800f7a8:	d01b      	beq.n	800f7e2 <__d2b+0x7a>
 800f7aa:	2220      	movs	r2, #32
 800f7ac:	001e      	movs	r6, r3
 800f7ae:	1a12      	subs	r2, r2, r0
 800f7b0:	4096      	lsls	r6, r2
 800f7b2:	0032      	movs	r2, r6
 800f7b4:	40c3      	lsrs	r3, r0
 800f7b6:	430a      	orrs	r2, r1
 800f7b8:	6162      	str	r2, [r4, #20]
 800f7ba:	9301      	str	r3, [sp, #4]
 800f7bc:	9e01      	ldr	r6, [sp, #4]
 800f7be:	61a6      	str	r6, [r4, #24]
 800f7c0:	1e73      	subs	r3, r6, #1
 800f7c2:	419e      	sbcs	r6, r3
 800f7c4:	3601      	adds	r6, #1
 800f7c6:	6126      	str	r6, [r4, #16]
 800f7c8:	2d00      	cmp	r5, #0
 800f7ca:	d014      	beq.n	800f7f6 <__d2b+0x8e>
 800f7cc:	2635      	movs	r6, #53	@ 0x35
 800f7ce:	4b13      	ldr	r3, [pc, #76]	@ (800f81c <__d2b+0xb4>)
 800f7d0:	18ed      	adds	r5, r5, r3
 800f7d2:	9b08      	ldr	r3, [sp, #32]
 800f7d4:	182d      	adds	r5, r5, r0
 800f7d6:	601d      	str	r5, [r3, #0]
 800f7d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7da:	1a36      	subs	r6, r6, r0
 800f7dc:	601e      	str	r6, [r3, #0]
 800f7de:	0020      	movs	r0, r4
 800f7e0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f7e2:	6161      	str	r1, [r4, #20]
 800f7e4:	e7ea      	b.n	800f7bc <__d2b+0x54>
 800f7e6:	a801      	add	r0, sp, #4
 800f7e8:	f7ff fce3 	bl	800f1b2 <__lo0bits>
 800f7ec:	9b01      	ldr	r3, [sp, #4]
 800f7ee:	2601      	movs	r6, #1
 800f7f0:	6163      	str	r3, [r4, #20]
 800f7f2:	3020      	adds	r0, #32
 800f7f4:	e7e7      	b.n	800f7c6 <__d2b+0x5e>
 800f7f6:	4b0a      	ldr	r3, [pc, #40]	@ (800f820 <__d2b+0xb8>)
 800f7f8:	18c0      	adds	r0, r0, r3
 800f7fa:	9b08      	ldr	r3, [sp, #32]
 800f7fc:	6018      	str	r0, [r3, #0]
 800f7fe:	4b09      	ldr	r3, [pc, #36]	@ (800f824 <__d2b+0xbc>)
 800f800:	18f3      	adds	r3, r6, r3
 800f802:	009b      	lsls	r3, r3, #2
 800f804:	18e3      	adds	r3, r4, r3
 800f806:	6958      	ldr	r0, [r3, #20]
 800f808:	f7ff fcb2 	bl	800f170 <__hi0bits>
 800f80c:	0176      	lsls	r6, r6, #5
 800f80e:	e7e3      	b.n	800f7d8 <__d2b+0x70>
 800f810:	08012b39 	.word	0x08012b39
 800f814:	08012b4a 	.word	0x08012b4a
 800f818:	0000030f 	.word	0x0000030f
 800f81c:	fffffbcd 	.word	0xfffffbcd
 800f820:	fffffbce 	.word	0xfffffbce
 800f824:	3fffffff 	.word	0x3fffffff

0800f828 <__ratio>:
 800f828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f82a:	b087      	sub	sp, #28
 800f82c:	000f      	movs	r7, r1
 800f82e:	a904      	add	r1, sp, #16
 800f830:	0006      	movs	r6, r0
 800f832:	f7ff ff4d 	bl	800f6d0 <__b2d>
 800f836:	9000      	str	r0, [sp, #0]
 800f838:	9101      	str	r1, [sp, #4]
 800f83a:	9b00      	ldr	r3, [sp, #0]
 800f83c:	9c01      	ldr	r4, [sp, #4]
 800f83e:	0038      	movs	r0, r7
 800f840:	a905      	add	r1, sp, #20
 800f842:	9302      	str	r3, [sp, #8]
 800f844:	9403      	str	r4, [sp, #12]
 800f846:	f7ff ff43 	bl	800f6d0 <__b2d>
 800f84a:	000d      	movs	r5, r1
 800f84c:	0002      	movs	r2, r0
 800f84e:	000b      	movs	r3, r1
 800f850:	6930      	ldr	r0, [r6, #16]
 800f852:	6939      	ldr	r1, [r7, #16]
 800f854:	9e04      	ldr	r6, [sp, #16]
 800f856:	1a40      	subs	r0, r0, r1
 800f858:	9905      	ldr	r1, [sp, #20]
 800f85a:	0140      	lsls	r0, r0, #5
 800f85c:	1a71      	subs	r1, r6, r1
 800f85e:	1841      	adds	r1, r0, r1
 800f860:	0508      	lsls	r0, r1, #20
 800f862:	2900      	cmp	r1, #0
 800f864:	dd08      	ble.n	800f878 <__ratio+0x50>
 800f866:	9901      	ldr	r1, [sp, #4]
 800f868:	1841      	adds	r1, r0, r1
 800f86a:	9103      	str	r1, [sp, #12]
 800f86c:	9802      	ldr	r0, [sp, #8]
 800f86e:	9903      	ldr	r1, [sp, #12]
 800f870:	f7f1 fb44 	bl	8000efc <__aeabi_ddiv>
 800f874:	b007      	add	sp, #28
 800f876:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f878:	1a2b      	subs	r3, r5, r0
 800f87a:	e7f7      	b.n	800f86c <__ratio+0x44>

0800f87c <__copybits>:
 800f87c:	b570      	push	{r4, r5, r6, lr}
 800f87e:	0014      	movs	r4, r2
 800f880:	0005      	movs	r5, r0
 800f882:	3901      	subs	r1, #1
 800f884:	6913      	ldr	r3, [r2, #16]
 800f886:	1149      	asrs	r1, r1, #5
 800f888:	3101      	adds	r1, #1
 800f88a:	0089      	lsls	r1, r1, #2
 800f88c:	3414      	adds	r4, #20
 800f88e:	009b      	lsls	r3, r3, #2
 800f890:	1841      	adds	r1, r0, r1
 800f892:	18e3      	adds	r3, r4, r3
 800f894:	42a3      	cmp	r3, r4
 800f896:	d80d      	bhi.n	800f8b4 <__copybits+0x38>
 800f898:	0014      	movs	r4, r2
 800f89a:	3411      	adds	r4, #17
 800f89c:	2500      	movs	r5, #0
 800f89e:	42a3      	cmp	r3, r4
 800f8a0:	d303      	bcc.n	800f8aa <__copybits+0x2e>
 800f8a2:	1a9b      	subs	r3, r3, r2
 800f8a4:	3b11      	subs	r3, #17
 800f8a6:	089b      	lsrs	r3, r3, #2
 800f8a8:	009d      	lsls	r5, r3, #2
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	1940      	adds	r0, r0, r5
 800f8ae:	4281      	cmp	r1, r0
 800f8b0:	d803      	bhi.n	800f8ba <__copybits+0x3e>
 800f8b2:	bd70      	pop	{r4, r5, r6, pc}
 800f8b4:	cc40      	ldmia	r4!, {r6}
 800f8b6:	c540      	stmia	r5!, {r6}
 800f8b8:	e7ec      	b.n	800f894 <__copybits+0x18>
 800f8ba:	c008      	stmia	r0!, {r3}
 800f8bc:	e7f7      	b.n	800f8ae <__copybits+0x32>

0800f8be <__any_on>:
 800f8be:	0002      	movs	r2, r0
 800f8c0:	6900      	ldr	r0, [r0, #16]
 800f8c2:	b510      	push	{r4, lr}
 800f8c4:	3214      	adds	r2, #20
 800f8c6:	114b      	asrs	r3, r1, #5
 800f8c8:	4298      	cmp	r0, r3
 800f8ca:	db13      	blt.n	800f8f4 <__any_on+0x36>
 800f8cc:	dd0c      	ble.n	800f8e8 <__any_on+0x2a>
 800f8ce:	241f      	movs	r4, #31
 800f8d0:	0008      	movs	r0, r1
 800f8d2:	4020      	ands	r0, r4
 800f8d4:	4221      	tst	r1, r4
 800f8d6:	d007      	beq.n	800f8e8 <__any_on+0x2a>
 800f8d8:	0099      	lsls	r1, r3, #2
 800f8da:	588c      	ldr	r4, [r1, r2]
 800f8dc:	0021      	movs	r1, r4
 800f8de:	40c1      	lsrs	r1, r0
 800f8e0:	4081      	lsls	r1, r0
 800f8e2:	2001      	movs	r0, #1
 800f8e4:	428c      	cmp	r4, r1
 800f8e6:	d104      	bne.n	800f8f2 <__any_on+0x34>
 800f8e8:	009b      	lsls	r3, r3, #2
 800f8ea:	18d3      	adds	r3, r2, r3
 800f8ec:	4293      	cmp	r3, r2
 800f8ee:	d803      	bhi.n	800f8f8 <__any_on+0x3a>
 800f8f0:	2000      	movs	r0, #0
 800f8f2:	bd10      	pop	{r4, pc}
 800f8f4:	0003      	movs	r3, r0
 800f8f6:	e7f7      	b.n	800f8e8 <__any_on+0x2a>
 800f8f8:	3b04      	subs	r3, #4
 800f8fa:	6819      	ldr	r1, [r3, #0]
 800f8fc:	2900      	cmp	r1, #0
 800f8fe:	d0f5      	beq.n	800f8ec <__any_on+0x2e>
 800f900:	2001      	movs	r0, #1
 800f902:	e7f6      	b.n	800f8f2 <__any_on+0x34>

0800f904 <sulp>:
 800f904:	b570      	push	{r4, r5, r6, lr}
 800f906:	0016      	movs	r6, r2
 800f908:	000d      	movs	r5, r1
 800f90a:	f7ff fec1 	bl	800f690 <__ulp>
 800f90e:	2e00      	cmp	r6, #0
 800f910:	d00d      	beq.n	800f92e <sulp+0x2a>
 800f912:	236b      	movs	r3, #107	@ 0x6b
 800f914:	006a      	lsls	r2, r5, #1
 800f916:	0d52      	lsrs	r2, r2, #21
 800f918:	1a9b      	subs	r3, r3, r2
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	dd07      	ble.n	800f92e <sulp+0x2a>
 800f91e:	2400      	movs	r4, #0
 800f920:	4a03      	ldr	r2, [pc, #12]	@ (800f930 <sulp+0x2c>)
 800f922:	051b      	lsls	r3, r3, #20
 800f924:	189d      	adds	r5, r3, r2
 800f926:	002b      	movs	r3, r5
 800f928:	0022      	movs	r2, r4
 800f92a:	f7f1 ff21 	bl	8001770 <__aeabi_dmul>
 800f92e:	bd70      	pop	{r4, r5, r6, pc}
 800f930:	3ff00000 	.word	0x3ff00000

0800f934 <_strtod_l>:
 800f934:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f936:	b0a3      	sub	sp, #140	@ 0x8c
 800f938:	921b      	str	r2, [sp, #108]	@ 0x6c
 800f93a:	2200      	movs	r2, #0
 800f93c:	2600      	movs	r6, #0
 800f93e:	2700      	movs	r7, #0
 800f940:	9005      	str	r0, [sp, #20]
 800f942:	9109      	str	r1, [sp, #36]	@ 0x24
 800f944:	921e      	str	r2, [sp, #120]	@ 0x78
 800f946:	911d      	str	r1, [sp, #116]	@ 0x74
 800f948:	780a      	ldrb	r2, [r1, #0]
 800f94a:	2a2b      	cmp	r2, #43	@ 0x2b
 800f94c:	d053      	beq.n	800f9f6 <_strtod_l+0xc2>
 800f94e:	d83f      	bhi.n	800f9d0 <_strtod_l+0x9c>
 800f950:	2a0d      	cmp	r2, #13
 800f952:	d839      	bhi.n	800f9c8 <_strtod_l+0x94>
 800f954:	2a08      	cmp	r2, #8
 800f956:	d839      	bhi.n	800f9cc <_strtod_l+0x98>
 800f958:	2a00      	cmp	r2, #0
 800f95a:	d042      	beq.n	800f9e2 <_strtod_l+0xae>
 800f95c:	2200      	movs	r2, #0
 800f95e:	9212      	str	r2, [sp, #72]	@ 0x48
 800f960:	2100      	movs	r1, #0
 800f962:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800f964:	910c      	str	r1, [sp, #48]	@ 0x30
 800f966:	782a      	ldrb	r2, [r5, #0]
 800f968:	2a30      	cmp	r2, #48	@ 0x30
 800f96a:	d000      	beq.n	800f96e <_strtod_l+0x3a>
 800f96c:	e083      	b.n	800fa76 <_strtod_l+0x142>
 800f96e:	786a      	ldrb	r2, [r5, #1]
 800f970:	3120      	adds	r1, #32
 800f972:	438a      	bics	r2, r1
 800f974:	2a58      	cmp	r2, #88	@ 0x58
 800f976:	d000      	beq.n	800f97a <_strtod_l+0x46>
 800f978:	e073      	b.n	800fa62 <_strtod_l+0x12e>
 800f97a:	9302      	str	r3, [sp, #8]
 800f97c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f97e:	4a9b      	ldr	r2, [pc, #620]	@ (800fbec <_strtod_l+0x2b8>)
 800f980:	9301      	str	r3, [sp, #4]
 800f982:	ab1e      	add	r3, sp, #120	@ 0x78
 800f984:	9300      	str	r3, [sp, #0]
 800f986:	9805      	ldr	r0, [sp, #20]
 800f988:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f98a:	a91d      	add	r1, sp, #116	@ 0x74
 800f98c:	f001 f964 	bl	8010c58 <__gethex>
 800f990:	230f      	movs	r3, #15
 800f992:	0002      	movs	r2, r0
 800f994:	401a      	ands	r2, r3
 800f996:	0004      	movs	r4, r0
 800f998:	9206      	str	r2, [sp, #24]
 800f99a:	4218      	tst	r0, r3
 800f99c:	d005      	beq.n	800f9aa <_strtod_l+0x76>
 800f99e:	2a06      	cmp	r2, #6
 800f9a0:	d12b      	bne.n	800f9fa <_strtod_l+0xc6>
 800f9a2:	2300      	movs	r3, #0
 800f9a4:	3501      	adds	r5, #1
 800f9a6:	951d      	str	r5, [sp, #116]	@ 0x74
 800f9a8:	9312      	str	r3, [sp, #72]	@ 0x48
 800f9aa:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d002      	beq.n	800f9b6 <_strtod_l+0x82>
 800f9b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f9b2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f9b4:	6013      	str	r3, [r2, #0]
 800f9b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d019      	beq.n	800f9f0 <_strtod_l+0xbc>
 800f9bc:	2380      	movs	r3, #128	@ 0x80
 800f9be:	0030      	movs	r0, r6
 800f9c0:	061b      	lsls	r3, r3, #24
 800f9c2:	18f9      	adds	r1, r7, r3
 800f9c4:	b023      	add	sp, #140	@ 0x8c
 800f9c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9c8:	2a20      	cmp	r2, #32
 800f9ca:	d1c7      	bne.n	800f95c <_strtod_l+0x28>
 800f9cc:	3101      	adds	r1, #1
 800f9ce:	e7ba      	b.n	800f946 <_strtod_l+0x12>
 800f9d0:	2a2d      	cmp	r2, #45	@ 0x2d
 800f9d2:	d1c3      	bne.n	800f95c <_strtod_l+0x28>
 800f9d4:	3a2c      	subs	r2, #44	@ 0x2c
 800f9d6:	9212      	str	r2, [sp, #72]	@ 0x48
 800f9d8:	1c4a      	adds	r2, r1, #1
 800f9da:	921d      	str	r2, [sp, #116]	@ 0x74
 800f9dc:	784a      	ldrb	r2, [r1, #1]
 800f9de:	2a00      	cmp	r2, #0
 800f9e0:	d1be      	bne.n	800f960 <_strtod_l+0x2c>
 800f9e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f9e4:	931d      	str	r3, [sp, #116]	@ 0x74
 800f9e6:	2300      	movs	r3, #0
 800f9e8:	9312      	str	r3, [sp, #72]	@ 0x48
 800f9ea:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d1df      	bne.n	800f9b0 <_strtod_l+0x7c>
 800f9f0:	0030      	movs	r0, r6
 800f9f2:	0039      	movs	r1, r7
 800f9f4:	e7e6      	b.n	800f9c4 <_strtod_l+0x90>
 800f9f6:	2200      	movs	r2, #0
 800f9f8:	e7ed      	b.n	800f9d6 <_strtod_l+0xa2>
 800f9fa:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800f9fc:	2a00      	cmp	r2, #0
 800f9fe:	d007      	beq.n	800fa10 <_strtod_l+0xdc>
 800fa00:	2135      	movs	r1, #53	@ 0x35
 800fa02:	a820      	add	r0, sp, #128	@ 0x80
 800fa04:	f7ff ff3a 	bl	800f87c <__copybits>
 800fa08:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800fa0a:	9805      	ldr	r0, [sp, #20]
 800fa0c:	f7ff fafc 	bl	800f008 <_Bfree>
 800fa10:	9806      	ldr	r0, [sp, #24]
 800fa12:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800fa14:	3801      	subs	r0, #1
 800fa16:	2804      	cmp	r0, #4
 800fa18:	d806      	bhi.n	800fa28 <_strtod_l+0xf4>
 800fa1a:	f7f0 fb87 	bl	800012c <__gnu_thumb1_case_uqi>
 800fa1e:	0312      	.short	0x0312
 800fa20:	1e1c      	.short	0x1e1c
 800fa22:	12          	.byte	0x12
 800fa23:	00          	.byte	0x00
 800fa24:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800fa26:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800fa28:	05e4      	lsls	r4, r4, #23
 800fa2a:	d502      	bpl.n	800fa32 <_strtod_l+0xfe>
 800fa2c:	2380      	movs	r3, #128	@ 0x80
 800fa2e:	061b      	lsls	r3, r3, #24
 800fa30:	431f      	orrs	r7, r3
 800fa32:	4b6f      	ldr	r3, [pc, #444]	@ (800fbf0 <_strtod_l+0x2bc>)
 800fa34:	423b      	tst	r3, r7
 800fa36:	d1b8      	bne.n	800f9aa <_strtod_l+0x76>
 800fa38:	f7fe fae0 	bl	800dffc <__errno>
 800fa3c:	2322      	movs	r3, #34	@ 0x22
 800fa3e:	6003      	str	r3, [r0, #0]
 800fa40:	e7b3      	b.n	800f9aa <_strtod_l+0x76>
 800fa42:	496c      	ldr	r1, [pc, #432]	@ (800fbf4 <_strtod_l+0x2c0>)
 800fa44:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800fa46:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800fa48:	400a      	ands	r2, r1
 800fa4a:	496b      	ldr	r1, [pc, #428]	@ (800fbf8 <_strtod_l+0x2c4>)
 800fa4c:	185b      	adds	r3, r3, r1
 800fa4e:	051b      	lsls	r3, r3, #20
 800fa50:	431a      	orrs	r2, r3
 800fa52:	0017      	movs	r7, r2
 800fa54:	e7e8      	b.n	800fa28 <_strtod_l+0xf4>
 800fa56:	4f66      	ldr	r7, [pc, #408]	@ (800fbf0 <_strtod_l+0x2bc>)
 800fa58:	e7e6      	b.n	800fa28 <_strtod_l+0xf4>
 800fa5a:	2601      	movs	r6, #1
 800fa5c:	4f67      	ldr	r7, [pc, #412]	@ (800fbfc <_strtod_l+0x2c8>)
 800fa5e:	4276      	negs	r6, r6
 800fa60:	e7e2      	b.n	800fa28 <_strtod_l+0xf4>
 800fa62:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fa64:	1c5a      	adds	r2, r3, #1
 800fa66:	921d      	str	r2, [sp, #116]	@ 0x74
 800fa68:	785b      	ldrb	r3, [r3, #1]
 800fa6a:	2b30      	cmp	r3, #48	@ 0x30
 800fa6c:	d0f9      	beq.n	800fa62 <_strtod_l+0x12e>
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d09b      	beq.n	800f9aa <_strtod_l+0x76>
 800fa72:	2301      	movs	r3, #1
 800fa74:	930c      	str	r3, [sp, #48]	@ 0x30
 800fa76:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fa78:	220a      	movs	r2, #10
 800fa7a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fa7c:	2300      	movs	r3, #0
 800fa7e:	9310      	str	r3, [sp, #64]	@ 0x40
 800fa80:	930d      	str	r3, [sp, #52]	@ 0x34
 800fa82:	9308      	str	r3, [sp, #32]
 800fa84:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800fa86:	7804      	ldrb	r4, [r0, #0]
 800fa88:	0023      	movs	r3, r4
 800fa8a:	3b30      	subs	r3, #48	@ 0x30
 800fa8c:	b2d9      	uxtb	r1, r3
 800fa8e:	2909      	cmp	r1, #9
 800fa90:	d927      	bls.n	800fae2 <_strtod_l+0x1ae>
 800fa92:	2201      	movs	r2, #1
 800fa94:	495a      	ldr	r1, [pc, #360]	@ (800fc00 <_strtod_l+0x2cc>)
 800fa96:	f001 f802 	bl	8010a9e <strncmp>
 800fa9a:	2800      	cmp	r0, #0
 800fa9c:	d033      	beq.n	800fb06 <_strtod_l+0x1d2>
 800fa9e:	2000      	movs	r0, #0
 800faa0:	0023      	movs	r3, r4
 800faa2:	4684      	mov	ip, r0
 800faa4:	9a08      	ldr	r2, [sp, #32]
 800faa6:	900e      	str	r0, [sp, #56]	@ 0x38
 800faa8:	9206      	str	r2, [sp, #24]
 800faaa:	2220      	movs	r2, #32
 800faac:	0019      	movs	r1, r3
 800faae:	4391      	bics	r1, r2
 800fab0:	000a      	movs	r2, r1
 800fab2:	2100      	movs	r1, #0
 800fab4:	9107      	str	r1, [sp, #28]
 800fab6:	2a45      	cmp	r2, #69	@ 0x45
 800fab8:	d000      	beq.n	800fabc <_strtod_l+0x188>
 800faba:	e0cb      	b.n	800fc54 <_strtod_l+0x320>
 800fabc:	9b06      	ldr	r3, [sp, #24]
 800fabe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800fac0:	4303      	orrs	r3, r0
 800fac2:	4313      	orrs	r3, r2
 800fac4:	428b      	cmp	r3, r1
 800fac6:	d08c      	beq.n	800f9e2 <_strtod_l+0xae>
 800fac8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800faca:	9309      	str	r3, [sp, #36]	@ 0x24
 800facc:	3301      	adds	r3, #1
 800face:	931d      	str	r3, [sp, #116]	@ 0x74
 800fad0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fad2:	785b      	ldrb	r3, [r3, #1]
 800fad4:	2b2b      	cmp	r3, #43	@ 0x2b
 800fad6:	d07b      	beq.n	800fbd0 <_strtod_l+0x29c>
 800fad8:	000c      	movs	r4, r1
 800fada:	2b2d      	cmp	r3, #45	@ 0x2d
 800fadc:	d17e      	bne.n	800fbdc <_strtod_l+0x2a8>
 800fade:	2401      	movs	r4, #1
 800fae0:	e077      	b.n	800fbd2 <_strtod_l+0x29e>
 800fae2:	9908      	ldr	r1, [sp, #32]
 800fae4:	2908      	cmp	r1, #8
 800fae6:	dc09      	bgt.n	800fafc <_strtod_l+0x1c8>
 800fae8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800faea:	4351      	muls	r1, r2
 800faec:	185b      	adds	r3, r3, r1
 800faee:	930d      	str	r3, [sp, #52]	@ 0x34
 800faf0:	9b08      	ldr	r3, [sp, #32]
 800faf2:	3001      	adds	r0, #1
 800faf4:	3301      	adds	r3, #1
 800faf6:	9308      	str	r3, [sp, #32]
 800faf8:	901d      	str	r0, [sp, #116]	@ 0x74
 800fafa:	e7c3      	b.n	800fa84 <_strtod_l+0x150>
 800fafc:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800fafe:	4355      	muls	r5, r2
 800fb00:	195b      	adds	r3, r3, r5
 800fb02:	9310      	str	r3, [sp, #64]	@ 0x40
 800fb04:	e7f4      	b.n	800faf0 <_strtod_l+0x1bc>
 800fb06:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fb08:	1c5a      	adds	r2, r3, #1
 800fb0a:	921d      	str	r2, [sp, #116]	@ 0x74
 800fb0c:	9a08      	ldr	r2, [sp, #32]
 800fb0e:	785b      	ldrb	r3, [r3, #1]
 800fb10:	2a00      	cmp	r2, #0
 800fb12:	d03e      	beq.n	800fb92 <_strtod_l+0x25e>
 800fb14:	900e      	str	r0, [sp, #56]	@ 0x38
 800fb16:	9206      	str	r2, [sp, #24]
 800fb18:	001a      	movs	r2, r3
 800fb1a:	3a30      	subs	r2, #48	@ 0x30
 800fb1c:	2a09      	cmp	r2, #9
 800fb1e:	d912      	bls.n	800fb46 <_strtod_l+0x212>
 800fb20:	2201      	movs	r2, #1
 800fb22:	4694      	mov	ip, r2
 800fb24:	e7c1      	b.n	800faaa <_strtod_l+0x176>
 800fb26:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fb28:	3001      	adds	r0, #1
 800fb2a:	1c5a      	adds	r2, r3, #1
 800fb2c:	921d      	str	r2, [sp, #116]	@ 0x74
 800fb2e:	785b      	ldrb	r3, [r3, #1]
 800fb30:	2b30      	cmp	r3, #48	@ 0x30
 800fb32:	d0f8      	beq.n	800fb26 <_strtod_l+0x1f2>
 800fb34:	001a      	movs	r2, r3
 800fb36:	3a31      	subs	r2, #49	@ 0x31
 800fb38:	2a08      	cmp	r2, #8
 800fb3a:	d844      	bhi.n	800fbc6 <_strtod_l+0x292>
 800fb3c:	900e      	str	r0, [sp, #56]	@ 0x38
 800fb3e:	2000      	movs	r0, #0
 800fb40:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800fb42:	9006      	str	r0, [sp, #24]
 800fb44:	9213      	str	r2, [sp, #76]	@ 0x4c
 800fb46:	001c      	movs	r4, r3
 800fb48:	1c42      	adds	r2, r0, #1
 800fb4a:	3c30      	subs	r4, #48	@ 0x30
 800fb4c:	2b30      	cmp	r3, #48	@ 0x30
 800fb4e:	d01a      	beq.n	800fb86 <_strtod_l+0x252>
 800fb50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fb52:	9906      	ldr	r1, [sp, #24]
 800fb54:	189b      	adds	r3, r3, r2
 800fb56:	930e      	str	r3, [sp, #56]	@ 0x38
 800fb58:	230a      	movs	r3, #10
 800fb5a:	469c      	mov	ip, r3
 800fb5c:	9d06      	ldr	r5, [sp, #24]
 800fb5e:	1c4b      	adds	r3, r1, #1
 800fb60:	1b5d      	subs	r5, r3, r5
 800fb62:	42aa      	cmp	r2, r5
 800fb64:	dc17      	bgt.n	800fb96 <_strtod_l+0x262>
 800fb66:	43c3      	mvns	r3, r0
 800fb68:	9a06      	ldr	r2, [sp, #24]
 800fb6a:	17db      	asrs	r3, r3, #31
 800fb6c:	4003      	ands	r3, r0
 800fb6e:	18d1      	adds	r1, r2, r3
 800fb70:	3201      	adds	r2, #1
 800fb72:	18d3      	adds	r3, r2, r3
 800fb74:	9306      	str	r3, [sp, #24]
 800fb76:	2908      	cmp	r1, #8
 800fb78:	dc1c      	bgt.n	800fbb4 <_strtod_l+0x280>
 800fb7a:	230a      	movs	r3, #10
 800fb7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fb7e:	4353      	muls	r3, r2
 800fb80:	2200      	movs	r2, #0
 800fb82:	18e3      	adds	r3, r4, r3
 800fb84:	930d      	str	r3, [sp, #52]	@ 0x34
 800fb86:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fb88:	0010      	movs	r0, r2
 800fb8a:	1c59      	adds	r1, r3, #1
 800fb8c:	911d      	str	r1, [sp, #116]	@ 0x74
 800fb8e:	785b      	ldrb	r3, [r3, #1]
 800fb90:	e7c2      	b.n	800fb18 <_strtod_l+0x1e4>
 800fb92:	9808      	ldr	r0, [sp, #32]
 800fb94:	e7cc      	b.n	800fb30 <_strtod_l+0x1fc>
 800fb96:	2908      	cmp	r1, #8
 800fb98:	dc05      	bgt.n	800fba6 <_strtod_l+0x272>
 800fb9a:	4665      	mov	r5, ip
 800fb9c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800fb9e:	4369      	muls	r1, r5
 800fba0:	910d      	str	r1, [sp, #52]	@ 0x34
 800fba2:	0019      	movs	r1, r3
 800fba4:	e7da      	b.n	800fb5c <_strtod_l+0x228>
 800fba6:	2b10      	cmp	r3, #16
 800fba8:	dcfb      	bgt.n	800fba2 <_strtod_l+0x26e>
 800fbaa:	4661      	mov	r1, ip
 800fbac:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800fbae:	434d      	muls	r5, r1
 800fbb0:	9510      	str	r5, [sp, #64]	@ 0x40
 800fbb2:	e7f6      	b.n	800fba2 <_strtod_l+0x26e>
 800fbb4:	2200      	movs	r2, #0
 800fbb6:	290f      	cmp	r1, #15
 800fbb8:	dce5      	bgt.n	800fb86 <_strtod_l+0x252>
 800fbba:	230a      	movs	r3, #10
 800fbbc:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800fbbe:	435d      	muls	r5, r3
 800fbc0:	1963      	adds	r3, r4, r5
 800fbc2:	9310      	str	r3, [sp, #64]	@ 0x40
 800fbc4:	e7df      	b.n	800fb86 <_strtod_l+0x252>
 800fbc6:	2200      	movs	r2, #0
 800fbc8:	920e      	str	r2, [sp, #56]	@ 0x38
 800fbca:	9206      	str	r2, [sp, #24]
 800fbcc:	3201      	adds	r2, #1
 800fbce:	e7a8      	b.n	800fb22 <_strtod_l+0x1ee>
 800fbd0:	2400      	movs	r4, #0
 800fbd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbd4:	3302      	adds	r3, #2
 800fbd6:	931d      	str	r3, [sp, #116]	@ 0x74
 800fbd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbda:	789b      	ldrb	r3, [r3, #2]
 800fbdc:	001a      	movs	r2, r3
 800fbde:	3a30      	subs	r2, #48	@ 0x30
 800fbe0:	2a09      	cmp	r2, #9
 800fbe2:	d913      	bls.n	800fc0c <_strtod_l+0x2d8>
 800fbe4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fbe6:	921d      	str	r2, [sp, #116]	@ 0x74
 800fbe8:	2200      	movs	r2, #0
 800fbea:	e032      	b.n	800fc52 <_strtod_l+0x31e>
 800fbec:	08012d6c 	.word	0x08012d6c
 800fbf0:	7ff00000 	.word	0x7ff00000
 800fbf4:	ffefffff 	.word	0xffefffff
 800fbf8:	00000433 	.word	0x00000433
 800fbfc:	7fffffff 	.word	0x7fffffff
 800fc00:	08012ba3 	.word	0x08012ba3
 800fc04:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fc06:	1c5a      	adds	r2, r3, #1
 800fc08:	921d      	str	r2, [sp, #116]	@ 0x74
 800fc0a:	785b      	ldrb	r3, [r3, #1]
 800fc0c:	2b30      	cmp	r3, #48	@ 0x30
 800fc0e:	d0f9      	beq.n	800fc04 <_strtod_l+0x2d0>
 800fc10:	2200      	movs	r2, #0
 800fc12:	9207      	str	r2, [sp, #28]
 800fc14:	001a      	movs	r2, r3
 800fc16:	3a31      	subs	r2, #49	@ 0x31
 800fc18:	2a08      	cmp	r2, #8
 800fc1a:	d81b      	bhi.n	800fc54 <_strtod_l+0x320>
 800fc1c:	3b30      	subs	r3, #48	@ 0x30
 800fc1e:	001a      	movs	r2, r3
 800fc20:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fc22:	9307      	str	r3, [sp, #28]
 800fc24:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fc26:	1c59      	adds	r1, r3, #1
 800fc28:	911d      	str	r1, [sp, #116]	@ 0x74
 800fc2a:	785b      	ldrb	r3, [r3, #1]
 800fc2c:	001d      	movs	r5, r3
 800fc2e:	3d30      	subs	r5, #48	@ 0x30
 800fc30:	2d09      	cmp	r5, #9
 800fc32:	d93a      	bls.n	800fcaa <_strtod_l+0x376>
 800fc34:	9d07      	ldr	r5, [sp, #28]
 800fc36:	1b49      	subs	r1, r1, r5
 800fc38:	000d      	movs	r5, r1
 800fc3a:	49b3      	ldr	r1, [pc, #716]	@ (800ff08 <_strtod_l+0x5d4>)
 800fc3c:	9107      	str	r1, [sp, #28]
 800fc3e:	2d08      	cmp	r5, #8
 800fc40:	dc03      	bgt.n	800fc4a <_strtod_l+0x316>
 800fc42:	9207      	str	r2, [sp, #28]
 800fc44:	428a      	cmp	r2, r1
 800fc46:	dd00      	ble.n	800fc4a <_strtod_l+0x316>
 800fc48:	9107      	str	r1, [sp, #28]
 800fc4a:	2c00      	cmp	r4, #0
 800fc4c:	d002      	beq.n	800fc54 <_strtod_l+0x320>
 800fc4e:	9a07      	ldr	r2, [sp, #28]
 800fc50:	4252      	negs	r2, r2
 800fc52:	9207      	str	r2, [sp, #28]
 800fc54:	9a06      	ldr	r2, [sp, #24]
 800fc56:	2a00      	cmp	r2, #0
 800fc58:	d14b      	bne.n	800fcf2 <_strtod_l+0x3be>
 800fc5a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800fc5c:	4310      	orrs	r0, r2
 800fc5e:	d000      	beq.n	800fc62 <_strtod_l+0x32e>
 800fc60:	e6a3      	b.n	800f9aa <_strtod_l+0x76>
 800fc62:	4662      	mov	r2, ip
 800fc64:	2a00      	cmp	r2, #0
 800fc66:	d000      	beq.n	800fc6a <_strtod_l+0x336>
 800fc68:	e6bb      	b.n	800f9e2 <_strtod_l+0xae>
 800fc6a:	2b69      	cmp	r3, #105	@ 0x69
 800fc6c:	d025      	beq.n	800fcba <_strtod_l+0x386>
 800fc6e:	dc21      	bgt.n	800fcb4 <_strtod_l+0x380>
 800fc70:	2b49      	cmp	r3, #73	@ 0x49
 800fc72:	d022      	beq.n	800fcba <_strtod_l+0x386>
 800fc74:	2b4e      	cmp	r3, #78	@ 0x4e
 800fc76:	d000      	beq.n	800fc7a <_strtod_l+0x346>
 800fc78:	e6b3      	b.n	800f9e2 <_strtod_l+0xae>
 800fc7a:	49a4      	ldr	r1, [pc, #656]	@ (800ff0c <_strtod_l+0x5d8>)
 800fc7c:	a81d      	add	r0, sp, #116	@ 0x74
 800fc7e:	f001 fa21 	bl	80110c4 <__match>
 800fc82:	2800      	cmp	r0, #0
 800fc84:	d100      	bne.n	800fc88 <_strtod_l+0x354>
 800fc86:	e6ac      	b.n	800f9e2 <_strtod_l+0xae>
 800fc88:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fc8a:	781b      	ldrb	r3, [r3, #0]
 800fc8c:	2b28      	cmp	r3, #40	@ 0x28
 800fc8e:	d12a      	bne.n	800fce6 <_strtod_l+0x3b2>
 800fc90:	499f      	ldr	r1, [pc, #636]	@ (800ff10 <_strtod_l+0x5dc>)
 800fc92:	aa20      	add	r2, sp, #128	@ 0x80
 800fc94:	a81d      	add	r0, sp, #116	@ 0x74
 800fc96:	f001 fa29 	bl	80110ec <__hexnan>
 800fc9a:	2805      	cmp	r0, #5
 800fc9c:	d123      	bne.n	800fce6 <_strtod_l+0x3b2>
 800fc9e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fca0:	4a9c      	ldr	r2, [pc, #624]	@ (800ff14 <_strtod_l+0x5e0>)
 800fca2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800fca4:	431a      	orrs	r2, r3
 800fca6:	0017      	movs	r7, r2
 800fca8:	e67f      	b.n	800f9aa <_strtod_l+0x76>
 800fcaa:	210a      	movs	r1, #10
 800fcac:	434a      	muls	r2, r1
 800fcae:	18d2      	adds	r2, r2, r3
 800fcb0:	3a30      	subs	r2, #48	@ 0x30
 800fcb2:	e7b7      	b.n	800fc24 <_strtod_l+0x2f0>
 800fcb4:	2b6e      	cmp	r3, #110	@ 0x6e
 800fcb6:	d0e0      	beq.n	800fc7a <_strtod_l+0x346>
 800fcb8:	e693      	b.n	800f9e2 <_strtod_l+0xae>
 800fcba:	4997      	ldr	r1, [pc, #604]	@ (800ff18 <_strtod_l+0x5e4>)
 800fcbc:	a81d      	add	r0, sp, #116	@ 0x74
 800fcbe:	f001 fa01 	bl	80110c4 <__match>
 800fcc2:	2800      	cmp	r0, #0
 800fcc4:	d100      	bne.n	800fcc8 <_strtod_l+0x394>
 800fcc6:	e68c      	b.n	800f9e2 <_strtod_l+0xae>
 800fcc8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fcca:	4994      	ldr	r1, [pc, #592]	@ (800ff1c <_strtod_l+0x5e8>)
 800fccc:	3b01      	subs	r3, #1
 800fcce:	a81d      	add	r0, sp, #116	@ 0x74
 800fcd0:	931d      	str	r3, [sp, #116]	@ 0x74
 800fcd2:	f001 f9f7 	bl	80110c4 <__match>
 800fcd6:	2800      	cmp	r0, #0
 800fcd8:	d102      	bne.n	800fce0 <_strtod_l+0x3ac>
 800fcda:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fcdc:	3301      	adds	r3, #1
 800fcde:	931d      	str	r3, [sp, #116]	@ 0x74
 800fce0:	2600      	movs	r6, #0
 800fce2:	4f8c      	ldr	r7, [pc, #560]	@ (800ff14 <_strtod_l+0x5e0>)
 800fce4:	e661      	b.n	800f9aa <_strtod_l+0x76>
 800fce6:	488e      	ldr	r0, [pc, #568]	@ (800ff20 <_strtod_l+0x5ec>)
 800fce8:	f000 fefc 	bl	8010ae4 <nan>
 800fcec:	0006      	movs	r6, r0
 800fcee:	000f      	movs	r7, r1
 800fcf0:	e65b      	b.n	800f9aa <_strtod_l+0x76>
 800fcf2:	9b07      	ldr	r3, [sp, #28]
 800fcf4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fcf6:	1a9b      	subs	r3, r3, r2
 800fcf8:	930c      	str	r3, [sp, #48]	@ 0x30
 800fcfa:	9b08      	ldr	r3, [sp, #32]
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d101      	bne.n	800fd04 <_strtod_l+0x3d0>
 800fd00:	9b06      	ldr	r3, [sp, #24]
 800fd02:	9308      	str	r3, [sp, #32]
 800fd04:	9c06      	ldr	r4, [sp, #24]
 800fd06:	2c10      	cmp	r4, #16
 800fd08:	dd00      	ble.n	800fd0c <_strtod_l+0x3d8>
 800fd0a:	2410      	movs	r4, #16
 800fd0c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800fd0e:	f7f2 fcab 	bl	8002668 <__aeabi_ui2d>
 800fd12:	9b06      	ldr	r3, [sp, #24]
 800fd14:	0006      	movs	r6, r0
 800fd16:	000f      	movs	r7, r1
 800fd18:	2b09      	cmp	r3, #9
 800fd1a:	dc13      	bgt.n	800fd44 <_strtod_l+0x410>
 800fd1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d100      	bne.n	800fd24 <_strtod_l+0x3f0>
 800fd22:	e642      	b.n	800f9aa <_strtod_l+0x76>
 800fd24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	dc00      	bgt.n	800fd2c <_strtod_l+0x3f8>
 800fd2a:	e07e      	b.n	800fe2a <_strtod_l+0x4f6>
 800fd2c:	2b16      	cmp	r3, #22
 800fd2e:	dc63      	bgt.n	800fdf8 <_strtod_l+0x4c4>
 800fd30:	497c      	ldr	r1, [pc, #496]	@ (800ff24 <_strtod_l+0x5f0>)
 800fd32:	00db      	lsls	r3, r3, #3
 800fd34:	18c9      	adds	r1, r1, r3
 800fd36:	0032      	movs	r2, r6
 800fd38:	6808      	ldr	r0, [r1, #0]
 800fd3a:	6849      	ldr	r1, [r1, #4]
 800fd3c:	003b      	movs	r3, r7
 800fd3e:	f7f1 fd17 	bl	8001770 <__aeabi_dmul>
 800fd42:	e7d3      	b.n	800fcec <_strtod_l+0x3b8>
 800fd44:	0022      	movs	r2, r4
 800fd46:	4b77      	ldr	r3, [pc, #476]	@ (800ff24 <_strtod_l+0x5f0>)
 800fd48:	3a09      	subs	r2, #9
 800fd4a:	00d2      	lsls	r2, r2, #3
 800fd4c:	189b      	adds	r3, r3, r2
 800fd4e:	681a      	ldr	r2, [r3, #0]
 800fd50:	685b      	ldr	r3, [r3, #4]
 800fd52:	f7f1 fd0d 	bl	8001770 <__aeabi_dmul>
 800fd56:	0006      	movs	r6, r0
 800fd58:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800fd5a:	000f      	movs	r7, r1
 800fd5c:	f7f2 fc84 	bl	8002668 <__aeabi_ui2d>
 800fd60:	000b      	movs	r3, r1
 800fd62:	0002      	movs	r2, r0
 800fd64:	0039      	movs	r1, r7
 800fd66:	0030      	movs	r0, r6
 800fd68:	f7f0 fd02 	bl	8000770 <__aeabi_dadd>
 800fd6c:	9b06      	ldr	r3, [sp, #24]
 800fd6e:	0006      	movs	r6, r0
 800fd70:	000f      	movs	r7, r1
 800fd72:	2b0f      	cmp	r3, #15
 800fd74:	ddd2      	ble.n	800fd1c <_strtod_l+0x3e8>
 800fd76:	9b06      	ldr	r3, [sp, #24]
 800fd78:	1b1c      	subs	r4, r3, r4
 800fd7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fd7c:	18e4      	adds	r4, r4, r3
 800fd7e:	2c00      	cmp	r4, #0
 800fd80:	dc00      	bgt.n	800fd84 <_strtod_l+0x450>
 800fd82:	e09b      	b.n	800febc <_strtod_l+0x588>
 800fd84:	220f      	movs	r2, #15
 800fd86:	0023      	movs	r3, r4
 800fd88:	4013      	ands	r3, r2
 800fd8a:	4214      	tst	r4, r2
 800fd8c:	d00a      	beq.n	800fda4 <_strtod_l+0x470>
 800fd8e:	4965      	ldr	r1, [pc, #404]	@ (800ff24 <_strtod_l+0x5f0>)
 800fd90:	00db      	lsls	r3, r3, #3
 800fd92:	18c9      	adds	r1, r1, r3
 800fd94:	0032      	movs	r2, r6
 800fd96:	6808      	ldr	r0, [r1, #0]
 800fd98:	6849      	ldr	r1, [r1, #4]
 800fd9a:	003b      	movs	r3, r7
 800fd9c:	f7f1 fce8 	bl	8001770 <__aeabi_dmul>
 800fda0:	0006      	movs	r6, r0
 800fda2:	000f      	movs	r7, r1
 800fda4:	230f      	movs	r3, #15
 800fda6:	439c      	bics	r4, r3
 800fda8:	d073      	beq.n	800fe92 <_strtod_l+0x55e>
 800fdaa:	3326      	adds	r3, #38	@ 0x26
 800fdac:	33ff      	adds	r3, #255	@ 0xff
 800fdae:	429c      	cmp	r4, r3
 800fdb0:	dd4b      	ble.n	800fe4a <_strtod_l+0x516>
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	9306      	str	r3, [sp, #24]
 800fdb6:	9307      	str	r3, [sp, #28]
 800fdb8:	930d      	str	r3, [sp, #52]	@ 0x34
 800fdba:	9308      	str	r3, [sp, #32]
 800fdbc:	2322      	movs	r3, #34	@ 0x22
 800fdbe:	2600      	movs	r6, #0
 800fdc0:	9a05      	ldr	r2, [sp, #20]
 800fdc2:	4f54      	ldr	r7, [pc, #336]	@ (800ff14 <_strtod_l+0x5e0>)
 800fdc4:	6013      	str	r3, [r2, #0]
 800fdc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fdc8:	42b3      	cmp	r3, r6
 800fdca:	d100      	bne.n	800fdce <_strtod_l+0x49a>
 800fdcc:	e5ed      	b.n	800f9aa <_strtod_l+0x76>
 800fdce:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800fdd0:	9805      	ldr	r0, [sp, #20]
 800fdd2:	f7ff f919 	bl	800f008 <_Bfree>
 800fdd6:	9908      	ldr	r1, [sp, #32]
 800fdd8:	9805      	ldr	r0, [sp, #20]
 800fdda:	f7ff f915 	bl	800f008 <_Bfree>
 800fdde:	9907      	ldr	r1, [sp, #28]
 800fde0:	9805      	ldr	r0, [sp, #20]
 800fde2:	f7ff f911 	bl	800f008 <_Bfree>
 800fde6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800fde8:	9805      	ldr	r0, [sp, #20]
 800fdea:	f7ff f90d 	bl	800f008 <_Bfree>
 800fdee:	9906      	ldr	r1, [sp, #24]
 800fdf0:	9805      	ldr	r0, [sp, #20]
 800fdf2:	f7ff f909 	bl	800f008 <_Bfree>
 800fdf6:	e5d8      	b.n	800f9aa <_strtod_l+0x76>
 800fdf8:	2325      	movs	r3, #37	@ 0x25
 800fdfa:	9a06      	ldr	r2, [sp, #24]
 800fdfc:	1a9b      	subs	r3, r3, r2
 800fdfe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800fe00:	4293      	cmp	r3, r2
 800fe02:	dbb8      	blt.n	800fd76 <_strtod_l+0x442>
 800fe04:	240f      	movs	r4, #15
 800fe06:	9b06      	ldr	r3, [sp, #24]
 800fe08:	4d46      	ldr	r5, [pc, #280]	@ (800ff24 <_strtod_l+0x5f0>)
 800fe0a:	1ae4      	subs	r4, r4, r3
 800fe0c:	00e1      	lsls	r1, r4, #3
 800fe0e:	1869      	adds	r1, r5, r1
 800fe10:	0032      	movs	r2, r6
 800fe12:	6808      	ldr	r0, [r1, #0]
 800fe14:	6849      	ldr	r1, [r1, #4]
 800fe16:	003b      	movs	r3, r7
 800fe18:	f7f1 fcaa 	bl	8001770 <__aeabi_dmul>
 800fe1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fe1e:	1b1c      	subs	r4, r3, r4
 800fe20:	00e4      	lsls	r4, r4, #3
 800fe22:	192d      	adds	r5, r5, r4
 800fe24:	682a      	ldr	r2, [r5, #0]
 800fe26:	686b      	ldr	r3, [r5, #4]
 800fe28:	e789      	b.n	800fd3e <_strtod_l+0x40a>
 800fe2a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fe2c:	3316      	adds	r3, #22
 800fe2e:	dba2      	blt.n	800fd76 <_strtod_l+0x442>
 800fe30:	9907      	ldr	r1, [sp, #28]
 800fe32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fe34:	4b3b      	ldr	r3, [pc, #236]	@ (800ff24 <_strtod_l+0x5f0>)
 800fe36:	1a52      	subs	r2, r2, r1
 800fe38:	00d2      	lsls	r2, r2, #3
 800fe3a:	189b      	adds	r3, r3, r2
 800fe3c:	0030      	movs	r0, r6
 800fe3e:	681a      	ldr	r2, [r3, #0]
 800fe40:	685b      	ldr	r3, [r3, #4]
 800fe42:	0039      	movs	r1, r7
 800fe44:	f7f1 f85a 	bl	8000efc <__aeabi_ddiv>
 800fe48:	e750      	b.n	800fcec <_strtod_l+0x3b8>
 800fe4a:	2300      	movs	r3, #0
 800fe4c:	0030      	movs	r0, r6
 800fe4e:	0039      	movs	r1, r7
 800fe50:	4d35      	ldr	r5, [pc, #212]	@ (800ff28 <_strtod_l+0x5f4>)
 800fe52:	1124      	asrs	r4, r4, #4
 800fe54:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe56:	2c01      	cmp	r4, #1
 800fe58:	dc1e      	bgt.n	800fe98 <_strtod_l+0x564>
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d001      	beq.n	800fe62 <_strtod_l+0x52e>
 800fe5e:	0006      	movs	r6, r0
 800fe60:	000f      	movs	r7, r1
 800fe62:	4b32      	ldr	r3, [pc, #200]	@ (800ff2c <_strtod_l+0x5f8>)
 800fe64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fe66:	18ff      	adds	r7, r7, r3
 800fe68:	4b2f      	ldr	r3, [pc, #188]	@ (800ff28 <_strtod_l+0x5f4>)
 800fe6a:	00d5      	lsls	r5, r2, #3
 800fe6c:	195d      	adds	r5, r3, r5
 800fe6e:	0032      	movs	r2, r6
 800fe70:	6828      	ldr	r0, [r5, #0]
 800fe72:	6869      	ldr	r1, [r5, #4]
 800fe74:	003b      	movs	r3, r7
 800fe76:	f7f1 fc7b 	bl	8001770 <__aeabi_dmul>
 800fe7a:	4b26      	ldr	r3, [pc, #152]	@ (800ff14 <_strtod_l+0x5e0>)
 800fe7c:	4a2c      	ldr	r2, [pc, #176]	@ (800ff30 <_strtod_l+0x5fc>)
 800fe7e:	0006      	movs	r6, r0
 800fe80:	400b      	ands	r3, r1
 800fe82:	4293      	cmp	r3, r2
 800fe84:	d895      	bhi.n	800fdb2 <_strtod_l+0x47e>
 800fe86:	4a2b      	ldr	r2, [pc, #172]	@ (800ff34 <_strtod_l+0x600>)
 800fe88:	4293      	cmp	r3, r2
 800fe8a:	d913      	bls.n	800feb4 <_strtod_l+0x580>
 800fe8c:	2601      	movs	r6, #1
 800fe8e:	4f2a      	ldr	r7, [pc, #168]	@ (800ff38 <_strtod_l+0x604>)
 800fe90:	4276      	negs	r6, r6
 800fe92:	2300      	movs	r3, #0
 800fe94:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe96:	e086      	b.n	800ffa6 <_strtod_l+0x672>
 800fe98:	2201      	movs	r2, #1
 800fe9a:	4214      	tst	r4, r2
 800fe9c:	d004      	beq.n	800fea8 <_strtod_l+0x574>
 800fe9e:	682a      	ldr	r2, [r5, #0]
 800fea0:	686b      	ldr	r3, [r5, #4]
 800fea2:	f7f1 fc65 	bl	8001770 <__aeabi_dmul>
 800fea6:	2301      	movs	r3, #1
 800fea8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800feaa:	1064      	asrs	r4, r4, #1
 800feac:	3201      	adds	r2, #1
 800feae:	9209      	str	r2, [sp, #36]	@ 0x24
 800feb0:	3508      	adds	r5, #8
 800feb2:	e7d0      	b.n	800fe56 <_strtod_l+0x522>
 800feb4:	23d4      	movs	r3, #212	@ 0xd4
 800feb6:	049b      	lsls	r3, r3, #18
 800feb8:	18cf      	adds	r7, r1, r3
 800feba:	e7ea      	b.n	800fe92 <_strtod_l+0x55e>
 800febc:	2c00      	cmp	r4, #0
 800febe:	d0e8      	beq.n	800fe92 <_strtod_l+0x55e>
 800fec0:	4264      	negs	r4, r4
 800fec2:	230f      	movs	r3, #15
 800fec4:	0022      	movs	r2, r4
 800fec6:	401a      	ands	r2, r3
 800fec8:	421c      	tst	r4, r3
 800feca:	d00a      	beq.n	800fee2 <_strtod_l+0x5ae>
 800fecc:	4b15      	ldr	r3, [pc, #84]	@ (800ff24 <_strtod_l+0x5f0>)
 800fece:	00d2      	lsls	r2, r2, #3
 800fed0:	189b      	adds	r3, r3, r2
 800fed2:	0030      	movs	r0, r6
 800fed4:	681a      	ldr	r2, [r3, #0]
 800fed6:	685b      	ldr	r3, [r3, #4]
 800fed8:	0039      	movs	r1, r7
 800feda:	f7f1 f80f 	bl	8000efc <__aeabi_ddiv>
 800fede:	0006      	movs	r6, r0
 800fee0:	000f      	movs	r7, r1
 800fee2:	1124      	asrs	r4, r4, #4
 800fee4:	d0d5      	beq.n	800fe92 <_strtod_l+0x55e>
 800fee6:	2c1f      	cmp	r4, #31
 800fee8:	dd28      	ble.n	800ff3c <_strtod_l+0x608>
 800feea:	2300      	movs	r3, #0
 800feec:	9306      	str	r3, [sp, #24]
 800feee:	9307      	str	r3, [sp, #28]
 800fef0:	930d      	str	r3, [sp, #52]	@ 0x34
 800fef2:	9308      	str	r3, [sp, #32]
 800fef4:	2322      	movs	r3, #34	@ 0x22
 800fef6:	9a05      	ldr	r2, [sp, #20]
 800fef8:	2600      	movs	r6, #0
 800fefa:	6013      	str	r3, [r2, #0]
 800fefc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fefe:	2700      	movs	r7, #0
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d000      	beq.n	800ff06 <_strtod_l+0x5d2>
 800ff04:	e763      	b.n	800fdce <_strtod_l+0x49a>
 800ff06:	e550      	b.n	800f9aa <_strtod_l+0x76>
 800ff08:	00004e1f 	.word	0x00004e1f
 800ff0c:	08012a91 	.word	0x08012a91
 800ff10:	08012d58 	.word	0x08012d58
 800ff14:	7ff00000 	.word	0x7ff00000
 800ff18:	08012a89 	.word	0x08012a89
 800ff1c:	08012ac0 	.word	0x08012ac0
 800ff20:	08012bf9 	.word	0x08012bf9
 800ff24:	08012c90 	.word	0x08012c90
 800ff28:	08012c68 	.word	0x08012c68
 800ff2c:	fcb00000 	.word	0xfcb00000
 800ff30:	7ca00000 	.word	0x7ca00000
 800ff34:	7c900000 	.word	0x7c900000
 800ff38:	7fefffff 	.word	0x7fefffff
 800ff3c:	2310      	movs	r3, #16
 800ff3e:	0022      	movs	r2, r4
 800ff40:	401a      	ands	r2, r3
 800ff42:	9209      	str	r2, [sp, #36]	@ 0x24
 800ff44:	421c      	tst	r4, r3
 800ff46:	d001      	beq.n	800ff4c <_strtod_l+0x618>
 800ff48:	335a      	adds	r3, #90	@ 0x5a
 800ff4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff4c:	0030      	movs	r0, r6
 800ff4e:	0039      	movs	r1, r7
 800ff50:	2300      	movs	r3, #0
 800ff52:	4dc0      	ldr	r5, [pc, #768]	@ (8010254 <_strtod_l+0x920>)
 800ff54:	2201      	movs	r2, #1
 800ff56:	4214      	tst	r4, r2
 800ff58:	d004      	beq.n	800ff64 <_strtod_l+0x630>
 800ff5a:	682a      	ldr	r2, [r5, #0]
 800ff5c:	686b      	ldr	r3, [r5, #4]
 800ff5e:	f7f1 fc07 	bl	8001770 <__aeabi_dmul>
 800ff62:	2301      	movs	r3, #1
 800ff64:	1064      	asrs	r4, r4, #1
 800ff66:	3508      	adds	r5, #8
 800ff68:	2c00      	cmp	r4, #0
 800ff6a:	d1f3      	bne.n	800ff54 <_strtod_l+0x620>
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d001      	beq.n	800ff74 <_strtod_l+0x640>
 800ff70:	0006      	movs	r6, r0
 800ff72:	000f      	movs	r7, r1
 800ff74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d00d      	beq.n	800ff96 <_strtod_l+0x662>
 800ff7a:	236b      	movs	r3, #107	@ 0x6b
 800ff7c:	007a      	lsls	r2, r7, #1
 800ff7e:	0d52      	lsrs	r2, r2, #21
 800ff80:	0039      	movs	r1, r7
 800ff82:	1a9b      	subs	r3, r3, r2
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	dd06      	ble.n	800ff96 <_strtod_l+0x662>
 800ff88:	2b1f      	cmp	r3, #31
 800ff8a:	dd5c      	ble.n	8010046 <_strtod_l+0x712>
 800ff8c:	2600      	movs	r6, #0
 800ff8e:	2b34      	cmp	r3, #52	@ 0x34
 800ff90:	dd52      	ble.n	8010038 <_strtod_l+0x704>
 800ff92:	27dc      	movs	r7, #220	@ 0xdc
 800ff94:	04bf      	lsls	r7, r7, #18
 800ff96:	2200      	movs	r2, #0
 800ff98:	2300      	movs	r3, #0
 800ff9a:	0030      	movs	r0, r6
 800ff9c:	0039      	movs	r1, r7
 800ff9e:	f7f0 fa5f 	bl	8000460 <__aeabi_dcmpeq>
 800ffa2:	2800      	cmp	r0, #0
 800ffa4:	d1a1      	bne.n	800feea <_strtod_l+0x5b6>
 800ffa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ffa8:	9a08      	ldr	r2, [sp, #32]
 800ffaa:	9300      	str	r3, [sp, #0]
 800ffac:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ffae:	9b06      	ldr	r3, [sp, #24]
 800ffb0:	9805      	ldr	r0, [sp, #20]
 800ffb2:	f7ff f891 	bl	800f0d8 <__s2b>
 800ffb6:	900d      	str	r0, [sp, #52]	@ 0x34
 800ffb8:	2800      	cmp	r0, #0
 800ffba:	d100      	bne.n	800ffbe <_strtod_l+0x68a>
 800ffbc:	e6f9      	b.n	800fdb2 <_strtod_l+0x47e>
 800ffbe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ffc0:	9907      	ldr	r1, [sp, #28]
 800ffc2:	43db      	mvns	r3, r3
 800ffc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ffc6:	17db      	asrs	r3, r3, #31
 800ffc8:	1a52      	subs	r2, r2, r1
 800ffca:	9214      	str	r2, [sp, #80]	@ 0x50
 800ffcc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ffce:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800ffd0:	17d2      	asrs	r2, r2, #31
 800ffd2:	4011      	ands	r1, r2
 800ffd4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ffd6:	9114      	str	r1, [sp, #80]	@ 0x50
 800ffd8:	401a      	ands	r2, r3
 800ffda:	2300      	movs	r3, #0
 800ffdc:	921a      	str	r2, [sp, #104]	@ 0x68
 800ffde:	9306      	str	r3, [sp, #24]
 800ffe0:	9307      	str	r3, [sp, #28]
 800ffe2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ffe4:	9805      	ldr	r0, [sp, #20]
 800ffe6:	6859      	ldr	r1, [r3, #4]
 800ffe8:	f7fe ffca 	bl	800ef80 <_Balloc>
 800ffec:	9008      	str	r0, [sp, #32]
 800ffee:	2800      	cmp	r0, #0
 800fff0:	d100      	bne.n	800fff4 <_strtod_l+0x6c0>
 800fff2:	e6e3      	b.n	800fdbc <_strtod_l+0x488>
 800fff4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fff6:	300c      	adds	r0, #12
 800fff8:	0019      	movs	r1, r3
 800fffa:	691a      	ldr	r2, [r3, #16]
 800fffc:	310c      	adds	r1, #12
 800fffe:	3202      	adds	r2, #2
 8010000:	0092      	lsls	r2, r2, #2
 8010002:	f7fe f833 	bl	800e06c <memcpy>
 8010006:	ab20      	add	r3, sp, #128	@ 0x80
 8010008:	9301      	str	r3, [sp, #4]
 801000a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801000c:	9300      	str	r3, [sp, #0]
 801000e:	0032      	movs	r2, r6
 8010010:	003b      	movs	r3, r7
 8010012:	9805      	ldr	r0, [sp, #20]
 8010014:	9610      	str	r6, [sp, #64]	@ 0x40
 8010016:	9711      	str	r7, [sp, #68]	@ 0x44
 8010018:	f7ff fba6 	bl	800f768 <__d2b>
 801001c:	901e      	str	r0, [sp, #120]	@ 0x78
 801001e:	2800      	cmp	r0, #0
 8010020:	d100      	bne.n	8010024 <_strtod_l+0x6f0>
 8010022:	e6cb      	b.n	800fdbc <_strtod_l+0x488>
 8010024:	2101      	movs	r1, #1
 8010026:	9805      	ldr	r0, [sp, #20]
 8010028:	f7ff f8f2 	bl	800f210 <__i2b>
 801002c:	9007      	str	r0, [sp, #28]
 801002e:	2800      	cmp	r0, #0
 8010030:	d10e      	bne.n	8010050 <_strtod_l+0x71c>
 8010032:	2300      	movs	r3, #0
 8010034:	9307      	str	r3, [sp, #28]
 8010036:	e6c1      	b.n	800fdbc <_strtod_l+0x488>
 8010038:	234b      	movs	r3, #75	@ 0x4b
 801003a:	1a9a      	subs	r2, r3, r2
 801003c:	3b4c      	subs	r3, #76	@ 0x4c
 801003e:	4093      	lsls	r3, r2
 8010040:	4019      	ands	r1, r3
 8010042:	000f      	movs	r7, r1
 8010044:	e7a7      	b.n	800ff96 <_strtod_l+0x662>
 8010046:	2201      	movs	r2, #1
 8010048:	4252      	negs	r2, r2
 801004a:	409a      	lsls	r2, r3
 801004c:	4016      	ands	r6, r2
 801004e:	e7a2      	b.n	800ff96 <_strtod_l+0x662>
 8010050:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8010052:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010054:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8010056:	1ad4      	subs	r4, r2, r3
 8010058:	2b00      	cmp	r3, #0
 801005a:	db01      	blt.n	8010060 <_strtod_l+0x72c>
 801005c:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 801005e:	195d      	adds	r5, r3, r5
 8010060:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010062:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010064:	1a5b      	subs	r3, r3, r1
 8010066:	2136      	movs	r1, #54	@ 0x36
 8010068:	189b      	adds	r3, r3, r2
 801006a:	1a8a      	subs	r2, r1, r2
 801006c:	497a      	ldr	r1, [pc, #488]	@ (8010258 <_strtod_l+0x924>)
 801006e:	2001      	movs	r0, #1
 8010070:	468c      	mov	ip, r1
 8010072:	2100      	movs	r1, #0
 8010074:	3b01      	subs	r3, #1
 8010076:	9115      	str	r1, [sp, #84]	@ 0x54
 8010078:	9016      	str	r0, [sp, #88]	@ 0x58
 801007a:	4563      	cmp	r3, ip
 801007c:	da06      	bge.n	801008c <_strtod_l+0x758>
 801007e:	4661      	mov	r1, ip
 8010080:	1ac9      	subs	r1, r1, r3
 8010082:	1a52      	subs	r2, r2, r1
 8010084:	291f      	cmp	r1, #31
 8010086:	dc3f      	bgt.n	8010108 <_strtod_l+0x7d4>
 8010088:	4088      	lsls	r0, r1
 801008a:	9016      	str	r0, [sp, #88]	@ 0x58
 801008c:	18ab      	adds	r3, r5, r2
 801008e:	930e      	str	r3, [sp, #56]	@ 0x38
 8010090:	18a4      	adds	r4, r4, r2
 8010092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010094:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010096:	191c      	adds	r4, r3, r4
 8010098:	002b      	movs	r3, r5
 801009a:	4295      	cmp	r5, r2
 801009c:	dd00      	ble.n	80100a0 <_strtod_l+0x76c>
 801009e:	0013      	movs	r3, r2
 80100a0:	42a3      	cmp	r3, r4
 80100a2:	dd00      	ble.n	80100a6 <_strtod_l+0x772>
 80100a4:	0023      	movs	r3, r4
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	dd04      	ble.n	80100b4 <_strtod_l+0x780>
 80100aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80100ac:	1ae4      	subs	r4, r4, r3
 80100ae:	1ad2      	subs	r2, r2, r3
 80100b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80100b2:	1aed      	subs	r5, r5, r3
 80100b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	dd16      	ble.n	80100e8 <_strtod_l+0x7b4>
 80100ba:	001a      	movs	r2, r3
 80100bc:	9907      	ldr	r1, [sp, #28]
 80100be:	9805      	ldr	r0, [sp, #20]
 80100c0:	f7ff f968 	bl	800f394 <__pow5mult>
 80100c4:	9007      	str	r0, [sp, #28]
 80100c6:	2800      	cmp	r0, #0
 80100c8:	d0b3      	beq.n	8010032 <_strtod_l+0x6fe>
 80100ca:	0001      	movs	r1, r0
 80100cc:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 80100ce:	9805      	ldr	r0, [sp, #20]
 80100d0:	f7ff f8b6 	bl	800f240 <__multiply>
 80100d4:	9013      	str	r0, [sp, #76]	@ 0x4c
 80100d6:	2800      	cmp	r0, #0
 80100d8:	d100      	bne.n	80100dc <_strtod_l+0x7a8>
 80100da:	e66f      	b.n	800fdbc <_strtod_l+0x488>
 80100dc:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80100de:	9805      	ldr	r0, [sp, #20]
 80100e0:	f7fe ff92 	bl	800f008 <_Bfree>
 80100e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80100e6:	931e      	str	r3, [sp, #120]	@ 0x78
 80100e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	dc12      	bgt.n	8010114 <_strtod_l+0x7e0>
 80100ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	dd18      	ble.n	8010126 <_strtod_l+0x7f2>
 80100f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80100f6:	9908      	ldr	r1, [sp, #32]
 80100f8:	9805      	ldr	r0, [sp, #20]
 80100fa:	f7ff f94b 	bl	800f394 <__pow5mult>
 80100fe:	9008      	str	r0, [sp, #32]
 8010100:	2800      	cmp	r0, #0
 8010102:	d110      	bne.n	8010126 <_strtod_l+0x7f2>
 8010104:	2300      	movs	r3, #0
 8010106:	e658      	b.n	800fdba <_strtod_l+0x486>
 8010108:	4954      	ldr	r1, [pc, #336]	@ (801025c <_strtod_l+0x928>)
 801010a:	1acb      	subs	r3, r1, r3
 801010c:	0001      	movs	r1, r0
 801010e:	4099      	lsls	r1, r3
 8010110:	9115      	str	r1, [sp, #84]	@ 0x54
 8010112:	e7ba      	b.n	801008a <_strtod_l+0x756>
 8010114:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010116:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8010118:	9805      	ldr	r0, [sp, #20]
 801011a:	f7ff f997 	bl	800f44c <__lshift>
 801011e:	901e      	str	r0, [sp, #120]	@ 0x78
 8010120:	2800      	cmp	r0, #0
 8010122:	d1e4      	bne.n	80100ee <_strtod_l+0x7ba>
 8010124:	e64a      	b.n	800fdbc <_strtod_l+0x488>
 8010126:	2c00      	cmp	r4, #0
 8010128:	dd07      	ble.n	801013a <_strtod_l+0x806>
 801012a:	0022      	movs	r2, r4
 801012c:	9908      	ldr	r1, [sp, #32]
 801012e:	9805      	ldr	r0, [sp, #20]
 8010130:	f7ff f98c 	bl	800f44c <__lshift>
 8010134:	9008      	str	r0, [sp, #32]
 8010136:	2800      	cmp	r0, #0
 8010138:	d0e4      	beq.n	8010104 <_strtod_l+0x7d0>
 801013a:	2d00      	cmp	r5, #0
 801013c:	dd08      	ble.n	8010150 <_strtod_l+0x81c>
 801013e:	002a      	movs	r2, r5
 8010140:	9907      	ldr	r1, [sp, #28]
 8010142:	9805      	ldr	r0, [sp, #20]
 8010144:	f7ff f982 	bl	800f44c <__lshift>
 8010148:	9007      	str	r0, [sp, #28]
 801014a:	2800      	cmp	r0, #0
 801014c:	d100      	bne.n	8010150 <_strtod_l+0x81c>
 801014e:	e635      	b.n	800fdbc <_strtod_l+0x488>
 8010150:	9a08      	ldr	r2, [sp, #32]
 8010152:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8010154:	9805      	ldr	r0, [sp, #20]
 8010156:	f7ff fa01 	bl	800f55c <__mdiff>
 801015a:	9006      	str	r0, [sp, #24]
 801015c:	2800      	cmp	r0, #0
 801015e:	d100      	bne.n	8010162 <_strtod_l+0x82e>
 8010160:	e62c      	b.n	800fdbc <_strtod_l+0x488>
 8010162:	68c3      	ldr	r3, [r0, #12]
 8010164:	9907      	ldr	r1, [sp, #28]
 8010166:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010168:	2300      	movs	r3, #0
 801016a:	60c3      	str	r3, [r0, #12]
 801016c:	f7ff f9da 	bl	800f524 <__mcmp>
 8010170:	2800      	cmp	r0, #0
 8010172:	da3b      	bge.n	80101ec <_strtod_l+0x8b8>
 8010174:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010176:	4333      	orrs	r3, r6
 8010178:	d167      	bne.n	801024a <_strtod_l+0x916>
 801017a:	033b      	lsls	r3, r7, #12
 801017c:	d165      	bne.n	801024a <_strtod_l+0x916>
 801017e:	22d6      	movs	r2, #214	@ 0xd6
 8010180:	4b37      	ldr	r3, [pc, #220]	@ (8010260 <_strtod_l+0x92c>)
 8010182:	04d2      	lsls	r2, r2, #19
 8010184:	403b      	ands	r3, r7
 8010186:	4293      	cmp	r3, r2
 8010188:	d95f      	bls.n	801024a <_strtod_l+0x916>
 801018a:	9b06      	ldr	r3, [sp, #24]
 801018c:	695b      	ldr	r3, [r3, #20]
 801018e:	2b00      	cmp	r3, #0
 8010190:	d103      	bne.n	801019a <_strtod_l+0x866>
 8010192:	9b06      	ldr	r3, [sp, #24]
 8010194:	691b      	ldr	r3, [r3, #16]
 8010196:	2b01      	cmp	r3, #1
 8010198:	dd57      	ble.n	801024a <_strtod_l+0x916>
 801019a:	9906      	ldr	r1, [sp, #24]
 801019c:	2201      	movs	r2, #1
 801019e:	9805      	ldr	r0, [sp, #20]
 80101a0:	f7ff f954 	bl	800f44c <__lshift>
 80101a4:	9907      	ldr	r1, [sp, #28]
 80101a6:	9006      	str	r0, [sp, #24]
 80101a8:	f7ff f9bc 	bl	800f524 <__mcmp>
 80101ac:	2800      	cmp	r0, #0
 80101ae:	dd4c      	ble.n	801024a <_strtod_l+0x916>
 80101b0:	4b2b      	ldr	r3, [pc, #172]	@ (8010260 <_strtod_l+0x92c>)
 80101b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80101b4:	403b      	ands	r3, r7
 80101b6:	2a00      	cmp	r2, #0
 80101b8:	d074      	beq.n	80102a4 <_strtod_l+0x970>
 80101ba:	22d6      	movs	r2, #214	@ 0xd6
 80101bc:	04d2      	lsls	r2, r2, #19
 80101be:	4293      	cmp	r3, r2
 80101c0:	d870      	bhi.n	80102a4 <_strtod_l+0x970>
 80101c2:	22dc      	movs	r2, #220	@ 0xdc
 80101c4:	0492      	lsls	r2, r2, #18
 80101c6:	4293      	cmp	r3, r2
 80101c8:	d800      	bhi.n	80101cc <_strtod_l+0x898>
 80101ca:	e693      	b.n	800fef4 <_strtod_l+0x5c0>
 80101cc:	0030      	movs	r0, r6
 80101ce:	0039      	movs	r1, r7
 80101d0:	4b24      	ldr	r3, [pc, #144]	@ (8010264 <_strtod_l+0x930>)
 80101d2:	2200      	movs	r2, #0
 80101d4:	f7f1 facc 	bl	8001770 <__aeabi_dmul>
 80101d8:	4b21      	ldr	r3, [pc, #132]	@ (8010260 <_strtod_l+0x92c>)
 80101da:	0006      	movs	r6, r0
 80101dc:	000f      	movs	r7, r1
 80101de:	420b      	tst	r3, r1
 80101e0:	d000      	beq.n	80101e4 <_strtod_l+0x8b0>
 80101e2:	e5f4      	b.n	800fdce <_strtod_l+0x49a>
 80101e4:	2322      	movs	r3, #34	@ 0x22
 80101e6:	9a05      	ldr	r2, [sp, #20]
 80101e8:	6013      	str	r3, [r2, #0]
 80101ea:	e5f0      	b.n	800fdce <_strtod_l+0x49a>
 80101ec:	970e      	str	r7, [sp, #56]	@ 0x38
 80101ee:	2800      	cmp	r0, #0
 80101f0:	d175      	bne.n	80102de <_strtod_l+0x9aa>
 80101f2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80101f4:	033b      	lsls	r3, r7, #12
 80101f6:	0b1b      	lsrs	r3, r3, #12
 80101f8:	2a00      	cmp	r2, #0
 80101fa:	d039      	beq.n	8010270 <_strtod_l+0x93c>
 80101fc:	4a1a      	ldr	r2, [pc, #104]	@ (8010268 <_strtod_l+0x934>)
 80101fe:	4293      	cmp	r3, r2
 8010200:	d138      	bne.n	8010274 <_strtod_l+0x940>
 8010202:	2101      	movs	r1, #1
 8010204:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010206:	4249      	negs	r1, r1
 8010208:	0032      	movs	r2, r6
 801020a:	0008      	movs	r0, r1
 801020c:	2b00      	cmp	r3, #0
 801020e:	d00b      	beq.n	8010228 <_strtod_l+0x8f4>
 8010210:	24d4      	movs	r4, #212	@ 0xd4
 8010212:	4b13      	ldr	r3, [pc, #76]	@ (8010260 <_strtod_l+0x92c>)
 8010214:	0008      	movs	r0, r1
 8010216:	403b      	ands	r3, r7
 8010218:	04e4      	lsls	r4, r4, #19
 801021a:	42a3      	cmp	r3, r4
 801021c:	d804      	bhi.n	8010228 <_strtod_l+0x8f4>
 801021e:	306c      	adds	r0, #108	@ 0x6c
 8010220:	0d1b      	lsrs	r3, r3, #20
 8010222:	1ac3      	subs	r3, r0, r3
 8010224:	4099      	lsls	r1, r3
 8010226:	0008      	movs	r0, r1
 8010228:	4282      	cmp	r2, r0
 801022a:	d123      	bne.n	8010274 <_strtod_l+0x940>
 801022c:	4b0f      	ldr	r3, [pc, #60]	@ (801026c <_strtod_l+0x938>)
 801022e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8010230:	4299      	cmp	r1, r3
 8010232:	d102      	bne.n	801023a <_strtod_l+0x906>
 8010234:	3201      	adds	r2, #1
 8010236:	d100      	bne.n	801023a <_strtod_l+0x906>
 8010238:	e5c0      	b.n	800fdbc <_strtod_l+0x488>
 801023a:	4b09      	ldr	r3, [pc, #36]	@ (8010260 <_strtod_l+0x92c>)
 801023c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801023e:	2600      	movs	r6, #0
 8010240:	401a      	ands	r2, r3
 8010242:	0013      	movs	r3, r2
 8010244:	2280      	movs	r2, #128	@ 0x80
 8010246:	0352      	lsls	r2, r2, #13
 8010248:	189f      	adds	r7, r3, r2
 801024a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801024c:	2b00      	cmp	r3, #0
 801024e:	d1bd      	bne.n	80101cc <_strtod_l+0x898>
 8010250:	e5bd      	b.n	800fdce <_strtod_l+0x49a>
 8010252:	46c0      	nop			@ (mov r8, r8)
 8010254:	08012d80 	.word	0x08012d80
 8010258:	fffffc02 	.word	0xfffffc02
 801025c:	fffffbe2 	.word	0xfffffbe2
 8010260:	7ff00000 	.word	0x7ff00000
 8010264:	39500000 	.word	0x39500000
 8010268:	000fffff 	.word	0x000fffff
 801026c:	7fefffff 	.word	0x7fefffff
 8010270:	4333      	orrs	r3, r6
 8010272:	d09d      	beq.n	80101b0 <_strtod_l+0x87c>
 8010274:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010276:	2b00      	cmp	r3, #0
 8010278:	d01c      	beq.n	80102b4 <_strtod_l+0x980>
 801027a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801027c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801027e:	4213      	tst	r3, r2
 8010280:	d0e3      	beq.n	801024a <_strtod_l+0x916>
 8010282:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010284:	0030      	movs	r0, r6
 8010286:	0039      	movs	r1, r7
 8010288:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801028a:	2b00      	cmp	r3, #0
 801028c:	d016      	beq.n	80102bc <_strtod_l+0x988>
 801028e:	f7ff fb39 	bl	800f904 <sulp>
 8010292:	0002      	movs	r2, r0
 8010294:	000b      	movs	r3, r1
 8010296:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8010298:	9911      	ldr	r1, [sp, #68]	@ 0x44
 801029a:	f7f0 fa69 	bl	8000770 <__aeabi_dadd>
 801029e:	0006      	movs	r6, r0
 80102a0:	000f      	movs	r7, r1
 80102a2:	e7d2      	b.n	801024a <_strtod_l+0x916>
 80102a4:	2601      	movs	r6, #1
 80102a6:	4a92      	ldr	r2, [pc, #584]	@ (80104f0 <_strtod_l+0xbbc>)
 80102a8:	4276      	negs	r6, r6
 80102aa:	189b      	adds	r3, r3, r2
 80102ac:	4a91      	ldr	r2, [pc, #580]	@ (80104f4 <_strtod_l+0xbc0>)
 80102ae:	431a      	orrs	r2, r3
 80102b0:	0017      	movs	r7, r2
 80102b2:	e7ca      	b.n	801024a <_strtod_l+0x916>
 80102b4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80102b6:	4233      	tst	r3, r6
 80102b8:	d0c7      	beq.n	801024a <_strtod_l+0x916>
 80102ba:	e7e2      	b.n	8010282 <_strtod_l+0x94e>
 80102bc:	f7ff fb22 	bl	800f904 <sulp>
 80102c0:	0002      	movs	r2, r0
 80102c2:	000b      	movs	r3, r1
 80102c4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80102c6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80102c8:	f7f1 fd38 	bl	8001d3c <__aeabi_dsub>
 80102cc:	2200      	movs	r2, #0
 80102ce:	2300      	movs	r3, #0
 80102d0:	0006      	movs	r6, r0
 80102d2:	000f      	movs	r7, r1
 80102d4:	f7f0 f8c4 	bl	8000460 <__aeabi_dcmpeq>
 80102d8:	2800      	cmp	r0, #0
 80102da:	d0b6      	beq.n	801024a <_strtod_l+0x916>
 80102dc:	e60a      	b.n	800fef4 <_strtod_l+0x5c0>
 80102de:	9907      	ldr	r1, [sp, #28]
 80102e0:	9806      	ldr	r0, [sp, #24]
 80102e2:	f7ff faa1 	bl	800f828 <__ratio>
 80102e6:	2380      	movs	r3, #128	@ 0x80
 80102e8:	2200      	movs	r2, #0
 80102ea:	05db      	lsls	r3, r3, #23
 80102ec:	0004      	movs	r4, r0
 80102ee:	000d      	movs	r5, r1
 80102f0:	f7f0 f8c6 	bl	8000480 <__aeabi_dcmple>
 80102f4:	2800      	cmp	r0, #0
 80102f6:	d06c      	beq.n	80103d2 <_strtod_l+0xa9e>
 80102f8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d177      	bne.n	80103ee <_strtod_l+0xaba>
 80102fe:	2e00      	cmp	r6, #0
 8010300:	d157      	bne.n	80103b2 <_strtod_l+0xa7e>
 8010302:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010304:	031b      	lsls	r3, r3, #12
 8010306:	d15a      	bne.n	80103be <_strtod_l+0xa8a>
 8010308:	2200      	movs	r2, #0
 801030a:	0020      	movs	r0, r4
 801030c:	0029      	movs	r1, r5
 801030e:	4b7a      	ldr	r3, [pc, #488]	@ (80104f8 <_strtod_l+0xbc4>)
 8010310:	f7f0 f8ac 	bl	800046c <__aeabi_dcmplt>
 8010314:	2800      	cmp	r0, #0
 8010316:	d159      	bne.n	80103cc <_strtod_l+0xa98>
 8010318:	0020      	movs	r0, r4
 801031a:	0029      	movs	r1, r5
 801031c:	2200      	movs	r2, #0
 801031e:	4b77      	ldr	r3, [pc, #476]	@ (80104fc <_strtod_l+0xbc8>)
 8010320:	f7f1 fa26 	bl	8001770 <__aeabi_dmul>
 8010324:	0004      	movs	r4, r0
 8010326:	000d      	movs	r5, r1
 8010328:	2380      	movs	r3, #128	@ 0x80
 801032a:	061b      	lsls	r3, r3, #24
 801032c:	18eb      	adds	r3, r5, r3
 801032e:	940a      	str	r4, [sp, #40]	@ 0x28
 8010330:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010332:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010334:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010336:	9216      	str	r2, [sp, #88]	@ 0x58
 8010338:	9317      	str	r3, [sp, #92]	@ 0x5c
 801033a:	4a71      	ldr	r2, [pc, #452]	@ (8010500 <_strtod_l+0xbcc>)
 801033c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801033e:	4013      	ands	r3, r2
 8010340:	9315      	str	r3, [sp, #84]	@ 0x54
 8010342:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8010344:	4b6f      	ldr	r3, [pc, #444]	@ (8010504 <_strtod_l+0xbd0>)
 8010346:	429a      	cmp	r2, r3
 8010348:	d000      	beq.n	801034c <_strtod_l+0xa18>
 801034a:	e087      	b.n	801045c <_strtod_l+0xb28>
 801034c:	4a6e      	ldr	r2, [pc, #440]	@ (8010508 <_strtod_l+0xbd4>)
 801034e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010350:	4694      	mov	ip, r2
 8010352:	4463      	add	r3, ip
 8010354:	001f      	movs	r7, r3
 8010356:	0030      	movs	r0, r6
 8010358:	0019      	movs	r1, r3
 801035a:	f7ff f999 	bl	800f690 <__ulp>
 801035e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010360:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010362:	f7f1 fa05 	bl	8001770 <__aeabi_dmul>
 8010366:	0032      	movs	r2, r6
 8010368:	003b      	movs	r3, r7
 801036a:	f7f0 fa01 	bl	8000770 <__aeabi_dadd>
 801036e:	4a64      	ldr	r2, [pc, #400]	@ (8010500 <_strtod_l+0xbcc>)
 8010370:	4b66      	ldr	r3, [pc, #408]	@ (801050c <_strtod_l+0xbd8>)
 8010372:	0006      	movs	r6, r0
 8010374:	400a      	ands	r2, r1
 8010376:	429a      	cmp	r2, r3
 8010378:	d940      	bls.n	80103fc <_strtod_l+0xac8>
 801037a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801037c:	4a64      	ldr	r2, [pc, #400]	@ (8010510 <_strtod_l+0xbdc>)
 801037e:	4293      	cmp	r3, r2
 8010380:	d103      	bne.n	801038a <_strtod_l+0xa56>
 8010382:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010384:	3301      	adds	r3, #1
 8010386:	d100      	bne.n	801038a <_strtod_l+0xa56>
 8010388:	e518      	b.n	800fdbc <_strtod_l+0x488>
 801038a:	2601      	movs	r6, #1
 801038c:	4f60      	ldr	r7, [pc, #384]	@ (8010510 <_strtod_l+0xbdc>)
 801038e:	4276      	negs	r6, r6
 8010390:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8010392:	9805      	ldr	r0, [sp, #20]
 8010394:	f7fe fe38 	bl	800f008 <_Bfree>
 8010398:	9908      	ldr	r1, [sp, #32]
 801039a:	9805      	ldr	r0, [sp, #20]
 801039c:	f7fe fe34 	bl	800f008 <_Bfree>
 80103a0:	9907      	ldr	r1, [sp, #28]
 80103a2:	9805      	ldr	r0, [sp, #20]
 80103a4:	f7fe fe30 	bl	800f008 <_Bfree>
 80103a8:	9906      	ldr	r1, [sp, #24]
 80103aa:	9805      	ldr	r0, [sp, #20]
 80103ac:	f7fe fe2c 	bl	800f008 <_Bfree>
 80103b0:	e617      	b.n	800ffe2 <_strtod_l+0x6ae>
 80103b2:	2e01      	cmp	r6, #1
 80103b4:	d103      	bne.n	80103be <_strtod_l+0xa8a>
 80103b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d100      	bne.n	80103be <_strtod_l+0xa8a>
 80103bc:	e59a      	b.n	800fef4 <_strtod_l+0x5c0>
 80103be:	2300      	movs	r3, #0
 80103c0:	4c54      	ldr	r4, [pc, #336]	@ (8010514 <_strtod_l+0xbe0>)
 80103c2:	4d4d      	ldr	r5, [pc, #308]	@ (80104f8 <_strtod_l+0xbc4>)
 80103c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80103c6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80103c8:	2400      	movs	r4, #0
 80103ca:	e7b2      	b.n	8010332 <_strtod_l+0x9fe>
 80103cc:	2400      	movs	r4, #0
 80103ce:	4d4b      	ldr	r5, [pc, #300]	@ (80104fc <_strtod_l+0xbc8>)
 80103d0:	e7aa      	b.n	8010328 <_strtod_l+0x9f4>
 80103d2:	0020      	movs	r0, r4
 80103d4:	0029      	movs	r1, r5
 80103d6:	4b49      	ldr	r3, [pc, #292]	@ (80104fc <_strtod_l+0xbc8>)
 80103d8:	2200      	movs	r2, #0
 80103da:	f7f1 f9c9 	bl	8001770 <__aeabi_dmul>
 80103de:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80103e0:	0004      	movs	r4, r0
 80103e2:	000d      	movs	r5, r1
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d09f      	beq.n	8010328 <_strtod_l+0x9f4>
 80103e8:	940a      	str	r4, [sp, #40]	@ 0x28
 80103ea:	950b      	str	r5, [sp, #44]	@ 0x2c
 80103ec:	e7a1      	b.n	8010332 <_strtod_l+0x9fe>
 80103ee:	2300      	movs	r3, #0
 80103f0:	4c41      	ldr	r4, [pc, #260]	@ (80104f8 <_strtod_l+0xbc4>)
 80103f2:	0025      	movs	r5, r4
 80103f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80103f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80103f8:	001c      	movs	r4, r3
 80103fa:	e79a      	b.n	8010332 <_strtod_l+0x9fe>
 80103fc:	23d4      	movs	r3, #212	@ 0xd4
 80103fe:	049b      	lsls	r3, r3, #18
 8010400:	18cf      	adds	r7, r1, r3
 8010402:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010404:	9710      	str	r7, [sp, #64]	@ 0x40
 8010406:	2b00      	cmp	r3, #0
 8010408:	d1c2      	bne.n	8010390 <_strtod_l+0xa5c>
 801040a:	4b3d      	ldr	r3, [pc, #244]	@ (8010500 <_strtod_l+0xbcc>)
 801040c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801040e:	403b      	ands	r3, r7
 8010410:	429a      	cmp	r2, r3
 8010412:	d1bd      	bne.n	8010390 <_strtod_l+0xa5c>
 8010414:	0020      	movs	r0, r4
 8010416:	0029      	movs	r1, r5
 8010418:	f7f0 f88e 	bl	8000538 <__aeabi_d2lz>
 801041c:	f7f0 f8c6 	bl	80005ac <__aeabi_l2d>
 8010420:	0002      	movs	r2, r0
 8010422:	000b      	movs	r3, r1
 8010424:	0020      	movs	r0, r4
 8010426:	0029      	movs	r1, r5
 8010428:	f7f1 fc88 	bl	8001d3c <__aeabi_dsub>
 801042c:	033c      	lsls	r4, r7, #12
 801042e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010430:	0b24      	lsrs	r4, r4, #12
 8010432:	4334      	orrs	r4, r6
 8010434:	900e      	str	r0, [sp, #56]	@ 0x38
 8010436:	910f      	str	r1, [sp, #60]	@ 0x3c
 8010438:	4a37      	ldr	r2, [pc, #220]	@ (8010518 <_strtod_l+0xbe4>)
 801043a:	431c      	orrs	r4, r3
 801043c:	d052      	beq.n	80104e4 <_strtod_l+0xbb0>
 801043e:	4b37      	ldr	r3, [pc, #220]	@ (801051c <_strtod_l+0xbe8>)
 8010440:	f7f0 f814 	bl	800046c <__aeabi_dcmplt>
 8010444:	2800      	cmp	r0, #0
 8010446:	d000      	beq.n	801044a <_strtod_l+0xb16>
 8010448:	e4c1      	b.n	800fdce <_strtod_l+0x49a>
 801044a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 801044c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801044e:	4a34      	ldr	r2, [pc, #208]	@ (8010520 <_strtod_l+0xbec>)
 8010450:	4b2a      	ldr	r3, [pc, #168]	@ (80104fc <_strtod_l+0xbc8>)
 8010452:	f7f0 f81f 	bl	8000494 <__aeabi_dcmpgt>
 8010456:	2800      	cmp	r0, #0
 8010458:	d09a      	beq.n	8010390 <_strtod_l+0xa5c>
 801045a:	e4b8      	b.n	800fdce <_strtod_l+0x49a>
 801045c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801045e:	2b00      	cmp	r3, #0
 8010460:	d02a      	beq.n	80104b8 <_strtod_l+0xb84>
 8010462:	23d4      	movs	r3, #212	@ 0xd4
 8010464:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8010466:	04db      	lsls	r3, r3, #19
 8010468:	429a      	cmp	r2, r3
 801046a:	d825      	bhi.n	80104b8 <_strtod_l+0xb84>
 801046c:	0020      	movs	r0, r4
 801046e:	0029      	movs	r1, r5
 8010470:	4a2c      	ldr	r2, [pc, #176]	@ (8010524 <_strtod_l+0xbf0>)
 8010472:	4b2d      	ldr	r3, [pc, #180]	@ (8010528 <_strtod_l+0xbf4>)
 8010474:	f7f0 f804 	bl	8000480 <__aeabi_dcmple>
 8010478:	2800      	cmp	r0, #0
 801047a:	d016      	beq.n	80104aa <_strtod_l+0xb76>
 801047c:	0020      	movs	r0, r4
 801047e:	0029      	movs	r1, r5
 8010480:	f7f0 f83c 	bl	80004fc <__aeabi_d2uiz>
 8010484:	2800      	cmp	r0, #0
 8010486:	d100      	bne.n	801048a <_strtod_l+0xb56>
 8010488:	3001      	adds	r0, #1
 801048a:	f7f2 f8ed 	bl	8002668 <__aeabi_ui2d>
 801048e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010490:	0004      	movs	r4, r0
 8010492:	000d      	movs	r5, r1
 8010494:	2b00      	cmp	r3, #0
 8010496:	d122      	bne.n	80104de <_strtod_l+0xbaa>
 8010498:	2380      	movs	r3, #128	@ 0x80
 801049a:	061b      	lsls	r3, r3, #24
 801049c:	18cb      	adds	r3, r1, r3
 801049e:	9018      	str	r0, [sp, #96]	@ 0x60
 80104a0:	9319      	str	r3, [sp, #100]	@ 0x64
 80104a2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80104a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80104a6:	9216      	str	r2, [sp, #88]	@ 0x58
 80104a8:	9317      	str	r3, [sp, #92]	@ 0x5c
 80104aa:	22d6      	movs	r2, #214	@ 0xd6
 80104ac:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80104ae:	04d2      	lsls	r2, r2, #19
 80104b0:	189b      	adds	r3, r3, r2
 80104b2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80104b4:	1a9b      	subs	r3, r3, r2
 80104b6:	9317      	str	r3, [sp, #92]	@ 0x5c
 80104b8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80104ba:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80104bc:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 80104be:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 80104c0:	f7ff f8e6 	bl	800f690 <__ulp>
 80104c4:	0002      	movs	r2, r0
 80104c6:	000b      	movs	r3, r1
 80104c8:	0030      	movs	r0, r6
 80104ca:	0039      	movs	r1, r7
 80104cc:	f7f1 f950 	bl	8001770 <__aeabi_dmul>
 80104d0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80104d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80104d4:	f7f0 f94c 	bl	8000770 <__aeabi_dadd>
 80104d8:	0006      	movs	r6, r0
 80104da:	000f      	movs	r7, r1
 80104dc:	e791      	b.n	8010402 <_strtod_l+0xace>
 80104de:	9418      	str	r4, [sp, #96]	@ 0x60
 80104e0:	9519      	str	r5, [sp, #100]	@ 0x64
 80104e2:	e7de      	b.n	80104a2 <_strtod_l+0xb6e>
 80104e4:	4b11      	ldr	r3, [pc, #68]	@ (801052c <_strtod_l+0xbf8>)
 80104e6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80104e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80104ea:	f7ef ffbf 	bl	800046c <__aeabi_dcmplt>
 80104ee:	e7b2      	b.n	8010456 <_strtod_l+0xb22>
 80104f0:	fff00000 	.word	0xfff00000
 80104f4:	000fffff 	.word	0x000fffff
 80104f8:	3ff00000 	.word	0x3ff00000
 80104fc:	3fe00000 	.word	0x3fe00000
 8010500:	7ff00000 	.word	0x7ff00000
 8010504:	7fe00000 	.word	0x7fe00000
 8010508:	fcb00000 	.word	0xfcb00000
 801050c:	7c9fffff 	.word	0x7c9fffff
 8010510:	7fefffff 	.word	0x7fefffff
 8010514:	bff00000 	.word	0xbff00000
 8010518:	94a03595 	.word	0x94a03595
 801051c:	3fdfffff 	.word	0x3fdfffff
 8010520:	35afe535 	.word	0x35afe535
 8010524:	ffc00000 	.word	0xffc00000
 8010528:	41dfffff 	.word	0x41dfffff
 801052c:	3fcfffff 	.word	0x3fcfffff

08010530 <_strtod_r>:
 8010530:	b510      	push	{r4, lr}
 8010532:	4b02      	ldr	r3, [pc, #8]	@ (801053c <_strtod_r+0xc>)
 8010534:	f7ff f9fe 	bl	800f934 <_strtod_l>
 8010538:	bd10      	pop	{r4, pc}
 801053a:	46c0      	nop			@ (mov r8, r8)
 801053c:	20000098 	.word	0x20000098

08010540 <_strtol_l.isra.0>:
 8010540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010542:	b085      	sub	sp, #20
 8010544:	0017      	movs	r7, r2
 8010546:	001e      	movs	r6, r3
 8010548:	9003      	str	r0, [sp, #12]
 801054a:	9101      	str	r1, [sp, #4]
 801054c:	2b24      	cmp	r3, #36	@ 0x24
 801054e:	d823      	bhi.n	8010598 <_strtol_l.isra.0+0x58>
 8010550:	000c      	movs	r4, r1
 8010552:	2b01      	cmp	r3, #1
 8010554:	d020      	beq.n	8010598 <_strtol_l.isra.0+0x58>
 8010556:	4b3d      	ldr	r3, [pc, #244]	@ (801064c <_strtol_l.isra.0+0x10c>)
 8010558:	2208      	movs	r2, #8
 801055a:	469c      	mov	ip, r3
 801055c:	0023      	movs	r3, r4
 801055e:	4661      	mov	r1, ip
 8010560:	781d      	ldrb	r5, [r3, #0]
 8010562:	3401      	adds	r4, #1
 8010564:	5d48      	ldrb	r0, [r1, r5]
 8010566:	0001      	movs	r1, r0
 8010568:	4011      	ands	r1, r2
 801056a:	4210      	tst	r0, r2
 801056c:	d1f6      	bne.n	801055c <_strtol_l.isra.0+0x1c>
 801056e:	2d2d      	cmp	r5, #45	@ 0x2d
 8010570:	d119      	bne.n	80105a6 <_strtol_l.isra.0+0x66>
 8010572:	7825      	ldrb	r5, [r4, #0]
 8010574:	1c9c      	adds	r4, r3, #2
 8010576:	2301      	movs	r3, #1
 8010578:	9300      	str	r3, [sp, #0]
 801057a:	2210      	movs	r2, #16
 801057c:	0033      	movs	r3, r6
 801057e:	4393      	bics	r3, r2
 8010580:	d11d      	bne.n	80105be <_strtol_l.isra.0+0x7e>
 8010582:	2d30      	cmp	r5, #48	@ 0x30
 8010584:	d115      	bne.n	80105b2 <_strtol_l.isra.0+0x72>
 8010586:	2120      	movs	r1, #32
 8010588:	7823      	ldrb	r3, [r4, #0]
 801058a:	438b      	bics	r3, r1
 801058c:	2b58      	cmp	r3, #88	@ 0x58
 801058e:	d110      	bne.n	80105b2 <_strtol_l.isra.0+0x72>
 8010590:	7865      	ldrb	r5, [r4, #1]
 8010592:	3402      	adds	r4, #2
 8010594:	2610      	movs	r6, #16
 8010596:	e012      	b.n	80105be <_strtol_l.isra.0+0x7e>
 8010598:	f7fd fd30 	bl	800dffc <__errno>
 801059c:	2316      	movs	r3, #22
 801059e:	6003      	str	r3, [r0, #0]
 80105a0:	2000      	movs	r0, #0
 80105a2:	b005      	add	sp, #20
 80105a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80105a6:	9100      	str	r1, [sp, #0]
 80105a8:	2d2b      	cmp	r5, #43	@ 0x2b
 80105aa:	d1e6      	bne.n	801057a <_strtol_l.isra.0+0x3a>
 80105ac:	7825      	ldrb	r5, [r4, #0]
 80105ae:	1c9c      	adds	r4, r3, #2
 80105b0:	e7e3      	b.n	801057a <_strtol_l.isra.0+0x3a>
 80105b2:	2e00      	cmp	r6, #0
 80105b4:	d1ee      	bne.n	8010594 <_strtol_l.isra.0+0x54>
 80105b6:	360a      	adds	r6, #10
 80105b8:	2d30      	cmp	r5, #48	@ 0x30
 80105ba:	d100      	bne.n	80105be <_strtol_l.isra.0+0x7e>
 80105bc:	3e02      	subs	r6, #2
 80105be:	4a24      	ldr	r2, [pc, #144]	@ (8010650 <_strtol_l.isra.0+0x110>)
 80105c0:	9b00      	ldr	r3, [sp, #0]
 80105c2:	4694      	mov	ip, r2
 80105c4:	4463      	add	r3, ip
 80105c6:	0031      	movs	r1, r6
 80105c8:	0018      	movs	r0, r3
 80105ca:	9302      	str	r3, [sp, #8]
 80105cc:	f7ef fe48 	bl	8000260 <__aeabi_uidivmod>
 80105d0:	2200      	movs	r2, #0
 80105d2:	4684      	mov	ip, r0
 80105d4:	0010      	movs	r0, r2
 80105d6:	002b      	movs	r3, r5
 80105d8:	3b30      	subs	r3, #48	@ 0x30
 80105da:	2b09      	cmp	r3, #9
 80105dc:	d811      	bhi.n	8010602 <_strtol_l.isra.0+0xc2>
 80105de:	001d      	movs	r5, r3
 80105e0:	42ae      	cmp	r6, r5
 80105e2:	dd1d      	ble.n	8010620 <_strtol_l.isra.0+0xe0>
 80105e4:	1c53      	adds	r3, r2, #1
 80105e6:	d009      	beq.n	80105fc <_strtol_l.isra.0+0xbc>
 80105e8:	2201      	movs	r2, #1
 80105ea:	4252      	negs	r2, r2
 80105ec:	4584      	cmp	ip, r0
 80105ee:	d305      	bcc.n	80105fc <_strtol_l.isra.0+0xbc>
 80105f0:	d101      	bne.n	80105f6 <_strtol_l.isra.0+0xb6>
 80105f2:	42a9      	cmp	r1, r5
 80105f4:	db11      	blt.n	801061a <_strtol_l.isra.0+0xda>
 80105f6:	2201      	movs	r2, #1
 80105f8:	4370      	muls	r0, r6
 80105fa:	1828      	adds	r0, r5, r0
 80105fc:	7825      	ldrb	r5, [r4, #0]
 80105fe:	3401      	adds	r4, #1
 8010600:	e7e9      	b.n	80105d6 <_strtol_l.isra.0+0x96>
 8010602:	002b      	movs	r3, r5
 8010604:	3b41      	subs	r3, #65	@ 0x41
 8010606:	2b19      	cmp	r3, #25
 8010608:	d801      	bhi.n	801060e <_strtol_l.isra.0+0xce>
 801060a:	3d37      	subs	r5, #55	@ 0x37
 801060c:	e7e8      	b.n	80105e0 <_strtol_l.isra.0+0xa0>
 801060e:	002b      	movs	r3, r5
 8010610:	3b61      	subs	r3, #97	@ 0x61
 8010612:	2b19      	cmp	r3, #25
 8010614:	d804      	bhi.n	8010620 <_strtol_l.isra.0+0xe0>
 8010616:	3d57      	subs	r5, #87	@ 0x57
 8010618:	e7e2      	b.n	80105e0 <_strtol_l.isra.0+0xa0>
 801061a:	2201      	movs	r2, #1
 801061c:	4252      	negs	r2, r2
 801061e:	e7ed      	b.n	80105fc <_strtol_l.isra.0+0xbc>
 8010620:	1c53      	adds	r3, r2, #1
 8010622:	d108      	bne.n	8010636 <_strtol_l.isra.0+0xf6>
 8010624:	2322      	movs	r3, #34	@ 0x22
 8010626:	9a03      	ldr	r2, [sp, #12]
 8010628:	9802      	ldr	r0, [sp, #8]
 801062a:	6013      	str	r3, [r2, #0]
 801062c:	2f00      	cmp	r7, #0
 801062e:	d0b8      	beq.n	80105a2 <_strtol_l.isra.0+0x62>
 8010630:	1e63      	subs	r3, r4, #1
 8010632:	9301      	str	r3, [sp, #4]
 8010634:	e007      	b.n	8010646 <_strtol_l.isra.0+0x106>
 8010636:	9b00      	ldr	r3, [sp, #0]
 8010638:	2b00      	cmp	r3, #0
 801063a:	d000      	beq.n	801063e <_strtol_l.isra.0+0xfe>
 801063c:	4240      	negs	r0, r0
 801063e:	2f00      	cmp	r7, #0
 8010640:	d0af      	beq.n	80105a2 <_strtol_l.isra.0+0x62>
 8010642:	2a00      	cmp	r2, #0
 8010644:	d1f4      	bne.n	8010630 <_strtol_l.isra.0+0xf0>
 8010646:	9b01      	ldr	r3, [sp, #4]
 8010648:	603b      	str	r3, [r7, #0]
 801064a:	e7aa      	b.n	80105a2 <_strtol_l.isra.0+0x62>
 801064c:	08012da9 	.word	0x08012da9
 8010650:	7fffffff 	.word	0x7fffffff

08010654 <_strtol_r>:
 8010654:	b510      	push	{r4, lr}
 8010656:	f7ff ff73 	bl	8010540 <_strtol_l.isra.0>
 801065a:	bd10      	pop	{r4, pc}

0801065c <__ssputs_r>:
 801065c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801065e:	688e      	ldr	r6, [r1, #8]
 8010660:	b085      	sub	sp, #20
 8010662:	001f      	movs	r7, r3
 8010664:	000c      	movs	r4, r1
 8010666:	680b      	ldr	r3, [r1, #0]
 8010668:	9002      	str	r0, [sp, #8]
 801066a:	9203      	str	r2, [sp, #12]
 801066c:	42be      	cmp	r6, r7
 801066e:	d830      	bhi.n	80106d2 <__ssputs_r+0x76>
 8010670:	210c      	movs	r1, #12
 8010672:	5e62      	ldrsh	r2, [r4, r1]
 8010674:	2190      	movs	r1, #144	@ 0x90
 8010676:	00c9      	lsls	r1, r1, #3
 8010678:	420a      	tst	r2, r1
 801067a:	d028      	beq.n	80106ce <__ssputs_r+0x72>
 801067c:	2003      	movs	r0, #3
 801067e:	6921      	ldr	r1, [r4, #16]
 8010680:	1a5b      	subs	r3, r3, r1
 8010682:	9301      	str	r3, [sp, #4]
 8010684:	6963      	ldr	r3, [r4, #20]
 8010686:	4343      	muls	r3, r0
 8010688:	9801      	ldr	r0, [sp, #4]
 801068a:	0fdd      	lsrs	r5, r3, #31
 801068c:	18ed      	adds	r5, r5, r3
 801068e:	1c7b      	adds	r3, r7, #1
 8010690:	181b      	adds	r3, r3, r0
 8010692:	106d      	asrs	r5, r5, #1
 8010694:	42ab      	cmp	r3, r5
 8010696:	d900      	bls.n	801069a <__ssputs_r+0x3e>
 8010698:	001d      	movs	r5, r3
 801069a:	0552      	lsls	r2, r2, #21
 801069c:	d528      	bpl.n	80106f0 <__ssputs_r+0x94>
 801069e:	0029      	movs	r1, r5
 80106a0:	9802      	ldr	r0, [sp, #8]
 80106a2:	f7fe fbdd 	bl	800ee60 <_malloc_r>
 80106a6:	1e06      	subs	r6, r0, #0
 80106a8:	d02c      	beq.n	8010704 <__ssputs_r+0xa8>
 80106aa:	9a01      	ldr	r2, [sp, #4]
 80106ac:	6921      	ldr	r1, [r4, #16]
 80106ae:	f7fd fcdd 	bl	800e06c <memcpy>
 80106b2:	89a2      	ldrh	r2, [r4, #12]
 80106b4:	4b18      	ldr	r3, [pc, #96]	@ (8010718 <__ssputs_r+0xbc>)
 80106b6:	401a      	ands	r2, r3
 80106b8:	2380      	movs	r3, #128	@ 0x80
 80106ba:	4313      	orrs	r3, r2
 80106bc:	81a3      	strh	r3, [r4, #12]
 80106be:	9b01      	ldr	r3, [sp, #4]
 80106c0:	6126      	str	r6, [r4, #16]
 80106c2:	18f6      	adds	r6, r6, r3
 80106c4:	6026      	str	r6, [r4, #0]
 80106c6:	003e      	movs	r6, r7
 80106c8:	6165      	str	r5, [r4, #20]
 80106ca:	1aed      	subs	r5, r5, r3
 80106cc:	60a5      	str	r5, [r4, #8]
 80106ce:	42be      	cmp	r6, r7
 80106d0:	d900      	bls.n	80106d4 <__ssputs_r+0x78>
 80106d2:	003e      	movs	r6, r7
 80106d4:	0032      	movs	r2, r6
 80106d6:	9903      	ldr	r1, [sp, #12]
 80106d8:	6820      	ldr	r0, [r4, #0]
 80106da:	f000 f9ce 	bl	8010a7a <memmove>
 80106de:	2000      	movs	r0, #0
 80106e0:	68a3      	ldr	r3, [r4, #8]
 80106e2:	1b9b      	subs	r3, r3, r6
 80106e4:	60a3      	str	r3, [r4, #8]
 80106e6:	6823      	ldr	r3, [r4, #0]
 80106e8:	199b      	adds	r3, r3, r6
 80106ea:	6023      	str	r3, [r4, #0]
 80106ec:	b005      	add	sp, #20
 80106ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106f0:	002a      	movs	r2, r5
 80106f2:	9802      	ldr	r0, [sp, #8]
 80106f4:	f000 fdb4 	bl	8011260 <_realloc_r>
 80106f8:	1e06      	subs	r6, r0, #0
 80106fa:	d1e0      	bne.n	80106be <__ssputs_r+0x62>
 80106fc:	6921      	ldr	r1, [r4, #16]
 80106fe:	9802      	ldr	r0, [sp, #8]
 8010700:	f7fe fb38 	bl	800ed74 <_free_r>
 8010704:	230c      	movs	r3, #12
 8010706:	2001      	movs	r0, #1
 8010708:	9a02      	ldr	r2, [sp, #8]
 801070a:	4240      	negs	r0, r0
 801070c:	6013      	str	r3, [r2, #0]
 801070e:	89a2      	ldrh	r2, [r4, #12]
 8010710:	3334      	adds	r3, #52	@ 0x34
 8010712:	4313      	orrs	r3, r2
 8010714:	81a3      	strh	r3, [r4, #12]
 8010716:	e7e9      	b.n	80106ec <__ssputs_r+0x90>
 8010718:	fffffb7f 	.word	0xfffffb7f

0801071c <_svfiprintf_r>:
 801071c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801071e:	b0a1      	sub	sp, #132	@ 0x84
 8010720:	9003      	str	r0, [sp, #12]
 8010722:	001d      	movs	r5, r3
 8010724:	898b      	ldrh	r3, [r1, #12]
 8010726:	000f      	movs	r7, r1
 8010728:	0016      	movs	r6, r2
 801072a:	061b      	lsls	r3, r3, #24
 801072c:	d511      	bpl.n	8010752 <_svfiprintf_r+0x36>
 801072e:	690b      	ldr	r3, [r1, #16]
 8010730:	2b00      	cmp	r3, #0
 8010732:	d10e      	bne.n	8010752 <_svfiprintf_r+0x36>
 8010734:	2140      	movs	r1, #64	@ 0x40
 8010736:	f7fe fb93 	bl	800ee60 <_malloc_r>
 801073a:	6038      	str	r0, [r7, #0]
 801073c:	6138      	str	r0, [r7, #16]
 801073e:	2800      	cmp	r0, #0
 8010740:	d105      	bne.n	801074e <_svfiprintf_r+0x32>
 8010742:	230c      	movs	r3, #12
 8010744:	9a03      	ldr	r2, [sp, #12]
 8010746:	6013      	str	r3, [r2, #0]
 8010748:	2001      	movs	r0, #1
 801074a:	4240      	negs	r0, r0
 801074c:	e0cf      	b.n	80108ee <_svfiprintf_r+0x1d2>
 801074e:	2340      	movs	r3, #64	@ 0x40
 8010750:	617b      	str	r3, [r7, #20]
 8010752:	2300      	movs	r3, #0
 8010754:	ac08      	add	r4, sp, #32
 8010756:	6163      	str	r3, [r4, #20]
 8010758:	3320      	adds	r3, #32
 801075a:	7663      	strb	r3, [r4, #25]
 801075c:	3310      	adds	r3, #16
 801075e:	76a3      	strb	r3, [r4, #26]
 8010760:	9507      	str	r5, [sp, #28]
 8010762:	0035      	movs	r5, r6
 8010764:	782b      	ldrb	r3, [r5, #0]
 8010766:	2b00      	cmp	r3, #0
 8010768:	d001      	beq.n	801076e <_svfiprintf_r+0x52>
 801076a:	2b25      	cmp	r3, #37	@ 0x25
 801076c:	d148      	bne.n	8010800 <_svfiprintf_r+0xe4>
 801076e:	1bab      	subs	r3, r5, r6
 8010770:	9305      	str	r3, [sp, #20]
 8010772:	42b5      	cmp	r5, r6
 8010774:	d00b      	beq.n	801078e <_svfiprintf_r+0x72>
 8010776:	0032      	movs	r2, r6
 8010778:	0039      	movs	r1, r7
 801077a:	9803      	ldr	r0, [sp, #12]
 801077c:	f7ff ff6e 	bl	801065c <__ssputs_r>
 8010780:	3001      	adds	r0, #1
 8010782:	d100      	bne.n	8010786 <_svfiprintf_r+0x6a>
 8010784:	e0ae      	b.n	80108e4 <_svfiprintf_r+0x1c8>
 8010786:	6963      	ldr	r3, [r4, #20]
 8010788:	9a05      	ldr	r2, [sp, #20]
 801078a:	189b      	adds	r3, r3, r2
 801078c:	6163      	str	r3, [r4, #20]
 801078e:	782b      	ldrb	r3, [r5, #0]
 8010790:	2b00      	cmp	r3, #0
 8010792:	d100      	bne.n	8010796 <_svfiprintf_r+0x7a>
 8010794:	e0a6      	b.n	80108e4 <_svfiprintf_r+0x1c8>
 8010796:	2201      	movs	r2, #1
 8010798:	2300      	movs	r3, #0
 801079a:	4252      	negs	r2, r2
 801079c:	6062      	str	r2, [r4, #4]
 801079e:	a904      	add	r1, sp, #16
 80107a0:	3254      	adds	r2, #84	@ 0x54
 80107a2:	1852      	adds	r2, r2, r1
 80107a4:	1c6e      	adds	r6, r5, #1
 80107a6:	6023      	str	r3, [r4, #0]
 80107a8:	60e3      	str	r3, [r4, #12]
 80107aa:	60a3      	str	r3, [r4, #8]
 80107ac:	7013      	strb	r3, [r2, #0]
 80107ae:	65a3      	str	r3, [r4, #88]	@ 0x58
 80107b0:	4b54      	ldr	r3, [pc, #336]	@ (8010904 <_svfiprintf_r+0x1e8>)
 80107b2:	2205      	movs	r2, #5
 80107b4:	0018      	movs	r0, r3
 80107b6:	7831      	ldrb	r1, [r6, #0]
 80107b8:	9305      	str	r3, [sp, #20]
 80107ba:	f7fd fc4c 	bl	800e056 <memchr>
 80107be:	1c75      	adds	r5, r6, #1
 80107c0:	2800      	cmp	r0, #0
 80107c2:	d11f      	bne.n	8010804 <_svfiprintf_r+0xe8>
 80107c4:	6822      	ldr	r2, [r4, #0]
 80107c6:	06d3      	lsls	r3, r2, #27
 80107c8:	d504      	bpl.n	80107d4 <_svfiprintf_r+0xb8>
 80107ca:	2353      	movs	r3, #83	@ 0x53
 80107cc:	a904      	add	r1, sp, #16
 80107ce:	185b      	adds	r3, r3, r1
 80107d0:	2120      	movs	r1, #32
 80107d2:	7019      	strb	r1, [r3, #0]
 80107d4:	0713      	lsls	r3, r2, #28
 80107d6:	d504      	bpl.n	80107e2 <_svfiprintf_r+0xc6>
 80107d8:	2353      	movs	r3, #83	@ 0x53
 80107da:	a904      	add	r1, sp, #16
 80107dc:	185b      	adds	r3, r3, r1
 80107de:	212b      	movs	r1, #43	@ 0x2b
 80107e0:	7019      	strb	r1, [r3, #0]
 80107e2:	7833      	ldrb	r3, [r6, #0]
 80107e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80107e6:	d016      	beq.n	8010816 <_svfiprintf_r+0xfa>
 80107e8:	0035      	movs	r5, r6
 80107ea:	2100      	movs	r1, #0
 80107ec:	200a      	movs	r0, #10
 80107ee:	68e3      	ldr	r3, [r4, #12]
 80107f0:	782a      	ldrb	r2, [r5, #0]
 80107f2:	1c6e      	adds	r6, r5, #1
 80107f4:	3a30      	subs	r2, #48	@ 0x30
 80107f6:	2a09      	cmp	r2, #9
 80107f8:	d950      	bls.n	801089c <_svfiprintf_r+0x180>
 80107fa:	2900      	cmp	r1, #0
 80107fc:	d111      	bne.n	8010822 <_svfiprintf_r+0x106>
 80107fe:	e017      	b.n	8010830 <_svfiprintf_r+0x114>
 8010800:	3501      	adds	r5, #1
 8010802:	e7af      	b.n	8010764 <_svfiprintf_r+0x48>
 8010804:	9b05      	ldr	r3, [sp, #20]
 8010806:	6822      	ldr	r2, [r4, #0]
 8010808:	1ac0      	subs	r0, r0, r3
 801080a:	2301      	movs	r3, #1
 801080c:	4083      	lsls	r3, r0
 801080e:	4313      	orrs	r3, r2
 8010810:	002e      	movs	r6, r5
 8010812:	6023      	str	r3, [r4, #0]
 8010814:	e7cc      	b.n	80107b0 <_svfiprintf_r+0x94>
 8010816:	9b07      	ldr	r3, [sp, #28]
 8010818:	1d19      	adds	r1, r3, #4
 801081a:	681b      	ldr	r3, [r3, #0]
 801081c:	9107      	str	r1, [sp, #28]
 801081e:	2b00      	cmp	r3, #0
 8010820:	db01      	blt.n	8010826 <_svfiprintf_r+0x10a>
 8010822:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010824:	e004      	b.n	8010830 <_svfiprintf_r+0x114>
 8010826:	425b      	negs	r3, r3
 8010828:	60e3      	str	r3, [r4, #12]
 801082a:	2302      	movs	r3, #2
 801082c:	4313      	orrs	r3, r2
 801082e:	6023      	str	r3, [r4, #0]
 8010830:	782b      	ldrb	r3, [r5, #0]
 8010832:	2b2e      	cmp	r3, #46	@ 0x2e
 8010834:	d10c      	bne.n	8010850 <_svfiprintf_r+0x134>
 8010836:	786b      	ldrb	r3, [r5, #1]
 8010838:	2b2a      	cmp	r3, #42	@ 0x2a
 801083a:	d134      	bne.n	80108a6 <_svfiprintf_r+0x18a>
 801083c:	9b07      	ldr	r3, [sp, #28]
 801083e:	3502      	adds	r5, #2
 8010840:	1d1a      	adds	r2, r3, #4
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	9207      	str	r2, [sp, #28]
 8010846:	2b00      	cmp	r3, #0
 8010848:	da01      	bge.n	801084e <_svfiprintf_r+0x132>
 801084a:	2301      	movs	r3, #1
 801084c:	425b      	negs	r3, r3
 801084e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010850:	4e2d      	ldr	r6, [pc, #180]	@ (8010908 <_svfiprintf_r+0x1ec>)
 8010852:	2203      	movs	r2, #3
 8010854:	0030      	movs	r0, r6
 8010856:	7829      	ldrb	r1, [r5, #0]
 8010858:	f7fd fbfd 	bl	800e056 <memchr>
 801085c:	2800      	cmp	r0, #0
 801085e:	d006      	beq.n	801086e <_svfiprintf_r+0x152>
 8010860:	2340      	movs	r3, #64	@ 0x40
 8010862:	1b80      	subs	r0, r0, r6
 8010864:	4083      	lsls	r3, r0
 8010866:	6822      	ldr	r2, [r4, #0]
 8010868:	3501      	adds	r5, #1
 801086a:	4313      	orrs	r3, r2
 801086c:	6023      	str	r3, [r4, #0]
 801086e:	7829      	ldrb	r1, [r5, #0]
 8010870:	2206      	movs	r2, #6
 8010872:	4826      	ldr	r0, [pc, #152]	@ (801090c <_svfiprintf_r+0x1f0>)
 8010874:	1c6e      	adds	r6, r5, #1
 8010876:	7621      	strb	r1, [r4, #24]
 8010878:	f7fd fbed 	bl	800e056 <memchr>
 801087c:	2800      	cmp	r0, #0
 801087e:	d038      	beq.n	80108f2 <_svfiprintf_r+0x1d6>
 8010880:	4b23      	ldr	r3, [pc, #140]	@ (8010910 <_svfiprintf_r+0x1f4>)
 8010882:	2b00      	cmp	r3, #0
 8010884:	d122      	bne.n	80108cc <_svfiprintf_r+0x1b0>
 8010886:	2207      	movs	r2, #7
 8010888:	9b07      	ldr	r3, [sp, #28]
 801088a:	3307      	adds	r3, #7
 801088c:	4393      	bics	r3, r2
 801088e:	3308      	adds	r3, #8
 8010890:	9307      	str	r3, [sp, #28]
 8010892:	6963      	ldr	r3, [r4, #20]
 8010894:	9a04      	ldr	r2, [sp, #16]
 8010896:	189b      	adds	r3, r3, r2
 8010898:	6163      	str	r3, [r4, #20]
 801089a:	e762      	b.n	8010762 <_svfiprintf_r+0x46>
 801089c:	4343      	muls	r3, r0
 801089e:	0035      	movs	r5, r6
 80108a0:	2101      	movs	r1, #1
 80108a2:	189b      	adds	r3, r3, r2
 80108a4:	e7a4      	b.n	80107f0 <_svfiprintf_r+0xd4>
 80108a6:	2300      	movs	r3, #0
 80108a8:	200a      	movs	r0, #10
 80108aa:	0019      	movs	r1, r3
 80108ac:	3501      	adds	r5, #1
 80108ae:	6063      	str	r3, [r4, #4]
 80108b0:	782a      	ldrb	r2, [r5, #0]
 80108b2:	1c6e      	adds	r6, r5, #1
 80108b4:	3a30      	subs	r2, #48	@ 0x30
 80108b6:	2a09      	cmp	r2, #9
 80108b8:	d903      	bls.n	80108c2 <_svfiprintf_r+0x1a6>
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d0c8      	beq.n	8010850 <_svfiprintf_r+0x134>
 80108be:	9109      	str	r1, [sp, #36]	@ 0x24
 80108c0:	e7c6      	b.n	8010850 <_svfiprintf_r+0x134>
 80108c2:	4341      	muls	r1, r0
 80108c4:	0035      	movs	r5, r6
 80108c6:	2301      	movs	r3, #1
 80108c8:	1889      	adds	r1, r1, r2
 80108ca:	e7f1      	b.n	80108b0 <_svfiprintf_r+0x194>
 80108cc:	aa07      	add	r2, sp, #28
 80108ce:	9200      	str	r2, [sp, #0]
 80108d0:	0021      	movs	r1, r4
 80108d2:	003a      	movs	r2, r7
 80108d4:	4b0f      	ldr	r3, [pc, #60]	@ (8010914 <_svfiprintf_r+0x1f8>)
 80108d6:	9803      	ldr	r0, [sp, #12]
 80108d8:	f7fc fb9a 	bl	800d010 <_printf_float>
 80108dc:	9004      	str	r0, [sp, #16]
 80108de:	9b04      	ldr	r3, [sp, #16]
 80108e0:	3301      	adds	r3, #1
 80108e2:	d1d6      	bne.n	8010892 <_svfiprintf_r+0x176>
 80108e4:	89bb      	ldrh	r3, [r7, #12]
 80108e6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80108e8:	065b      	lsls	r3, r3, #25
 80108ea:	d500      	bpl.n	80108ee <_svfiprintf_r+0x1d2>
 80108ec:	e72c      	b.n	8010748 <_svfiprintf_r+0x2c>
 80108ee:	b021      	add	sp, #132	@ 0x84
 80108f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80108f2:	aa07      	add	r2, sp, #28
 80108f4:	9200      	str	r2, [sp, #0]
 80108f6:	0021      	movs	r1, r4
 80108f8:	003a      	movs	r2, r7
 80108fa:	4b06      	ldr	r3, [pc, #24]	@ (8010914 <_svfiprintf_r+0x1f8>)
 80108fc:	9803      	ldr	r0, [sp, #12]
 80108fe:	f7fc fe35 	bl	800d56c <_printf_i>
 8010902:	e7eb      	b.n	80108dc <_svfiprintf_r+0x1c0>
 8010904:	08012ba5 	.word	0x08012ba5
 8010908:	08012bab 	.word	0x08012bab
 801090c:	08012baf 	.word	0x08012baf
 8010910:	0800d011 	.word	0x0800d011
 8010914:	0801065d 	.word	0x0801065d

08010918 <__sflush_r>:
 8010918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801091a:	220c      	movs	r2, #12
 801091c:	5e8b      	ldrsh	r3, [r1, r2]
 801091e:	0005      	movs	r5, r0
 8010920:	000c      	movs	r4, r1
 8010922:	071a      	lsls	r2, r3, #28
 8010924:	d456      	bmi.n	80109d4 <__sflush_r+0xbc>
 8010926:	684a      	ldr	r2, [r1, #4]
 8010928:	2a00      	cmp	r2, #0
 801092a:	dc02      	bgt.n	8010932 <__sflush_r+0x1a>
 801092c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 801092e:	2a00      	cmp	r2, #0
 8010930:	dd4e      	ble.n	80109d0 <__sflush_r+0xb8>
 8010932:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8010934:	2f00      	cmp	r7, #0
 8010936:	d04b      	beq.n	80109d0 <__sflush_r+0xb8>
 8010938:	2200      	movs	r2, #0
 801093a:	2080      	movs	r0, #128	@ 0x80
 801093c:	682e      	ldr	r6, [r5, #0]
 801093e:	602a      	str	r2, [r5, #0]
 8010940:	001a      	movs	r2, r3
 8010942:	0140      	lsls	r0, r0, #5
 8010944:	6a21      	ldr	r1, [r4, #32]
 8010946:	4002      	ands	r2, r0
 8010948:	4203      	tst	r3, r0
 801094a:	d033      	beq.n	80109b4 <__sflush_r+0x9c>
 801094c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801094e:	89a3      	ldrh	r3, [r4, #12]
 8010950:	075b      	lsls	r3, r3, #29
 8010952:	d506      	bpl.n	8010962 <__sflush_r+0x4a>
 8010954:	6863      	ldr	r3, [r4, #4]
 8010956:	1ad2      	subs	r2, r2, r3
 8010958:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801095a:	2b00      	cmp	r3, #0
 801095c:	d001      	beq.n	8010962 <__sflush_r+0x4a>
 801095e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010960:	1ad2      	subs	r2, r2, r3
 8010962:	2300      	movs	r3, #0
 8010964:	0028      	movs	r0, r5
 8010966:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8010968:	6a21      	ldr	r1, [r4, #32]
 801096a:	47b8      	blx	r7
 801096c:	89a2      	ldrh	r2, [r4, #12]
 801096e:	1c43      	adds	r3, r0, #1
 8010970:	d106      	bne.n	8010980 <__sflush_r+0x68>
 8010972:	6829      	ldr	r1, [r5, #0]
 8010974:	291d      	cmp	r1, #29
 8010976:	d846      	bhi.n	8010a06 <__sflush_r+0xee>
 8010978:	4b29      	ldr	r3, [pc, #164]	@ (8010a20 <__sflush_r+0x108>)
 801097a:	40cb      	lsrs	r3, r1
 801097c:	07db      	lsls	r3, r3, #31
 801097e:	d542      	bpl.n	8010a06 <__sflush_r+0xee>
 8010980:	2300      	movs	r3, #0
 8010982:	6063      	str	r3, [r4, #4]
 8010984:	6923      	ldr	r3, [r4, #16]
 8010986:	6023      	str	r3, [r4, #0]
 8010988:	04d2      	lsls	r2, r2, #19
 801098a:	d505      	bpl.n	8010998 <__sflush_r+0x80>
 801098c:	1c43      	adds	r3, r0, #1
 801098e:	d102      	bne.n	8010996 <__sflush_r+0x7e>
 8010990:	682b      	ldr	r3, [r5, #0]
 8010992:	2b00      	cmp	r3, #0
 8010994:	d100      	bne.n	8010998 <__sflush_r+0x80>
 8010996:	6560      	str	r0, [r4, #84]	@ 0x54
 8010998:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801099a:	602e      	str	r6, [r5, #0]
 801099c:	2900      	cmp	r1, #0
 801099e:	d017      	beq.n	80109d0 <__sflush_r+0xb8>
 80109a0:	0023      	movs	r3, r4
 80109a2:	3344      	adds	r3, #68	@ 0x44
 80109a4:	4299      	cmp	r1, r3
 80109a6:	d002      	beq.n	80109ae <__sflush_r+0x96>
 80109a8:	0028      	movs	r0, r5
 80109aa:	f7fe f9e3 	bl	800ed74 <_free_r>
 80109ae:	2300      	movs	r3, #0
 80109b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80109b2:	e00d      	b.n	80109d0 <__sflush_r+0xb8>
 80109b4:	2301      	movs	r3, #1
 80109b6:	0028      	movs	r0, r5
 80109b8:	47b8      	blx	r7
 80109ba:	0002      	movs	r2, r0
 80109bc:	1c43      	adds	r3, r0, #1
 80109be:	d1c6      	bne.n	801094e <__sflush_r+0x36>
 80109c0:	682b      	ldr	r3, [r5, #0]
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d0c3      	beq.n	801094e <__sflush_r+0x36>
 80109c6:	2b1d      	cmp	r3, #29
 80109c8:	d001      	beq.n	80109ce <__sflush_r+0xb6>
 80109ca:	2b16      	cmp	r3, #22
 80109cc:	d11a      	bne.n	8010a04 <__sflush_r+0xec>
 80109ce:	602e      	str	r6, [r5, #0]
 80109d0:	2000      	movs	r0, #0
 80109d2:	e01e      	b.n	8010a12 <__sflush_r+0xfa>
 80109d4:	690e      	ldr	r6, [r1, #16]
 80109d6:	2e00      	cmp	r6, #0
 80109d8:	d0fa      	beq.n	80109d0 <__sflush_r+0xb8>
 80109da:	680f      	ldr	r7, [r1, #0]
 80109dc:	600e      	str	r6, [r1, #0]
 80109de:	1bba      	subs	r2, r7, r6
 80109e0:	9201      	str	r2, [sp, #4]
 80109e2:	2200      	movs	r2, #0
 80109e4:	079b      	lsls	r3, r3, #30
 80109e6:	d100      	bne.n	80109ea <__sflush_r+0xd2>
 80109e8:	694a      	ldr	r2, [r1, #20]
 80109ea:	60a2      	str	r2, [r4, #8]
 80109ec:	9b01      	ldr	r3, [sp, #4]
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	ddee      	ble.n	80109d0 <__sflush_r+0xb8>
 80109f2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80109f4:	0032      	movs	r2, r6
 80109f6:	001f      	movs	r7, r3
 80109f8:	0028      	movs	r0, r5
 80109fa:	9b01      	ldr	r3, [sp, #4]
 80109fc:	6a21      	ldr	r1, [r4, #32]
 80109fe:	47b8      	blx	r7
 8010a00:	2800      	cmp	r0, #0
 8010a02:	dc07      	bgt.n	8010a14 <__sflush_r+0xfc>
 8010a04:	89a2      	ldrh	r2, [r4, #12]
 8010a06:	2340      	movs	r3, #64	@ 0x40
 8010a08:	2001      	movs	r0, #1
 8010a0a:	4313      	orrs	r3, r2
 8010a0c:	b21b      	sxth	r3, r3
 8010a0e:	81a3      	strh	r3, [r4, #12]
 8010a10:	4240      	negs	r0, r0
 8010a12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010a14:	9b01      	ldr	r3, [sp, #4]
 8010a16:	1836      	adds	r6, r6, r0
 8010a18:	1a1b      	subs	r3, r3, r0
 8010a1a:	9301      	str	r3, [sp, #4]
 8010a1c:	e7e6      	b.n	80109ec <__sflush_r+0xd4>
 8010a1e:	46c0      	nop			@ (mov r8, r8)
 8010a20:	20400001 	.word	0x20400001

08010a24 <_fflush_r>:
 8010a24:	690b      	ldr	r3, [r1, #16]
 8010a26:	b570      	push	{r4, r5, r6, lr}
 8010a28:	0005      	movs	r5, r0
 8010a2a:	000c      	movs	r4, r1
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d102      	bne.n	8010a36 <_fflush_r+0x12>
 8010a30:	2500      	movs	r5, #0
 8010a32:	0028      	movs	r0, r5
 8010a34:	bd70      	pop	{r4, r5, r6, pc}
 8010a36:	2800      	cmp	r0, #0
 8010a38:	d004      	beq.n	8010a44 <_fflush_r+0x20>
 8010a3a:	6a03      	ldr	r3, [r0, #32]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d101      	bne.n	8010a44 <_fflush_r+0x20>
 8010a40:	f7fd f93c 	bl	800dcbc <__sinit>
 8010a44:	220c      	movs	r2, #12
 8010a46:	5ea3      	ldrsh	r3, [r4, r2]
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d0f1      	beq.n	8010a30 <_fflush_r+0xc>
 8010a4c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010a4e:	07d2      	lsls	r2, r2, #31
 8010a50:	d404      	bmi.n	8010a5c <_fflush_r+0x38>
 8010a52:	059b      	lsls	r3, r3, #22
 8010a54:	d402      	bmi.n	8010a5c <_fflush_r+0x38>
 8010a56:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010a58:	f7fd fafb 	bl	800e052 <__retarget_lock_acquire_recursive>
 8010a5c:	0028      	movs	r0, r5
 8010a5e:	0021      	movs	r1, r4
 8010a60:	f7ff ff5a 	bl	8010918 <__sflush_r>
 8010a64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010a66:	0005      	movs	r5, r0
 8010a68:	07db      	lsls	r3, r3, #31
 8010a6a:	d4e2      	bmi.n	8010a32 <_fflush_r+0xe>
 8010a6c:	89a3      	ldrh	r3, [r4, #12]
 8010a6e:	059b      	lsls	r3, r3, #22
 8010a70:	d4df      	bmi.n	8010a32 <_fflush_r+0xe>
 8010a72:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010a74:	f7fd faee 	bl	800e054 <__retarget_lock_release_recursive>
 8010a78:	e7db      	b.n	8010a32 <_fflush_r+0xe>

08010a7a <memmove>:
 8010a7a:	b510      	push	{r4, lr}
 8010a7c:	4288      	cmp	r0, r1
 8010a7e:	d902      	bls.n	8010a86 <memmove+0xc>
 8010a80:	188b      	adds	r3, r1, r2
 8010a82:	4298      	cmp	r0, r3
 8010a84:	d308      	bcc.n	8010a98 <memmove+0x1e>
 8010a86:	2300      	movs	r3, #0
 8010a88:	429a      	cmp	r2, r3
 8010a8a:	d007      	beq.n	8010a9c <memmove+0x22>
 8010a8c:	5ccc      	ldrb	r4, [r1, r3]
 8010a8e:	54c4      	strb	r4, [r0, r3]
 8010a90:	3301      	adds	r3, #1
 8010a92:	e7f9      	b.n	8010a88 <memmove+0xe>
 8010a94:	5c8b      	ldrb	r3, [r1, r2]
 8010a96:	5483      	strb	r3, [r0, r2]
 8010a98:	3a01      	subs	r2, #1
 8010a9a:	d2fb      	bcs.n	8010a94 <memmove+0x1a>
 8010a9c:	bd10      	pop	{r4, pc}

08010a9e <strncmp>:
 8010a9e:	b530      	push	{r4, r5, lr}
 8010aa0:	0005      	movs	r5, r0
 8010aa2:	1e10      	subs	r0, r2, #0
 8010aa4:	d00b      	beq.n	8010abe <strncmp+0x20>
 8010aa6:	2400      	movs	r4, #0
 8010aa8:	3a01      	subs	r2, #1
 8010aaa:	5d2b      	ldrb	r3, [r5, r4]
 8010aac:	5d08      	ldrb	r0, [r1, r4]
 8010aae:	4283      	cmp	r3, r0
 8010ab0:	d104      	bne.n	8010abc <strncmp+0x1e>
 8010ab2:	4294      	cmp	r4, r2
 8010ab4:	d002      	beq.n	8010abc <strncmp+0x1e>
 8010ab6:	3401      	adds	r4, #1
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d1f6      	bne.n	8010aaa <strncmp+0xc>
 8010abc:	1a18      	subs	r0, r3, r0
 8010abe:	bd30      	pop	{r4, r5, pc}

08010ac0 <_sbrk_r>:
 8010ac0:	2300      	movs	r3, #0
 8010ac2:	b570      	push	{r4, r5, r6, lr}
 8010ac4:	4d06      	ldr	r5, [pc, #24]	@ (8010ae0 <_sbrk_r+0x20>)
 8010ac6:	0004      	movs	r4, r0
 8010ac8:	0008      	movs	r0, r1
 8010aca:	602b      	str	r3, [r5, #0]
 8010acc:	f7f2 fdf4 	bl	80036b8 <_sbrk>
 8010ad0:	1c43      	adds	r3, r0, #1
 8010ad2:	d103      	bne.n	8010adc <_sbrk_r+0x1c>
 8010ad4:	682b      	ldr	r3, [r5, #0]
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d000      	beq.n	8010adc <_sbrk_r+0x1c>
 8010ada:	6023      	str	r3, [r4, #0]
 8010adc:	bd70      	pop	{r4, r5, r6, pc}
 8010ade:	46c0      	nop			@ (mov r8, r8)
 8010ae0:	20003c30 	.word	0x20003c30

08010ae4 <nan>:
 8010ae4:	2000      	movs	r0, #0
 8010ae6:	4901      	ldr	r1, [pc, #4]	@ (8010aec <nan+0x8>)
 8010ae8:	4770      	bx	lr
 8010aea:	46c0      	nop			@ (mov r8, r8)
 8010aec:	7ff80000 	.word	0x7ff80000

08010af0 <__assert_func>:
 8010af0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8010af2:	0014      	movs	r4, r2
 8010af4:	001a      	movs	r2, r3
 8010af6:	4b09      	ldr	r3, [pc, #36]	@ (8010b1c <__assert_func+0x2c>)
 8010af8:	0005      	movs	r5, r0
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	000e      	movs	r6, r1
 8010afe:	68d8      	ldr	r0, [r3, #12]
 8010b00:	4b07      	ldr	r3, [pc, #28]	@ (8010b20 <__assert_func+0x30>)
 8010b02:	2c00      	cmp	r4, #0
 8010b04:	d101      	bne.n	8010b0a <__assert_func+0x1a>
 8010b06:	4b07      	ldr	r3, [pc, #28]	@ (8010b24 <__assert_func+0x34>)
 8010b08:	001c      	movs	r4, r3
 8010b0a:	4907      	ldr	r1, [pc, #28]	@ (8010b28 <__assert_func+0x38>)
 8010b0c:	9301      	str	r3, [sp, #4]
 8010b0e:	9402      	str	r4, [sp, #8]
 8010b10:	002b      	movs	r3, r5
 8010b12:	9600      	str	r6, [sp, #0]
 8010b14:	f000 fbe2 	bl	80112dc <fiprintf>
 8010b18:	f000 fbf0 	bl	80112fc <abort>
 8010b1c:	20000048 	.word	0x20000048
 8010b20:	08012bbe 	.word	0x08012bbe
 8010b24:	08012bf9 	.word	0x08012bf9
 8010b28:	08012bcb 	.word	0x08012bcb

08010b2c <_calloc_r>:
 8010b2c:	b570      	push	{r4, r5, r6, lr}
 8010b2e:	0c0b      	lsrs	r3, r1, #16
 8010b30:	0c15      	lsrs	r5, r2, #16
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d11e      	bne.n	8010b74 <_calloc_r+0x48>
 8010b36:	2d00      	cmp	r5, #0
 8010b38:	d10c      	bne.n	8010b54 <_calloc_r+0x28>
 8010b3a:	b289      	uxth	r1, r1
 8010b3c:	b294      	uxth	r4, r2
 8010b3e:	434c      	muls	r4, r1
 8010b40:	0021      	movs	r1, r4
 8010b42:	f7fe f98d 	bl	800ee60 <_malloc_r>
 8010b46:	1e05      	subs	r5, r0, #0
 8010b48:	d01b      	beq.n	8010b82 <_calloc_r+0x56>
 8010b4a:	0022      	movs	r2, r4
 8010b4c:	2100      	movs	r1, #0
 8010b4e:	f7fd f991 	bl	800de74 <memset>
 8010b52:	e016      	b.n	8010b82 <_calloc_r+0x56>
 8010b54:	1c2b      	adds	r3, r5, #0
 8010b56:	1c0c      	adds	r4, r1, #0
 8010b58:	b289      	uxth	r1, r1
 8010b5a:	b292      	uxth	r2, r2
 8010b5c:	434a      	muls	r2, r1
 8010b5e:	b29b      	uxth	r3, r3
 8010b60:	b2a1      	uxth	r1, r4
 8010b62:	4359      	muls	r1, r3
 8010b64:	0c14      	lsrs	r4, r2, #16
 8010b66:	190c      	adds	r4, r1, r4
 8010b68:	0c23      	lsrs	r3, r4, #16
 8010b6a:	d107      	bne.n	8010b7c <_calloc_r+0x50>
 8010b6c:	0424      	lsls	r4, r4, #16
 8010b6e:	b292      	uxth	r2, r2
 8010b70:	4314      	orrs	r4, r2
 8010b72:	e7e5      	b.n	8010b40 <_calloc_r+0x14>
 8010b74:	2d00      	cmp	r5, #0
 8010b76:	d101      	bne.n	8010b7c <_calloc_r+0x50>
 8010b78:	1c14      	adds	r4, r2, #0
 8010b7a:	e7ed      	b.n	8010b58 <_calloc_r+0x2c>
 8010b7c:	230c      	movs	r3, #12
 8010b7e:	2500      	movs	r5, #0
 8010b80:	6003      	str	r3, [r0, #0]
 8010b82:	0028      	movs	r0, r5
 8010b84:	bd70      	pop	{r4, r5, r6, pc}

08010b86 <rshift>:
 8010b86:	0002      	movs	r2, r0
 8010b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010b8a:	6904      	ldr	r4, [r0, #16]
 8010b8c:	b085      	sub	sp, #20
 8010b8e:	3214      	adds	r2, #20
 8010b90:	114b      	asrs	r3, r1, #5
 8010b92:	0016      	movs	r6, r2
 8010b94:	9302      	str	r3, [sp, #8]
 8010b96:	429c      	cmp	r4, r3
 8010b98:	dd31      	ble.n	8010bfe <rshift+0x78>
 8010b9a:	261f      	movs	r6, #31
 8010b9c:	000f      	movs	r7, r1
 8010b9e:	009b      	lsls	r3, r3, #2
 8010ba0:	00a5      	lsls	r5, r4, #2
 8010ba2:	18d3      	adds	r3, r2, r3
 8010ba4:	4037      	ands	r7, r6
 8010ba6:	1955      	adds	r5, r2, r5
 8010ba8:	9300      	str	r3, [sp, #0]
 8010baa:	9701      	str	r7, [sp, #4]
 8010bac:	4231      	tst	r1, r6
 8010bae:	d10d      	bne.n	8010bcc <rshift+0x46>
 8010bb0:	0016      	movs	r6, r2
 8010bb2:	0019      	movs	r1, r3
 8010bb4:	428d      	cmp	r5, r1
 8010bb6:	d836      	bhi.n	8010c26 <rshift+0xa0>
 8010bb8:	9b00      	ldr	r3, [sp, #0]
 8010bba:	2600      	movs	r6, #0
 8010bbc:	3b03      	subs	r3, #3
 8010bbe:	429d      	cmp	r5, r3
 8010bc0:	d302      	bcc.n	8010bc8 <rshift+0x42>
 8010bc2:	9b02      	ldr	r3, [sp, #8]
 8010bc4:	1ae4      	subs	r4, r4, r3
 8010bc6:	00a6      	lsls	r6, r4, #2
 8010bc8:	1996      	adds	r6, r2, r6
 8010bca:	e018      	b.n	8010bfe <rshift+0x78>
 8010bcc:	2120      	movs	r1, #32
 8010bce:	9e01      	ldr	r6, [sp, #4]
 8010bd0:	9f01      	ldr	r7, [sp, #4]
 8010bd2:	1b89      	subs	r1, r1, r6
 8010bd4:	9e00      	ldr	r6, [sp, #0]
 8010bd6:	9103      	str	r1, [sp, #12]
 8010bd8:	ce02      	ldmia	r6!, {r1}
 8010bda:	4694      	mov	ip, r2
 8010bdc:	40f9      	lsrs	r1, r7
 8010bde:	42b5      	cmp	r5, r6
 8010be0:	d816      	bhi.n	8010c10 <rshift+0x8a>
 8010be2:	9b00      	ldr	r3, [sp, #0]
 8010be4:	2600      	movs	r6, #0
 8010be6:	3301      	adds	r3, #1
 8010be8:	429d      	cmp	r5, r3
 8010bea:	d303      	bcc.n	8010bf4 <rshift+0x6e>
 8010bec:	9b02      	ldr	r3, [sp, #8]
 8010bee:	1ae4      	subs	r4, r4, r3
 8010bf0:	00a6      	lsls	r6, r4, #2
 8010bf2:	3e04      	subs	r6, #4
 8010bf4:	1996      	adds	r6, r2, r6
 8010bf6:	6031      	str	r1, [r6, #0]
 8010bf8:	2900      	cmp	r1, #0
 8010bfa:	d000      	beq.n	8010bfe <rshift+0x78>
 8010bfc:	3604      	adds	r6, #4
 8010bfe:	1ab1      	subs	r1, r6, r2
 8010c00:	1089      	asrs	r1, r1, #2
 8010c02:	6101      	str	r1, [r0, #16]
 8010c04:	4296      	cmp	r6, r2
 8010c06:	d101      	bne.n	8010c0c <rshift+0x86>
 8010c08:	2300      	movs	r3, #0
 8010c0a:	6143      	str	r3, [r0, #20]
 8010c0c:	b005      	add	sp, #20
 8010c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c10:	6837      	ldr	r7, [r6, #0]
 8010c12:	9b03      	ldr	r3, [sp, #12]
 8010c14:	409f      	lsls	r7, r3
 8010c16:	430f      	orrs	r7, r1
 8010c18:	4661      	mov	r1, ip
 8010c1a:	c180      	stmia	r1!, {r7}
 8010c1c:	468c      	mov	ip, r1
 8010c1e:	9b01      	ldr	r3, [sp, #4]
 8010c20:	ce02      	ldmia	r6!, {r1}
 8010c22:	40d9      	lsrs	r1, r3
 8010c24:	e7db      	b.n	8010bde <rshift+0x58>
 8010c26:	c980      	ldmia	r1!, {r7}
 8010c28:	c680      	stmia	r6!, {r7}
 8010c2a:	e7c3      	b.n	8010bb4 <rshift+0x2e>

08010c2c <__hexdig_fun>:
 8010c2c:	0002      	movs	r2, r0
 8010c2e:	3a30      	subs	r2, #48	@ 0x30
 8010c30:	0003      	movs	r3, r0
 8010c32:	2a09      	cmp	r2, #9
 8010c34:	d802      	bhi.n	8010c3c <__hexdig_fun+0x10>
 8010c36:	3b20      	subs	r3, #32
 8010c38:	b2d8      	uxtb	r0, r3
 8010c3a:	4770      	bx	lr
 8010c3c:	0002      	movs	r2, r0
 8010c3e:	3a61      	subs	r2, #97	@ 0x61
 8010c40:	2a05      	cmp	r2, #5
 8010c42:	d801      	bhi.n	8010c48 <__hexdig_fun+0x1c>
 8010c44:	3b47      	subs	r3, #71	@ 0x47
 8010c46:	e7f7      	b.n	8010c38 <__hexdig_fun+0xc>
 8010c48:	001a      	movs	r2, r3
 8010c4a:	3a41      	subs	r2, #65	@ 0x41
 8010c4c:	2000      	movs	r0, #0
 8010c4e:	2a05      	cmp	r2, #5
 8010c50:	d8f3      	bhi.n	8010c3a <__hexdig_fun+0xe>
 8010c52:	3b27      	subs	r3, #39	@ 0x27
 8010c54:	e7f0      	b.n	8010c38 <__hexdig_fun+0xc>
	...

08010c58 <__gethex>:
 8010c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c5a:	b089      	sub	sp, #36	@ 0x24
 8010c5c:	9307      	str	r3, [sp, #28]
 8010c5e:	680b      	ldr	r3, [r1, #0]
 8010c60:	9201      	str	r2, [sp, #4]
 8010c62:	9003      	str	r0, [sp, #12]
 8010c64:	9106      	str	r1, [sp, #24]
 8010c66:	1c9a      	adds	r2, r3, #2
 8010c68:	0011      	movs	r1, r2
 8010c6a:	3201      	adds	r2, #1
 8010c6c:	1e50      	subs	r0, r2, #1
 8010c6e:	7800      	ldrb	r0, [r0, #0]
 8010c70:	2830      	cmp	r0, #48	@ 0x30
 8010c72:	d0f9      	beq.n	8010c68 <__gethex+0x10>
 8010c74:	1acb      	subs	r3, r1, r3
 8010c76:	3b02      	subs	r3, #2
 8010c78:	9305      	str	r3, [sp, #20]
 8010c7a:	9100      	str	r1, [sp, #0]
 8010c7c:	f7ff ffd6 	bl	8010c2c <__hexdig_fun>
 8010c80:	2300      	movs	r3, #0
 8010c82:	001d      	movs	r5, r3
 8010c84:	9302      	str	r3, [sp, #8]
 8010c86:	4298      	cmp	r0, r3
 8010c88:	d11e      	bne.n	8010cc8 <__gethex+0x70>
 8010c8a:	2201      	movs	r2, #1
 8010c8c:	49a6      	ldr	r1, [pc, #664]	@ (8010f28 <__gethex+0x2d0>)
 8010c8e:	9800      	ldr	r0, [sp, #0]
 8010c90:	f7ff ff05 	bl	8010a9e <strncmp>
 8010c94:	0007      	movs	r7, r0
 8010c96:	42a8      	cmp	r0, r5
 8010c98:	d000      	beq.n	8010c9c <__gethex+0x44>
 8010c9a:	e06a      	b.n	8010d72 <__gethex+0x11a>
 8010c9c:	9b00      	ldr	r3, [sp, #0]
 8010c9e:	7858      	ldrb	r0, [r3, #1]
 8010ca0:	1c5c      	adds	r4, r3, #1
 8010ca2:	f7ff ffc3 	bl	8010c2c <__hexdig_fun>
 8010ca6:	2301      	movs	r3, #1
 8010ca8:	9302      	str	r3, [sp, #8]
 8010caa:	42a8      	cmp	r0, r5
 8010cac:	d02f      	beq.n	8010d0e <__gethex+0xb6>
 8010cae:	9400      	str	r4, [sp, #0]
 8010cb0:	9b00      	ldr	r3, [sp, #0]
 8010cb2:	7818      	ldrb	r0, [r3, #0]
 8010cb4:	2830      	cmp	r0, #48	@ 0x30
 8010cb6:	d009      	beq.n	8010ccc <__gethex+0x74>
 8010cb8:	f7ff ffb8 	bl	8010c2c <__hexdig_fun>
 8010cbc:	4242      	negs	r2, r0
 8010cbe:	4142      	adcs	r2, r0
 8010cc0:	2301      	movs	r3, #1
 8010cc2:	0025      	movs	r5, r4
 8010cc4:	9202      	str	r2, [sp, #8]
 8010cc6:	9305      	str	r3, [sp, #20]
 8010cc8:	9c00      	ldr	r4, [sp, #0]
 8010cca:	e004      	b.n	8010cd6 <__gethex+0x7e>
 8010ccc:	9b00      	ldr	r3, [sp, #0]
 8010cce:	3301      	adds	r3, #1
 8010cd0:	9300      	str	r3, [sp, #0]
 8010cd2:	e7ed      	b.n	8010cb0 <__gethex+0x58>
 8010cd4:	3401      	adds	r4, #1
 8010cd6:	7820      	ldrb	r0, [r4, #0]
 8010cd8:	f7ff ffa8 	bl	8010c2c <__hexdig_fun>
 8010cdc:	1e07      	subs	r7, r0, #0
 8010cde:	d1f9      	bne.n	8010cd4 <__gethex+0x7c>
 8010ce0:	2201      	movs	r2, #1
 8010ce2:	0020      	movs	r0, r4
 8010ce4:	4990      	ldr	r1, [pc, #576]	@ (8010f28 <__gethex+0x2d0>)
 8010ce6:	f7ff feda 	bl	8010a9e <strncmp>
 8010cea:	2800      	cmp	r0, #0
 8010cec:	d10d      	bne.n	8010d0a <__gethex+0xb2>
 8010cee:	2d00      	cmp	r5, #0
 8010cf0:	d106      	bne.n	8010d00 <__gethex+0xa8>
 8010cf2:	3401      	adds	r4, #1
 8010cf4:	0025      	movs	r5, r4
 8010cf6:	7820      	ldrb	r0, [r4, #0]
 8010cf8:	f7ff ff98 	bl	8010c2c <__hexdig_fun>
 8010cfc:	2800      	cmp	r0, #0
 8010cfe:	d102      	bne.n	8010d06 <__gethex+0xae>
 8010d00:	1b2d      	subs	r5, r5, r4
 8010d02:	00af      	lsls	r7, r5, #2
 8010d04:	e003      	b.n	8010d0e <__gethex+0xb6>
 8010d06:	3401      	adds	r4, #1
 8010d08:	e7f5      	b.n	8010cf6 <__gethex+0x9e>
 8010d0a:	2d00      	cmp	r5, #0
 8010d0c:	d1f8      	bne.n	8010d00 <__gethex+0xa8>
 8010d0e:	2220      	movs	r2, #32
 8010d10:	7823      	ldrb	r3, [r4, #0]
 8010d12:	0026      	movs	r6, r4
 8010d14:	4393      	bics	r3, r2
 8010d16:	2b50      	cmp	r3, #80	@ 0x50
 8010d18:	d11d      	bne.n	8010d56 <__gethex+0xfe>
 8010d1a:	7863      	ldrb	r3, [r4, #1]
 8010d1c:	2b2b      	cmp	r3, #43	@ 0x2b
 8010d1e:	d02d      	beq.n	8010d7c <__gethex+0x124>
 8010d20:	2b2d      	cmp	r3, #45	@ 0x2d
 8010d22:	d02f      	beq.n	8010d84 <__gethex+0x12c>
 8010d24:	2300      	movs	r3, #0
 8010d26:	1c66      	adds	r6, r4, #1
 8010d28:	9304      	str	r3, [sp, #16]
 8010d2a:	7830      	ldrb	r0, [r6, #0]
 8010d2c:	f7ff ff7e 	bl	8010c2c <__hexdig_fun>
 8010d30:	1e43      	subs	r3, r0, #1
 8010d32:	b2db      	uxtb	r3, r3
 8010d34:	0005      	movs	r5, r0
 8010d36:	2b18      	cmp	r3, #24
 8010d38:	d82a      	bhi.n	8010d90 <__gethex+0x138>
 8010d3a:	7870      	ldrb	r0, [r6, #1]
 8010d3c:	f7ff ff76 	bl	8010c2c <__hexdig_fun>
 8010d40:	1e43      	subs	r3, r0, #1
 8010d42:	b2db      	uxtb	r3, r3
 8010d44:	3601      	adds	r6, #1
 8010d46:	3d10      	subs	r5, #16
 8010d48:	2b18      	cmp	r3, #24
 8010d4a:	d91d      	bls.n	8010d88 <__gethex+0x130>
 8010d4c:	9b04      	ldr	r3, [sp, #16]
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d000      	beq.n	8010d54 <__gethex+0xfc>
 8010d52:	426d      	negs	r5, r5
 8010d54:	197f      	adds	r7, r7, r5
 8010d56:	9b06      	ldr	r3, [sp, #24]
 8010d58:	601e      	str	r6, [r3, #0]
 8010d5a:	9b02      	ldr	r3, [sp, #8]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d019      	beq.n	8010d94 <__gethex+0x13c>
 8010d60:	9b05      	ldr	r3, [sp, #20]
 8010d62:	2606      	movs	r6, #6
 8010d64:	425a      	negs	r2, r3
 8010d66:	4153      	adcs	r3, r2
 8010d68:	425b      	negs	r3, r3
 8010d6a:	401e      	ands	r6, r3
 8010d6c:	0030      	movs	r0, r6
 8010d6e:	b009      	add	sp, #36	@ 0x24
 8010d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d72:	2301      	movs	r3, #1
 8010d74:	2700      	movs	r7, #0
 8010d76:	9c00      	ldr	r4, [sp, #0]
 8010d78:	9302      	str	r3, [sp, #8]
 8010d7a:	e7c8      	b.n	8010d0e <__gethex+0xb6>
 8010d7c:	2300      	movs	r3, #0
 8010d7e:	9304      	str	r3, [sp, #16]
 8010d80:	1ca6      	adds	r6, r4, #2
 8010d82:	e7d2      	b.n	8010d2a <__gethex+0xd2>
 8010d84:	2301      	movs	r3, #1
 8010d86:	e7fa      	b.n	8010d7e <__gethex+0x126>
 8010d88:	230a      	movs	r3, #10
 8010d8a:	435d      	muls	r5, r3
 8010d8c:	182d      	adds	r5, r5, r0
 8010d8e:	e7d4      	b.n	8010d3a <__gethex+0xe2>
 8010d90:	0026      	movs	r6, r4
 8010d92:	e7e0      	b.n	8010d56 <__gethex+0xfe>
 8010d94:	9b00      	ldr	r3, [sp, #0]
 8010d96:	9902      	ldr	r1, [sp, #8]
 8010d98:	1ae3      	subs	r3, r4, r3
 8010d9a:	3b01      	subs	r3, #1
 8010d9c:	2b07      	cmp	r3, #7
 8010d9e:	dc0a      	bgt.n	8010db6 <__gethex+0x15e>
 8010da0:	9803      	ldr	r0, [sp, #12]
 8010da2:	f7fe f8ed 	bl	800ef80 <_Balloc>
 8010da6:	1e05      	subs	r5, r0, #0
 8010da8:	d108      	bne.n	8010dbc <__gethex+0x164>
 8010daa:	002a      	movs	r2, r5
 8010dac:	21e4      	movs	r1, #228	@ 0xe4
 8010dae:	4b5f      	ldr	r3, [pc, #380]	@ (8010f2c <__gethex+0x2d4>)
 8010db0:	485f      	ldr	r0, [pc, #380]	@ (8010f30 <__gethex+0x2d8>)
 8010db2:	f7ff fe9d 	bl	8010af0 <__assert_func>
 8010db6:	3101      	adds	r1, #1
 8010db8:	105b      	asrs	r3, r3, #1
 8010dba:	e7ef      	b.n	8010d9c <__gethex+0x144>
 8010dbc:	0003      	movs	r3, r0
 8010dbe:	3314      	adds	r3, #20
 8010dc0:	9302      	str	r3, [sp, #8]
 8010dc2:	9305      	str	r3, [sp, #20]
 8010dc4:	2300      	movs	r3, #0
 8010dc6:	001e      	movs	r6, r3
 8010dc8:	9304      	str	r3, [sp, #16]
 8010dca:	9b00      	ldr	r3, [sp, #0]
 8010dcc:	42a3      	cmp	r3, r4
 8010dce:	d338      	bcc.n	8010e42 <__gethex+0x1ea>
 8010dd0:	9c05      	ldr	r4, [sp, #20]
 8010dd2:	9b02      	ldr	r3, [sp, #8]
 8010dd4:	c440      	stmia	r4!, {r6}
 8010dd6:	1ae4      	subs	r4, r4, r3
 8010dd8:	10a4      	asrs	r4, r4, #2
 8010dda:	0030      	movs	r0, r6
 8010ddc:	612c      	str	r4, [r5, #16]
 8010dde:	f7fe f9c7 	bl	800f170 <__hi0bits>
 8010de2:	9b01      	ldr	r3, [sp, #4]
 8010de4:	0164      	lsls	r4, r4, #5
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	1a26      	subs	r6, r4, r0
 8010dea:	9300      	str	r3, [sp, #0]
 8010dec:	429e      	cmp	r6, r3
 8010dee:	dd52      	ble.n	8010e96 <__gethex+0x23e>
 8010df0:	1af6      	subs	r6, r6, r3
 8010df2:	0031      	movs	r1, r6
 8010df4:	0028      	movs	r0, r5
 8010df6:	f7fe fd62 	bl	800f8be <__any_on>
 8010dfa:	1e04      	subs	r4, r0, #0
 8010dfc:	d00f      	beq.n	8010e1e <__gethex+0x1c6>
 8010dfe:	2401      	movs	r4, #1
 8010e00:	211f      	movs	r1, #31
 8010e02:	0020      	movs	r0, r4
 8010e04:	1e73      	subs	r3, r6, #1
 8010e06:	4019      	ands	r1, r3
 8010e08:	4088      	lsls	r0, r1
 8010e0a:	0001      	movs	r1, r0
 8010e0c:	115a      	asrs	r2, r3, #5
 8010e0e:	9802      	ldr	r0, [sp, #8]
 8010e10:	0092      	lsls	r2, r2, #2
 8010e12:	5812      	ldr	r2, [r2, r0]
 8010e14:	420a      	tst	r2, r1
 8010e16:	d002      	beq.n	8010e1e <__gethex+0x1c6>
 8010e18:	42a3      	cmp	r3, r4
 8010e1a:	dc34      	bgt.n	8010e86 <__gethex+0x22e>
 8010e1c:	2402      	movs	r4, #2
 8010e1e:	0031      	movs	r1, r6
 8010e20:	0028      	movs	r0, r5
 8010e22:	f7ff feb0 	bl	8010b86 <rshift>
 8010e26:	19bf      	adds	r7, r7, r6
 8010e28:	9b01      	ldr	r3, [sp, #4]
 8010e2a:	689b      	ldr	r3, [r3, #8]
 8010e2c:	42bb      	cmp	r3, r7
 8010e2e:	da42      	bge.n	8010eb6 <__gethex+0x25e>
 8010e30:	0029      	movs	r1, r5
 8010e32:	9803      	ldr	r0, [sp, #12]
 8010e34:	f7fe f8e8 	bl	800f008 <_Bfree>
 8010e38:	2300      	movs	r3, #0
 8010e3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010e3c:	26a3      	movs	r6, #163	@ 0xa3
 8010e3e:	6013      	str	r3, [r2, #0]
 8010e40:	e794      	b.n	8010d6c <__gethex+0x114>
 8010e42:	3c01      	subs	r4, #1
 8010e44:	7823      	ldrb	r3, [r4, #0]
 8010e46:	2b2e      	cmp	r3, #46	@ 0x2e
 8010e48:	d012      	beq.n	8010e70 <__gethex+0x218>
 8010e4a:	9b04      	ldr	r3, [sp, #16]
 8010e4c:	2b20      	cmp	r3, #32
 8010e4e:	d104      	bne.n	8010e5a <__gethex+0x202>
 8010e50:	9b05      	ldr	r3, [sp, #20]
 8010e52:	c340      	stmia	r3!, {r6}
 8010e54:	2600      	movs	r6, #0
 8010e56:	9305      	str	r3, [sp, #20]
 8010e58:	9604      	str	r6, [sp, #16]
 8010e5a:	7820      	ldrb	r0, [r4, #0]
 8010e5c:	f7ff fee6 	bl	8010c2c <__hexdig_fun>
 8010e60:	230f      	movs	r3, #15
 8010e62:	4018      	ands	r0, r3
 8010e64:	9b04      	ldr	r3, [sp, #16]
 8010e66:	4098      	lsls	r0, r3
 8010e68:	3304      	adds	r3, #4
 8010e6a:	4306      	orrs	r6, r0
 8010e6c:	9304      	str	r3, [sp, #16]
 8010e6e:	e7ac      	b.n	8010dca <__gethex+0x172>
 8010e70:	9b00      	ldr	r3, [sp, #0]
 8010e72:	42a3      	cmp	r3, r4
 8010e74:	d8e9      	bhi.n	8010e4a <__gethex+0x1f2>
 8010e76:	2201      	movs	r2, #1
 8010e78:	0020      	movs	r0, r4
 8010e7a:	492b      	ldr	r1, [pc, #172]	@ (8010f28 <__gethex+0x2d0>)
 8010e7c:	f7ff fe0f 	bl	8010a9e <strncmp>
 8010e80:	2800      	cmp	r0, #0
 8010e82:	d1e2      	bne.n	8010e4a <__gethex+0x1f2>
 8010e84:	e7a1      	b.n	8010dca <__gethex+0x172>
 8010e86:	0028      	movs	r0, r5
 8010e88:	1eb1      	subs	r1, r6, #2
 8010e8a:	f7fe fd18 	bl	800f8be <__any_on>
 8010e8e:	2800      	cmp	r0, #0
 8010e90:	d0c4      	beq.n	8010e1c <__gethex+0x1c4>
 8010e92:	2403      	movs	r4, #3
 8010e94:	e7c3      	b.n	8010e1e <__gethex+0x1c6>
 8010e96:	9b00      	ldr	r3, [sp, #0]
 8010e98:	2400      	movs	r4, #0
 8010e9a:	429e      	cmp	r6, r3
 8010e9c:	dac4      	bge.n	8010e28 <__gethex+0x1d0>
 8010e9e:	1b9e      	subs	r6, r3, r6
 8010ea0:	0029      	movs	r1, r5
 8010ea2:	0032      	movs	r2, r6
 8010ea4:	9803      	ldr	r0, [sp, #12]
 8010ea6:	f7fe fad1 	bl	800f44c <__lshift>
 8010eaa:	0003      	movs	r3, r0
 8010eac:	3314      	adds	r3, #20
 8010eae:	0005      	movs	r5, r0
 8010eb0:	1bbf      	subs	r7, r7, r6
 8010eb2:	9302      	str	r3, [sp, #8]
 8010eb4:	e7b8      	b.n	8010e28 <__gethex+0x1d0>
 8010eb6:	9b01      	ldr	r3, [sp, #4]
 8010eb8:	685e      	ldr	r6, [r3, #4]
 8010eba:	42be      	cmp	r6, r7
 8010ebc:	dd6f      	ble.n	8010f9e <__gethex+0x346>
 8010ebe:	9b00      	ldr	r3, [sp, #0]
 8010ec0:	1bf6      	subs	r6, r6, r7
 8010ec2:	42b3      	cmp	r3, r6
 8010ec4:	dc36      	bgt.n	8010f34 <__gethex+0x2dc>
 8010ec6:	9b01      	ldr	r3, [sp, #4]
 8010ec8:	68db      	ldr	r3, [r3, #12]
 8010eca:	2b02      	cmp	r3, #2
 8010ecc:	d024      	beq.n	8010f18 <__gethex+0x2c0>
 8010ece:	2b03      	cmp	r3, #3
 8010ed0:	d026      	beq.n	8010f20 <__gethex+0x2c8>
 8010ed2:	2b01      	cmp	r3, #1
 8010ed4:	d117      	bne.n	8010f06 <__gethex+0x2ae>
 8010ed6:	9b00      	ldr	r3, [sp, #0]
 8010ed8:	42b3      	cmp	r3, r6
 8010eda:	d114      	bne.n	8010f06 <__gethex+0x2ae>
 8010edc:	2b01      	cmp	r3, #1
 8010ede:	d10b      	bne.n	8010ef8 <__gethex+0x2a0>
 8010ee0:	9b01      	ldr	r3, [sp, #4]
 8010ee2:	9a07      	ldr	r2, [sp, #28]
 8010ee4:	685b      	ldr	r3, [r3, #4]
 8010ee6:	2662      	movs	r6, #98	@ 0x62
 8010ee8:	6013      	str	r3, [r2, #0]
 8010eea:	2301      	movs	r3, #1
 8010eec:	9a02      	ldr	r2, [sp, #8]
 8010eee:	612b      	str	r3, [r5, #16]
 8010ef0:	6013      	str	r3, [r2, #0]
 8010ef2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ef4:	601d      	str	r5, [r3, #0]
 8010ef6:	e739      	b.n	8010d6c <__gethex+0x114>
 8010ef8:	9900      	ldr	r1, [sp, #0]
 8010efa:	0028      	movs	r0, r5
 8010efc:	3901      	subs	r1, #1
 8010efe:	f7fe fcde 	bl	800f8be <__any_on>
 8010f02:	2800      	cmp	r0, #0
 8010f04:	d1ec      	bne.n	8010ee0 <__gethex+0x288>
 8010f06:	0029      	movs	r1, r5
 8010f08:	9803      	ldr	r0, [sp, #12]
 8010f0a:	f7fe f87d 	bl	800f008 <_Bfree>
 8010f0e:	2300      	movs	r3, #0
 8010f10:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010f12:	2650      	movs	r6, #80	@ 0x50
 8010f14:	6013      	str	r3, [r2, #0]
 8010f16:	e729      	b.n	8010d6c <__gethex+0x114>
 8010f18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d1f3      	bne.n	8010f06 <__gethex+0x2ae>
 8010f1e:	e7df      	b.n	8010ee0 <__gethex+0x288>
 8010f20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d1dc      	bne.n	8010ee0 <__gethex+0x288>
 8010f26:	e7ee      	b.n	8010f06 <__gethex+0x2ae>
 8010f28:	08012ba3 	.word	0x08012ba3
 8010f2c:	08012b39 	.word	0x08012b39
 8010f30:	08012bfa 	.word	0x08012bfa
 8010f34:	1e77      	subs	r7, r6, #1
 8010f36:	2c00      	cmp	r4, #0
 8010f38:	d12f      	bne.n	8010f9a <__gethex+0x342>
 8010f3a:	2f00      	cmp	r7, #0
 8010f3c:	d004      	beq.n	8010f48 <__gethex+0x2f0>
 8010f3e:	0039      	movs	r1, r7
 8010f40:	0028      	movs	r0, r5
 8010f42:	f7fe fcbc 	bl	800f8be <__any_on>
 8010f46:	0004      	movs	r4, r0
 8010f48:	231f      	movs	r3, #31
 8010f4a:	117a      	asrs	r2, r7, #5
 8010f4c:	401f      	ands	r7, r3
 8010f4e:	3b1e      	subs	r3, #30
 8010f50:	40bb      	lsls	r3, r7
 8010f52:	9902      	ldr	r1, [sp, #8]
 8010f54:	0092      	lsls	r2, r2, #2
 8010f56:	5852      	ldr	r2, [r2, r1]
 8010f58:	421a      	tst	r2, r3
 8010f5a:	d001      	beq.n	8010f60 <__gethex+0x308>
 8010f5c:	2302      	movs	r3, #2
 8010f5e:	431c      	orrs	r4, r3
 8010f60:	9b00      	ldr	r3, [sp, #0]
 8010f62:	0031      	movs	r1, r6
 8010f64:	1b9b      	subs	r3, r3, r6
 8010f66:	2602      	movs	r6, #2
 8010f68:	0028      	movs	r0, r5
 8010f6a:	9300      	str	r3, [sp, #0]
 8010f6c:	f7ff fe0b 	bl	8010b86 <rshift>
 8010f70:	9b01      	ldr	r3, [sp, #4]
 8010f72:	685f      	ldr	r7, [r3, #4]
 8010f74:	2c00      	cmp	r4, #0
 8010f76:	d03f      	beq.n	8010ff8 <__gethex+0x3a0>
 8010f78:	9b01      	ldr	r3, [sp, #4]
 8010f7a:	68db      	ldr	r3, [r3, #12]
 8010f7c:	2b02      	cmp	r3, #2
 8010f7e:	d010      	beq.n	8010fa2 <__gethex+0x34a>
 8010f80:	2b03      	cmp	r3, #3
 8010f82:	d012      	beq.n	8010faa <__gethex+0x352>
 8010f84:	2b01      	cmp	r3, #1
 8010f86:	d106      	bne.n	8010f96 <__gethex+0x33e>
 8010f88:	07a2      	lsls	r2, r4, #30
 8010f8a:	d504      	bpl.n	8010f96 <__gethex+0x33e>
 8010f8c:	9a02      	ldr	r2, [sp, #8]
 8010f8e:	6812      	ldr	r2, [r2, #0]
 8010f90:	4314      	orrs	r4, r2
 8010f92:	421c      	tst	r4, r3
 8010f94:	d10c      	bne.n	8010fb0 <__gethex+0x358>
 8010f96:	2310      	movs	r3, #16
 8010f98:	e02d      	b.n	8010ff6 <__gethex+0x39e>
 8010f9a:	2401      	movs	r4, #1
 8010f9c:	e7d4      	b.n	8010f48 <__gethex+0x2f0>
 8010f9e:	2601      	movs	r6, #1
 8010fa0:	e7e8      	b.n	8010f74 <__gethex+0x31c>
 8010fa2:	2301      	movs	r3, #1
 8010fa4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010fa6:	1a9b      	subs	r3, r3, r2
 8010fa8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010faa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d0f2      	beq.n	8010f96 <__gethex+0x33e>
 8010fb0:	692b      	ldr	r3, [r5, #16]
 8010fb2:	2000      	movs	r0, #0
 8010fb4:	9302      	str	r3, [sp, #8]
 8010fb6:	009b      	lsls	r3, r3, #2
 8010fb8:	9304      	str	r3, [sp, #16]
 8010fba:	002b      	movs	r3, r5
 8010fbc:	9a04      	ldr	r2, [sp, #16]
 8010fbe:	3314      	adds	r3, #20
 8010fc0:	1899      	adds	r1, r3, r2
 8010fc2:	681a      	ldr	r2, [r3, #0]
 8010fc4:	1c54      	adds	r4, r2, #1
 8010fc6:	d01c      	beq.n	8011002 <__gethex+0x3aa>
 8010fc8:	3201      	adds	r2, #1
 8010fca:	601a      	str	r2, [r3, #0]
 8010fcc:	002b      	movs	r3, r5
 8010fce:	3314      	adds	r3, #20
 8010fd0:	2e02      	cmp	r6, #2
 8010fd2:	d13f      	bne.n	8011054 <__gethex+0x3fc>
 8010fd4:	9a01      	ldr	r2, [sp, #4]
 8010fd6:	9900      	ldr	r1, [sp, #0]
 8010fd8:	6812      	ldr	r2, [r2, #0]
 8010fda:	3a01      	subs	r2, #1
 8010fdc:	428a      	cmp	r2, r1
 8010fde:	d109      	bne.n	8010ff4 <__gethex+0x39c>
 8010fe0:	000a      	movs	r2, r1
 8010fe2:	201f      	movs	r0, #31
 8010fe4:	4010      	ands	r0, r2
 8010fe6:	2201      	movs	r2, #1
 8010fe8:	4082      	lsls	r2, r0
 8010fea:	1149      	asrs	r1, r1, #5
 8010fec:	0089      	lsls	r1, r1, #2
 8010fee:	58cb      	ldr	r3, [r1, r3]
 8010ff0:	4213      	tst	r3, r2
 8010ff2:	d13d      	bne.n	8011070 <__gethex+0x418>
 8010ff4:	2320      	movs	r3, #32
 8010ff6:	431e      	orrs	r6, r3
 8010ff8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ffa:	601d      	str	r5, [r3, #0]
 8010ffc:	9b07      	ldr	r3, [sp, #28]
 8010ffe:	601f      	str	r7, [r3, #0]
 8011000:	e6b4      	b.n	8010d6c <__gethex+0x114>
 8011002:	c301      	stmia	r3!, {r0}
 8011004:	4299      	cmp	r1, r3
 8011006:	d8dc      	bhi.n	8010fc2 <__gethex+0x36a>
 8011008:	68ab      	ldr	r3, [r5, #8]
 801100a:	9a02      	ldr	r2, [sp, #8]
 801100c:	429a      	cmp	r2, r3
 801100e:	db18      	blt.n	8011042 <__gethex+0x3ea>
 8011010:	6869      	ldr	r1, [r5, #4]
 8011012:	9803      	ldr	r0, [sp, #12]
 8011014:	3101      	adds	r1, #1
 8011016:	f7fd ffb3 	bl	800ef80 <_Balloc>
 801101a:	1e04      	subs	r4, r0, #0
 801101c:	d104      	bne.n	8011028 <__gethex+0x3d0>
 801101e:	0022      	movs	r2, r4
 8011020:	2184      	movs	r1, #132	@ 0x84
 8011022:	4b1d      	ldr	r3, [pc, #116]	@ (8011098 <__gethex+0x440>)
 8011024:	481d      	ldr	r0, [pc, #116]	@ (801109c <__gethex+0x444>)
 8011026:	e6c4      	b.n	8010db2 <__gethex+0x15a>
 8011028:	0029      	movs	r1, r5
 801102a:	692a      	ldr	r2, [r5, #16]
 801102c:	310c      	adds	r1, #12
 801102e:	3202      	adds	r2, #2
 8011030:	0092      	lsls	r2, r2, #2
 8011032:	300c      	adds	r0, #12
 8011034:	f7fd f81a 	bl	800e06c <memcpy>
 8011038:	0029      	movs	r1, r5
 801103a:	9803      	ldr	r0, [sp, #12]
 801103c:	f7fd ffe4 	bl	800f008 <_Bfree>
 8011040:	0025      	movs	r5, r4
 8011042:	692b      	ldr	r3, [r5, #16]
 8011044:	1c5a      	adds	r2, r3, #1
 8011046:	612a      	str	r2, [r5, #16]
 8011048:	2201      	movs	r2, #1
 801104a:	3304      	adds	r3, #4
 801104c:	009b      	lsls	r3, r3, #2
 801104e:	18eb      	adds	r3, r5, r3
 8011050:	605a      	str	r2, [r3, #4]
 8011052:	e7bb      	b.n	8010fcc <__gethex+0x374>
 8011054:	692a      	ldr	r2, [r5, #16]
 8011056:	9902      	ldr	r1, [sp, #8]
 8011058:	428a      	cmp	r2, r1
 801105a:	dd0b      	ble.n	8011074 <__gethex+0x41c>
 801105c:	2101      	movs	r1, #1
 801105e:	0028      	movs	r0, r5
 8011060:	f7ff fd91 	bl	8010b86 <rshift>
 8011064:	9b01      	ldr	r3, [sp, #4]
 8011066:	3701      	adds	r7, #1
 8011068:	689b      	ldr	r3, [r3, #8]
 801106a:	42bb      	cmp	r3, r7
 801106c:	da00      	bge.n	8011070 <__gethex+0x418>
 801106e:	e6df      	b.n	8010e30 <__gethex+0x1d8>
 8011070:	2601      	movs	r6, #1
 8011072:	e7bf      	b.n	8010ff4 <__gethex+0x39c>
 8011074:	221f      	movs	r2, #31
 8011076:	9c00      	ldr	r4, [sp, #0]
 8011078:	9900      	ldr	r1, [sp, #0]
 801107a:	4014      	ands	r4, r2
 801107c:	4211      	tst	r1, r2
 801107e:	d0f7      	beq.n	8011070 <__gethex+0x418>
 8011080:	9a04      	ldr	r2, [sp, #16]
 8011082:	189b      	adds	r3, r3, r2
 8011084:	3b04      	subs	r3, #4
 8011086:	6818      	ldr	r0, [r3, #0]
 8011088:	f7fe f872 	bl	800f170 <__hi0bits>
 801108c:	2320      	movs	r3, #32
 801108e:	1b1b      	subs	r3, r3, r4
 8011090:	4298      	cmp	r0, r3
 8011092:	dbe3      	blt.n	801105c <__gethex+0x404>
 8011094:	e7ec      	b.n	8011070 <__gethex+0x418>
 8011096:	46c0      	nop			@ (mov r8, r8)
 8011098:	08012b39 	.word	0x08012b39
 801109c:	08012bfa 	.word	0x08012bfa

080110a0 <L_shift>:
 80110a0:	2308      	movs	r3, #8
 80110a2:	b570      	push	{r4, r5, r6, lr}
 80110a4:	2520      	movs	r5, #32
 80110a6:	1a9a      	subs	r2, r3, r2
 80110a8:	0092      	lsls	r2, r2, #2
 80110aa:	1aad      	subs	r5, r5, r2
 80110ac:	6843      	ldr	r3, [r0, #4]
 80110ae:	6804      	ldr	r4, [r0, #0]
 80110b0:	001e      	movs	r6, r3
 80110b2:	40ae      	lsls	r6, r5
 80110b4:	40d3      	lsrs	r3, r2
 80110b6:	4334      	orrs	r4, r6
 80110b8:	6004      	str	r4, [r0, #0]
 80110ba:	6043      	str	r3, [r0, #4]
 80110bc:	3004      	adds	r0, #4
 80110be:	4288      	cmp	r0, r1
 80110c0:	d3f4      	bcc.n	80110ac <L_shift+0xc>
 80110c2:	bd70      	pop	{r4, r5, r6, pc}

080110c4 <__match>:
 80110c4:	b530      	push	{r4, r5, lr}
 80110c6:	6803      	ldr	r3, [r0, #0]
 80110c8:	780c      	ldrb	r4, [r1, #0]
 80110ca:	3301      	adds	r3, #1
 80110cc:	2c00      	cmp	r4, #0
 80110ce:	d102      	bne.n	80110d6 <__match+0x12>
 80110d0:	6003      	str	r3, [r0, #0]
 80110d2:	2001      	movs	r0, #1
 80110d4:	bd30      	pop	{r4, r5, pc}
 80110d6:	781a      	ldrb	r2, [r3, #0]
 80110d8:	0015      	movs	r5, r2
 80110da:	3d41      	subs	r5, #65	@ 0x41
 80110dc:	2d19      	cmp	r5, #25
 80110de:	d800      	bhi.n	80110e2 <__match+0x1e>
 80110e0:	3220      	adds	r2, #32
 80110e2:	3101      	adds	r1, #1
 80110e4:	42a2      	cmp	r2, r4
 80110e6:	d0ef      	beq.n	80110c8 <__match+0x4>
 80110e8:	2000      	movs	r0, #0
 80110ea:	e7f3      	b.n	80110d4 <__match+0x10>

080110ec <__hexnan>:
 80110ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80110ee:	680b      	ldr	r3, [r1, #0]
 80110f0:	b08b      	sub	sp, #44	@ 0x2c
 80110f2:	9201      	str	r2, [sp, #4]
 80110f4:	9901      	ldr	r1, [sp, #4]
 80110f6:	115a      	asrs	r2, r3, #5
 80110f8:	0092      	lsls	r2, r2, #2
 80110fa:	188a      	adds	r2, r1, r2
 80110fc:	9202      	str	r2, [sp, #8]
 80110fe:	0019      	movs	r1, r3
 8011100:	221f      	movs	r2, #31
 8011102:	4011      	ands	r1, r2
 8011104:	9008      	str	r0, [sp, #32]
 8011106:	9106      	str	r1, [sp, #24]
 8011108:	4213      	tst	r3, r2
 801110a:	d002      	beq.n	8011112 <__hexnan+0x26>
 801110c:	9b02      	ldr	r3, [sp, #8]
 801110e:	3304      	adds	r3, #4
 8011110:	9302      	str	r3, [sp, #8]
 8011112:	9b02      	ldr	r3, [sp, #8]
 8011114:	2500      	movs	r5, #0
 8011116:	1f1f      	subs	r7, r3, #4
 8011118:	003e      	movs	r6, r7
 801111a:	003c      	movs	r4, r7
 801111c:	9b08      	ldr	r3, [sp, #32]
 801111e:	603d      	str	r5, [r7, #0]
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	9507      	str	r5, [sp, #28]
 8011124:	9305      	str	r3, [sp, #20]
 8011126:	9503      	str	r5, [sp, #12]
 8011128:	9b05      	ldr	r3, [sp, #20]
 801112a:	3301      	adds	r3, #1
 801112c:	9309      	str	r3, [sp, #36]	@ 0x24
 801112e:	9b05      	ldr	r3, [sp, #20]
 8011130:	785b      	ldrb	r3, [r3, #1]
 8011132:	9304      	str	r3, [sp, #16]
 8011134:	2b00      	cmp	r3, #0
 8011136:	d028      	beq.n	801118a <__hexnan+0x9e>
 8011138:	9804      	ldr	r0, [sp, #16]
 801113a:	f7ff fd77 	bl	8010c2c <__hexdig_fun>
 801113e:	2800      	cmp	r0, #0
 8011140:	d155      	bne.n	80111ee <__hexnan+0x102>
 8011142:	9b04      	ldr	r3, [sp, #16]
 8011144:	2b20      	cmp	r3, #32
 8011146:	d819      	bhi.n	801117c <__hexnan+0x90>
 8011148:	9b03      	ldr	r3, [sp, #12]
 801114a:	9a07      	ldr	r2, [sp, #28]
 801114c:	4293      	cmp	r3, r2
 801114e:	dd12      	ble.n	8011176 <__hexnan+0x8a>
 8011150:	42b4      	cmp	r4, r6
 8011152:	d206      	bcs.n	8011162 <__hexnan+0x76>
 8011154:	2d07      	cmp	r5, #7
 8011156:	dc04      	bgt.n	8011162 <__hexnan+0x76>
 8011158:	002a      	movs	r2, r5
 801115a:	0031      	movs	r1, r6
 801115c:	0020      	movs	r0, r4
 801115e:	f7ff ff9f 	bl	80110a0 <L_shift>
 8011162:	9b01      	ldr	r3, [sp, #4]
 8011164:	2508      	movs	r5, #8
 8011166:	429c      	cmp	r4, r3
 8011168:	d905      	bls.n	8011176 <__hexnan+0x8a>
 801116a:	1f26      	subs	r6, r4, #4
 801116c:	2500      	movs	r5, #0
 801116e:	0034      	movs	r4, r6
 8011170:	9b03      	ldr	r3, [sp, #12]
 8011172:	6035      	str	r5, [r6, #0]
 8011174:	9307      	str	r3, [sp, #28]
 8011176:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011178:	9305      	str	r3, [sp, #20]
 801117a:	e7d5      	b.n	8011128 <__hexnan+0x3c>
 801117c:	9b04      	ldr	r3, [sp, #16]
 801117e:	2b29      	cmp	r3, #41	@ 0x29
 8011180:	d15a      	bne.n	8011238 <__hexnan+0x14c>
 8011182:	9b05      	ldr	r3, [sp, #20]
 8011184:	9a08      	ldr	r2, [sp, #32]
 8011186:	3302      	adds	r3, #2
 8011188:	6013      	str	r3, [r2, #0]
 801118a:	9b03      	ldr	r3, [sp, #12]
 801118c:	2b00      	cmp	r3, #0
 801118e:	d053      	beq.n	8011238 <__hexnan+0x14c>
 8011190:	42b4      	cmp	r4, r6
 8011192:	d206      	bcs.n	80111a2 <__hexnan+0xb6>
 8011194:	2d07      	cmp	r5, #7
 8011196:	dc04      	bgt.n	80111a2 <__hexnan+0xb6>
 8011198:	002a      	movs	r2, r5
 801119a:	0031      	movs	r1, r6
 801119c:	0020      	movs	r0, r4
 801119e:	f7ff ff7f 	bl	80110a0 <L_shift>
 80111a2:	9b01      	ldr	r3, [sp, #4]
 80111a4:	429c      	cmp	r4, r3
 80111a6:	d936      	bls.n	8011216 <__hexnan+0x12a>
 80111a8:	001a      	movs	r2, r3
 80111aa:	0023      	movs	r3, r4
 80111ac:	cb02      	ldmia	r3!, {r1}
 80111ae:	c202      	stmia	r2!, {r1}
 80111b0:	429f      	cmp	r7, r3
 80111b2:	d2fb      	bcs.n	80111ac <__hexnan+0xc0>
 80111b4:	9b02      	ldr	r3, [sp, #8]
 80111b6:	1c62      	adds	r2, r4, #1
 80111b8:	1ed9      	subs	r1, r3, #3
 80111ba:	2304      	movs	r3, #4
 80111bc:	4291      	cmp	r1, r2
 80111be:	d305      	bcc.n	80111cc <__hexnan+0xe0>
 80111c0:	9b02      	ldr	r3, [sp, #8]
 80111c2:	3b04      	subs	r3, #4
 80111c4:	1b1b      	subs	r3, r3, r4
 80111c6:	089b      	lsrs	r3, r3, #2
 80111c8:	3301      	adds	r3, #1
 80111ca:	009b      	lsls	r3, r3, #2
 80111cc:	9a01      	ldr	r2, [sp, #4]
 80111ce:	18d3      	adds	r3, r2, r3
 80111d0:	2200      	movs	r2, #0
 80111d2:	c304      	stmia	r3!, {r2}
 80111d4:	429f      	cmp	r7, r3
 80111d6:	d2fc      	bcs.n	80111d2 <__hexnan+0xe6>
 80111d8:	683b      	ldr	r3, [r7, #0]
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d104      	bne.n	80111e8 <__hexnan+0xfc>
 80111de:	9b01      	ldr	r3, [sp, #4]
 80111e0:	429f      	cmp	r7, r3
 80111e2:	d127      	bne.n	8011234 <__hexnan+0x148>
 80111e4:	2301      	movs	r3, #1
 80111e6:	603b      	str	r3, [r7, #0]
 80111e8:	2005      	movs	r0, #5
 80111ea:	b00b      	add	sp, #44	@ 0x2c
 80111ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80111ee:	9b03      	ldr	r3, [sp, #12]
 80111f0:	3501      	adds	r5, #1
 80111f2:	3301      	adds	r3, #1
 80111f4:	9303      	str	r3, [sp, #12]
 80111f6:	2d08      	cmp	r5, #8
 80111f8:	dd06      	ble.n	8011208 <__hexnan+0x11c>
 80111fa:	9b01      	ldr	r3, [sp, #4]
 80111fc:	429c      	cmp	r4, r3
 80111fe:	d9ba      	bls.n	8011176 <__hexnan+0x8a>
 8011200:	2300      	movs	r3, #0
 8011202:	2501      	movs	r5, #1
 8011204:	3c04      	subs	r4, #4
 8011206:	6023      	str	r3, [r4, #0]
 8011208:	220f      	movs	r2, #15
 801120a:	6823      	ldr	r3, [r4, #0]
 801120c:	4010      	ands	r0, r2
 801120e:	011b      	lsls	r3, r3, #4
 8011210:	4303      	orrs	r3, r0
 8011212:	6023      	str	r3, [r4, #0]
 8011214:	e7af      	b.n	8011176 <__hexnan+0x8a>
 8011216:	9b06      	ldr	r3, [sp, #24]
 8011218:	2b00      	cmp	r3, #0
 801121a:	d0dd      	beq.n	80111d8 <__hexnan+0xec>
 801121c:	2320      	movs	r3, #32
 801121e:	9a06      	ldr	r2, [sp, #24]
 8011220:	9902      	ldr	r1, [sp, #8]
 8011222:	1a9b      	subs	r3, r3, r2
 8011224:	2201      	movs	r2, #1
 8011226:	4252      	negs	r2, r2
 8011228:	40da      	lsrs	r2, r3
 801122a:	3904      	subs	r1, #4
 801122c:	680b      	ldr	r3, [r1, #0]
 801122e:	4013      	ands	r3, r2
 8011230:	600b      	str	r3, [r1, #0]
 8011232:	e7d1      	b.n	80111d8 <__hexnan+0xec>
 8011234:	3f04      	subs	r7, #4
 8011236:	e7cf      	b.n	80111d8 <__hexnan+0xec>
 8011238:	2004      	movs	r0, #4
 801123a:	e7d6      	b.n	80111ea <__hexnan+0xfe>

0801123c <__ascii_mbtowc>:
 801123c:	b082      	sub	sp, #8
 801123e:	2900      	cmp	r1, #0
 8011240:	d100      	bne.n	8011244 <__ascii_mbtowc+0x8>
 8011242:	a901      	add	r1, sp, #4
 8011244:	1e10      	subs	r0, r2, #0
 8011246:	d006      	beq.n	8011256 <__ascii_mbtowc+0x1a>
 8011248:	2b00      	cmp	r3, #0
 801124a:	d006      	beq.n	801125a <__ascii_mbtowc+0x1e>
 801124c:	7813      	ldrb	r3, [r2, #0]
 801124e:	600b      	str	r3, [r1, #0]
 8011250:	7810      	ldrb	r0, [r2, #0]
 8011252:	1e43      	subs	r3, r0, #1
 8011254:	4198      	sbcs	r0, r3
 8011256:	b002      	add	sp, #8
 8011258:	4770      	bx	lr
 801125a:	2002      	movs	r0, #2
 801125c:	4240      	negs	r0, r0
 801125e:	e7fa      	b.n	8011256 <__ascii_mbtowc+0x1a>

08011260 <_realloc_r>:
 8011260:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011262:	0006      	movs	r6, r0
 8011264:	000c      	movs	r4, r1
 8011266:	0015      	movs	r5, r2
 8011268:	2900      	cmp	r1, #0
 801126a:	d105      	bne.n	8011278 <_realloc_r+0x18>
 801126c:	0011      	movs	r1, r2
 801126e:	f7fd fdf7 	bl	800ee60 <_malloc_r>
 8011272:	0004      	movs	r4, r0
 8011274:	0020      	movs	r0, r4
 8011276:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8011278:	2a00      	cmp	r2, #0
 801127a:	d103      	bne.n	8011284 <_realloc_r+0x24>
 801127c:	f7fd fd7a 	bl	800ed74 <_free_r>
 8011280:	002c      	movs	r4, r5
 8011282:	e7f7      	b.n	8011274 <_realloc_r+0x14>
 8011284:	f000 f841 	bl	801130a <_malloc_usable_size_r>
 8011288:	0007      	movs	r7, r0
 801128a:	4285      	cmp	r5, r0
 801128c:	d802      	bhi.n	8011294 <_realloc_r+0x34>
 801128e:	0843      	lsrs	r3, r0, #1
 8011290:	42ab      	cmp	r3, r5
 8011292:	d3ef      	bcc.n	8011274 <_realloc_r+0x14>
 8011294:	0029      	movs	r1, r5
 8011296:	0030      	movs	r0, r6
 8011298:	f7fd fde2 	bl	800ee60 <_malloc_r>
 801129c:	9001      	str	r0, [sp, #4]
 801129e:	2800      	cmp	r0, #0
 80112a0:	d101      	bne.n	80112a6 <_realloc_r+0x46>
 80112a2:	9c01      	ldr	r4, [sp, #4]
 80112a4:	e7e6      	b.n	8011274 <_realloc_r+0x14>
 80112a6:	002a      	movs	r2, r5
 80112a8:	42bd      	cmp	r5, r7
 80112aa:	d900      	bls.n	80112ae <_realloc_r+0x4e>
 80112ac:	003a      	movs	r2, r7
 80112ae:	0021      	movs	r1, r4
 80112b0:	9801      	ldr	r0, [sp, #4]
 80112b2:	f7fc fedb 	bl	800e06c <memcpy>
 80112b6:	0021      	movs	r1, r4
 80112b8:	0030      	movs	r0, r6
 80112ba:	f7fd fd5b 	bl	800ed74 <_free_r>
 80112be:	e7f0      	b.n	80112a2 <_realloc_r+0x42>

080112c0 <__ascii_wctomb>:
 80112c0:	0003      	movs	r3, r0
 80112c2:	1e08      	subs	r0, r1, #0
 80112c4:	d005      	beq.n	80112d2 <__ascii_wctomb+0x12>
 80112c6:	2aff      	cmp	r2, #255	@ 0xff
 80112c8:	d904      	bls.n	80112d4 <__ascii_wctomb+0x14>
 80112ca:	228a      	movs	r2, #138	@ 0x8a
 80112cc:	2001      	movs	r0, #1
 80112ce:	601a      	str	r2, [r3, #0]
 80112d0:	4240      	negs	r0, r0
 80112d2:	4770      	bx	lr
 80112d4:	2001      	movs	r0, #1
 80112d6:	700a      	strb	r2, [r1, #0]
 80112d8:	e7fb      	b.n	80112d2 <__ascii_wctomb+0x12>
	...

080112dc <fiprintf>:
 80112dc:	b40e      	push	{r1, r2, r3}
 80112de:	b517      	push	{r0, r1, r2, r4, lr}
 80112e0:	4c05      	ldr	r4, [pc, #20]	@ (80112f8 <fiprintf+0x1c>)
 80112e2:	ab05      	add	r3, sp, #20
 80112e4:	cb04      	ldmia	r3!, {r2}
 80112e6:	0001      	movs	r1, r0
 80112e8:	6820      	ldr	r0, [r4, #0]
 80112ea:	9301      	str	r3, [sp, #4]
 80112ec:	f000 f83c 	bl	8011368 <_vfiprintf_r>
 80112f0:	bc1e      	pop	{r1, r2, r3, r4}
 80112f2:	bc08      	pop	{r3}
 80112f4:	b003      	add	sp, #12
 80112f6:	4718      	bx	r3
 80112f8:	20000048 	.word	0x20000048

080112fc <abort>:
 80112fc:	2006      	movs	r0, #6
 80112fe:	b510      	push	{r4, lr}
 8011300:	f000 fa18 	bl	8011734 <raise>
 8011304:	2001      	movs	r0, #1
 8011306:	f7f2 f965 	bl	80035d4 <_exit>

0801130a <_malloc_usable_size_r>:
 801130a:	1f0b      	subs	r3, r1, #4
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	1f18      	subs	r0, r3, #4
 8011310:	2b00      	cmp	r3, #0
 8011312:	da01      	bge.n	8011318 <_malloc_usable_size_r+0xe>
 8011314:	580b      	ldr	r3, [r1, r0]
 8011316:	18c0      	adds	r0, r0, r3
 8011318:	4770      	bx	lr

0801131a <__sfputc_r>:
 801131a:	6893      	ldr	r3, [r2, #8]
 801131c:	b510      	push	{r4, lr}
 801131e:	3b01      	subs	r3, #1
 8011320:	6093      	str	r3, [r2, #8]
 8011322:	2b00      	cmp	r3, #0
 8011324:	da04      	bge.n	8011330 <__sfputc_r+0x16>
 8011326:	6994      	ldr	r4, [r2, #24]
 8011328:	42a3      	cmp	r3, r4
 801132a:	db07      	blt.n	801133c <__sfputc_r+0x22>
 801132c:	290a      	cmp	r1, #10
 801132e:	d005      	beq.n	801133c <__sfputc_r+0x22>
 8011330:	6813      	ldr	r3, [r2, #0]
 8011332:	1c58      	adds	r0, r3, #1
 8011334:	6010      	str	r0, [r2, #0]
 8011336:	7019      	strb	r1, [r3, #0]
 8011338:	0008      	movs	r0, r1
 801133a:	bd10      	pop	{r4, pc}
 801133c:	f000 f930 	bl	80115a0 <__swbuf_r>
 8011340:	0001      	movs	r1, r0
 8011342:	e7f9      	b.n	8011338 <__sfputc_r+0x1e>

08011344 <__sfputs_r>:
 8011344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011346:	0006      	movs	r6, r0
 8011348:	000f      	movs	r7, r1
 801134a:	0014      	movs	r4, r2
 801134c:	18d5      	adds	r5, r2, r3
 801134e:	42ac      	cmp	r4, r5
 8011350:	d101      	bne.n	8011356 <__sfputs_r+0x12>
 8011352:	2000      	movs	r0, #0
 8011354:	e007      	b.n	8011366 <__sfputs_r+0x22>
 8011356:	7821      	ldrb	r1, [r4, #0]
 8011358:	003a      	movs	r2, r7
 801135a:	0030      	movs	r0, r6
 801135c:	f7ff ffdd 	bl	801131a <__sfputc_r>
 8011360:	3401      	adds	r4, #1
 8011362:	1c43      	adds	r3, r0, #1
 8011364:	d1f3      	bne.n	801134e <__sfputs_r+0xa>
 8011366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011368 <_vfiprintf_r>:
 8011368:	b5f0      	push	{r4, r5, r6, r7, lr}
 801136a:	b0a1      	sub	sp, #132	@ 0x84
 801136c:	000f      	movs	r7, r1
 801136e:	0015      	movs	r5, r2
 8011370:	001e      	movs	r6, r3
 8011372:	9003      	str	r0, [sp, #12]
 8011374:	2800      	cmp	r0, #0
 8011376:	d004      	beq.n	8011382 <_vfiprintf_r+0x1a>
 8011378:	6a03      	ldr	r3, [r0, #32]
 801137a:	2b00      	cmp	r3, #0
 801137c:	d101      	bne.n	8011382 <_vfiprintf_r+0x1a>
 801137e:	f7fc fc9d 	bl	800dcbc <__sinit>
 8011382:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011384:	07db      	lsls	r3, r3, #31
 8011386:	d405      	bmi.n	8011394 <_vfiprintf_r+0x2c>
 8011388:	89bb      	ldrh	r3, [r7, #12]
 801138a:	059b      	lsls	r3, r3, #22
 801138c:	d402      	bmi.n	8011394 <_vfiprintf_r+0x2c>
 801138e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8011390:	f7fc fe5f 	bl	800e052 <__retarget_lock_acquire_recursive>
 8011394:	89bb      	ldrh	r3, [r7, #12]
 8011396:	071b      	lsls	r3, r3, #28
 8011398:	d502      	bpl.n	80113a0 <_vfiprintf_r+0x38>
 801139a:	693b      	ldr	r3, [r7, #16]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d113      	bne.n	80113c8 <_vfiprintf_r+0x60>
 80113a0:	0039      	movs	r1, r7
 80113a2:	9803      	ldr	r0, [sp, #12]
 80113a4:	f000 f93e 	bl	8011624 <__swsetup_r>
 80113a8:	2800      	cmp	r0, #0
 80113aa:	d00d      	beq.n	80113c8 <_vfiprintf_r+0x60>
 80113ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80113ae:	07db      	lsls	r3, r3, #31
 80113b0:	d503      	bpl.n	80113ba <_vfiprintf_r+0x52>
 80113b2:	2001      	movs	r0, #1
 80113b4:	4240      	negs	r0, r0
 80113b6:	b021      	add	sp, #132	@ 0x84
 80113b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80113ba:	89bb      	ldrh	r3, [r7, #12]
 80113bc:	059b      	lsls	r3, r3, #22
 80113be:	d4f8      	bmi.n	80113b2 <_vfiprintf_r+0x4a>
 80113c0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80113c2:	f7fc fe47 	bl	800e054 <__retarget_lock_release_recursive>
 80113c6:	e7f4      	b.n	80113b2 <_vfiprintf_r+0x4a>
 80113c8:	2300      	movs	r3, #0
 80113ca:	ac08      	add	r4, sp, #32
 80113cc:	6163      	str	r3, [r4, #20]
 80113ce:	3320      	adds	r3, #32
 80113d0:	7663      	strb	r3, [r4, #25]
 80113d2:	3310      	adds	r3, #16
 80113d4:	76a3      	strb	r3, [r4, #26]
 80113d6:	9607      	str	r6, [sp, #28]
 80113d8:	002e      	movs	r6, r5
 80113da:	7833      	ldrb	r3, [r6, #0]
 80113dc:	2b00      	cmp	r3, #0
 80113de:	d001      	beq.n	80113e4 <_vfiprintf_r+0x7c>
 80113e0:	2b25      	cmp	r3, #37	@ 0x25
 80113e2:	d148      	bne.n	8011476 <_vfiprintf_r+0x10e>
 80113e4:	1b73      	subs	r3, r6, r5
 80113e6:	9305      	str	r3, [sp, #20]
 80113e8:	42ae      	cmp	r6, r5
 80113ea:	d00b      	beq.n	8011404 <_vfiprintf_r+0x9c>
 80113ec:	002a      	movs	r2, r5
 80113ee:	0039      	movs	r1, r7
 80113f0:	9803      	ldr	r0, [sp, #12]
 80113f2:	f7ff ffa7 	bl	8011344 <__sfputs_r>
 80113f6:	3001      	adds	r0, #1
 80113f8:	d100      	bne.n	80113fc <_vfiprintf_r+0x94>
 80113fa:	e0ae      	b.n	801155a <_vfiprintf_r+0x1f2>
 80113fc:	6963      	ldr	r3, [r4, #20]
 80113fe:	9a05      	ldr	r2, [sp, #20]
 8011400:	189b      	adds	r3, r3, r2
 8011402:	6163      	str	r3, [r4, #20]
 8011404:	7833      	ldrb	r3, [r6, #0]
 8011406:	2b00      	cmp	r3, #0
 8011408:	d100      	bne.n	801140c <_vfiprintf_r+0xa4>
 801140a:	e0a6      	b.n	801155a <_vfiprintf_r+0x1f2>
 801140c:	2201      	movs	r2, #1
 801140e:	2300      	movs	r3, #0
 8011410:	4252      	negs	r2, r2
 8011412:	6062      	str	r2, [r4, #4]
 8011414:	a904      	add	r1, sp, #16
 8011416:	3254      	adds	r2, #84	@ 0x54
 8011418:	1852      	adds	r2, r2, r1
 801141a:	1c75      	adds	r5, r6, #1
 801141c:	6023      	str	r3, [r4, #0]
 801141e:	60e3      	str	r3, [r4, #12]
 8011420:	60a3      	str	r3, [r4, #8]
 8011422:	7013      	strb	r3, [r2, #0]
 8011424:	65a3      	str	r3, [r4, #88]	@ 0x58
 8011426:	4b59      	ldr	r3, [pc, #356]	@ (801158c <_vfiprintf_r+0x224>)
 8011428:	2205      	movs	r2, #5
 801142a:	0018      	movs	r0, r3
 801142c:	7829      	ldrb	r1, [r5, #0]
 801142e:	9305      	str	r3, [sp, #20]
 8011430:	f7fc fe11 	bl	800e056 <memchr>
 8011434:	1c6e      	adds	r6, r5, #1
 8011436:	2800      	cmp	r0, #0
 8011438:	d11f      	bne.n	801147a <_vfiprintf_r+0x112>
 801143a:	6822      	ldr	r2, [r4, #0]
 801143c:	06d3      	lsls	r3, r2, #27
 801143e:	d504      	bpl.n	801144a <_vfiprintf_r+0xe2>
 8011440:	2353      	movs	r3, #83	@ 0x53
 8011442:	a904      	add	r1, sp, #16
 8011444:	185b      	adds	r3, r3, r1
 8011446:	2120      	movs	r1, #32
 8011448:	7019      	strb	r1, [r3, #0]
 801144a:	0713      	lsls	r3, r2, #28
 801144c:	d504      	bpl.n	8011458 <_vfiprintf_r+0xf0>
 801144e:	2353      	movs	r3, #83	@ 0x53
 8011450:	a904      	add	r1, sp, #16
 8011452:	185b      	adds	r3, r3, r1
 8011454:	212b      	movs	r1, #43	@ 0x2b
 8011456:	7019      	strb	r1, [r3, #0]
 8011458:	782b      	ldrb	r3, [r5, #0]
 801145a:	2b2a      	cmp	r3, #42	@ 0x2a
 801145c:	d016      	beq.n	801148c <_vfiprintf_r+0x124>
 801145e:	002e      	movs	r6, r5
 8011460:	2100      	movs	r1, #0
 8011462:	200a      	movs	r0, #10
 8011464:	68e3      	ldr	r3, [r4, #12]
 8011466:	7832      	ldrb	r2, [r6, #0]
 8011468:	1c75      	adds	r5, r6, #1
 801146a:	3a30      	subs	r2, #48	@ 0x30
 801146c:	2a09      	cmp	r2, #9
 801146e:	d950      	bls.n	8011512 <_vfiprintf_r+0x1aa>
 8011470:	2900      	cmp	r1, #0
 8011472:	d111      	bne.n	8011498 <_vfiprintf_r+0x130>
 8011474:	e017      	b.n	80114a6 <_vfiprintf_r+0x13e>
 8011476:	3601      	adds	r6, #1
 8011478:	e7af      	b.n	80113da <_vfiprintf_r+0x72>
 801147a:	9b05      	ldr	r3, [sp, #20]
 801147c:	6822      	ldr	r2, [r4, #0]
 801147e:	1ac0      	subs	r0, r0, r3
 8011480:	2301      	movs	r3, #1
 8011482:	4083      	lsls	r3, r0
 8011484:	4313      	orrs	r3, r2
 8011486:	0035      	movs	r5, r6
 8011488:	6023      	str	r3, [r4, #0]
 801148a:	e7cc      	b.n	8011426 <_vfiprintf_r+0xbe>
 801148c:	9b07      	ldr	r3, [sp, #28]
 801148e:	1d19      	adds	r1, r3, #4
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	9107      	str	r1, [sp, #28]
 8011494:	2b00      	cmp	r3, #0
 8011496:	db01      	blt.n	801149c <_vfiprintf_r+0x134>
 8011498:	930b      	str	r3, [sp, #44]	@ 0x2c
 801149a:	e004      	b.n	80114a6 <_vfiprintf_r+0x13e>
 801149c:	425b      	negs	r3, r3
 801149e:	60e3      	str	r3, [r4, #12]
 80114a0:	2302      	movs	r3, #2
 80114a2:	4313      	orrs	r3, r2
 80114a4:	6023      	str	r3, [r4, #0]
 80114a6:	7833      	ldrb	r3, [r6, #0]
 80114a8:	2b2e      	cmp	r3, #46	@ 0x2e
 80114aa:	d10c      	bne.n	80114c6 <_vfiprintf_r+0x15e>
 80114ac:	7873      	ldrb	r3, [r6, #1]
 80114ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80114b0:	d134      	bne.n	801151c <_vfiprintf_r+0x1b4>
 80114b2:	9b07      	ldr	r3, [sp, #28]
 80114b4:	3602      	adds	r6, #2
 80114b6:	1d1a      	adds	r2, r3, #4
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	9207      	str	r2, [sp, #28]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	da01      	bge.n	80114c4 <_vfiprintf_r+0x15c>
 80114c0:	2301      	movs	r3, #1
 80114c2:	425b      	negs	r3, r3
 80114c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80114c6:	4d32      	ldr	r5, [pc, #200]	@ (8011590 <_vfiprintf_r+0x228>)
 80114c8:	2203      	movs	r2, #3
 80114ca:	0028      	movs	r0, r5
 80114cc:	7831      	ldrb	r1, [r6, #0]
 80114ce:	f7fc fdc2 	bl	800e056 <memchr>
 80114d2:	2800      	cmp	r0, #0
 80114d4:	d006      	beq.n	80114e4 <_vfiprintf_r+0x17c>
 80114d6:	2340      	movs	r3, #64	@ 0x40
 80114d8:	1b40      	subs	r0, r0, r5
 80114da:	4083      	lsls	r3, r0
 80114dc:	6822      	ldr	r2, [r4, #0]
 80114de:	3601      	adds	r6, #1
 80114e0:	4313      	orrs	r3, r2
 80114e2:	6023      	str	r3, [r4, #0]
 80114e4:	7831      	ldrb	r1, [r6, #0]
 80114e6:	2206      	movs	r2, #6
 80114e8:	482a      	ldr	r0, [pc, #168]	@ (8011594 <_vfiprintf_r+0x22c>)
 80114ea:	1c75      	adds	r5, r6, #1
 80114ec:	7621      	strb	r1, [r4, #24]
 80114ee:	f7fc fdb2 	bl	800e056 <memchr>
 80114f2:	2800      	cmp	r0, #0
 80114f4:	d040      	beq.n	8011578 <_vfiprintf_r+0x210>
 80114f6:	4b28      	ldr	r3, [pc, #160]	@ (8011598 <_vfiprintf_r+0x230>)
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d122      	bne.n	8011542 <_vfiprintf_r+0x1da>
 80114fc:	2207      	movs	r2, #7
 80114fe:	9b07      	ldr	r3, [sp, #28]
 8011500:	3307      	adds	r3, #7
 8011502:	4393      	bics	r3, r2
 8011504:	3308      	adds	r3, #8
 8011506:	9307      	str	r3, [sp, #28]
 8011508:	6963      	ldr	r3, [r4, #20]
 801150a:	9a04      	ldr	r2, [sp, #16]
 801150c:	189b      	adds	r3, r3, r2
 801150e:	6163      	str	r3, [r4, #20]
 8011510:	e762      	b.n	80113d8 <_vfiprintf_r+0x70>
 8011512:	4343      	muls	r3, r0
 8011514:	002e      	movs	r6, r5
 8011516:	2101      	movs	r1, #1
 8011518:	189b      	adds	r3, r3, r2
 801151a:	e7a4      	b.n	8011466 <_vfiprintf_r+0xfe>
 801151c:	2300      	movs	r3, #0
 801151e:	200a      	movs	r0, #10
 8011520:	0019      	movs	r1, r3
 8011522:	3601      	adds	r6, #1
 8011524:	6063      	str	r3, [r4, #4]
 8011526:	7832      	ldrb	r2, [r6, #0]
 8011528:	1c75      	adds	r5, r6, #1
 801152a:	3a30      	subs	r2, #48	@ 0x30
 801152c:	2a09      	cmp	r2, #9
 801152e:	d903      	bls.n	8011538 <_vfiprintf_r+0x1d0>
 8011530:	2b00      	cmp	r3, #0
 8011532:	d0c8      	beq.n	80114c6 <_vfiprintf_r+0x15e>
 8011534:	9109      	str	r1, [sp, #36]	@ 0x24
 8011536:	e7c6      	b.n	80114c6 <_vfiprintf_r+0x15e>
 8011538:	4341      	muls	r1, r0
 801153a:	002e      	movs	r6, r5
 801153c:	2301      	movs	r3, #1
 801153e:	1889      	adds	r1, r1, r2
 8011540:	e7f1      	b.n	8011526 <_vfiprintf_r+0x1be>
 8011542:	aa07      	add	r2, sp, #28
 8011544:	9200      	str	r2, [sp, #0]
 8011546:	0021      	movs	r1, r4
 8011548:	003a      	movs	r2, r7
 801154a:	4b14      	ldr	r3, [pc, #80]	@ (801159c <_vfiprintf_r+0x234>)
 801154c:	9803      	ldr	r0, [sp, #12]
 801154e:	f7fb fd5f 	bl	800d010 <_printf_float>
 8011552:	9004      	str	r0, [sp, #16]
 8011554:	9b04      	ldr	r3, [sp, #16]
 8011556:	3301      	adds	r3, #1
 8011558:	d1d6      	bne.n	8011508 <_vfiprintf_r+0x1a0>
 801155a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801155c:	07db      	lsls	r3, r3, #31
 801155e:	d405      	bmi.n	801156c <_vfiprintf_r+0x204>
 8011560:	89bb      	ldrh	r3, [r7, #12]
 8011562:	059b      	lsls	r3, r3, #22
 8011564:	d402      	bmi.n	801156c <_vfiprintf_r+0x204>
 8011566:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8011568:	f7fc fd74 	bl	800e054 <__retarget_lock_release_recursive>
 801156c:	89bb      	ldrh	r3, [r7, #12]
 801156e:	065b      	lsls	r3, r3, #25
 8011570:	d500      	bpl.n	8011574 <_vfiprintf_r+0x20c>
 8011572:	e71e      	b.n	80113b2 <_vfiprintf_r+0x4a>
 8011574:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8011576:	e71e      	b.n	80113b6 <_vfiprintf_r+0x4e>
 8011578:	aa07      	add	r2, sp, #28
 801157a:	9200      	str	r2, [sp, #0]
 801157c:	0021      	movs	r1, r4
 801157e:	003a      	movs	r2, r7
 8011580:	4b06      	ldr	r3, [pc, #24]	@ (801159c <_vfiprintf_r+0x234>)
 8011582:	9803      	ldr	r0, [sp, #12]
 8011584:	f7fb fff2 	bl	800d56c <_printf_i>
 8011588:	e7e3      	b.n	8011552 <_vfiprintf_r+0x1ea>
 801158a:	46c0      	nop			@ (mov r8, r8)
 801158c:	08012ba5 	.word	0x08012ba5
 8011590:	08012bab 	.word	0x08012bab
 8011594:	08012baf 	.word	0x08012baf
 8011598:	0800d011 	.word	0x0800d011
 801159c:	08011345 	.word	0x08011345

080115a0 <__swbuf_r>:
 80115a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115a2:	0006      	movs	r6, r0
 80115a4:	000d      	movs	r5, r1
 80115a6:	0014      	movs	r4, r2
 80115a8:	2800      	cmp	r0, #0
 80115aa:	d004      	beq.n	80115b6 <__swbuf_r+0x16>
 80115ac:	6a03      	ldr	r3, [r0, #32]
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d101      	bne.n	80115b6 <__swbuf_r+0x16>
 80115b2:	f7fc fb83 	bl	800dcbc <__sinit>
 80115b6:	69a3      	ldr	r3, [r4, #24]
 80115b8:	60a3      	str	r3, [r4, #8]
 80115ba:	89a3      	ldrh	r3, [r4, #12]
 80115bc:	071b      	lsls	r3, r3, #28
 80115be:	d502      	bpl.n	80115c6 <__swbuf_r+0x26>
 80115c0:	6923      	ldr	r3, [r4, #16]
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	d109      	bne.n	80115da <__swbuf_r+0x3a>
 80115c6:	0021      	movs	r1, r4
 80115c8:	0030      	movs	r0, r6
 80115ca:	f000 f82b 	bl	8011624 <__swsetup_r>
 80115ce:	2800      	cmp	r0, #0
 80115d0:	d003      	beq.n	80115da <__swbuf_r+0x3a>
 80115d2:	2501      	movs	r5, #1
 80115d4:	426d      	negs	r5, r5
 80115d6:	0028      	movs	r0, r5
 80115d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80115da:	6923      	ldr	r3, [r4, #16]
 80115dc:	6820      	ldr	r0, [r4, #0]
 80115de:	b2ef      	uxtb	r7, r5
 80115e0:	1ac0      	subs	r0, r0, r3
 80115e2:	6963      	ldr	r3, [r4, #20]
 80115e4:	b2ed      	uxtb	r5, r5
 80115e6:	4283      	cmp	r3, r0
 80115e8:	dc05      	bgt.n	80115f6 <__swbuf_r+0x56>
 80115ea:	0021      	movs	r1, r4
 80115ec:	0030      	movs	r0, r6
 80115ee:	f7ff fa19 	bl	8010a24 <_fflush_r>
 80115f2:	2800      	cmp	r0, #0
 80115f4:	d1ed      	bne.n	80115d2 <__swbuf_r+0x32>
 80115f6:	68a3      	ldr	r3, [r4, #8]
 80115f8:	3001      	adds	r0, #1
 80115fa:	3b01      	subs	r3, #1
 80115fc:	60a3      	str	r3, [r4, #8]
 80115fe:	6823      	ldr	r3, [r4, #0]
 8011600:	1c5a      	adds	r2, r3, #1
 8011602:	6022      	str	r2, [r4, #0]
 8011604:	701f      	strb	r7, [r3, #0]
 8011606:	6963      	ldr	r3, [r4, #20]
 8011608:	4283      	cmp	r3, r0
 801160a:	d004      	beq.n	8011616 <__swbuf_r+0x76>
 801160c:	89a3      	ldrh	r3, [r4, #12]
 801160e:	07db      	lsls	r3, r3, #31
 8011610:	d5e1      	bpl.n	80115d6 <__swbuf_r+0x36>
 8011612:	2d0a      	cmp	r5, #10
 8011614:	d1df      	bne.n	80115d6 <__swbuf_r+0x36>
 8011616:	0021      	movs	r1, r4
 8011618:	0030      	movs	r0, r6
 801161a:	f7ff fa03 	bl	8010a24 <_fflush_r>
 801161e:	2800      	cmp	r0, #0
 8011620:	d0d9      	beq.n	80115d6 <__swbuf_r+0x36>
 8011622:	e7d6      	b.n	80115d2 <__swbuf_r+0x32>

08011624 <__swsetup_r>:
 8011624:	4b2d      	ldr	r3, [pc, #180]	@ (80116dc <__swsetup_r+0xb8>)
 8011626:	b570      	push	{r4, r5, r6, lr}
 8011628:	0005      	movs	r5, r0
 801162a:	6818      	ldr	r0, [r3, #0]
 801162c:	000c      	movs	r4, r1
 801162e:	2800      	cmp	r0, #0
 8011630:	d004      	beq.n	801163c <__swsetup_r+0x18>
 8011632:	6a03      	ldr	r3, [r0, #32]
 8011634:	2b00      	cmp	r3, #0
 8011636:	d101      	bne.n	801163c <__swsetup_r+0x18>
 8011638:	f7fc fb40 	bl	800dcbc <__sinit>
 801163c:	220c      	movs	r2, #12
 801163e:	5ea3      	ldrsh	r3, [r4, r2]
 8011640:	071a      	lsls	r2, r3, #28
 8011642:	d423      	bmi.n	801168c <__swsetup_r+0x68>
 8011644:	06da      	lsls	r2, r3, #27
 8011646:	d407      	bmi.n	8011658 <__swsetup_r+0x34>
 8011648:	2209      	movs	r2, #9
 801164a:	602a      	str	r2, [r5, #0]
 801164c:	2240      	movs	r2, #64	@ 0x40
 801164e:	2001      	movs	r0, #1
 8011650:	4313      	orrs	r3, r2
 8011652:	81a3      	strh	r3, [r4, #12]
 8011654:	4240      	negs	r0, r0
 8011656:	e03a      	b.n	80116ce <__swsetup_r+0xaa>
 8011658:	075b      	lsls	r3, r3, #29
 801165a:	d513      	bpl.n	8011684 <__swsetup_r+0x60>
 801165c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801165e:	2900      	cmp	r1, #0
 8011660:	d008      	beq.n	8011674 <__swsetup_r+0x50>
 8011662:	0023      	movs	r3, r4
 8011664:	3344      	adds	r3, #68	@ 0x44
 8011666:	4299      	cmp	r1, r3
 8011668:	d002      	beq.n	8011670 <__swsetup_r+0x4c>
 801166a:	0028      	movs	r0, r5
 801166c:	f7fd fb82 	bl	800ed74 <_free_r>
 8011670:	2300      	movs	r3, #0
 8011672:	6363      	str	r3, [r4, #52]	@ 0x34
 8011674:	2224      	movs	r2, #36	@ 0x24
 8011676:	89a3      	ldrh	r3, [r4, #12]
 8011678:	4393      	bics	r3, r2
 801167a:	81a3      	strh	r3, [r4, #12]
 801167c:	2300      	movs	r3, #0
 801167e:	6063      	str	r3, [r4, #4]
 8011680:	6923      	ldr	r3, [r4, #16]
 8011682:	6023      	str	r3, [r4, #0]
 8011684:	2308      	movs	r3, #8
 8011686:	89a2      	ldrh	r2, [r4, #12]
 8011688:	4313      	orrs	r3, r2
 801168a:	81a3      	strh	r3, [r4, #12]
 801168c:	6923      	ldr	r3, [r4, #16]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d10b      	bne.n	80116aa <__swsetup_r+0x86>
 8011692:	21a0      	movs	r1, #160	@ 0xa0
 8011694:	2280      	movs	r2, #128	@ 0x80
 8011696:	89a3      	ldrh	r3, [r4, #12]
 8011698:	0089      	lsls	r1, r1, #2
 801169a:	0092      	lsls	r2, r2, #2
 801169c:	400b      	ands	r3, r1
 801169e:	4293      	cmp	r3, r2
 80116a0:	d003      	beq.n	80116aa <__swsetup_r+0x86>
 80116a2:	0021      	movs	r1, r4
 80116a4:	0028      	movs	r0, r5
 80116a6:	f000 f88f 	bl	80117c8 <__smakebuf_r>
 80116aa:	220c      	movs	r2, #12
 80116ac:	5ea3      	ldrsh	r3, [r4, r2]
 80116ae:	2101      	movs	r1, #1
 80116b0:	001a      	movs	r2, r3
 80116b2:	400a      	ands	r2, r1
 80116b4:	420b      	tst	r3, r1
 80116b6:	d00b      	beq.n	80116d0 <__swsetup_r+0xac>
 80116b8:	2200      	movs	r2, #0
 80116ba:	60a2      	str	r2, [r4, #8]
 80116bc:	6962      	ldr	r2, [r4, #20]
 80116be:	4252      	negs	r2, r2
 80116c0:	61a2      	str	r2, [r4, #24]
 80116c2:	2000      	movs	r0, #0
 80116c4:	6922      	ldr	r2, [r4, #16]
 80116c6:	4282      	cmp	r2, r0
 80116c8:	d101      	bne.n	80116ce <__swsetup_r+0xaa>
 80116ca:	061a      	lsls	r2, r3, #24
 80116cc:	d4be      	bmi.n	801164c <__swsetup_r+0x28>
 80116ce:	bd70      	pop	{r4, r5, r6, pc}
 80116d0:	0799      	lsls	r1, r3, #30
 80116d2:	d400      	bmi.n	80116d6 <__swsetup_r+0xb2>
 80116d4:	6962      	ldr	r2, [r4, #20]
 80116d6:	60a2      	str	r2, [r4, #8]
 80116d8:	e7f3      	b.n	80116c2 <__swsetup_r+0x9e>
 80116da:	46c0      	nop			@ (mov r8, r8)
 80116dc:	20000048 	.word	0x20000048

080116e0 <_raise_r>:
 80116e0:	b570      	push	{r4, r5, r6, lr}
 80116e2:	0004      	movs	r4, r0
 80116e4:	000d      	movs	r5, r1
 80116e6:	291f      	cmp	r1, #31
 80116e8:	d904      	bls.n	80116f4 <_raise_r+0x14>
 80116ea:	2316      	movs	r3, #22
 80116ec:	6003      	str	r3, [r0, #0]
 80116ee:	2001      	movs	r0, #1
 80116f0:	4240      	negs	r0, r0
 80116f2:	bd70      	pop	{r4, r5, r6, pc}
 80116f4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d004      	beq.n	8011704 <_raise_r+0x24>
 80116fa:	008a      	lsls	r2, r1, #2
 80116fc:	189b      	adds	r3, r3, r2
 80116fe:	681a      	ldr	r2, [r3, #0]
 8011700:	2a00      	cmp	r2, #0
 8011702:	d108      	bne.n	8011716 <_raise_r+0x36>
 8011704:	0020      	movs	r0, r4
 8011706:	f000 f831 	bl	801176c <_getpid_r>
 801170a:	002a      	movs	r2, r5
 801170c:	0001      	movs	r1, r0
 801170e:	0020      	movs	r0, r4
 8011710:	f000 f81a 	bl	8011748 <_kill_r>
 8011714:	e7ed      	b.n	80116f2 <_raise_r+0x12>
 8011716:	2a01      	cmp	r2, #1
 8011718:	d009      	beq.n	801172e <_raise_r+0x4e>
 801171a:	1c51      	adds	r1, r2, #1
 801171c:	d103      	bne.n	8011726 <_raise_r+0x46>
 801171e:	2316      	movs	r3, #22
 8011720:	6003      	str	r3, [r0, #0]
 8011722:	2001      	movs	r0, #1
 8011724:	e7e5      	b.n	80116f2 <_raise_r+0x12>
 8011726:	2100      	movs	r1, #0
 8011728:	0028      	movs	r0, r5
 801172a:	6019      	str	r1, [r3, #0]
 801172c:	4790      	blx	r2
 801172e:	2000      	movs	r0, #0
 8011730:	e7df      	b.n	80116f2 <_raise_r+0x12>
	...

08011734 <raise>:
 8011734:	b510      	push	{r4, lr}
 8011736:	4b03      	ldr	r3, [pc, #12]	@ (8011744 <raise+0x10>)
 8011738:	0001      	movs	r1, r0
 801173a:	6818      	ldr	r0, [r3, #0]
 801173c:	f7ff ffd0 	bl	80116e0 <_raise_r>
 8011740:	bd10      	pop	{r4, pc}
 8011742:	46c0      	nop			@ (mov r8, r8)
 8011744:	20000048 	.word	0x20000048

08011748 <_kill_r>:
 8011748:	2300      	movs	r3, #0
 801174a:	b570      	push	{r4, r5, r6, lr}
 801174c:	4d06      	ldr	r5, [pc, #24]	@ (8011768 <_kill_r+0x20>)
 801174e:	0004      	movs	r4, r0
 8011750:	0008      	movs	r0, r1
 8011752:	0011      	movs	r1, r2
 8011754:	602b      	str	r3, [r5, #0]
 8011756:	f7f1 ff2d 	bl	80035b4 <_kill>
 801175a:	1c43      	adds	r3, r0, #1
 801175c:	d103      	bne.n	8011766 <_kill_r+0x1e>
 801175e:	682b      	ldr	r3, [r5, #0]
 8011760:	2b00      	cmp	r3, #0
 8011762:	d000      	beq.n	8011766 <_kill_r+0x1e>
 8011764:	6023      	str	r3, [r4, #0]
 8011766:	bd70      	pop	{r4, r5, r6, pc}
 8011768:	20003c30 	.word	0x20003c30

0801176c <_getpid_r>:
 801176c:	b510      	push	{r4, lr}
 801176e:	f7f1 ff1b 	bl	80035a8 <_getpid>
 8011772:	bd10      	pop	{r4, pc}

08011774 <__swhatbuf_r>:
 8011774:	b570      	push	{r4, r5, r6, lr}
 8011776:	000e      	movs	r6, r1
 8011778:	001d      	movs	r5, r3
 801177a:	230e      	movs	r3, #14
 801177c:	5ec9      	ldrsh	r1, [r1, r3]
 801177e:	0014      	movs	r4, r2
 8011780:	b096      	sub	sp, #88	@ 0x58
 8011782:	2900      	cmp	r1, #0
 8011784:	da0c      	bge.n	80117a0 <__swhatbuf_r+0x2c>
 8011786:	89b2      	ldrh	r2, [r6, #12]
 8011788:	2380      	movs	r3, #128	@ 0x80
 801178a:	0011      	movs	r1, r2
 801178c:	4019      	ands	r1, r3
 801178e:	421a      	tst	r2, r3
 8011790:	d114      	bne.n	80117bc <__swhatbuf_r+0x48>
 8011792:	2380      	movs	r3, #128	@ 0x80
 8011794:	00db      	lsls	r3, r3, #3
 8011796:	2000      	movs	r0, #0
 8011798:	6029      	str	r1, [r5, #0]
 801179a:	6023      	str	r3, [r4, #0]
 801179c:	b016      	add	sp, #88	@ 0x58
 801179e:	bd70      	pop	{r4, r5, r6, pc}
 80117a0:	466a      	mov	r2, sp
 80117a2:	f000 f853 	bl	801184c <_fstat_r>
 80117a6:	2800      	cmp	r0, #0
 80117a8:	dbed      	blt.n	8011786 <__swhatbuf_r+0x12>
 80117aa:	23f0      	movs	r3, #240	@ 0xf0
 80117ac:	9901      	ldr	r1, [sp, #4]
 80117ae:	021b      	lsls	r3, r3, #8
 80117b0:	4019      	ands	r1, r3
 80117b2:	4b04      	ldr	r3, [pc, #16]	@ (80117c4 <__swhatbuf_r+0x50>)
 80117b4:	18c9      	adds	r1, r1, r3
 80117b6:	424b      	negs	r3, r1
 80117b8:	4159      	adcs	r1, r3
 80117ba:	e7ea      	b.n	8011792 <__swhatbuf_r+0x1e>
 80117bc:	2100      	movs	r1, #0
 80117be:	2340      	movs	r3, #64	@ 0x40
 80117c0:	e7e9      	b.n	8011796 <__swhatbuf_r+0x22>
 80117c2:	46c0      	nop			@ (mov r8, r8)
 80117c4:	ffffe000 	.word	0xffffe000

080117c8 <__smakebuf_r>:
 80117c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80117ca:	2602      	movs	r6, #2
 80117cc:	898b      	ldrh	r3, [r1, #12]
 80117ce:	0005      	movs	r5, r0
 80117d0:	000c      	movs	r4, r1
 80117d2:	b085      	sub	sp, #20
 80117d4:	4233      	tst	r3, r6
 80117d6:	d007      	beq.n	80117e8 <__smakebuf_r+0x20>
 80117d8:	0023      	movs	r3, r4
 80117da:	3347      	adds	r3, #71	@ 0x47
 80117dc:	6023      	str	r3, [r4, #0]
 80117de:	6123      	str	r3, [r4, #16]
 80117e0:	2301      	movs	r3, #1
 80117e2:	6163      	str	r3, [r4, #20]
 80117e4:	b005      	add	sp, #20
 80117e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80117e8:	ab03      	add	r3, sp, #12
 80117ea:	aa02      	add	r2, sp, #8
 80117ec:	f7ff ffc2 	bl	8011774 <__swhatbuf_r>
 80117f0:	9f02      	ldr	r7, [sp, #8]
 80117f2:	9001      	str	r0, [sp, #4]
 80117f4:	0039      	movs	r1, r7
 80117f6:	0028      	movs	r0, r5
 80117f8:	f7fd fb32 	bl	800ee60 <_malloc_r>
 80117fc:	2800      	cmp	r0, #0
 80117fe:	d108      	bne.n	8011812 <__smakebuf_r+0x4a>
 8011800:	220c      	movs	r2, #12
 8011802:	5ea3      	ldrsh	r3, [r4, r2]
 8011804:	059a      	lsls	r2, r3, #22
 8011806:	d4ed      	bmi.n	80117e4 <__smakebuf_r+0x1c>
 8011808:	2203      	movs	r2, #3
 801180a:	4393      	bics	r3, r2
 801180c:	431e      	orrs	r6, r3
 801180e:	81a6      	strh	r6, [r4, #12]
 8011810:	e7e2      	b.n	80117d8 <__smakebuf_r+0x10>
 8011812:	2380      	movs	r3, #128	@ 0x80
 8011814:	89a2      	ldrh	r2, [r4, #12]
 8011816:	6020      	str	r0, [r4, #0]
 8011818:	4313      	orrs	r3, r2
 801181a:	81a3      	strh	r3, [r4, #12]
 801181c:	9b03      	ldr	r3, [sp, #12]
 801181e:	6120      	str	r0, [r4, #16]
 8011820:	6167      	str	r7, [r4, #20]
 8011822:	2b00      	cmp	r3, #0
 8011824:	d00c      	beq.n	8011840 <__smakebuf_r+0x78>
 8011826:	0028      	movs	r0, r5
 8011828:	230e      	movs	r3, #14
 801182a:	5ee1      	ldrsh	r1, [r4, r3]
 801182c:	f000 f820 	bl	8011870 <_isatty_r>
 8011830:	2800      	cmp	r0, #0
 8011832:	d005      	beq.n	8011840 <__smakebuf_r+0x78>
 8011834:	2303      	movs	r3, #3
 8011836:	89a2      	ldrh	r2, [r4, #12]
 8011838:	439a      	bics	r2, r3
 801183a:	3b02      	subs	r3, #2
 801183c:	4313      	orrs	r3, r2
 801183e:	81a3      	strh	r3, [r4, #12]
 8011840:	89a3      	ldrh	r3, [r4, #12]
 8011842:	9a01      	ldr	r2, [sp, #4]
 8011844:	4313      	orrs	r3, r2
 8011846:	81a3      	strh	r3, [r4, #12]
 8011848:	e7cc      	b.n	80117e4 <__smakebuf_r+0x1c>
	...

0801184c <_fstat_r>:
 801184c:	2300      	movs	r3, #0
 801184e:	b570      	push	{r4, r5, r6, lr}
 8011850:	4d06      	ldr	r5, [pc, #24]	@ (801186c <_fstat_r+0x20>)
 8011852:	0004      	movs	r4, r0
 8011854:	0008      	movs	r0, r1
 8011856:	0011      	movs	r1, r2
 8011858:	602b      	str	r3, [r5, #0]
 801185a:	f7f1 ff0b 	bl	8003674 <_fstat>
 801185e:	1c43      	adds	r3, r0, #1
 8011860:	d103      	bne.n	801186a <_fstat_r+0x1e>
 8011862:	682b      	ldr	r3, [r5, #0]
 8011864:	2b00      	cmp	r3, #0
 8011866:	d000      	beq.n	801186a <_fstat_r+0x1e>
 8011868:	6023      	str	r3, [r4, #0]
 801186a:	bd70      	pop	{r4, r5, r6, pc}
 801186c:	20003c30 	.word	0x20003c30

08011870 <_isatty_r>:
 8011870:	2300      	movs	r3, #0
 8011872:	b570      	push	{r4, r5, r6, lr}
 8011874:	4d06      	ldr	r5, [pc, #24]	@ (8011890 <_isatty_r+0x20>)
 8011876:	0004      	movs	r4, r0
 8011878:	0008      	movs	r0, r1
 801187a:	602b      	str	r3, [r5, #0]
 801187c:	f7f1 ff08 	bl	8003690 <_isatty>
 8011880:	1c43      	adds	r3, r0, #1
 8011882:	d103      	bne.n	801188c <_isatty_r+0x1c>
 8011884:	682b      	ldr	r3, [r5, #0]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d000      	beq.n	801188c <_isatty_r+0x1c>
 801188a:	6023      	str	r3, [r4, #0]
 801188c:	bd70      	pop	{r4, r5, r6, pc}
 801188e:	46c0      	nop			@ (mov r8, r8)
 8011890:	20003c30 	.word	0x20003c30

08011894 <_init>:
 8011894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011896:	46c0      	nop			@ (mov r8, r8)
 8011898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801189a:	bc08      	pop	{r3}
 801189c:	469e      	mov	lr, r3
 801189e:	4770      	bx	lr

080118a0 <_fini>:
 80118a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80118a2:	46c0      	nop			@ (mov r8, r8)
 80118a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80118a6:	bc08      	pop	{r3}
 80118a8:	469e      	mov	lr, r3
 80118aa:	4770      	bx	lr
