-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gcc_phat_mult_and_normalize is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ref_M_real : IN STD_LOGIC_VECTOR (31 downto 0);
    ref_M_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    test_M_real : IN STD_LOGIC_VECTOR (31 downto 0);
    test_M_imag : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of gcc_phat_mult_and_normalize is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv11_7E1 : STD_LOGIC_VECTOR (10 downto 0) := "11111100001";
    constant ap_const_lv11_1F : STD_LOGIC_VECTOR (10 downto 0) := "00000011111";
    constant ap_const_lv12_1F : STD_LOGIC_VECTOR (11 downto 0) := "000000011111";
    constant ap_const_lv11_36 : STD_LOGIC_VECTOR (10 downto 0) := "00000110110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal icmp_ln45_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_1874 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln45_reg_1874_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_255_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1879 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1879_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln45_fu_269_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln45_reg_1884 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_fu_289_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln45_reg_1891 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln45_reg_1891_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln45_1_fu_293_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln45_1_reg_1896 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln45_1_fu_299_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln45_1_reg_1903 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln45_4_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_4_reg_1908 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_4_reg_1908_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_309_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1913 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1913_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln45_2_fu_323_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln45_2_reg_1919 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_5_fu_343_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln45_5_reg_1926 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln45_5_reg_1926_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln45_4_fu_347_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln45_4_reg_1931 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln45_4_fu_353_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln45_4_reg_1938 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln46_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1943 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1943_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_363_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1948_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_fu_377_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln46_reg_1953 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_fu_397_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln46_reg_1960 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln46_reg_1960_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln46_1_fu_401_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln46_1_reg_1965 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln46_1_fu_407_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln46_1_reg_1972 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln46_4_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_4_reg_1977 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_4_reg_1977_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_417_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1982 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1982_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_2_fu_431_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln46_2_reg_1987 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_5_fu_451_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln46_5_reg_1994 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln46_5_reg_1994_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln46_4_fu_455_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln46_4_reg_1999 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln46_4_fu_461_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln46_4_reg_2006 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln45_1_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_1_reg_2011 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_3_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_3_reg_2016 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln45_fu_577_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln45_reg_2021 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln45_fu_596_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln45_reg_2026 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln45_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_reg_2031 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_7_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_7_reg_2036 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln45_2_fu_714_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln45_2_reg_2041 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln45_1_fu_733_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln45_1_reg_2046 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln46_1_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_1_reg_2051 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_3_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_3_reg_2056 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln46_fu_851_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln46_reg_2061 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln46_fu_870_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln46_reg_2066 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln46_fu_960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_reg_2071 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_7_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_7_reg_2076 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln46_2_fu_988_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln46_2_reg_2081 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln46_1_fu_1007_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln46_1_reg_2086 : STD_LOGIC_VECTOR (63 downto 0);
    signal f_ref_fu_1099_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_ref_reg_2091 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_test_fu_1270_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_test_reg_2097 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_test_2_fu_1363_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_test_2_reg_2103 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_t_1_fu_1391_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_t_1_reg_2109 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ac_i_i_reg_2115 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_205_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_bd_i_i_reg_2120 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_209_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ad_i_i_reg_2125 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_213_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_bc_i_i_reg_2130 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_189_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter38_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_reg_2135_pp0_iter39_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_193_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter38_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_3_reg_2142_pp0_iter39_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_217_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul4_reg_2149 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_221_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul5_reg_2154 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_197_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_reg_2159 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_reg_2164 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_reg_2164_pp0_iter39_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln57_fu_1433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_2172_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_225_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_reg_2176 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_229_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div1_reg_2181 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_reg_2186 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_2186_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln60_1_fu_1479_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln60_1_reg_2192 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln60_fu_1483_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln60_reg_2197 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln60_fu_1489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_2202 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_2202_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln60_1_fu_1495_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln60_1_reg_2209 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln60_2_fu_1501_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln60_2_reg_2214 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln60_1_fu_1515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_1_reg_2220 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_1_reg_2220_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_2226 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_2226_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln60_6_fu_1561_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln60_6_reg_2232 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln60_3_fu_1565_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln60_3_reg_2237 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln60_5_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_5_reg_2242 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_5_reg_2242_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln60_4_fu_1577_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln60_4_reg_2246 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln60_7_fu_1583_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln60_7_reg_2251 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln60_6_fu_1597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_6_reg_2257 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_6_reg_2257_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_2_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_2_reg_2262 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln60_3_fu_1634_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln60_3_reg_2268 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln60_3_fu_1638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_3_reg_2273 : STD_LOGIC_VECTOR (0 downto 0);
    signal ashr_ln60_fu_1648_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln60_reg_2278 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln60_4_fu_1664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_4_reg_2283 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln60_fu_1670_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln60_reg_2288 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln60_7_fu_1702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_7_reg_2293 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_9_fu_1721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_9_reg_2297 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln60_1_fu_1727_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln60_1_reg_2302 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln60_8_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_8_reg_2307 : STD_LOGIC_VECTOR (0 downto 0);
    signal ashr_ln60_1_fu_1743_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln60_1_reg_2312 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln60_8_fu_1749_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln60_8_reg_2317 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_0_0_phi_fu_158_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge4_i_fu_1810_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter59_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter27_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter28_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter29_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter30_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter31_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter32_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter33_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter34_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter35_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter36_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter37_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter38_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter39_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter40_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter41_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter42_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter43_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter44_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter45_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter46_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter47_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter48_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter49_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter50_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter51_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter52_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter53_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter54_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter55_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter56_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter57_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter58_agg_result_0_0_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_1_0_phi_fu_175_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter59_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_6_fu_1854_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_7_fu_1837_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter27_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter28_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter29_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter30_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter31_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter32_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter33_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter34_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter35_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter36_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter37_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter38_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter39_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter40_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter41_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter42_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter43_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter44_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter45_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter46_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter47_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter48_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter49_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter50_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter51_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter52_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter53_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter54_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter55_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter56_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter57_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter58_agg_result_1_0_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sub_ln45_fu_263_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_277_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_277_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln45_fu_285_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln45_3_fu_317_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_331_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln45_3_fu_339_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln46_fu_371_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_385_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_385_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln46_fu_393_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln46_3_fu_425_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_439_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_439_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln46_3_fu_447_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln45_fu_465_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_474_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln45_8_fu_490_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln45_2_fu_495_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln45_4_fu_499_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln45_fu_505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln45_1_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_2_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_522_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_536_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_fu_530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln45_2_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln45_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln45_1_fu_564_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln45_fu_569_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_1_fu_555_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_3_fu_573_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln45_2_fu_583_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln45_1_fu_588_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_7_fu_592_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln45_4_fu_602_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_611_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln45_9_fu_627_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln45_10_fu_632_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln45_5_fu_636_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln45_1_fu_642_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln45_5_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_6_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_659_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_673_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_673_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_1_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln45_3_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln45_1_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln45_5_fu_701_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln45_3_fu_706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_6_fu_692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_12_fu_710_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln45_5_fu_720_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln45_4_fu_725_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_13_fu_729_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln46_fu_739_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_15_fu_748_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln46_8_fu_764_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln46_2_fu_769_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln46_4_fu_773_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln46_fu_779_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln46_1_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_2_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_796_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_810_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_19_fu_810_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln46_2_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln46_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_1_fu_838_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln46_fu_843_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_1_fu_829_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_3_fu_847_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln46_2_fu_857_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln46_1_fu_862_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_7_fu_866_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln46_4_fu_876_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_25_fu_885_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln46_9_fu_901_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln46_10_fu_906_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln46_5_fu_910_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln46_1_fu_916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln46_5_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_6_fu_921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_933_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_947_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_28_fu_947_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_1_fu_941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln46_3_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln46_1_fu_927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_5_fu_975_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln46_3_fu_980_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_6_fu_966_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_12_fu_984_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln46_5_fu_994_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln46_4_fu_999_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_13_fu_1003_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cond46_i_i_fu_1013_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_4_fu_1018_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln45_2_fu_1021_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln45_1_fu_1027_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_4_fu_1041_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln45_6_fu_1057_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln45_1_fu_1049_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln45_2_fu_1062_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_3_fu_1066_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln45_8_fu_1037_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_1072_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pi_assign_fu_1079_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_fu_1091_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln777_fu_1095_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal cond46_i_i54_fu_1106_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_9_fu_1111_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln45_6_fu_1114_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln45_3_fu_1120_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_13_fu_1134_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln45_7_fu_1150_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln45_3_fu_1142_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln45_5_fu_1155_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_7_fu_1159_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln45_11_fu_1130_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_1165_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal cond46_i_i120_fu_1184_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_4_fu_1189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln46_2_fu_1192_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln46_1_fu_1198_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_20_fu_1212_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln46_6_fu_1228_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_1_fu_1220_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln46_2_fu_1233_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_3_fu_1237_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_8_fu_1208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_fu_1243_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pi_assign_2_fu_1250_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_1_fu_1262_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln777_1_fu_1266_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal cond46_i_i188_fu_1277_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_9_fu_1282_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln46_6_fu_1285_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln46_3_fu_1291_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_30_fu_1305_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln46_7_fu_1321_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_3_fu_1313_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln46_5_fu_1326_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_7_fu_1330_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_11_fu_1301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_1336_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pi_assign_3_fu_1343_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_2_fu_1355_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln777_2_fu_1359_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pi_assign_1_fu_1172_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln699_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln699_fu_1375_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln_fu_1379_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln699_fu_1387_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln57_fu_1398_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1401_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln57_fu_1411_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln57_1_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_fu_1415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln57_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_233_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln735_fu_1439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_fu_1455_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln60_1_fu_1467_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln60_1_cast_fu_1471_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln60_fu_1443_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln60_fu_1463_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_32_fu_1505_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_236_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln735_1_fu_1521_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_29_fu_1537_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln60_6_fu_1549_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln60_6_cast_fu_1553_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln60_5_fu_1525_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln60_3_fu_1545_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_35_fu_1587_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln60_fu_1608_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln60_2_fu_1613_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln60_1_fu_1618_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln60_fu_1603_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln60_2_fu_1644_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_33_fu_1654_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln60_4_fu_1625_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln60_1_fu_1681_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln60_5_fu_1686_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln60_5_fu_1691_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln60_4_fu_1676_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_36_fu_1711_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln60_10_fu_1707_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln60_7_fu_1698_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln60_5_fu_1739_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln60_4_fu_1760_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_8_fu_1753_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln60_fu_1776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln60_1_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_fu_1781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_1_fu_1796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_i_fu_1810_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge4_i_fu_1810_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge4_i_fu_1810_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge4_i_fu_1810_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln60_9_fu_1851_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_9_fu_1844_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_189_ce : STD_LOGIC;
    signal grp_fu_193_ce : STD_LOGIC;
    signal grp_fu_197_ce : STD_LOGIC;
    signal grp_fu_201_ce : STD_LOGIC;
    signal grp_fu_205_ce : STD_LOGIC;
    signal grp_fu_209_ce : STD_LOGIC;
    signal grp_fu_213_ce : STD_LOGIC;
    signal grp_fu_217_ce : STD_LOGIC;
    signal grp_fu_221_ce : STD_LOGIC;
    signal grp_fu_225_ce : STD_LOGIC;
    signal grp_fu_229_ce : STD_LOGIC;
    signal grp_fu_233_ce : STD_LOGIC;
    signal grp_fu_236_ce : STD_LOGIC;
    signal grp_fu_239_ce : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal grp_fu_244_ce : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal ref_M_real_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_M_imag_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal test_M_real_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal test_M_imag_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_1798 : BOOLEAN;
    signal ap_condition_1802 : BOOLEAN;
    signal tmp_s_fu_277_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_331_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_385_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_439_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_536_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_673_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_810_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_947_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_i_fu_1810_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i_fu_1810_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i_fu_1810_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge4_i_fu_1810_p7 : STD_LOGIC_VECTOR (2 downto 0);

    component gcc_phat_fsub_32ns_32ns_32_6_full_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_fadd_32ns_32ns_32_6_full_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_fdiv_32ns_32ns_32_16_no_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_fpext_32ns_64_2_no_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component gcc_phat_fcmp_32ns_32ns_1_2_no_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component gcc_phat_fsqrt_32ns_32ns_32_16_no_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_ctlz_32_32_1_0 IS
    generic (
        din_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_bitselect_1ns_32ns_5ns_1_1_0 IS
    generic (
        DATAWIDTH : INTEGER;
        ADDRWIDTH : INTEGER );
    port (
        din : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component gcc_phat_sparsemux_9_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    fsub_32ns_32ns_32_6_full_dsp_0_U18 : component gcc_phat_fsub_32ns_32ns_32_6_full_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_ac_i_i_reg_2115,
        din1 => mul_bd_i_i_reg_2120,
        ce => grp_fu_189_ce,
        dout => grp_fu_189_p2);

    fadd_32ns_32ns_32_6_full_dsp_0_U19 : component gcc_phat_fadd_32ns_32ns_32_6_full_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_ad_i_i_reg_2125,
        din1 => mul_bc_i_i_reg_2130,
        ce => grp_fu_193_ce,
        dout => grp_fu_193_p2);

    fadd_32ns_32ns_32_6_full_dsp_0_U20 : component gcc_phat_fadd_32ns_32ns_32_6_full_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul4_reg_2149,
        din1 => mul5_reg_2154,
        ce => grp_fu_197_ce,
        dout => grp_fu_197_p2);

    fmul_32ns_32ns_32_4_max_dsp_0_U21 : component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_test_reg_2097,
        din1 => f_ref_reg_2091,
        ce => grp_fu_201_ce,
        dout => grp_fu_201_p2);

    fmul_32ns_32ns_32_4_max_dsp_0_U22 : component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_test_2_reg_2103,
        din1 => p_t_1_reg_2109,
        ce => grp_fu_205_ce,
        dout => grp_fu_205_p2);

    fmul_32ns_32ns_32_4_max_dsp_0_U23 : component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_test_reg_2097,
        din1 => p_t_1_reg_2109,
        ce => grp_fu_209_ce,
        dout => grp_fu_209_p2);

    fmul_32ns_32ns_32_4_max_dsp_0_U24 : component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_test_2_reg_2103,
        din1 => f_ref_reg_2091,
        ce => grp_fu_213_ce,
        dout => grp_fu_213_p2);

    fmul_32ns_32ns_32_4_max_dsp_0_U25 : component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_r_reg_2135,
        din1 => p_r_reg_2135,
        ce => grp_fu_217_ce,
        dout => grp_fu_217_p2);

    fmul_32ns_32ns_32_4_max_dsp_0_U26 : component gcc_phat_fmul_32ns_32ns_32_4_max_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_r_3_reg_2142,
        din1 => p_r_3_reg_2142,
        ce => grp_fu_221_ce,
        dout => grp_fu_221_p2);

    fdiv_32ns_32ns_32_16_no_dsp_0_U27 : component gcc_phat_fdiv_32ns_32ns_32_16_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_r_reg_2135_pp0_iter39_reg,
        din1 => abs_reg_2164_pp0_iter39_reg,
        ce => grp_fu_225_ce,
        dout => grp_fu_225_p2);

    fdiv_32ns_32ns_32_16_no_dsp_0_U28 : component gcc_phat_fdiv_32ns_32ns_32_16_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_r_3_reg_2142_pp0_iter39_reg,
        din1 => abs_reg_2164_pp0_iter39_reg,
        ce => grp_fu_229_ce,
        dout => grp_fu_229_p2);

    fpext_32ns_64_2_no_dsp_0_U29 : component gcc_phat_fpext_32ns_64_2_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div_reg_2176,
        ce => grp_fu_233_ce,
        dout => grp_fu_233_p1);

    fpext_32ns_64_2_no_dsp_0_U30 : component gcc_phat_fpext_32ns_64_2_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div1_reg_2181,
        ce => grp_fu_236_ce,
        dout => grp_fu_236_p1);

    fcmp_32ns_32ns_1_2_no_dsp_0_U31 : component gcc_phat_fcmp_32ns_32ns_1_2_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => abs_reg_2164,
        din1 => ap_const_lv32_0,
        ce => grp_fu_239_ce,
        opcode => ap_const_lv5_1,
        dout => grp_fu_239_p2);

    fsqrt_32ns_32ns_32_16_no_dsp_0_U32 : component gcc_phat_fsqrt_32ns_32ns_32_16_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_reg_2159,
        ce => grp_fu_244_ce,
        dout => grp_fu_244_p2);

    ctlz_32_32_1_0_U33 : component gcc_phat_ctlz_32_32_1_0
    generic map (
        din_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din => tmp_s_fu_277_p1,
        dout => tmp_s_fu_277_p3);

    ctlz_32_32_1_0_U34 : component gcc_phat_ctlz_32_32_1_0
    generic map (
        din_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din => tmp_7_fu_331_p1,
        dout => tmp_7_fu_331_p3);

    ctlz_32_32_1_0_U35 : component gcc_phat_ctlz_32_32_1_0
    generic map (
        din_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din => tmp_12_fu_385_p1,
        dout => tmp_12_fu_385_p3);

    ctlz_32_32_1_0_U36 : component gcc_phat_ctlz_32_32_1_0
    generic map (
        din_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din => tmp_18_fu_439_p1,
        dout => tmp_18_fu_439_p3);

    bitselect_1ns_32ns_5ns_1_1_0_U37 : component gcc_phat_bitselect_1ns_32ns_5ns_1_1_0
    generic map (
        DATAWIDTH => 32,
        ADDRWIDTH => 5)
    port map (
        din => select_ln45_reg_1884,
        sel => tmp_3_fu_536_p2,
        dout => tmp_3_fu_536_p3);

    bitselect_1ns_32ns_5ns_1_1_0_U38 : component gcc_phat_bitselect_1ns_32ns_5ns_1_1_0
    generic map (
        DATAWIDTH => 32,
        ADDRWIDTH => 5)
    port map (
        din => select_ln45_2_reg_1919,
        sel => tmp_11_fu_673_p2,
        dout => tmp_11_fu_673_p3);

    bitselect_1ns_32ns_5ns_1_1_0_U39 : component gcc_phat_bitselect_1ns_32ns_5ns_1_1_0
    generic map (
        DATAWIDTH => 32,
        ADDRWIDTH => 5)
    port map (
        din => select_ln46_reg_1953,
        sel => tmp_19_fu_810_p2,
        dout => tmp_19_fu_810_p3);

    bitselect_1ns_32ns_5ns_1_1_0_U40 : component gcc_phat_bitselect_1ns_32ns_5ns_1_1_0
    generic map (
        DATAWIDTH => 32,
        ADDRWIDTH => 5)
    port map (
        din => select_ln46_2_reg_1987,
        sel => tmp_28_fu_947_p2,
        dout => tmp_28_fu_947_p3);

    sparsemux_9_3_32_1_1_U41 : component gcc_phat_sparsemux_9_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 32,
        CASE1 => "010",
        din1_WIDTH => 32,
        CASE2 => "001",
        din2_WIDTH => 32,
        CASE3 => "000",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => trunc_ln60_3_reg_2268,
        din2 => storemerge4_i_fu_1810_p6,
        din3 => storemerge4_i_fu_1810_p8,
        def => storemerge4_i_fu_1810_p9,
        sel => storemerge4_i_fu_1810_p10,
        dout => storemerge4_i_fu_1810_p11);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;

    ap_phi_reg_pp0_iter42_agg_result_0_0_reg_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if ((ap_const_lv1_1 = and_ln57_reg_2172)) then 
                    ap_phi_reg_pp0_iter42_agg_result_0_0_reg_154 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter42_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter41_agg_result_0_0_reg_154;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter42_agg_result_1_0_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if ((ap_const_lv1_1 = and_ln57_reg_2172)) then 
                    ap_phi_reg_pp0_iter42_agg_result_1_0_reg_171 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter42_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter41_agg_result_1_0_reg_171;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                abs_reg_2164 <= grp_fu_244_p2;
                abs_reg_2164_pp0_iter39_reg <= abs_reg_2164;
                and_ln57_reg_2172 <= and_ln57_fu_1433_p2;
                and_ln57_reg_2172_pp0_iter41_reg <= and_ln57_reg_2172;
                and_ln57_reg_2172_pp0_iter42_reg <= and_ln57_reg_2172_pp0_iter41_reg;
                and_ln57_reg_2172_pp0_iter43_reg <= and_ln57_reg_2172_pp0_iter42_reg;
                and_ln57_reg_2172_pp0_iter44_reg <= and_ln57_reg_2172_pp0_iter43_reg;
                and_ln57_reg_2172_pp0_iter45_reg <= and_ln57_reg_2172_pp0_iter44_reg;
                and_ln57_reg_2172_pp0_iter46_reg <= and_ln57_reg_2172_pp0_iter45_reg;
                and_ln57_reg_2172_pp0_iter47_reg <= and_ln57_reg_2172_pp0_iter46_reg;
                and_ln57_reg_2172_pp0_iter48_reg <= and_ln57_reg_2172_pp0_iter47_reg;
                and_ln57_reg_2172_pp0_iter49_reg <= and_ln57_reg_2172_pp0_iter48_reg;
                and_ln57_reg_2172_pp0_iter50_reg <= and_ln57_reg_2172_pp0_iter49_reg;
                and_ln57_reg_2172_pp0_iter51_reg <= and_ln57_reg_2172_pp0_iter50_reg;
                and_ln57_reg_2172_pp0_iter52_reg <= and_ln57_reg_2172_pp0_iter51_reg;
                and_ln57_reg_2172_pp0_iter53_reg <= and_ln57_reg_2172_pp0_iter52_reg;
                and_ln57_reg_2172_pp0_iter54_reg <= and_ln57_reg_2172_pp0_iter53_reg;
                and_ln57_reg_2172_pp0_iter55_reg <= and_ln57_reg_2172_pp0_iter54_reg;
                and_ln57_reg_2172_pp0_iter56_reg <= and_ln57_reg_2172_pp0_iter55_reg;
                and_ln57_reg_2172_pp0_iter57_reg <= and_ln57_reg_2172_pp0_iter56_reg;
                and_ln57_reg_2172_pp0_iter58_reg <= and_ln57_reg_2172_pp0_iter57_reg;
                ap_phi_reg_pp0_iter10_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter9_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter10_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter9_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter11_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter10_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter11_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter10_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter12_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter11_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter12_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter11_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter13_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter12_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter13_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter12_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter14_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter13_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter14_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter13_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter15_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter14_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter15_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter14_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter16_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter15_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter16_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter15_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter17_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter16_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter17_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter16_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter18_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter17_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter18_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter17_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter19_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter18_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter19_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter18_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter1_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter0_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter1_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter0_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter20_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter19_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter20_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter19_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter21_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter20_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter21_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter20_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter22_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter21_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter22_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter21_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter23_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter22_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter23_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter22_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter24_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter23_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter24_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter23_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter25_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter24_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter25_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter24_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter26_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter25_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter26_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter25_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter27_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter26_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter27_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter26_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter28_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter27_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter28_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter27_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter29_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter28_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter29_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter28_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter2_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter1_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter2_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter1_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter30_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter29_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter30_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter29_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter31_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter30_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter31_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter30_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter32_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter31_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter32_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter31_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter33_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter32_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter33_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter32_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter34_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter33_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter34_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter33_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter35_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter34_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter35_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter34_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter36_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter35_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter36_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter35_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter37_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter36_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter37_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter36_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter38_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter37_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter38_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter37_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter39_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter38_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter39_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter38_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter3_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter2_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter3_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter2_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter40_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter39_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter40_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter39_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter41_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter40_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter41_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter40_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter43_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter42_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter43_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter42_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter44_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter43_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter44_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter43_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter45_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter44_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter45_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter44_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter46_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter45_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter46_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter45_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter47_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter46_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter47_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter46_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter48_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter47_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter48_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter47_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter49_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter48_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter49_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter48_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter4_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter3_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter4_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter3_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter50_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter49_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter50_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter49_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter51_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter50_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter51_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter50_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter52_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter51_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter52_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter51_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter53_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter52_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter53_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter52_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter54_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter53_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter54_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter53_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter55_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter54_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter55_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter54_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter56_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter55_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter56_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter55_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter57_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter56_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter57_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter56_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter58_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter57_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter58_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter57_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter59_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter58_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter59_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter58_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter5_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter4_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter5_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter4_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter6_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter5_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter6_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter5_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter7_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter6_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter7_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter6_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter8_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter7_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter8_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter7_agg_result_1_0_reg_171;
                ap_phi_reg_pp0_iter9_agg_result_0_0_reg_154 <= ap_phi_reg_pp0_iter8_agg_result_0_0_reg_154;
                ap_phi_reg_pp0_iter9_agg_result_1_0_reg_171 <= ap_phi_reg_pp0_iter8_agg_result_1_0_reg_171;
                ashr_ln60_1_reg_2312 <= ashr_ln60_1_fu_1743_p2;
                ashr_ln60_reg_2278 <= ashr_ln60_fu_1648_p2;
                div1_reg_2181 <= grp_fu_229_p2;
                div_reg_2176 <= grp_fu_225_p2;
                f_ref_reg_2091 <= f_ref_fu_1099_p3;
                f_test_2_reg_2103 <= f_test_2_fu_1363_p3;
                f_test_reg_2097 <= f_test_fu_1270_p3;
                icmp_ln45_3_reg_2016 <= icmp_ln45_3_fu_558_p2;
                icmp_ln45_4_reg_1908 <= icmp_ln45_4_fu_303_p2;
                icmp_ln45_4_reg_1908_pp0_iter1_reg <= icmp_ln45_4_reg_1908;
                icmp_ln45_7_reg_2036 <= icmp_ln45_7_fu_695_p2;
                icmp_ln45_reg_1874 <= icmp_ln45_fu_249_p2;
                icmp_ln45_reg_1874_pp0_iter1_reg <= icmp_ln45_reg_1874;
                icmp_ln46_3_reg_2056 <= icmp_ln46_3_fu_832_p2;
                icmp_ln46_4_reg_1977 <= icmp_ln46_4_fu_411_p2;
                icmp_ln46_4_reg_1977_pp0_iter1_reg <= icmp_ln46_4_reg_1977;
                icmp_ln46_7_reg_2076 <= icmp_ln46_7_fu_969_p2;
                icmp_ln46_reg_1943 <= icmp_ln46_fu_357_p2;
                icmp_ln46_reg_1943_pp0_iter1_reg <= icmp_ln46_reg_1943;
                icmp_ln60_1_reg_2220 <= icmp_ln60_1_fu_1515_p2;
                icmp_ln60_1_reg_2220_pp0_iter58_reg <= icmp_ln60_1_reg_2220;
                icmp_ln60_2_reg_2262 <= icmp_ln60_2_fu_1629_p2;
                icmp_ln60_3_reg_2273 <= icmp_ln60_3_fu_1638_p2;
                icmp_ln60_4_reg_2283 <= icmp_ln60_4_fu_1664_p2;
                icmp_ln60_5_reg_2242 <= icmp_ln60_5_fu_1571_p2;
                icmp_ln60_5_reg_2242_pp0_iter58_reg <= icmp_ln60_5_reg_2242;
                icmp_ln60_6_reg_2257 <= icmp_ln60_6_fu_1597_p2;
                icmp_ln60_6_reg_2257_pp0_iter58_reg <= icmp_ln60_6_reg_2257;
                icmp_ln60_7_reg_2293 <= icmp_ln60_7_fu_1702_p2;
                icmp_ln60_8_reg_2307 <= icmp_ln60_8_fu_1733_p2;
                icmp_ln60_9_reg_2297 <= icmp_ln60_9_fu_1721_p2;
                icmp_ln60_reg_2202 <= icmp_ln60_fu_1489_p2;
                icmp_ln60_reg_2202_pp0_iter58_reg <= icmp_ln60_reg_2202;
                lshr_ln45_2_reg_2041 <= lshr_ln45_2_fu_714_p2;
                lshr_ln45_reg_2021 <= lshr_ln45_fu_577_p2;
                lshr_ln46_2_reg_2081 <= lshr_ln46_2_fu_988_p2;
                lshr_ln46_reg_2061 <= lshr_ln46_fu_851_p2;
                mul4_reg_2149 <= grp_fu_217_p2;
                mul5_reg_2154 <= grp_fu_221_p2;
                mul_ac_i_i_reg_2115 <= grp_fu_201_p2;
                mul_ad_i_i_reg_2125 <= grp_fu_209_p2;
                mul_bc_i_i_reg_2130 <= grp_fu_213_p2;
                mul_bd_i_i_reg_2120 <= grp_fu_205_p2;
                or_ln45_1_reg_2011 <= or_ln45_1_fu_549_p2;
                or_ln45_reg_2031 <= or_ln45_fu_686_p2;
                or_ln46_1_reg_2051 <= or_ln46_1_fu_823_p2;
                or_ln46_reg_2071 <= or_ln46_fu_960_p2;
                p_r_3_reg_2142 <= grp_fu_193_p2;
                p_r_3_reg_2142_pp0_iter13_reg <= p_r_3_reg_2142;
                p_r_3_reg_2142_pp0_iter14_reg <= p_r_3_reg_2142_pp0_iter13_reg;
                p_r_3_reg_2142_pp0_iter15_reg <= p_r_3_reg_2142_pp0_iter14_reg;
                p_r_3_reg_2142_pp0_iter16_reg <= p_r_3_reg_2142_pp0_iter15_reg;
                p_r_3_reg_2142_pp0_iter17_reg <= p_r_3_reg_2142_pp0_iter16_reg;
                p_r_3_reg_2142_pp0_iter18_reg <= p_r_3_reg_2142_pp0_iter17_reg;
                p_r_3_reg_2142_pp0_iter19_reg <= p_r_3_reg_2142_pp0_iter18_reg;
                p_r_3_reg_2142_pp0_iter20_reg <= p_r_3_reg_2142_pp0_iter19_reg;
                p_r_3_reg_2142_pp0_iter21_reg <= p_r_3_reg_2142_pp0_iter20_reg;
                p_r_3_reg_2142_pp0_iter22_reg <= p_r_3_reg_2142_pp0_iter21_reg;
                p_r_3_reg_2142_pp0_iter23_reg <= p_r_3_reg_2142_pp0_iter22_reg;
                p_r_3_reg_2142_pp0_iter24_reg <= p_r_3_reg_2142_pp0_iter23_reg;
                p_r_3_reg_2142_pp0_iter25_reg <= p_r_3_reg_2142_pp0_iter24_reg;
                p_r_3_reg_2142_pp0_iter26_reg <= p_r_3_reg_2142_pp0_iter25_reg;
                p_r_3_reg_2142_pp0_iter27_reg <= p_r_3_reg_2142_pp0_iter26_reg;
                p_r_3_reg_2142_pp0_iter28_reg <= p_r_3_reg_2142_pp0_iter27_reg;
                p_r_3_reg_2142_pp0_iter29_reg <= p_r_3_reg_2142_pp0_iter28_reg;
                p_r_3_reg_2142_pp0_iter30_reg <= p_r_3_reg_2142_pp0_iter29_reg;
                p_r_3_reg_2142_pp0_iter31_reg <= p_r_3_reg_2142_pp0_iter30_reg;
                p_r_3_reg_2142_pp0_iter32_reg <= p_r_3_reg_2142_pp0_iter31_reg;
                p_r_3_reg_2142_pp0_iter33_reg <= p_r_3_reg_2142_pp0_iter32_reg;
                p_r_3_reg_2142_pp0_iter34_reg <= p_r_3_reg_2142_pp0_iter33_reg;
                p_r_3_reg_2142_pp0_iter35_reg <= p_r_3_reg_2142_pp0_iter34_reg;
                p_r_3_reg_2142_pp0_iter36_reg <= p_r_3_reg_2142_pp0_iter35_reg;
                p_r_3_reg_2142_pp0_iter37_reg <= p_r_3_reg_2142_pp0_iter36_reg;
                p_r_3_reg_2142_pp0_iter38_reg <= p_r_3_reg_2142_pp0_iter37_reg;
                p_r_3_reg_2142_pp0_iter39_reg <= p_r_3_reg_2142_pp0_iter38_reg;
                p_r_reg_2135 <= grp_fu_189_p2;
                p_r_reg_2135_pp0_iter13_reg <= p_r_reg_2135;
                p_r_reg_2135_pp0_iter14_reg <= p_r_reg_2135_pp0_iter13_reg;
                p_r_reg_2135_pp0_iter15_reg <= p_r_reg_2135_pp0_iter14_reg;
                p_r_reg_2135_pp0_iter16_reg <= p_r_reg_2135_pp0_iter15_reg;
                p_r_reg_2135_pp0_iter17_reg <= p_r_reg_2135_pp0_iter16_reg;
                p_r_reg_2135_pp0_iter18_reg <= p_r_reg_2135_pp0_iter17_reg;
                p_r_reg_2135_pp0_iter19_reg <= p_r_reg_2135_pp0_iter18_reg;
                p_r_reg_2135_pp0_iter20_reg <= p_r_reg_2135_pp0_iter19_reg;
                p_r_reg_2135_pp0_iter21_reg <= p_r_reg_2135_pp0_iter20_reg;
                p_r_reg_2135_pp0_iter22_reg <= p_r_reg_2135_pp0_iter21_reg;
                p_r_reg_2135_pp0_iter23_reg <= p_r_reg_2135_pp0_iter22_reg;
                p_r_reg_2135_pp0_iter24_reg <= p_r_reg_2135_pp0_iter23_reg;
                p_r_reg_2135_pp0_iter25_reg <= p_r_reg_2135_pp0_iter24_reg;
                p_r_reg_2135_pp0_iter26_reg <= p_r_reg_2135_pp0_iter25_reg;
                p_r_reg_2135_pp0_iter27_reg <= p_r_reg_2135_pp0_iter26_reg;
                p_r_reg_2135_pp0_iter28_reg <= p_r_reg_2135_pp0_iter27_reg;
                p_r_reg_2135_pp0_iter29_reg <= p_r_reg_2135_pp0_iter28_reg;
                p_r_reg_2135_pp0_iter30_reg <= p_r_reg_2135_pp0_iter29_reg;
                p_r_reg_2135_pp0_iter31_reg <= p_r_reg_2135_pp0_iter30_reg;
                p_r_reg_2135_pp0_iter32_reg <= p_r_reg_2135_pp0_iter31_reg;
                p_r_reg_2135_pp0_iter33_reg <= p_r_reg_2135_pp0_iter32_reg;
                p_r_reg_2135_pp0_iter34_reg <= p_r_reg_2135_pp0_iter33_reg;
                p_r_reg_2135_pp0_iter35_reg <= p_r_reg_2135_pp0_iter34_reg;
                p_r_reg_2135_pp0_iter36_reg <= p_r_reg_2135_pp0_iter35_reg;
                p_r_reg_2135_pp0_iter37_reg <= p_r_reg_2135_pp0_iter36_reg;
                p_r_reg_2135_pp0_iter38_reg <= p_r_reg_2135_pp0_iter37_reg;
                p_r_reg_2135_pp0_iter39_reg <= p_r_reg_2135_pp0_iter38_reg;
                p_t_1_reg_2109 <= p_t_1_fu_1391_p3;
                select_ln45_2_reg_1919 <= select_ln45_2_fu_323_p3;
                select_ln45_reg_1884 <= select_ln45_fu_269_p3;
                select_ln46_2_reg_1987 <= select_ln46_2_fu_431_p3;
                select_ln46_reg_1953 <= select_ln46_fu_377_p3;
                shl_ln45_1_reg_2046 <= shl_ln45_1_fu_733_p2;
                shl_ln45_reg_2026 <= shl_ln45_fu_596_p2;
                shl_ln46_1_reg_2086 <= shl_ln46_1_fu_1007_p2;
                shl_ln46_reg_2066 <= shl_ln46_fu_870_p2;
                shl_ln60_1_reg_2302 <= shl_ln60_1_fu_1727_p2;
                shl_ln60_reg_2288 <= shl_ln60_fu_1670_p2;
                sub_ln45_1_reg_1896 <= sub_ln45_1_fu_293_p2;
                sub_ln45_4_reg_1931 <= sub_ln45_4_fu_347_p2;
                sub_ln46_1_reg_1965 <= sub_ln46_1_fu_401_p2;
                sub_ln46_4_reg_1999 <= sub_ln46_4_fu_455_p2;
                sub_ln60_1_reg_2209 <= sub_ln60_1_fu_1495_p2;
                sub_ln60_3_reg_2237 <= sub_ln60_3_fu_1565_p2;
                sub_ln60_4_reg_2246 <= sub_ln60_4_fu_1577_p2;
                sub_ln60_reg_2197 <= sub_ln60_fu_1483_p2;
                tmp_14_reg_1948 <= test_M_real_int_reg(31 downto 31);
                tmp_14_reg_1948_pp0_iter1_reg <= tmp_14_reg_1948;
                tmp_21_reg_1982 <= test_M_imag_int_reg(31 downto 31);
                tmp_21_reg_1982_pp0_iter1_reg <= tmp_21_reg_1982;
                tmp_31_reg_2186 <= bitcast_ln735_fu_1439_p1(63 downto 63);
                tmp_31_reg_2186_pp0_iter58_reg <= tmp_31_reg_2186;
                tmp_34_reg_2226 <= bitcast_ln735_1_fu_1521_p1(63 downto 63);
                tmp_34_reg_2226_pp0_iter58_reg <= tmp_34_reg_2226;
                tmp_6_reg_1913 <= ref_M_imag_int_reg(31 downto 31);
                tmp_6_reg_1913_pp0_iter1_reg <= tmp_6_reg_1913;
                tmp_reg_1879 <= ref_M_real_int_reg(31 downto 31);
                tmp_reg_1879_pp0_iter1_reg <= tmp_reg_1879;
                trunc_ln45_1_reg_1903 <= trunc_ln45_1_fu_299_p1;
                trunc_ln45_4_reg_1938 <= trunc_ln45_4_fu_353_p1;
                trunc_ln46_1_reg_1972 <= trunc_ln46_1_fu_407_p1;
                trunc_ln46_4_reg_2006 <= trunc_ln46_4_fu_461_p1;
                trunc_ln60_2_reg_2214 <= trunc_ln60_2_fu_1501_p1;
                trunc_ln60_3_reg_2268 <= trunc_ln60_3_fu_1634_p1;
                trunc_ln60_7_reg_2251 <= trunc_ln60_7_fu_1583_p1;
                trunc_ln60_8_reg_2317 <= trunc_ln60_8_fu_1749_p1;
                x_assign_reg_2159 <= grp_fu_197_p2;
                    zext_ln45_5_reg_1926(4 downto 0) <= zext_ln45_5_fu_343_p1(4 downto 0);
                    zext_ln45_5_reg_1926_pp0_iter1_reg(4 downto 0) <= zext_ln45_5_reg_1926(4 downto 0);
                    zext_ln45_reg_1891(4 downto 0) <= zext_ln45_fu_289_p1(4 downto 0);
                    zext_ln45_reg_1891_pp0_iter1_reg(4 downto 0) <= zext_ln45_reg_1891(4 downto 0);
                    zext_ln46_5_reg_1994(4 downto 0) <= zext_ln46_5_fu_451_p1(4 downto 0);
                    zext_ln46_5_reg_1994_pp0_iter1_reg(4 downto 0) <= zext_ln46_5_reg_1994(4 downto 0);
                    zext_ln46_reg_1960(4 downto 0) <= zext_ln46_fu_397_p1(4 downto 0);
                    zext_ln46_reg_1960_pp0_iter1_reg(4 downto 0) <= zext_ln46_reg_1960(4 downto 0);
                    zext_ln60_1_reg_2192(51 downto 0) <= zext_ln60_1_fu_1479_p1(51 downto 0);
                    zext_ln60_6_reg_2232(51 downto 0) <= zext_ln60_6_fu_1561_p1(51 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= ap_phi_mux_agg_result_0_0_phi_fu_158_p10;
                ap_return_1_int_reg <= ap_phi_mux_agg_result_1_0_phi_fu_175_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                ref_M_imag_int_reg <= ref_M_imag;
                ref_M_real_int_reg <= ref_M_real;
                test_M_imag_int_reg <= test_M_imag;
                test_M_real_int_reg <= test_M_real;
            end if;
        end if;
    end process;
    zext_ln45_reg_1891(5) <= '0';
    zext_ln45_reg_1891_pp0_iter1_reg(5) <= '0';
    zext_ln45_5_reg_1926(5) <= '0';
    zext_ln45_5_reg_1926_pp0_iter1_reg(5) <= '0';
    zext_ln46_reg_1960(5) <= '0';
    zext_ln46_reg_1960_pp0_iter1_reg(5) <= '0';
    zext_ln46_5_reg_1994(5) <= '0';
    zext_ln46_5_reg_1994_pp0_iter1_reg(5) <= '0';
    zext_ln60_1_reg_2192(53 downto 52) <= "01";
    zext_ln60_6_reg_2232(53 downto 52) <= "01";
    LD_1_fu_1262_p1 <= pi_assign_2_fu_1250_p5(32 - 1 downto 0);
    LD_2_fu_1355_p1 <= pi_assign_3_fu_1343_p5(32 - 1 downto 0);
    LD_fu_1091_p1 <= pi_assign_fu_1079_p5(32 - 1 downto 0);
    add_ln45_1_fu_564_p2 <= std_logic_vector(unsigned(sub_ln45_1_reg_1896) + unsigned(ap_const_lv6_27));
    add_ln45_2_fu_1021_p2 <= std_logic_vector(unsigned(cond46_i_i_fu_1013_p3) + unsigned(zext_ln45_4_fu_1018_p1));
    add_ln45_3_fu_1066_p2 <= std_logic_vector(unsigned(select_ln45_1_fu_1049_p3) + unsigned(sext_ln45_2_fu_1062_p1));
    add_ln45_4_fu_602_p2 <= std_logic_vector(unsigned(sub_ln45_4_reg_1931) + unsigned(ap_const_lv6_28));
    add_ln45_5_fu_701_p2 <= std_logic_vector(unsigned(sub_ln45_4_reg_1931) + unsigned(ap_const_lv6_27));
    add_ln45_6_fu_1114_p2 <= std_logic_vector(unsigned(cond46_i_i54_fu_1106_p3) + unsigned(zext_ln45_9_fu_1111_p1));
    add_ln45_7_fu_1159_p2 <= std_logic_vector(unsigned(select_ln45_3_fu_1142_p3) + unsigned(sext_ln45_5_fu_1155_p1));
    add_ln45_fu_465_p2 <= std_logic_vector(unsigned(sub_ln45_1_reg_1896) + unsigned(ap_const_lv6_28));
    add_ln46_1_fu_838_p2 <= std_logic_vector(unsigned(sub_ln46_1_reg_1965) + unsigned(ap_const_lv6_27));
    add_ln46_2_fu_1192_p2 <= std_logic_vector(unsigned(cond46_i_i120_fu_1184_p3) + unsigned(zext_ln46_4_fu_1189_p1));
    add_ln46_3_fu_1237_p2 <= std_logic_vector(unsigned(select_ln46_1_fu_1220_p3) + unsigned(sext_ln46_2_fu_1233_p1));
    add_ln46_4_fu_876_p2 <= std_logic_vector(unsigned(sub_ln46_4_reg_1999) + unsigned(ap_const_lv6_28));
    add_ln46_5_fu_975_p2 <= std_logic_vector(unsigned(sub_ln46_4_reg_1999) + unsigned(ap_const_lv6_27));
    add_ln46_6_fu_1285_p2 <= std_logic_vector(unsigned(cond46_i_i188_fu_1277_p3) + unsigned(zext_ln46_9_fu_1282_p1));
    add_ln46_7_fu_1330_p2 <= std_logic_vector(unsigned(select_ln46_3_fu_1313_p3) + unsigned(sext_ln46_5_fu_1326_p1));
    add_ln46_fu_739_p2 <= std_logic_vector(unsigned(sub_ln46_1_reg_1965) + unsigned(ap_const_lv6_28));
    add_ln60_1_fu_1681_p2 <= std_logic_vector(unsigned(trunc_ln60_7_reg_2251) + unsigned(ap_const_lv11_7E1));
    add_ln60_fu_1608_p2 <= std_logic_vector(unsigned(trunc_ln60_2_reg_2214) + unsigned(ap_const_lv11_7E1));
    and_ln45_1_fu_642_p2 <= (select_ln45_2_reg_1919 and lshr_ln45_5_fu_636_p2);
    and_ln45_fu_505_p2 <= (select_ln45_reg_1884 and lshr_ln45_4_fu_499_p2);
    and_ln46_1_fu_916_p2 <= (select_ln46_2_reg_1987 and lshr_ln46_5_fu_910_p2);
    and_ln46_fu_779_p2 <= (select_ln46_reg_1953 and lshr_ln46_4_fu_773_p2);
    and_ln57_fu_1433_p2 <= (or_ln57_fu_1427_p2 and grp_fu_239_p2);
    and_ln60_1_fu_1796_p2 <= (xor_ln60_1_fu_1790_p2 and icmp_ln60_1_reg_2220_pp0_iter58_reg);
    and_ln60_fu_1781_p2 <= (xor_ln60_fu_1776_p2 and icmp_ln60_2_reg_2262);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1798_assign_proc : process(icmp_ln60_5_reg_2242_pp0_iter58_reg, icmp_ln60_6_reg_2257_pp0_iter58_reg, icmp_ln60_7_reg_2293)
    begin
                ap_condition_1798 <= ((icmp_ln60_7_reg_2293 = ap_const_lv1_0) and (icmp_ln60_6_reg_2257_pp0_iter58_reg = ap_const_lv1_1) and (icmp_ln60_5_reg_2242_pp0_iter58_reg = ap_const_lv1_0));
    end process;


    ap_condition_1802_assign_proc : process(icmp_ln60_5_reg_2242_pp0_iter58_reg, icmp_ln60_6_reg_2257_pp0_iter58_reg, icmp_ln60_7_reg_2293)
    begin
                ap_condition_1802 <= ((icmp_ln60_7_reg_2293 = ap_const_lv1_0) and (icmp_ln60_6_reg_2257_pp0_iter58_reg = ap_const_lv1_0) and (icmp_ln60_5_reg_2242_pp0_iter58_reg = ap_const_lv1_0));
    end process;


    ap_phi_mux_agg_result_0_0_phi_fu_158_p10_assign_proc : process(and_ln57_reg_2172_pp0_iter58_reg, icmp_ln60_5_reg_2242_pp0_iter58_reg, icmp_ln60_6_reg_2257_pp0_iter58_reg, icmp_ln60_7_reg_2293, storemerge4_i_fu_1810_p11, ap_phi_reg_pp0_iter59_agg_result_0_0_reg_154)
    begin
        if ((((ap_const_lv1_0 = and_ln57_reg_2172_pp0_iter58_reg) and (icmp_ln60_5_reg_2242_pp0_iter58_reg = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln57_reg_2172_pp0_iter58_reg) and (icmp_ln60_7_reg_2293 = ap_const_lv1_0) and (icmp_ln60_6_reg_2257_pp0_iter58_reg = ap_const_lv1_0) and (icmp_ln60_5_reg_2242_pp0_iter58_reg = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln57_reg_2172_pp0_iter58_reg) and (icmp_ln60_7_reg_2293 = ap_const_lv1_0) and (icmp_ln60_6_reg_2257_pp0_iter58_reg = ap_const_lv1_1) and (icmp_ln60_5_reg_2242_pp0_iter58_reg = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln57_reg_2172_pp0_iter58_reg) and (icmp_ln60_7_reg_2293 = ap_const_lv1_1) and (icmp_ln60_5_reg_2242_pp0_iter58_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_agg_result_0_0_phi_fu_158_p10 <= storemerge4_i_fu_1810_p11;
        else 
            ap_phi_mux_agg_result_0_0_phi_fu_158_p10 <= ap_phi_reg_pp0_iter59_agg_result_0_0_reg_154;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_0_phi_fu_175_p10_assign_proc : process(and_ln57_reg_2172_pp0_iter58_reg, icmp_ln60_5_reg_2242_pp0_iter58_reg, icmp_ln60_7_reg_2293, trunc_ln60_8_reg_2317, ap_phi_reg_pp0_iter59_agg_result_1_0_reg_171, select_ln60_6_fu_1854_p3, select_ln60_7_fu_1837_p3, ap_condition_1798, ap_condition_1802)
    begin
        if ((ap_const_lv1_0 = and_ln57_reg_2172_pp0_iter58_reg)) then
            if ((icmp_ln60_5_reg_2242_pp0_iter58_reg = ap_const_lv1_1)) then 
                ap_phi_mux_agg_result_1_0_phi_fu_175_p10 <= ap_const_lv32_0;
            elsif ((ap_const_boolean_1 = ap_condition_1802)) then 
                ap_phi_mux_agg_result_1_0_phi_fu_175_p10 <= select_ln60_7_fu_1837_p3;
            elsif ((ap_const_boolean_1 = ap_condition_1798)) then 
                ap_phi_mux_agg_result_1_0_phi_fu_175_p10 <= select_ln60_6_fu_1854_p3;
            elsif (((icmp_ln60_7_reg_2293 = ap_const_lv1_1) and (icmp_ln60_5_reg_2242_pp0_iter58_reg = ap_const_lv1_0))) then 
                ap_phi_mux_agg_result_1_0_phi_fu_175_p10 <= trunc_ln60_8_reg_2317;
            else 
                ap_phi_mux_agg_result_1_0_phi_fu_175_p10 <= ap_phi_reg_pp0_iter59_agg_result_1_0_reg_171;
            end if;
        else 
            ap_phi_mux_agg_result_1_0_phi_fu_175_p10 <= ap_phi_reg_pp0_iter59_agg_result_1_0_reg_171;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_agg_result_0_0_reg_154 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_agg_result_1_0_reg_171 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_return_0_assign_proc : process(ap_phi_mux_agg_result_0_0_phi_fu_158_p10, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= ap_phi_mux_agg_result_0_0_phi_fu_158_p10;
        else 
            ap_return_0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_phi_mux_agg_result_1_0_phi_fu_175_p10, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= ap_phi_mux_agg_result_1_0_phi_fu_175_p10;
        else 
            ap_return_1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ashr_ln60_1_fu_1743_p2 <= std_logic_vector(shift_right(signed(select_ln60_4_fu_1676_p3),to_integer(unsigned('0' & zext_ln60_5_fu_1739_p1(31-1 downto 0)))));
    ashr_ln60_fu_1648_p2 <= std_logic_vector(shift_right(signed(select_ln60_fu_1603_p3),to_integer(unsigned('0' & zext_ln60_2_fu_1644_p1(31-1 downto 0)))));
    bitcast_ln57_fu_1398_p1 <= abs_reg_2164_pp0_iter39_reg;
    bitcast_ln699_fu_1387_p1 <= xor_ln_fu_1379_p3;
    bitcast_ln735_1_fu_1521_p1 <= grp_fu_236_p1;
    bitcast_ln735_fu_1439_p1 <= grp_fu_233_p1;
    bitcast_ln777_1_fu_1266_p1 <= LD_1_fu_1262_p1;
    bitcast_ln777_2_fu_1359_p1 <= LD_2_fu_1355_p1;
    bitcast_ln777_fu_1095_p1 <= LD_fu_1091_p1;
    cond46_i_i120_fu_1184_p3 <= 
        lshr_ln46_reg_2061 when (icmp_ln46_3_reg_2056(0) = '1') else 
        shl_ln46_reg_2066;
    cond46_i_i188_fu_1277_p3 <= 
        lshr_ln46_2_reg_2081 when (icmp_ln46_7_reg_2076(0) = '1') else 
        shl_ln46_1_reg_2086;
    cond46_i_i54_fu_1106_p3 <= 
        lshr_ln45_2_reg_2041 when (icmp_ln45_7_reg_2036(0) = '1') else 
        shl_ln45_1_reg_2046;
    cond46_i_i_fu_1013_p3 <= 
        lshr_ln45_reg_2021 when (icmp_ln45_3_reg_2016(0) = '1') else 
        shl_ln45_reg_2026;
    f_ref_fu_1099_p3 <= 
        ap_const_lv32_0 when (icmp_ln45_reg_1874_pp0_iter1_reg(0) = '1') else 
        bitcast_ln777_fu_1095_p1;
    f_test_2_fu_1363_p3 <= 
        ap_const_lv32_0 when (icmp_ln46_4_reg_1977_pp0_iter1_reg(0) = '1') else 
        bitcast_ln777_2_fu_1359_p1;
    f_test_fu_1270_p3 <= 
        ap_const_lv32_0 when (icmp_ln46_reg_1943_pp0_iter1_reg(0) = '1') else 
        bitcast_ln777_1_fu_1266_p1;

    grp_fu_189_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_189_ce <= ap_const_logic_1;
        else 
            grp_fu_189_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_193_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_193_ce <= ap_const_logic_1;
        else 
            grp_fu_193_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_197_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_197_ce <= ap_const_logic_1;
        else 
            grp_fu_197_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_201_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_201_ce <= ap_const_logic_1;
        else 
            grp_fu_201_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_205_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_205_ce <= ap_const_logic_1;
        else 
            grp_fu_205_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_209_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_209_ce <= ap_const_logic_1;
        else 
            grp_fu_209_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_213_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_213_ce <= ap_const_logic_1;
        else 
            grp_fu_213_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_217_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_217_ce <= ap_const_logic_1;
        else 
            grp_fu_217_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_221_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_221_ce <= ap_const_logic_1;
        else 
            grp_fu_221_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_225_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_225_ce <= ap_const_logic_1;
        else 
            grp_fu_225_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_229_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_229_ce <= ap_const_logic_1;
        else 
            grp_fu_229_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_233_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_233_ce <= ap_const_logic_1;
        else 
            grp_fu_233_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_236_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_236_ce <= ap_const_logic_1;
        else 
            grp_fu_236_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_239_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_239_ce <= ap_const_logic_1;
        else 
            grp_fu_239_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_244_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_244_ce <= ap_const_logic_1;
        else 
            grp_fu_244_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln45_1_fu_484_p2 <= "1" when (signed(tmp_1_fu_474_p4) > signed(ap_const_lv5_0)) else "0";
    icmp_ln45_2_fu_510_p2 <= "0" when (and_ln45_fu_505_p2 = ap_const_lv32_0) else "1";
    icmp_ln45_3_fu_558_p2 <= "1" when (signed(add_ln45_fu_465_p2) > signed(ap_const_lv6_0)) else "0";
    icmp_ln45_4_fu_303_p2 <= "1" when (ref_M_imag_int_reg = ap_const_lv32_0) else "0";
    icmp_ln45_5_fu_621_p2 <= "1" when (signed(tmp_8_fu_611_p4) > signed(ap_const_lv5_0)) else "0";
    icmp_ln45_6_fu_647_p2 <= "0" when (and_ln45_1_fu_642_p2 = ap_const_lv32_0) else "1";
    icmp_ln45_7_fu_695_p2 <= "1" when (signed(add_ln45_4_fu_602_p2) > signed(ap_const_lv6_0)) else "0";
    icmp_ln45_fu_249_p2 <= "1" when (ref_M_real_int_reg = ap_const_lv32_0) else "0";
    icmp_ln46_1_fu_758_p2 <= "1" when (signed(tmp_15_fu_748_p4) > signed(ap_const_lv5_0)) else "0";
    icmp_ln46_2_fu_784_p2 <= "0" when (and_ln46_fu_779_p2 = ap_const_lv32_0) else "1";
    icmp_ln46_3_fu_832_p2 <= "1" when (signed(add_ln46_fu_739_p2) > signed(ap_const_lv6_0)) else "0";
    icmp_ln46_4_fu_411_p2 <= "1" when (test_M_imag_int_reg = ap_const_lv32_0) else "0";
    icmp_ln46_5_fu_895_p2 <= "1" when (signed(tmp_25_fu_885_p4) > signed(ap_const_lv5_0)) else "0";
    icmp_ln46_6_fu_921_p2 <= "0" when (and_ln46_1_fu_916_p2 = ap_const_lv32_0) else "1";
    icmp_ln46_7_fu_969_p2 <= "1" when (signed(add_ln46_4_fu_876_p2) > signed(ap_const_lv6_0)) else "0";
    icmp_ln46_fu_357_p2 <= "1" when (test_M_real_int_reg = ap_const_lv32_0) else "0";
    icmp_ln57_1_fu_1421_p2 <= "1" when (trunc_ln57_fu_1411_p1 = ap_const_lv23_0) else "0";
    icmp_ln57_fu_1415_p2 <= "0" when (tmp_23_fu_1401_p4 = ap_const_lv8_FF) else "1";
    icmp_ln60_1_fu_1515_p2 <= "1" when (signed(tmp_32_fu_1505_p4) > signed(ap_const_lv7_0)) else "0";
    icmp_ln60_2_fu_1629_p2 <= "1" when (sub_ln60_1_reg_2209 = ap_const_lv12_1F) else "0";
    icmp_ln60_3_fu_1638_p2 <= "1" when (unsigned(select_ln60_1_fu_1618_p3) < unsigned(ap_const_lv11_36)) else "0";
    icmp_ln60_4_fu_1664_p2 <= "1" when (tmp_33_fu_1654_p4 = ap_const_lv6_0) else "0";
    icmp_ln60_5_fu_1571_p2 <= "1" when (trunc_ln60_5_fu_1525_p1 = ap_const_lv63_0) else "0";
    icmp_ln60_6_fu_1597_p2 <= "1" when (signed(tmp_35_fu_1587_p4) > signed(ap_const_lv7_0)) else "0";
    icmp_ln60_7_fu_1702_p2 <= "1" when (sub_ln60_4_reg_2246 = ap_const_lv12_1F) else "0";
    icmp_ln60_8_fu_1733_p2 <= "1" when (unsigned(select_ln60_5_fu_1691_p3) < unsigned(ap_const_lv11_36)) else "0";
    icmp_ln60_9_fu_1721_p2 <= "1" when (tmp_36_fu_1711_p4 = ap_const_lv6_0) else "0";
    icmp_ln60_fu_1489_p2 <= "1" when (trunc_ln60_fu_1443_p1 = ap_const_lv63_0) else "0";
    lshr_ln45_1_fu_1027_p4 <= add_ln45_2_fu_1021_p2(63 downto 1);
    lshr_ln45_2_fu_714_p2 <= std_logic_vector(shift_right(unsigned(zext_ln45_6_fu_692_p1),to_integer(unsigned('0' & zext_ln45_12_fu_710_p1(31-1 downto 0)))));
    lshr_ln45_3_fu_1120_p4 <= add_ln45_6_fu_1114_p2(63 downto 1);
    lshr_ln45_4_fu_499_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln45_2_fu_495_p1(31-1 downto 0)))));
    lshr_ln45_5_fu_636_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln45_10_fu_632_p1(31-1 downto 0)))));
    lshr_ln45_fu_577_p2 <= std_logic_vector(shift_right(unsigned(zext_ln45_1_fu_555_p1),to_integer(unsigned('0' & zext_ln45_3_fu_573_p1(31-1 downto 0)))));
    lshr_ln46_1_fu_1198_p4 <= add_ln46_2_fu_1192_p2(63 downto 1);
    lshr_ln46_2_fu_988_p2 <= std_logic_vector(shift_right(unsigned(zext_ln46_6_fu_966_p1),to_integer(unsigned('0' & zext_ln46_12_fu_984_p1(31-1 downto 0)))));
    lshr_ln46_3_fu_1291_p4 <= add_ln46_6_fu_1285_p2(63 downto 1);
    lshr_ln46_4_fu_773_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln46_2_fu_769_p1(31-1 downto 0)))));
    lshr_ln46_5_fu_910_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln46_10_fu_906_p1(31-1 downto 0)))));
    lshr_ln46_fu_851_p2 <= std_logic_vector(shift_right(unsigned(zext_ln46_1_fu_829_p1),to_integer(unsigned('0' & zext_ln46_3_fu_847_p1(31-1 downto 0)))));
    or_ln45_1_fu_549_p2 <= (phi_ln45_fu_516_p2 or phi_ln45_2_fu_543_p2);
    or_ln45_fu_686_p2 <= (phi_ln45_3_fu_680_p2 or phi_ln45_1_fu_653_p2);
    or_ln46_1_fu_823_p2 <= (phi_ln46_fu_790_p2 or phi_ln46_2_fu_817_p2);
    or_ln46_fu_960_p2 <= (phi_ln46_3_fu_954_p2 or phi_ln46_1_fu_927_p2);
    or_ln57_fu_1427_p2 <= (icmp_ln57_fu_1415_p2 or icmp_ln57_1_fu_1421_p2);
    or_ln60_fu_1786_p2 <= (icmp_ln60_reg_2202_pp0_iter58_reg or icmp_ln60_2_reg_2262);
    p_t_1_fu_1391_p3 <= 
        ap_const_lv32_80000000 when (icmp_ln45_4_reg_1908_pp0_iter1_reg(0) = '1') else 
        bitcast_ln699_fu_1387_p1;
    phi_ln45_1_fu_653_p2 <= (icmp_ln45_6_fu_647_p2 and icmp_ln45_5_fu_621_p2);
    phi_ln45_2_fu_543_p2 <= (xor_ln45_fu_530_p2 and tmp_3_fu_536_p3);
    phi_ln45_3_fu_680_p2 <= (xor_ln45_1_fu_667_p2 and tmp_11_fu_673_p3);
    phi_ln45_fu_516_p2 <= (icmp_ln45_2_fu_510_p2 and icmp_ln45_1_fu_484_p2);
    phi_ln46_1_fu_927_p2 <= (icmp_ln46_6_fu_921_p2 and icmp_ln46_5_fu_895_p2);
    phi_ln46_2_fu_817_p2 <= (xor_ln46_fu_804_p2 and tmp_19_fu_810_p3);
    phi_ln46_3_fu_954_p2 <= (xor_ln46_1_fu_941_p2 and tmp_28_fu_947_p3);
    phi_ln46_fu_790_p2 <= (icmp_ln46_2_fu_784_p2 and icmp_ln46_1_fu_758_p2);
    pi_assign_1_fu_1172_p5 <= (zext_ln45_11_fu_1130_p1(63 downto 32) & tmp_10_fu_1165_p3 & zext_ln45_11_fu_1130_p1(22 downto 0));
    pi_assign_2_fu_1250_p5 <= (zext_ln46_8_fu_1208_p1(63 downto 32) & tmp_16_fu_1243_p3 & zext_ln46_8_fu_1208_p1(22 downto 0));
    pi_assign_3_fu_1343_p5 <= (zext_ln46_11_fu_1301_p1(63 downto 32) & tmp_22_fu_1336_p3 & zext_ln46_11_fu_1301_p1(22 downto 0));
    pi_assign_fu_1079_p5 <= (zext_ln45_8_fu_1037_p1(63 downto 32) & tmp_5_fu_1072_p3 & zext_ln45_8_fu_1037_p1(22 downto 0));
    select_ln45_1_fu_1049_p3 <= 
        ap_const_lv8_7F when (tmp_4_fu_1041_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln45_2_fu_323_p3 <= 
        sub_ln45_3_fu_317_p2 when (tmp_6_fu_309_p3(0) = '1') else 
        ref_M_imag_int_reg;
    select_ln45_3_fu_1142_p3 <= 
        ap_const_lv8_7F when (tmp_13_fu_1134_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln45_fu_269_p3 <= 
        sub_ln45_fu_263_p2 when (tmp_fu_255_p3(0) = '1') else 
        ref_M_real_int_reg;
    select_ln46_1_fu_1220_p3 <= 
        ap_const_lv8_7F when (tmp_20_fu_1212_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln46_2_fu_431_p3 <= 
        sub_ln46_3_fu_425_p2 when (tmp_21_fu_417_p3(0) = '1') else 
        test_M_imag_int_reg;
    select_ln46_3_fu_1313_p3 <= 
        ap_const_lv8_7F when (tmp_30_fu_1305_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln46_fu_377_p3 <= 
        sub_ln46_fu_371_p2 when (tmp_14_fu_363_p3(0) = '1') else 
        test_M_real_int_reg;
    select_ln60_1_fu_1618_p3 <= 
        add_ln60_fu_1608_p2 when (icmp_ln60_1_reg_2220(0) = '1') else 
        sub_ln60_2_fu_1613_p2;
    select_ln60_4_fu_1676_p3 <= 
        sub_ln60_3_reg_2237 when (tmp_34_reg_2226(0) = '1') else 
        zext_ln60_6_reg_2232;
    select_ln60_5_fu_1691_p3 <= 
        add_ln60_1_fu_1681_p2 when (icmp_ln60_6_reg_2257(0) = '1') else 
        sub_ln60_5_fu_1686_p2;
    select_ln60_6_fu_1854_p3 <= 
        trunc_ln60_9_fu_1851_p1 when (icmp_ln60_8_reg_2307(0) = '1') else 
        select_ln60_9_fu_1844_p3;
    select_ln60_7_fu_1837_p3 <= 
        shl_ln60_1_reg_2302 when (icmp_ln60_9_reg_2297(0) = '1') else 
        ap_const_lv32_0;
    select_ln60_8_fu_1753_p3 <= 
        ap_const_lv32_FFFFFFFF when (tmp_31_reg_2186_pp0_iter58_reg(0) = '1') else 
        ap_const_lv32_0;
    select_ln60_9_fu_1844_p3 <= 
        ap_const_lv32_FFFFFFFF when (tmp_34_reg_2226_pp0_iter58_reg(0) = '1') else 
        ap_const_lv32_0;
    select_ln60_fu_1603_p3 <= 
        sub_ln60_reg_2197 when (tmp_31_reg_2186(0) = '1') else 
        zext_ln60_1_reg_2192;
        sext_ln45_1_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln45_2_fu_583_p2),32));

        sext_ln45_2_fu_1062_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln45_6_fu_1057_p2),8));

        sext_ln45_3_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln45_5_fu_701_p2),32));

        sext_ln45_4_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln45_5_fu_720_p2),32));

        sext_ln45_5_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln45_7_fu_1150_p2),8));

        sext_ln45_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln45_1_fu_564_p2),32));

        sext_ln46_1_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln46_2_fu_857_p2),32));

        sext_ln46_2_fu_1233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln46_6_fu_1228_p2),8));

        sext_ln46_3_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln46_5_fu_975_p2),32));

        sext_ln46_4_fu_999_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln46_5_fu_994_p2),32));

        sext_ln46_5_fu_1326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln46_7_fu_1321_p2),8));

        sext_ln46_fu_843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln46_1_fu_838_p2),32));

    shl_ln45_1_fu_733_p2 <= std_logic_vector(shift_left(unsigned(zext_ln45_6_fu_692_p1),to_integer(unsigned('0' & zext_ln45_13_fu_729_p1(31-1 downto 0)))));
    shl_ln45_fu_596_p2 <= std_logic_vector(shift_left(unsigned(zext_ln45_1_fu_555_p1),to_integer(unsigned('0' & zext_ln45_7_fu_592_p1(31-1 downto 0)))));
    shl_ln46_1_fu_1007_p2 <= std_logic_vector(shift_left(unsigned(zext_ln46_6_fu_966_p1),to_integer(unsigned('0' & zext_ln46_13_fu_1003_p1(31-1 downto 0)))));
    shl_ln46_fu_870_p2 <= std_logic_vector(shift_left(unsigned(zext_ln46_1_fu_829_p1),to_integer(unsigned('0' & zext_ln46_7_fu_866_p1(31-1 downto 0)))));
    shl_ln60_1_fu_1727_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln60_10_fu_1707_p1),to_integer(unsigned('0' & zext_ln60_7_fu_1698_p1(31-1 downto 0)))));
    shl_ln60_fu_1670_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln60_3_fu_1634_p1),to_integer(unsigned('0' & zext_ln60_4_fu_1625_p1(31-1 downto 0)))));
    storemerge4_i_fu_1810_p10 <= ((icmp_ln60_reg_2202_pp0_iter58_reg & and_ln60_fu_1781_p2) & and_ln60_1_fu_1796_p2);
    storemerge4_i_fu_1810_p6 <= 
        trunc_ln60_4_fu_1760_p1 when (icmp_ln60_3_reg_2273(0) = '1') else 
        select_ln60_8_fu_1753_p3;
    storemerge4_i_fu_1810_p8 <= 
        shl_ln60_reg_2288 when (icmp_ln60_4_reg_2283(0) = '1') else 
        ap_const_lv32_0;
    storemerge4_i_fu_1810_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    sub_ln45_1_fu_293_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln45_fu_289_p1));
    sub_ln45_2_fu_583_p2 <= std_logic_vector(unsigned(ap_const_lv6_19) - unsigned(sub_ln45_1_reg_1896));
    sub_ln45_3_fu_317_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(ref_M_imag_int_reg));
    sub_ln45_4_fu_347_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln45_5_fu_343_p1));
    sub_ln45_5_fu_720_p2 <= std_logic_vector(unsigned(ap_const_lv6_19) - unsigned(sub_ln45_4_reg_1931));
    sub_ln45_6_fu_1057_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) - unsigned(zext_ln45_reg_1891_pp0_iter1_reg));
    sub_ln45_7_fu_1150_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) - unsigned(zext_ln45_5_reg_1926_pp0_iter1_reg));
    sub_ln45_8_fu_490_p2 <= std_logic_vector(signed(ap_const_lv5_19) - signed(trunc_ln45_1_reg_1903));
    sub_ln45_9_fu_627_p2 <= std_logic_vector(signed(ap_const_lv5_19) - signed(trunc_ln45_4_reg_1938));
    sub_ln45_fu_263_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(ref_M_real_int_reg));
    sub_ln46_1_fu_401_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln46_fu_397_p1));
    sub_ln46_2_fu_857_p2 <= std_logic_vector(unsigned(ap_const_lv6_19) - unsigned(sub_ln46_1_reg_1965));
    sub_ln46_3_fu_425_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(test_M_imag_int_reg));
    sub_ln46_4_fu_455_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln46_5_fu_451_p1));
    sub_ln46_5_fu_994_p2 <= std_logic_vector(unsigned(ap_const_lv6_19) - unsigned(sub_ln46_4_reg_1999));
    sub_ln46_6_fu_1228_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) - unsigned(zext_ln46_reg_1960_pp0_iter1_reg));
    sub_ln46_7_fu_1321_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) - unsigned(zext_ln46_5_reg_1994_pp0_iter1_reg));
    sub_ln46_8_fu_764_p2 <= std_logic_vector(signed(ap_const_lv5_19) - signed(trunc_ln46_1_reg_1972));
    sub_ln46_9_fu_901_p2 <= std_logic_vector(signed(ap_const_lv5_19) - signed(trunc_ln46_4_reg_2006));
    sub_ln46_fu_371_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(test_M_real_int_reg));
    sub_ln60_1_fu_1495_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln60_fu_1463_p1));
    sub_ln60_2_fu_1613_p2 <= std_logic_vector(unsigned(ap_const_lv11_1F) - unsigned(trunc_ln60_2_reg_2214));
    sub_ln60_3_fu_1565_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln60_6_fu_1561_p1));
    sub_ln60_4_fu_1577_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln60_3_fu_1545_p1));
    sub_ln60_5_fu_1686_p2 <= std_logic_vector(unsigned(ap_const_lv11_1F) - unsigned(trunc_ln60_7_reg_2251));
    sub_ln60_fu_1483_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln60_1_fu_1479_p1));
    tmp_10_fu_1165_p3 <= (tmp_6_reg_1913_pp0_iter1_reg & add_ln45_7_fu_1159_p2);
    tmp_11_fu_673_p2 <= add_ln45_4_fu_602_p2(5 - 1 downto 0);
    tmp_12_fu_385_p1 <= 
        sub_ln46_fu_371_p2 when (tmp_14_fu_363_p3(0) = '1') else 
        test_M_real_int_reg;
    tmp_13_fu_1134_p3 <= add_ln45_6_fu_1114_p2(25 downto 25);
    tmp_14_fu_363_p3 <= test_M_real_int_reg(31 downto 31);
    tmp_15_fu_748_p4 <= add_ln46_fu_739_p2(5 downto 1);
    tmp_16_fu_1243_p3 <= (tmp_14_reg_1948_pp0_iter1_reg & add_ln46_3_fu_1237_p2);
    tmp_17_fu_796_p3 <= add_ln46_fu_739_p2(5 downto 5);
    tmp_18_fu_439_p1 <= 
        sub_ln46_3_fu_425_p2 when (tmp_21_fu_417_p3(0) = '1') else 
        test_M_imag_int_reg;
    tmp_19_fu_810_p2 <= add_ln46_fu_739_p2(5 - 1 downto 0);
    tmp_1_fu_474_p4 <= add_ln45_fu_465_p2(5 downto 1);
    tmp_20_fu_1212_p3 <= add_ln46_2_fu_1192_p2(25 downto 25);
    tmp_21_fu_417_p3 <= test_M_imag_int_reg(31 downto 31);
    tmp_22_fu_1336_p3 <= (tmp_21_reg_1982_pp0_iter1_reg & add_ln46_7_fu_1330_p2);
    tmp_23_fu_1401_p4 <= bitcast_ln57_fu_1398_p1(30 downto 23);
    tmp_25_fu_885_p4 <= add_ln46_4_fu_876_p2(5 downto 1);
    tmp_26_fu_1455_p3 <= bitcast_ln735_fu_1439_p1(62 downto 52);
    tmp_27_fu_933_p3 <= add_ln46_4_fu_876_p2(5 downto 5);
    tmp_28_fu_947_p2 <= add_ln46_4_fu_876_p2(5 - 1 downto 0);
    tmp_29_fu_1537_p3 <= bitcast_ln735_1_fu_1521_p1(62 downto 52);
    tmp_2_fu_522_p3 <= add_ln45_fu_465_p2(5 downto 5);
    tmp_30_fu_1305_p3 <= add_ln46_6_fu_1285_p2(25 downto 25);
    tmp_32_fu_1505_p4 <= sub_ln60_1_fu_1495_p2(11 downto 5);
    tmp_33_fu_1654_p4 <= select_ln60_1_fu_1618_p3(10 downto 5);
    tmp_35_fu_1587_p4 <= sub_ln60_4_fu_1577_p2(11 downto 5);
    tmp_36_fu_1711_p4 <= select_ln60_5_fu_1691_p3(10 downto 5);
    tmp_3_fu_536_p2 <= add_ln45_fu_465_p2(5 - 1 downto 0);
    tmp_4_fu_1041_p3 <= add_ln45_2_fu_1021_p2(25 downto 25);
    tmp_5_fu_1072_p3 <= (tmp_reg_1879_pp0_iter1_reg & add_ln45_3_fu_1066_p2);
    tmp_6_fu_309_p3 <= ref_M_imag_int_reg(31 downto 31);
    tmp_7_fu_331_p1 <= 
        sub_ln45_3_fu_317_p2 when (tmp_6_fu_309_p3(0) = '1') else 
        ref_M_imag_int_reg;
    tmp_8_fu_611_p4 <= add_ln45_4_fu_602_p2(5 downto 1);
    tmp_9_fu_659_p3 <= add_ln45_4_fu_602_p2(5 downto 5);
    tmp_fu_255_p3 <= ref_M_real_int_reg(31 downto 31);
    tmp_s_fu_277_p1 <= 
        sub_ln45_fu_263_p2 when (tmp_fu_255_p3(0) = '1') else 
        ref_M_real_int_reg;
    trunc_ln45_1_fu_299_p1 <= sub_ln45_1_fu_293_p2(5 - 1 downto 0);
    trunc_ln45_3_fu_339_p1 <= tmp_7_fu_331_p3(5 - 1 downto 0);
    trunc_ln45_4_fu_353_p1 <= sub_ln45_4_fu_347_p2(5 - 1 downto 0);
    trunc_ln45_fu_285_p1 <= tmp_s_fu_277_p3(5 - 1 downto 0);
    trunc_ln46_1_fu_407_p1 <= sub_ln46_1_fu_401_p2(5 - 1 downto 0);
    trunc_ln46_3_fu_447_p1 <= tmp_18_fu_439_p3(5 - 1 downto 0);
    trunc_ln46_4_fu_461_p1 <= sub_ln46_4_fu_455_p2(5 - 1 downto 0);
    trunc_ln46_fu_393_p1 <= tmp_12_fu_385_p3(5 - 1 downto 0);
    trunc_ln57_fu_1411_p1 <= bitcast_ln57_fu_1398_p1(23 - 1 downto 0);
    trunc_ln60_10_fu_1707_p1 <= select_ln60_4_fu_1676_p3(32 - 1 downto 0);
    trunc_ln60_1_fu_1467_p1 <= bitcast_ln735_fu_1439_p1(52 - 1 downto 0);
    trunc_ln60_2_fu_1501_p1 <= sub_ln60_1_fu_1495_p2(11 - 1 downto 0);
    trunc_ln60_3_fu_1634_p1 <= select_ln60_fu_1603_p3(32 - 1 downto 0);
    trunc_ln60_4_fu_1760_p1 <= ashr_ln60_reg_2278(32 - 1 downto 0);
    trunc_ln60_5_fu_1525_p1 <= bitcast_ln735_1_fu_1521_p1(63 - 1 downto 0);
    trunc_ln60_6_fu_1549_p1 <= bitcast_ln735_1_fu_1521_p1(52 - 1 downto 0);
    trunc_ln60_7_fu_1583_p1 <= sub_ln60_4_fu_1577_p2(11 - 1 downto 0);
    trunc_ln60_8_fu_1749_p1 <= select_ln60_4_fu_1676_p3(32 - 1 downto 0);
    trunc_ln60_9_fu_1851_p1 <= ashr_ln60_1_reg_2312(32 - 1 downto 0);
    trunc_ln60_fu_1443_p1 <= bitcast_ln735_fu_1439_p1(63 - 1 downto 0);
    trunc_ln699_fu_1375_p1 <= pi_assign_1_fu_1172_p5(31 - 1 downto 0);
    xor_ln45_1_fu_667_p2 <= (tmp_9_fu_659_p3 xor ap_const_lv1_1);
    xor_ln45_fu_530_p2 <= (tmp_2_fu_522_p3 xor ap_const_lv1_1);
    xor_ln46_1_fu_941_p2 <= (tmp_27_fu_933_p3 xor ap_const_lv1_1);
    xor_ln46_fu_804_p2 <= (tmp_17_fu_796_p3 xor ap_const_lv1_1);
    xor_ln60_1_fu_1790_p2 <= (or_ln60_fu_1786_p2 xor ap_const_lv1_1);
    xor_ln60_fu_1776_p2 <= (icmp_ln60_reg_2202_pp0_iter58_reg xor ap_const_lv1_1);
    xor_ln699_fu_1370_p2 <= (tmp_6_reg_1913_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln_fu_1379_p3 <= (xor_ln699_fu_1370_p2 & trunc_ln699_fu_1375_p1);
    zext_ln45_10_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln45_9_fu_627_p2),32));
    zext_ln45_11_fu_1130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln45_3_fu_1120_p4),64));
    zext_ln45_12_fu_710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln45_3_fu_706_p1),64));
    zext_ln45_13_fu_729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln45_4_fu_725_p1),64));
    zext_ln45_1_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_reg_1884),64));
    zext_ln45_2_fu_495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln45_8_fu_490_p2),32));
    zext_ln45_3_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln45_fu_569_p1),64));
    zext_ln45_4_fu_1018_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln45_1_reg_2011),64));
    zext_ln45_5_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln45_3_fu_339_p1),6));
    zext_ln45_6_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_2_reg_1919),64));
    zext_ln45_7_fu_592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln45_1_fu_588_p1),64));
    zext_ln45_8_fu_1037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln45_1_fu_1027_p4),64));
    zext_ln45_9_fu_1111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln45_reg_2031),64));
    zext_ln45_fu_289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln45_fu_285_p1),6));
    zext_ln46_10_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln46_9_fu_901_p2),32));
    zext_ln46_11_fu_1301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln46_3_fu_1291_p4),64));
    zext_ln46_12_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln46_3_fu_980_p1),64));
    zext_ln46_13_fu_1003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln46_4_fu_999_p1),64));
    zext_ln46_1_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_reg_1953),64));
    zext_ln46_2_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln46_8_fu_764_p2),32));
    zext_ln46_3_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln46_fu_843_p1),64));
    zext_ln46_4_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln46_1_reg_2051),64));
    zext_ln46_5_fu_451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln46_3_fu_447_p1),6));
    zext_ln46_6_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_2_reg_1987),64));
    zext_ln46_7_fu_866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln46_1_fu_862_p1),64));
    zext_ln46_8_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln46_1_fu_1198_p4),64));
    zext_ln46_9_fu_1282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln46_reg_2071),64));
    zext_ln46_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln46_fu_393_p1),6));
    zext_ln60_1_cast_fu_1471_p3 <= (ap_const_lv1_1 & trunc_ln60_1_fu_1467_p1);
    zext_ln60_1_fu_1479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln60_1_cast_fu_1471_p3),54));
    zext_ln60_2_fu_1644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln60_1_fu_1618_p3),54));
    zext_ln60_3_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_1537_p3),12));
    zext_ln60_4_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln60_1_fu_1618_p3),32));
    zext_ln60_5_fu_1739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln60_5_fu_1691_p3),54));
    zext_ln60_6_cast_fu_1553_p3 <= (ap_const_lv1_1 & trunc_ln60_6_fu_1549_p1);
    zext_ln60_6_fu_1561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln60_6_cast_fu_1553_p3),54));
    zext_ln60_7_fu_1698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln60_5_fu_1691_p3),32));
    zext_ln60_fu_1463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_1455_p3),12));
end behav;
