\hypertarget{group___a_d_c___private___macros}{}\doxysection{ADC Private Macros}
\label{group___a_d_c___private___macros}\index{ADC Private Macros@{ADC Private Macros}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae0a756185e38880e207678e60d10853c}{IS\+\_\+\+ADC\+\_\+\+CONVERSIONDATAMGT}}(DATA)
\begin{DoxyCompactList}\small\item\em Verify the ADC data conversion setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}{ADC\+\_\+\+GET\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (LL\+\_\+\+ADC\+\_\+\+Get\+Resolution((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance))
\begin{DoxyCompactList}\small\item\em Return resolution bits in CFGR register RES\mbox{[}1\+:0\mbox{]} field. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Error\+Code = \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE}})
\begin{DoxyCompactList}\small\item\em Clear ADC error code (set it to no error code \char`\"{}\+HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE\char`\"{}). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gafe3a7a04ff078c62ae98b19403f696c7}{ADC\+\_\+\+IS\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verification of ADC state\+: enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga5df8ea820271c854b85617162b08c6d3}{ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING\+\_\+\+REGULAR}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+Is\+Conversion\+Ongoing((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance))
\begin{DoxyCompactList}\small\item\em Check if conversion is on going on regular group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad7012e65fc6a4657fe6d15b1d9364d67}{ADC\+\_\+\+IS\+\_\+\+SYNCHRONOUS\+\_\+\+CLOCK\+\_\+\+MODE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\mbox{\hyperlink{group___peripheral__declaration_gaf14f3ee44d5eab3d8f7dac1006cb5582}{ADC12\+\_\+\+COMMON}}-\/$>$CCR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\+\_\+\+CCR\+\_\+\+CKMODE}}) != 0\+UL)
\begin{DoxyCompactList}\small\item\em Check if ADC clock mode is synchronous. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET}}~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}
\begin{DoxyCompactList}\small\item\em Simultaneously clear and set specific bits of the handle State. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga485c12f57d082232da8e219ae6b4f44b}{IS\+\_\+\+ADC\+\_\+\+RANGE}}(\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+,  \+\_\+\+\_\+\+ADC\+\_\+\+VALUE\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+ADC\+\_\+\+VALUE\+\_\+\+\_\+) $<$= \+\_\+\+\_\+\+LL\+\_\+\+ADC\+\_\+\+DIGITAL\+\_\+\+SCALE(\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Verify that a given value is aligned with the ADC resolution range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga4d294f9233f769141602ad28f5934695}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+NB\+\_\+\+CONV}}(\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $>$= (1UL)) \&\& ((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $<$= (16UL)))
\begin{DoxyCompactList}\small\item\em Verify the length of the scheduled regular conversions group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga5883ebe5aa1b4424a532439dbb2e9428}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISCONT\+\_\+\+NUMBER}}(NUMBER)~(((NUMBER) $>$= (1UL)) \&\& ((NUMBER) $<$= (8UL)))
\begin{DoxyCompactList}\small\item\em Verify the number of scheduled regular conversions in discontinuous mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga7118e43c49043f69e1f5a9c0cb9838ba}{IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER}}(\+\_\+\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC clock setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaf59f31238af51285241d76a0ff60b61e}{IS\+\_\+\+ADC\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC resolution setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae63cdb39664a2a1f96e106a20bcfd6b6}{IS\+\_\+\+ADC\+\_\+\+RESOLUTION\+\_\+8\+\_\+\+BITS}}(\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+) == \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n_ga39925af93719877bdcc5664e4b95e69a}{ADC\+\_\+\+RESOLUTION\+\_\+8B}}))
\begin{DoxyCompactList}\small\item\em Verify the ADC resolution setting when limited to 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gab91c46d2f017e319598f47c1f0cf52aa}{IS\+\_\+\+ADC\+\_\+\+SCAN\+\_\+\+MODE}}(\+\_\+\+\_\+\+SCAN\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC scan mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga7d7bb6f7b1c445c392d64e54b75741b7}{IS\+\_\+\+ADC\+\_\+\+EXTTRIG\+\_\+\+EDGE}}(\+\_\+\+\_\+\+EDGE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC edge trigger setting for regular group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga01c7eb7067459044cab3736cf333cebf}{IS\+\_\+\+ADC\+\_\+\+EXTTRIG}}(\+\_\+\+\_\+\+REGTRIG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC regular conversions external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad338383404104dbaaeb11dd35c307c50}{IS\+\_\+\+ADC\+\_\+\+EOC\+\_\+\+SELECTION}}(\+\_\+\+\_\+\+EOC\+\_\+\+SELECTION\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC regular conversions check for converted data availability. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga98356ff17378f4a8f7136d931bda3337}{IS\+\_\+\+ADC\+\_\+\+OVERRUN}}(\+\_\+\+\_\+\+OVR\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC regular conversions overrun handling. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gac8f170c8a85df2517d8441f4d41c0341}{IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME}}(\+\_\+\+\_\+\+TIME\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC conversions sampling time. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga3867aaca9226684d9ba1693dd9131e2a}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK}}(\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC regular channel setting. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}\label{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CLEAR\_ERRORCODE@{ADC\_CLEAR\_ERRORCODE}}
\index{ADC\_CLEAR\_ERRORCODE@{ADC\_CLEAR\_ERRORCODE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_CLEAR\_ERRORCODE}{ADC\_CLEAR\_ERRORCODE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Error\+Code = \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE}})}



Clear ADC error code (set it to no error code \char`\"{}\+HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE\char`\"{}). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00955}{955}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}\label{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_GET\_RESOLUTION@{ADC\_GET\_RESOLUTION}}
\index{ADC\_GET\_RESOLUTION@{ADC\_GET\_RESOLUTION}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_GET\_RESOLUTION}{ADC\_GET\_RESOLUTION}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+GET\+\_\+\+RESOLUTION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  (LL\+\_\+\+ADC\+\_\+\+Get\+Resolution((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance))}



Return resolution bits in CFGR register RES\mbox{[}1\+:0\mbox{]} field. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Value} & of bitfield RES in CFGR register. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00947}{947}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga5df8ea820271c854b85617162b08c6d3}\label{group___a_d_c___private___macros_ga5df8ea820271c854b85617162b08c6d3}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_IS\_CONVERSION\_ONGOING\_REGULAR@{ADC\_IS\_CONVERSION\_ONGOING\_REGULAR}}
\index{ADC\_IS\_CONVERSION\_ONGOING\_REGULAR@{ADC\_IS\_CONVERSION\_ONGOING\_REGULAR}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_IS\_CONVERSION\_ONGOING\_REGULAR}{ADC\_IS\_CONVERSION\_ONGOING\_REGULAR}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING\+\_\+\+REGULAR(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  (LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+Is\+Conversion\+Ongoing((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance))}



Check if conversion is on going on regular group. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Value} & \char`\"{}0\char`\"{} (no conversion is on going) or value \char`\"{}1\char`\"{} (conversion is on going) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00972}{972}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gafe3a7a04ff078c62ae98b19403f696c7}\label{group___a_d_c___private___macros_gafe3a7a04ff078c62ae98b19403f696c7}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_IS\_ENABLE@{ADC\_IS\_ENABLE}}
\index{ADC\_IS\_ENABLE@{ADC\_IS\_ENABLE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_IS\_ENABLE}{ADC\_IS\_ENABLE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IS\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ ((\ ((((\_\_HANDLE\_\_)-\/>Instance-\/>CR)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}}))\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}})\ \&\&\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ ((((\_\_HANDLE\_\_)-\/>Instance-\/>ISR)\ \&\ \mbox{\hyperlink{group___a_d_c__flags__definition_gaf1a4a140115121cc0ec1f821d2c8c199}{ADC\_FLAG\_RDY}})\ ==\ \mbox{\hyperlink{group___a_d_c__flags__definition_gaf1a4a140115121cc0ec1f821d2c8c199}{ADC\_FLAG\_RDY}})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ )\ ?\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792}{SET}}\ :\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\end{DoxyCode}


Verification of ADC state\+: enabled or disabled. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & (ADC enabled) or RESET (ADC disabled) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00962}{962}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gad7012e65fc6a4657fe6d15b1d9364d67}\label{group___a_d_c___private___macros_gad7012e65fc6a4657fe6d15b1d9364d67}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_IS\_SYNCHRONOUS\_CLOCK\_MODE@{ADC\_IS\_SYNCHRONOUS\_CLOCK\_MODE}}
\index{ADC\_IS\_SYNCHRONOUS\_CLOCK\_MODE@{ADC\_IS\_SYNCHRONOUS\_CLOCK\_MODE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_IS\_SYNCHRONOUS\_CLOCK\_MODE}{ADC\_IS\_SYNCHRONOUS\_CLOCK\_MODE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IS\+\_\+\+SYNCHRONOUS\+\_\+\+CLOCK\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_gaf14f3ee44d5eab3d8f7dac1006cb5582}{ADC12\+\_\+\+COMMON}}-\/$>$CCR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\+\_\+\+CCR\+\_\+\+CKMODE}}) != 0\+UL)}



Check if ADC clock mode is synchronous. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & (clock mode is synchronous) or RESET (clock mode is asynchronous) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00986}{986}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}\label{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_STATE\_CLR\_SET@{ADC\_STATE\_CLR\_SET}}
\index{ADC\_STATE\_CLR\_SET@{ADC\_STATE\_CLR\_SET}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_STATE\_CLR\_SET}{ADC\_STATE\_CLR\_SET}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}}



Simultaneously clear and set specific bits of the handle State. 

\begin{DoxyNote}{Note}
\mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET()}} macro is merely aliased to generic macro \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG()}}, the first parameter is the ADC handle State, the second parameter is the bit field to clear, the third and last parameter is the bit field to set. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00997}{997}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga7118e43c49043f69e1f5a9c0cb9838ba}\label{group___a_d_c___private___macros_ga7118e43c49043f69e1f5a9c0cb9838ba}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_CLOCKPRESCALER@{IS\_ADC\_CLOCKPRESCALER}}
\index{IS\_ADC\_CLOCKPRESCALER@{IS\_ADC\_CLOCKPRESCALER}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_CLOCKPRESCALER}{IS\_ADC\_CLOCKPRESCALER}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga82b23f1d4c415971ce7339b5484c89e5}{ADC\_CLOCK\_SYNC\_PCLK\_DIV1}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga71571b183aa6d0ddbaeef8a1da11d00a}{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga41b6a6d1cdf7806ec1e5790fc7fdc651}{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga092c0277fd6db9b905d229c9f8dda8ab}{ADC\_CLOCK\_ASYNC\_DIV1}})\ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gacf4ae9c70dd75168acf17fbce10af8b8}{ADC\_CLOCK\_ASYNC\_DIV2}})\ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga5fb738b8222dfdbceb02a0ad041f5da5}{ADC\_CLOCK\_ASYNC\_DIV4}})\ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga5f601e9eebdb8cdede55795569afba73}{ADC\_CLOCK\_ASYNC\_DIV6}})\ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga7b2f8fab64f09ff0b3f1417c35277cba}{ADC\_CLOCK\_ASYNC\_DIV8}})\ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga02e1e376967ec71b7de92fd3396ee0c7}{ADC\_CLOCK\_ASYNC\_DIV10}})\ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga4dcf1f94a3bb0d0d302c5d0e036e9be2}{ADC\_CLOCK\_ASYNC\_DIV12}})\ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gacbc0428c7aedfe765753b1730aaab760}{ADC\_CLOCK\_ASYNC\_DIV16}})\ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gafe248b4ca392b46aa17cf3364ed1ab26}{ADC\_CLOCK\_ASYNC\_DIV32}})\ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gafc1ea6ea65684834d93104333f5560e4}{ADC\_CLOCK\_ASYNC\_DIV64}})\ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga833ca0a88cdca2c7c37a7fbf02450bf5}{ADC\_CLOCK\_ASYNC\_DIV128}})\ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADC\_CLOCK\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga5735f0862aff35cbc195bdf316b286ee}{ADC\_CLOCK\_ASYNC\_DIV256}})\ )}

\end{DoxyCode}


Verify the ADC clock setting. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+\_\+} & programmed ADC clock. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{ADC\+\_\+\+CLOCK}} is a valid value) or RESET ({\bfseries{ADC\+\_\+\+CLOCK}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01039}{1039}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gae0a756185e38880e207678e60d10853c}\label{group___a_d_c___private___macros_gae0a756185e38880e207678e60d10853c}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_CONVERSIONDATAMGT@{IS\_ADC\_CONVERSIONDATAMGT}}
\index{IS\_ADC\_CONVERSIONDATAMGT@{IS\_ADC\_CONVERSIONDATAMGT}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_CONVERSIONDATAMGT}{IS\_ADC\_CONVERSIONDATAMGT}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+CONVERSIONDATAMGT(\begin{DoxyParamCaption}\item[{}]{DATA }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ ((((DATA)\ ==\ \mbox{\hyperlink{group___a_d_c___conversion_data_management_gad3f742927d2ab88ca7c5b54dad0caae2}{ADC\_CONVERSIONDATA\_DR}}))\ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ (((DATA)\ ==\ \mbox{\hyperlink{group___a_d_c___conversion_data_management_ga4083131719f7ac496b33a248168934df}{ADC\_CONVERSIONDATA\_DFSDM}}))\ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ (((DATA)\ ==\ \mbox{\hyperlink{group___a_d_c___conversion_data_management_gab9043425e0db750218013ad12a910cfd}{ADC\_CONVERSIONDATA\_DMA\_ONESHOT}}))\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ (((DATA)\ ==\ \mbox{\hyperlink{group___a_d_c___conversion_data_management_ga2ba9e6f1dab579e2cb8c1bce2e80e432}{ADC\_CONVERSIONDATA\_DMA\_CIRCULAR}})))}

\end{DoxyCode}


Verify the ADC data conversion setting. 


\begin{DoxyParams}{Parameters}
{\em DATA} & \+: programmed DATA conversion mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & (DATA is a valid value) or RESET (DATA is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00936}{936}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gad338383404104dbaaeb11dd35c307c50}\label{group___a_d_c___private___macros_gad338383404104dbaaeb11dd35c307c50}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EOC\_SELECTION@{IS\_ADC\_EOC\_SELECTION}}
\index{IS\_ADC\_EOC\_SELECTION@{IS\_ADC\_EOC\_SELECTION}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_EOC\_SELECTION}{IS\_ADC\_EOC\_SELECTION}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EOC\+\_\+\+SELECTION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+EOC\+\_\+\+SELECTION\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_EOC\_SELECTION\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___e_o_c_selection_ga4c455483d74c1be899d4b2e8f45f202b}{ADC\_EOC\_SINGLE\_CONV}})\ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EOC\_SELECTION\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___e_o_c_selection_ga6c71ff64c9ecc9ba19ac088009f36cd8}{ADC\_EOC\_SEQ\_CONV}})\ \ )}

\end{DoxyCode}


Verify the ADC regular conversions check for converted data availability. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+EOC\+\_\+\+SELECTION\+\_\+\+\_\+} & converted data availability check. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{EOC\+\_\+\+SELECTION}} is a valid value) or RESET ({\bfseries{EOC\+\_\+\+SELECTION}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01189}{1189}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga01c7eb7067459044cab3736cf333cebf}\label{group___a_d_c___private___macros_ga01c7eb7067459044cab3736cf333cebf}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EXTTRIG@{IS\_ADC\_EXTTRIG}}
\index{IS\_ADC\_EXTTRIG@{IS\_ADC\_EXTTRIG}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_EXTTRIG}{IS\_ADC\_EXTTRIG}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EXTTRIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+REGTRIG\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga675c3b7d7e8ecccb6a22fd9af4466b49}{ADC\_EXTERNALTRIG\_T1\_CC1}})\ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga4eddfd5601687d3dc1088ff3ae6c9b34}{ADC\_EXTERNALTRIG\_T1\_CC2}})\ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga090438bcac0f33206bf0e0165f2c71ce}{ADC\_EXTERNALTRIG\_T1\_CC3}})\ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gac6dc356899afe00c76d354cfea4ecfda}{ADC\_EXTERNALTRIG\_T2\_CC2}})\ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga763ad79d293f8eae7208b94a49b1de01}{ADC\_EXTERNALTRIG\_T3\_TRGO}})\ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gaa72503069f3daddd3b54321d38148c43}{ADC\_EXTERNALTRIG\_T4\_CC4}})\ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga79c6ddcd5e158a6506da9fae010927d8}{ADC\_EXTERNALTRIG\_EXT\_IT11}})\ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga0c2b0c3bf04b45736f04df50f67e3b80}{ADC\_EXTERNALTRIG\_T8\_TRGO}})\ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga12b4fbf934390e10f1a4f7183c03e4d6}{ADC\_EXTERNALTRIG\_T8\_TRGO2}})\ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga4cf45a5a339ab8342984fabb268a91b8}{ADC\_EXTERNALTRIG\_T1\_TRGO}})\ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga8d7fd6a426a23de3361426448b7f5d49}{ADC\_EXTERNALTRIG\_T1\_TRGO2}})\ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gaaf414b3716e97dff957fa9dabe691ceb}{ADC\_EXTERNALTRIG\_T2\_TRGO}})\ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gacbde6cb476c93a74fa2203884af33c06}{ADC\_EXTERNALTRIG\_T4\_TRGO}})\ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga8494b127c514467b790fef9d5be6f2ac}{ADC\_EXTERNALTRIG\_T6\_TRGO}})\ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga1c2905c00d2c282336eb21c25d9f1f3c}{ADC\_EXTERNALTRIG\_T15\_TRGO}})\ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gab18f8f69bd5b45c79b62a28df2f731cd}{ADC\_EXTERNALTRIG\_T3\_CC4}})\ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gacf081b968f096e80f6cc68cb297834f7}{ADC\_EXTERNALTRIG\_HR1\_ADCTRG1}})\ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga2fa5652be9c9793f6cc988998a77a63f}{ADC\_EXTERNALTRIG\_HR1\_ADCTRG3}})\ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga49e767a39ad892750a6589f99efab525}{ADC\_EXTERNALTRIG\_LPTIM1\_OUT}})\ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gadff7f8d3f0b393b464fddda12b13f275}{ADC\_EXTERNALTRIG\_LPTIM2\_OUT}})\ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gaa5e4e9e858726d71da461bedde058c7c}{ADC\_EXTERNALTRIG\_LPTIM3\_OUT}})\ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGTRIG\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga349ec6a1c2a362fba718cbfd068e50dc}{ADC\_SOFTWARE\_START}})\ \ \ \ \ \ \ \ \ \ \ )}

\end{DoxyCode}


Verify the ADC regular conversions external trigger. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+REGTRIG\+\_\+\+\_\+} & programmed ADC regular conversions external trigger. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{REGTRIG}} is a valid value) or RESET ({\bfseries{REGTRIG}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01159}{1159}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga7d7bb6f7b1c445c392d64e54b75741b7}\label{group___a_d_c___private___macros_ga7d7bb6f7b1c445c392d64e54b75741b7}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EXTTRIG\_EDGE@{IS\_ADC\_EXTTRIG\_EDGE}}
\index{IS\_ADC\_EXTTRIG\_EDGE@{IS\_ADC\_EXTTRIG\_EDGE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_EXTTRIG\_EDGE}{IS\_ADC\_EXTTRIG\_EDGE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EXTTRIG\+\_\+\+EDGE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+EDGE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_EDGE\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__edge_gab2e3a19c05441925f9b9a482238994ac}{ADC\_EXTERNALTRIGCONVEDGE\_NONE}})\ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EDGE\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__edge_ga0aaa4e876de630733ca4ca4116b9608e}{ADC\_EXTERNALTRIGCONVEDGE\_RISING}})\ \ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EDGE\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__edge_ga15975c01b6a514f346272a1373239c54}{ADC\_EXTERNALTRIGCONVEDGE\_FALLING}})\ \ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_EDGE\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c__regular__external__trigger__edge_gab4221f5f52b5f75dc8cea701bb57be35}{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}})\ \ )}

\end{DoxyCode}


Verify the ADC edge trigger setting for regular group. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+EDGE\+\_\+\+\_\+} & programmed ADC edge trigger setting. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{EDGE}} is a valid value) or RESET ({\bfseries{EDGE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01123}{1123}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga98356ff17378f4a8f7136d931bda3337}\label{group___a_d_c___private___macros_ga98356ff17378f4a8f7136d931bda3337}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_OVERRUN@{IS\_ADC\_OVERRUN}}
\index{IS\_ADC\_OVERRUN@{IS\_ADC\_OVERRUN}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_OVERRUN}{IS\_ADC\_OVERRUN}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+OVERRUN(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+OVR\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_OVR\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r_ga5e6fdbe9cab7436c3bf4551944c5c04d}{ADC\_OVR\_DATA\_PRESERVED}})\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_OVR\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r_gaeafc365762736ea8b5d73ba8c163548a}{ADC\_OVR\_DATA\_OVERWRITTEN}})\ \ )}

\end{DoxyCode}


Verify the ADC regular conversions overrun handling. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+OVR\+\_\+\+\_\+} & ADC regular conversions overrun handling. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{OVR}} is a valid value) or RESET ({\bfseries{OVR}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01197}{1197}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga485c12f57d082232da8e219ae6b4f44b}\label{group___a_d_c___private___macros_ga485c12f57d082232da8e219ae6b4f44b}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_RANGE@{IS\_ADC\_RANGE}}
\index{IS\_ADC\_RANGE@{IS\_ADC\_RANGE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_RANGE}{IS\_ADC\_RANGE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+RANGE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+ADC\+\_\+\+VALUE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  ((\+\_\+\+\_\+\+ADC\+\_\+\+VALUE\+\_\+\+\_\+) $<$= \+\_\+\+\_\+\+LL\+\_\+\+ADC\+\_\+\+DIGITAL\+\_\+\+SCALE(\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+))}



Verify that a given value is aligned with the ADC resolution range. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+} & ADC resolution (16, 14, 12, 10 or 8 bits). \\
\hline
{\em \+\_\+\+\_\+\+ADC\+\_\+\+VALUE\+\_\+\+\_\+} & value checked against the resolution. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{ADC\+\_\+\+VALUE}} in line with {\bfseries{RESOLUTION}}) or RESET ({\bfseries{ADC\+\_\+\+VALUE}} not in line with {\bfseries{RESOLUTION}}) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01005}{1005}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga5883ebe5aa1b4424a532439dbb2e9428}\label{group___a_d_c___private___macros_ga5883ebe5aa1b4424a532439dbb2e9428}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_REGULAR\_DISCONT\_NUMBER@{IS\_ADC\_REGULAR\_DISCONT\_NUMBER}}
\index{IS\_ADC\_REGULAR\_DISCONT\_NUMBER@{IS\_ADC\_REGULAR\_DISCONT\_NUMBER}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_REGULAR\_DISCONT\_NUMBER}{IS\_ADC\_REGULAR\_DISCONT\_NUMBER}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISCONT\+\_\+\+NUMBER(\begin{DoxyParamCaption}\item[{}]{NUMBER }\end{DoxyParamCaption})~(((NUMBER) $>$= (1UL)) \&\& ((NUMBER) $<$= (8UL)))}



Verify the number of scheduled regular conversions in discontinuous mode. 


\begin{DoxyParams}{Parameters}
{\em NUMBER} & number of scheduled regular conversions in discontinuous mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & (NUMBER is within the maximum number of regular conversions in discontinuous mode) or RESET (NUMBER is null or too large) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01031}{1031}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga4d294f9233f769141602ad28f5934695}\label{group___a_d_c___private___macros_ga4d294f9233f769141602ad28f5934695}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_REGULAR\_NB\_CONV@{IS\_ADC\_REGULAR\_NB\_CONV}}
\index{IS\_ADC\_REGULAR\_NB\_CONV@{IS\_ADC\_REGULAR\_NB\_CONV}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_REGULAR\_NB\_CONV}{IS\_ADC\_REGULAR\_NB\_CONV}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+NB\+\_\+\+CONV(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $>$= (1UL)) \&\& ((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $<$= (16UL)))}



Verify the length of the scheduled regular conversions group. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+} & number of programmed conversions. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{LENGTH}} is within the maximum number of possible programmable regular conversions) or RESET ({\bfseries{LENGTH}} is null or too large) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01023}{1023}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga3867aaca9226684d9ba1693dd9131e2a}\label{group___a_d_c___private___macros_ga3867aaca9226684d9ba1693dd9131e2a}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_REGULAR\_RANK@{IS\_ADC\_REGULAR\_RANK}}
\index{IS\_ADC\_REGULAR\_RANK@{IS\_ADC\_REGULAR\_RANK}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_REGULAR\_RANK}{IS\_ADC\_REGULAR\_RANK}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_gadf298d930c7a4f313ece62320dbd600c}{ADC\_REGULAR\_RANK\_1}}\ )\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_ga21f2593d1950de1b7f98770a21009826}{ADC\_REGULAR\_RANK\_2}}\ )\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_gadaab09acdc0504f6ed8a84d7de6170dc}{ADC\_REGULAR\_RANK\_3}}\ )\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_gae23fcbfa4f2a1c919038739cbcb57410}{ADC\_REGULAR\_RANK\_4}}\ )\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_ga288d36b6b6e483116ca423ee5709580e}{ADC\_REGULAR\_RANK\_5}}\ )\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_ga6636e3943689f2a196256c939b3aa5f5}{ADC\_REGULAR\_RANK\_6}}\ )\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_ga63bea206a722dd11460d09b619aa4145}{ADC\_REGULAR\_RANK\_7}}\ )\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_gab39e2e0fb73beec47d249a75a42b5293}{ADC\_REGULAR\_RANK\_8}}\ )\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_ga2df1ef58ff97a2a6946b4cc0978e9693}{ADC\_REGULAR\_RANK\_9}}\ )\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_gad969d11913f157d860cc3e8ea81d2bcf}{ADC\_REGULAR\_RANK\_10}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_gada79d07e1e30ef538ae3eb4d611d35a6}{ADC\_REGULAR\_RANK\_11}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_ga038fc7ee28205a62242e105ac4004931}{ADC\_REGULAR\_RANK\_12}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_gaf705597a827461af553a94766ca6e84b}{ADC\_REGULAR\_RANK\_13}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_gab062685d9e3235869566d82891f5842b}{ADC\_REGULAR\_RANK\_14}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_ga36d371d1ced7f233fdf59ffc67234b4d}{ADC\_REGULAR\_RANK\_15}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s_ga85f2ea453f67b9a5aad74aa94b696adb}{ADC\_REGULAR\_RANK\_16}})\ \ \ )}

\end{DoxyCode}


Verify the ADC regular channel setting. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+} & programmed ADC regular channel. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{CHANNEL}} is valid) or RESET ({\bfseries{CHANNEL}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01219}{1219}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gaf59f31238af51285241d76a0ff60b61e}\label{group___a_d_c___private___macros_gaf59f31238af51285241d76a0ff60b61e}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_RESOLUTION@{IS\_ADC\_RESOLUTION}}
\index{IS\_ADC\_RESOLUTION@{IS\_ADC\_RESOLUTION}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_RESOLUTION}{IS\_ADC\_RESOLUTION}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+RESOLUTION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_RESOLUTION\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n_ga8c07e40c4483af1432c1834cc1981591}{ADC\_RESOLUTION\_16B}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RESOLUTION\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n_ga0295019d4c70eff4d51995a0d1c2c588}{ADC\_RESOLUTION\_14B}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RESOLUTION\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n_ga49c8408a1cdbf97bbf29234c3770fa74}{ADC\_RESOLUTION\_12B}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RESOLUTION\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n_ga91289e269eb3080d25301909c0f417e5}{ADC\_RESOLUTION\_10B}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RESOLUTION\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n_ga39925af93719877bdcc5664e4b95e69a}{ADC\_RESOLUTION\_8B}})\ \ \ \ )}

\end{DoxyCode}


Verify the ADC resolution setting. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+} & programmed ADC resolution. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{RESOLUTION}} is a valid value) or RESET ({\bfseries{RESOLUTION}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01076}{1076}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gae63cdb39664a2a1f96e106a20bcfd6b6}\label{group___a_d_c___private___macros_gae63cdb39664a2a1f96e106a20bcfd6b6}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_RESOLUTION\_8\_BITS@{IS\_ADC\_RESOLUTION\_8\_BITS}}
\index{IS\_ADC\_RESOLUTION\_8\_BITS@{IS\_ADC\_RESOLUTION\_8\_BITS}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_RESOLUTION\_8\_BITS}{IS\_ADC\_RESOLUTION\_8\_BITS}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+RESOLUTION\+\_\+8\+\_\+\+BITS(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+) == \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n_ga39925af93719877bdcc5664e4b95e69a}{ADC\+\_\+\+RESOLUTION\+\_\+8B}}))}



Verify the ADC resolution setting when limited to 8 bits. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+} & programmed ADC resolution when limited to 8 bits. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{RESOLUTION}} is a valid value) or RESET ({\bfseries{RESOLUTION}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01088}{1088}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gac8f170c8a85df2517d8441f4d41c0341}\label{group___a_d_c___private___macros_gac8f170c8a85df2517d8441f4d41c0341}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_SAMPLE\_TIME@{IS\_ADC\_SAMPLE\_TIME}}
\index{IS\_ADC\_SAMPLE\_TIME@{IS\_ADC\_SAMPLE\_TIME}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_SAMPLE\_TIME}{IS\_ADC\_SAMPLE\_TIME}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+TIME\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_TIME\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga01ae8ddd4c3f0a7cace13273c1e67fdd}{ADC\_SAMPLETIME\_1CYCLE\_5}})\ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TIME\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gadd158f0b924bd3e84b3571aa3afd5a04}{ADC\_SAMPLETIME\_2CYCLES\_5}})\ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TIME\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga3ec713ad46c33313aa8bc2bbdb1b96f3}{ADC\_SAMPLETIME\_8CYCLES\_5}})\ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TIME\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gabbafd84227c7c95290427c9de708c569}{ADC\_SAMPLETIME\_16CYCLES\_5}})\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TIME\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gabd3d7ab6251f2da4d8c517b6f2e455eb}{ADC\_SAMPLETIME\_32CYCLES\_5}})\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TIME\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga3d7ed451f18937a8c8cbaacaf70c8c65}{ADC\_SAMPLETIME\_64CYCLES\_5}})\ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TIME\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_gaf95d6ba54d8c7d4fa9765632b2b909bf}{ADC\_SAMPLETIME\_387CYCLES\_5}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TIME\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e_ga5cd6ca4f9c7b884bb065804fe11d409b}{ADC\_SAMPLETIME\_810CYCLES\_5}})\ \ \ )}

\end{DoxyCode}


Verify the ADC conversions sampling time. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+TIME\+\_\+\+\_\+} & ADC conversions sampling time. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{TIME}} is a valid value) or RESET ({\bfseries{TIME}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01205}{1205}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gab91c46d2f017e319598f47c1f0cf52aa}\label{group___a_d_c___private___macros_gab91c46d2f017e319598f47c1f0cf52aa}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_SCAN\_MODE@{IS\_ADC\_SCAN\_MODE}}
\index{IS\_ADC\_SCAN\_MODE@{IS\_ADC\_SCAN\_MODE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_SCAN\_MODE}{IS\_ADC\_SCAN\_MODE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+SCAN\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SCAN\+\_\+\+MODE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SCAN\_MODE\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___scan__mode_ga6e269121b26e999155863ce52c522883}{ADC\_SCAN\_DISABLE}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SCAN\_MODE\_\_)\ ==\ \mbox{\hyperlink{group___a_d_c___scan__mode_ga1e109b8619961829ff2bc368c1725382}{ADC\_SCAN\_ENABLE}})\ \ \ \ )}

\end{DoxyCode}


Verify the ADC scan mode. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SCAN\+\_\+\+MODE\+\_\+\+\_\+} & programmed ADC scan mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{SCAN\+\_\+\+MODE}} is valid) or RESET ({\bfseries{SCAN\+\_\+\+MODE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l01115}{1115}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

