

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Sep 26 01:30:14 2024

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	intcode,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	intcode_body,global,reloc=2,class=CODE,space=0,delta=1
    11                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    15                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    16                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    17   000000                     
    18                           ; Generated 25/07/2024 GMT
    19                           ; 
    20                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4520 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52   000FE0                     bsr             equ	4064
    53   000FE9                     fsr0            equ	4073
    54   000FEA                     fsr0h           equ	4074
    55   000FE9                     fsr0l           equ	4073
    56   000FE1                     fsr1            equ	4065
    57   000FE2                     fsr1h           equ	4066
    58   000FE1                     fsr1l           equ	4065
    59   000FD9                     fsr2            equ	4057
    60   000FDA                     fsr2h           equ	4058
    61   000FD9                     fsr2l           equ	4057
    62   000FEF                     indf0           equ	4079
    63   000FE7                     indf1           equ	4071
    64   000FDF                     indf2           equ	4063
    65   000FF2                     intcon          equ	4082
    66   000000                     nvmcon          equ	0
    67   000FF9                     pcl             equ	4089
    68   000FFA                     pclath          equ	4090
    69   000FFB                     pclatu          equ	4091
    70   000FEB                     plusw0          equ	4075
    71   000FE3                     plusw1          equ	4067
    72   000FDB                     plusw2          equ	4059
    73   000FED                     postdec0        equ	4077
    74   000FE5                     postdec1        equ	4069
    75   000FDD                     postdec2        equ	4061
    76   000FEE                     postinc0        equ	4078
    77   000FE6                     postinc1        equ	4070
    78   000FDE                     postinc2        equ	4062
    79   000FEC                     preinc0         equ	4076
    80   000FE4                     preinc1         equ	4068
    81   000FDC                     preinc2         equ	4060
    82   000FF3                     prod            equ	4083
    83   000FF4                     prodh           equ	4084
    84   000FF3                     prodl           equ	4083
    85   000FD8                     status          equ	4056
    86   000FF5                     tablat          equ	4085
    87   000FF6                     tblptr          equ	4086
    88   000FF7                     tblptrh         equ	4087
    89   000FF6                     tblptrl         equ	4086
    90   000FF8                     tblptru         equ	4088
    91   000FFD                     tosl            equ	4093
    92   000FE8                     wreg            equ	4072
    93   000F80                     PORTA           equ	3968	;# 
    94   000F81                     PORTB           equ	3969	;# 
    95   000F82                     PORTC           equ	3970	;# 
    96   000F83                     PORTD           equ	3971	;# 
    97   000F84                     PORTE           equ	3972	;# 
    98   000F89                     LATA            equ	3977	;# 
    99   000F8A                     LATB            equ	3978	;# 
   100   000F8B                     LATC            equ	3979	;# 
   101   000F8C                     LATD            equ	3980	;# 
   102   000F8D                     LATE            equ	3981	;# 
   103   000F92                     TRISA           equ	3986	;# 
   104   000F92                     DDRA            equ	3986	;# 
   105   000F93                     TRISB           equ	3987	;# 
   106   000F93                     DDRB            equ	3987	;# 
   107   000F94                     TRISC           equ	3988	;# 
   108   000F94                     DDRC            equ	3988	;# 
   109   000F95                     TRISD           equ	3989	;# 
   110   000F95                     DDRD            equ	3989	;# 
   111   000F96                     TRISE           equ	3990	;# 
   112   000F96                     DDRE            equ	3990	;# 
   113   000F9B                     OSCTUNE         equ	3995	;# 
   114   000F9D                     PIE1            equ	3997	;# 
   115   000F9E                     PIR1            equ	3998	;# 
   116   000F9F                     IPR1            equ	3999	;# 
   117   000FA0                     PIE2            equ	4000	;# 
   118   000FA1                     PIR2            equ	4001	;# 
   119   000FA2                     IPR2            equ	4002	;# 
   120   000FA6                     EECON1          equ	4006	;# 
   121   000FA7                     EECON2          equ	4007	;# 
   122   000FA8                     EEDATA          equ	4008	;# 
   123   000FA9                     EEADR           equ	4009	;# 
   124   000FAB                     RCSTA           equ	4011	;# 
   125   000FAB                     RCSTA1          equ	4011	;# 
   126   000FAC                     TXSTA           equ	4012	;# 
   127   000FAC                     TXSTA1          equ	4012	;# 
   128   000FAD                     TXREG           equ	4013	;# 
   129   000FAD                     TXREG1          equ	4013	;# 
   130   000FAE                     RCREG           equ	4014	;# 
   131   000FAE                     RCREG1          equ	4014	;# 
   132   000FAF                     SPBRG           equ	4015	;# 
   133   000FAF                     SPBRG1          equ	4015	;# 
   134   000FB0                     SPBRGH          equ	4016	;# 
   135   000FB1                     T3CON           equ	4017	;# 
   136   000FB2                     TMR3            equ	4018	;# 
   137   000FB2                     TMR3L           equ	4018	;# 
   138   000FB3                     TMR3H           equ	4019	;# 
   139   000FB4                     CMCON           equ	4020	;# 
   140   000FB5                     CVRCON          equ	4021	;# 
   141   000FB6                     ECCP1AS         equ	4022	;# 
   142   000FB6                     ECCPAS          equ	4022	;# 
   143   000FB7                     PWM1CON         equ	4023	;# 
   144   000FB7                     ECCP1DEL        equ	4023	;# 
   145   000FB8                     BAUDCON         equ	4024	;# 
   146   000FB8                     BAUDCTL         equ	4024	;# 
   147   000FBA                     CCP2CON         equ	4026	;# 
   148   000FBB                     CCPR2           equ	4027	;# 
   149   000FBB                     CCPR2L          equ	4027	;# 
   150   000FBC                     CCPR2H          equ	4028	;# 
   151   000FBD                     CCP1CON         equ	4029	;# 
   152   000FBE                     CCPR1           equ	4030	;# 
   153   000FBE                     CCPR1L          equ	4030	;# 
   154   000FBF                     CCPR1H          equ	4031	;# 
   155   000FC0                     ADCON2          equ	4032	;# 
   156   000FC1                     ADCON1          equ	4033	;# 
   157   000FC2                     ADCON0          equ	4034	;# 
   158   000FC3                     ADRES           equ	4035	;# 
   159   000FC3                     ADRESL          equ	4035	;# 
   160   000FC4                     ADRESH          equ	4036	;# 
   161   000FC5                     SSPCON2         equ	4037	;# 
   162   000FC6                     SSPCON1         equ	4038	;# 
   163   000FC7                     SSPSTAT         equ	4039	;# 
   164   000FC8                     SSPADD          equ	4040	;# 
   165   000FC9                     SSPBUF          equ	4041	;# 
   166   000FCA                     T2CON           equ	4042	;# 
   167   000FCB                     PR2             equ	4043	;# 
   168   000FCB                     MEMCON          equ	4043	;# 
   169   000FCC                     TMR2            equ	4044	;# 
   170   000FCD                     T1CON           equ	4045	;# 
   171   000FCE                     TMR1            equ	4046	;# 
   172   000FCE                     TMR1L           equ	4046	;# 
   173   000FCF                     TMR1H           equ	4047	;# 
   174   000FD0                     RCON            equ	4048	;# 
   175   000FD1                     WDTCON          equ	4049	;# 
   176   000FD2                     HLVDCON         equ	4050	;# 
   177   000FD2                     LVDCON          equ	4050	;# 
   178   000FD3                     OSCCON          equ	4051	;# 
   179   000FD5                     T0CON           equ	4053	;# 
   180   000FD6                     TMR0            equ	4054	;# 
   181   000FD6                     TMR0L           equ	4054	;# 
   182   000FD7                     TMR0H           equ	4055	;# 
   183   000FD8                     STATUS          equ	4056	;# 
   184   000FD9                     FSR2            equ	4057	;# 
   185   000FD9                     FSR2L           equ	4057	;# 
   186   000FDA                     FSR2H           equ	4058	;# 
   187   000FDB                     PLUSW2          equ	4059	;# 
   188   000FDC                     PREINC2         equ	4060	;# 
   189   000FDD                     POSTDEC2        equ	4061	;# 
   190   000FDE                     POSTINC2        equ	4062	;# 
   191   000FDF                     INDF2           equ	4063	;# 
   192   000FE0                     BSR             equ	4064	;# 
   193   000FE1                     FSR1            equ	4065	;# 
   194   000FE1                     FSR1L           equ	4065	;# 
   195   000FE2                     FSR1H           equ	4066	;# 
   196   000FE3                     PLUSW1          equ	4067	;# 
   197   000FE4                     PREINC1         equ	4068	;# 
   198   000FE5                     POSTDEC1        equ	4069	;# 
   199   000FE6                     POSTINC1        equ	4070	;# 
   200   000FE7                     INDF1           equ	4071	;# 
   201   000FE8                     WREG            equ	4072	;# 
   202   000FE9                     FSR0            equ	4073	;# 
   203   000FE9                     FSR0L           equ	4073	;# 
   204   000FEA                     FSR0H           equ	4074	;# 
   205   000FEB                     PLUSW0          equ	4075	;# 
   206   000FEC                     PREINC0         equ	4076	;# 
   207   000FED                     POSTDEC0        equ	4077	;# 
   208   000FEE                     POSTINC0        equ	4078	;# 
   209   000FEF                     INDF0           equ	4079	;# 
   210   000FF0                     INTCON3         equ	4080	;# 
   211   000FF1                     INTCON2         equ	4081	;# 
   212   000FF2                     INTCON          equ	4082	;# 
   213   000FF3                     PROD            equ	4083	;# 
   214   000FF3                     PRODL           equ	4083	;# 
   215   000FF4                     PRODH           equ	4084	;# 
   216   000FF5                     TABLAT          equ	4085	;# 
   217   000FF6                     TBLPTR          equ	4086	;# 
   218   000FF6                     TBLPTRL         equ	4086	;# 
   219   000FF7                     TBLPTRH         equ	4087	;# 
   220   000FF8                     TBLPTRU         equ	4088	;# 
   221   000FF9                     PCLAT           equ	4089	;# 
   222   000FF9                     PC              equ	4089	;# 
   223   000FF9                     PCL             equ	4089	;# 
   224   000FFA                     PCLATH          equ	4090	;# 
   225   000FFB                     PCLATU          equ	4091	;# 
   226   000FFC                     STKPTR          equ	4092	;# 
   227   000FFD                     TOS             equ	4093	;# 
   228   000FFD                     TOSL            equ	4093	;# 
   229   000FFE                     TOSH            equ	4094	;# 
   230   000FFF                     TOSU            equ	4095	;# 
   231   000FF1                     _INTCON2        set	4081
   232   000FF2                     _INTCON         set	4082
   233   000FD0                     _RCONbits       set	4048
   234   000FCB                     _PR2            set	4043
   235   000F8B                     _LATC           set	3979
   236   000F94                     _TRISC          set	3988
   237   000FD3                     _OSCCONbits     set	4051
   238   000FCA                     _T2CON          set	4042
   239   000FF2                     _INTCONbits     set	4082
   240   000FBD                     _CCP1CONbits    set	4029
   241   000FBE                     _CCPR1L         set	4030
   242                           
   243                           ; #config settings
   244                           
   245                           	psect	cinit
   246   0006D0                     __pcinit:
   247                           	callstack 0
   248   0006D0                     start_initialization:
   249                           	callstack 0
   250   0006D0                     __initialization:
   251                           	callstack 0
   252                           
   253                           ; Clear objects allocated to COMRAM (2 bytes)
   254   0006D0  6A02               	clrf	(__pbssCOMRAM+1)& (0+255),c
   255   0006D2  6A01               	clrf	__pbssCOMRAM& (0+255),c
   256   0006D4                     end_of_initialization:
   257                           	callstack 0
   258   0006D4                     __end_of__initialization:
   259                           	callstack 0
   260   0006D4  9003               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   261   0006D6  9203               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   262   0006D8  0100               	movlb	0
   263   0006DA  EF4D  F003         	goto	_main	;jump to C main() function
   264                           
   265                           	psect	bssCOMRAM
   266   000001                     __pbssCOMRAM:
   267                           	callstack 0
   268   000001                     _num:
   269                           	callstack 0
   270   000001                     	ds	2
   271                           
   272                           	psect	cstackCOMRAM
   273   000000                     __pcstackCOMRAM:
   274                           	callstack 0
   275   000000                     
   276                           ; 1 bytes @ 0x0
   277 ;;
   278 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   279 ;;
   280 ;; *************** function _main *****************
   281 ;; Defined at:
   282 ;;		line 45 in file "hw8-1.c"
   283 ;; Parameters:    Size  Location     Type
   284 ;;		None
   285 ;; Auto vars:     Size  Location     Type
   286 ;;		None
   287 ;; Return value:  Size  Location     Type
   288 ;;                  1    wreg      void 
   289 ;; Registers used:
   290 ;;		wreg, status,2
   291 ;; Tracked objects:
   292 ;;		On entry : 0/0
   293 ;;		On exit  : 0/0
   294 ;;		Unchanged: 0/0
   295 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   296 ;;      Params:         0       0       0       0       0       0       0
   297 ;;      Locals:         0       0       0       0       0       0       0
   298 ;;      Temps:          0       0       0       0       0       0       0
   299 ;;      Totals:         0       0       0       0       0       0       0
   300 ;;Total ram usage:        0 bytes
   301 ;; Hardware stack levels required when called: 1
   302 ;; This function calls:
   303 ;;		Nothing
   304 ;; This function is called by:
   305 ;;		Startup code after reset
   306 ;; This function uses a non-reentrant model
   307 ;;
   308                           
   309                           	psect	text0
   310   00069A                     __ptext0:
   311                           	callstack 0
   312   00069A                     _main:
   313                           	callstack 30
   314   00069A                     
   315                           ;hw8-1.c: 46: 
   316   00069A  0E7D               	movlw	125
   317   00069C  6ECA               	movwf	202,c	;volatile
   318                           
   319                           ;hw8-1.c: 47:     while(1);
   320   00069E  50D3               	movf	211,w,c	;volatile
   321   0006A0  0B8F               	andlw	-113
   322   0006A2  0910               	iorlw	16
   323   0006A4  6ED3               	movwf	211,c	;volatile
   324                           
   325                           ;hw8-1.c: 48: 
   326   0006A6  50BD               	movf	189,w,c	;volatile
   327   0006A8  0BF0               	andlw	-16
   328   0006AA  090C               	iorlw	12
   329   0006AC  6EBD               	movwf	189,c	;volatile
   330   0006AE                     
   331                           ;hw8-1.c: 49: }
   332   0006AE  6A94               	clrf	148,c	;volatile
   333   0006B0  6A8B               	clrf	139,c	;volatile
   334   0006B2  0E9B               	movlw	155
   335   0006B4  6ECB               	movwf	203,c	;volatile
   336   0006B6  8ED0               	bsf	208,7,c	;volatile
   337   0006B8  0ED0               	movlw	208
   338   0006BA  6EF2               	movwf	242,c	;volatile
   339   0006BC  0E71               	movlw	113
   340   0006BE  6EF1               	movwf	241,c	;volatile
   341   0006C0  0E04               	movlw	4
   342   0006C2  6EBE               	movwf	190,c	;volatile
   343   0006C4  0ECF               	movlw	-49
   344   0006C6  16BD               	andwf	189,f,c	;volatile
   345   0006C8                     l41:
   346   0006C8  EF64  F003         	goto	l41
   347   0006CC  EF07  F000         	goto	start
   348   0006D0                     __end_of_main:
   349                           	callstack 0
   350                           
   351 ;; *************** function _Rotate *****************
   352 ;; Defined at:
   353 ;;		line 13 in file "hw8-1.c"
   354 ;; Parameters:    Size  Location     Type
   355 ;;		None
   356 ;; Auto vars:     Size  Location     Type
   357 ;;		None
   358 ;; Return value:  Size  Location     Type
   359 ;;                  1    wreg      void 
   360 ;; Registers used:
   361 ;;		wreg, status,2, status,0
   362 ;; Tracked objects:
   363 ;;		On entry : 0/0
   364 ;;		On exit  : 0/0
   365 ;;		Unchanged: 0/0
   366 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   367 ;;      Params:         0       0       0       0       0       0       0
   368 ;;      Locals:         0       0       0       0       0       0       0
   369 ;;      Temps:          0       0       0       0       0       0       0
   370 ;;      Totals:         0       0       0       0       0       0       0
   371 ;;Total ram usage:        0 bytes
   372 ;; Hardware stack levels used: 1
   373 ;; This function calls:
   374 ;;		Nothing
   375 ;; This function is called by:
   376 ;;		Interrupt level 2
   377 ;; This function uses a non-reentrant model
   378 ;;
   379                           
   380                           	psect	intcode
   381   000008                     __pintcode:
   382                           	callstack 0
   383   000008                     _Rotate:
   384                           	callstack 30
   385                           
   386                           ;incstack = 0
   387   000008  8203               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   388   00000A  ED01  F003         	call	int_func,f	;refresh shadow registers
   389                           
   390                           	psect	intcode_body
   391   000602                     __pintcode_body:
   392                           	callstack 30
   393   000602                     int_func:
   394                           	callstack 30
   395   000602  0006               	pop		; remove dummy address from shadow register refresh
   396   000604                     
   397                           ;hw8-1.c: 16:  else if(num==2)
   398   000604  5001               	movf	_num^0,w,c
   399   000606  1002               	iorwf	(_num+1)^0,w,c
   400   000608  A4D8               	btfss	status,2,c
   401   00060A  EF09  F003         	goto	i2u1_41
   402   00060E  EF0B  F003         	goto	i2u1_40
   403   000612                     i2u1_41:
   404   000612  EF15  F003         	goto	i2l726
   405   000616                     i2u1_40:
   406   000616                     
   407                           ;hw8-1.c: 17:  {;hw8-1.c: 18:    CCPR1L = 0x0b;
   408   000616  0E0B               	movlw	11
   409   000618  6EBE               	movwf	190,c	;volatile
   410                           
   411                           ;hw8-1.c: 19:       CCP1CONbits.DC1B = 0b01;
   412   00061A  50BD               	movf	189,w,c	;volatile
   413   00061C  0BCF               	andlw	-49
   414   00061E  0910               	iorlw	16
   415   000620  6EBD               	movwf	189,c	;volatile
   416   000622                     i2l724:
   417                           
   418                           ;hw8-1.c: 20:   num++;
   419   000622  4A01               	infsnz	_num^0,f,c
   420   000624  2A02               	incf	(_num+1)^0,f,c
   421                           
   422                           ;hw8-1.c: 21:   }
   423   000626  EF4A  F003         	goto	i2l742
   424   00062A                     i2l726:
   425   00062A  0401               	decf	_num^0,w,c
   426   00062C  1002               	iorwf	(_num+1)^0,w,c
   427   00062E  A4D8               	btfss	status,2,c
   428   000630  EF1C  F003         	goto	i2u2_41
   429   000634  EF1E  F003         	goto	i2u2_40
   430   000638                     i2u2_41:
   431   000638  EF24  F003         	goto	i2l732
   432   00063C                     i2u2_40:
   433   00063C                     
   434                           ;hw8-1.c: 23: else if(num==3);hw8-1.c: 24:  {
   435   00063C  0E12               	movlw	18
   436   00063E  6EBE               	movwf	190,c	;volatile
   437                           
   438                           ;hw8-1.c: 25:    CCPR1L = 0x04;
   439   000640  0E30               	movlw	48
   440   000642  12BD               	iorwf	189,f,c	;volatile
   441   000644  EF11  F003         	goto	i2l724
   442   000648                     i2l732:
   443   000648  0E02               	movlw	2
   444   00064A  1801               	xorwf	_num^0,w,c
   445   00064C  1002               	iorwf	(_num+1)^0,w,c
   446   00064E  A4D8               	btfss	status,2,c
   447   000650  EF2C  F003         	goto	i2u3_41
   448   000654  EF2E  F003         	goto	i2u3_40
   449   000658                     i2u3_41:
   450   000658  EF36  F003         	goto	i2l738
   451   00065C                     i2u3_40:
   452   00065C                     
   453                           ;hw8-1.c: 30: };hw8-1.c: 31: 
   454   00065C  0E0B               	movlw	11
   455   00065E  6EBE               	movwf	190,c	;volatile
   456                           
   457                           ;hw8-1.c: 32: void main(void) {
   458   000660  50BD               	movf	189,w,c	;volatile
   459   000662  0BCF               	andlw	-49
   460   000664  0910               	iorlw	16
   461   000666  6EBD               	movwf	189,c	;volatile
   462   000668  EF11  F003         	goto	i2l724
   463   00066C                     i2l738:
   464   00066C  0E03               	movlw	3
   465   00066E  1801               	xorwf	_num^0,w,c
   466   000670  1002               	iorwf	(_num+1)^0,w,c
   467   000672  A4D8               	btfss	status,2,c
   468   000674  EF3E  F003         	goto	i2u4_41
   469   000678  EF40  F003         	goto	i2u4_40
   470   00067C                     i2u4_41:
   471   00067C  EF4A  F003         	goto	i2l32
   472   000680                     i2u4_40:
   473   000680                     
   474                           ;hw8-1.c: 37:     LATC = 0;;hw8-1.c: 38:     PR2 = 0x9b;
   475   000680  0E04               	movlw	4
   476   000682  6EBE               	movwf	190,c	;volatile
   477                           
   478                           ;hw8-1.c: 39: 
   479   000684  0ECF               	movlw	-49
   480   000686  16BD               	andwf	189,f,c	;volatile
   481                           
   482                           ;hw8-1.c: 40:     RCONbits.IPEN = 1;
   483   000688  0E00               	movlw	0
   484   00068A  6E02               	movwf	(_num+1)^0,c
   485   00068C  0E00               	movlw	0
   486   00068E  6E01               	movwf	_num^0,c
   487   000690  EF4A  F003         	goto	i2l742
   488   000694                     i2l32:
   489   000694                     i2l742:
   490                           
   491                           ;hw8-1.c: 42:     INTCON2 = 0b01110001;
   492   000694  92F2               	bcf	242,1,c	;volatile
   493   000696  9203               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   494   000698  0011               	retfie		f
   495   00069A                     __end_of_Rotate:
   496                           	callstack 0
   497                           
   498                           	psect	smallconst
   499   000600                     __psmallconst:
   500                           	callstack 0
   501   000600  00                 	db	0
   502   000601  00                 	db	0	; dummy byte at the end
   503   000000                     __activetblptr  equ	0
   504                           
   505                           	psect	rparam
   506   000001                     ___rparam_used  equ	1
   507   000000                     ___param_bank   equ	0
   508   000000                     __Lparam        equ	__Lrparam
   509   000000                     __Hparam        equ	__Hrparam
   510                           
   511                           	psect	temp
   512   000003                     btemp:
   513                           	callstack 0
   514   000003                     	ds	1
   515   000003                     int$flags       set	btemp
   516   000004                     wtemp8          set	btemp+1
   517   000004                     ttemp5          set	btemp+1
   518   000007                     ttemp6          set	btemp+4
   519   00000B                     ttemp7          set	btemp+8
   520                           
   521                           	psect	idloc
   522                           
   523                           ;Config register IDLOC0 @ 0x200000
   524                           ;	unspecified, using default values
   525   200000                     	org	2097152
   526   200000  FF                 	db	255
   527                           
   528                           ;Config register IDLOC1 @ 0x200001
   529                           ;	unspecified, using default values
   530   200001                     	org	2097153
   531   200001  FF                 	db	255
   532                           
   533                           ;Config register IDLOC2 @ 0x200002
   534                           ;	unspecified, using default values
   535   200002                     	org	2097154
   536   200002  FF                 	db	255
   537                           
   538                           ;Config register IDLOC3 @ 0x200003
   539                           ;	unspecified, using default values
   540   200003                     	org	2097155
   541   200003  FF                 	db	255
   542                           
   543                           ;Config register IDLOC4 @ 0x200004
   544                           ;	unspecified, using default values
   545   200004                     	org	2097156
   546   200004  FF                 	db	255
   547                           
   548                           ;Config register IDLOC5 @ 0x200005
   549                           ;	unspecified, using default values
   550   200005                     	org	2097157
   551   200005  FF                 	db	255
   552                           
   553                           ;Config register IDLOC6 @ 0x200006
   554                           ;	unspecified, using default values
   555   200006                     	org	2097158
   556   200006  FF                 	db	255
   557                           
   558                           ;Config register IDLOC7 @ 0x200007
   559                           ;	unspecified, using default values
   560   200007                     	org	2097159
   561   200007  FF                 	db	255
   562                           
   563                           	psect	config
   564                           
   565                           ; Padding undefined space
   566   300000                     	org	3145728
   567   300000  FF                 	db	255
   568                           
   569                           ;Config register CONFIG1H @ 0x300001
   570                           ;	Oscillator Selection bits
   571                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   572                           ;	Fail-Safe Clock Monitor Enable bit
   573                           ;	FCMEN = 0x0, unprogrammed default
   574                           ;	Internal/External Oscillator Switchover bit
   575                           ;	IESO = 0x0, unprogrammed default
   576   300001                     	org	3145729
   577   300001  08                 	db	8
   578                           
   579                           ;Config register CONFIG2L @ 0x300002
   580                           ;	Power-up Timer Enable bit
   581                           ;	PWRT = OFF, PWRT disabled
   582                           ;	Brown-out Reset Enable bits
   583                           ;	BOREN = ON, Brown-out Reset enabled and controlled by software (SBOREN is enabled)
   584                           ;	Brown Out Reset Voltage bits
   585                           ;	BORV = 0x3, unprogrammed default
   586   300002                     	org	3145730
   587   300002  1B                 	db	27
   588                           
   589                           ;Config register CONFIG2H @ 0x300003
   590                           ;	Watchdog Timer Enable bit
   591                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   592                           ;	Watchdog Timer Postscale Select bits
   593                           ;	WDTPS = 0xF, unprogrammed default
   594   300003                     	org	3145731
   595   300003  1E                 	db	30
   596                           
   597                           ; Padding undefined space
   598   300004                     	org	3145732
   599   300004  FF                 	db	255
   600                           
   601                           ;Config register CONFIG3H @ 0x300005
   602                           ;	CCP2 MUX bit
   603                           ;	CCP2MX = 0x1, unprogrammed default
   604                           ;	PORTB A/D Enable bit
   605                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   606                           ;	Low-Power Timer1 Oscillator Enable bit
   607                           ;	LPT1OSC = 0x0, unprogrammed default
   608                           ;	MCLR Pin Enable bit
   609                           ;	MCLRE = 0x1, unprogrammed default
   610   300005                     	org	3145733
   611   300005  81                 	db	129
   612                           
   613                           ;Config register CONFIG4L @ 0x300006
   614                           ;	Stack Full/Underflow Reset Enable bit
   615                           ;	STVREN = 0x1, unprogrammed default
   616                           ;	Single-Supply ICSP Enable bit
   617                           ;	LVP = OFF, Single-Supply ICSP disabled
   618                           ;	Extended Instruction Set Enable bit
   619                           ;	XINST = 0x0, unprogrammed default
   620                           ;	Background Debugger Enable bit
   621                           ;	DEBUG = 0x1, unprogrammed default
   622   300006                     	org	3145734
   623   300006  81                 	db	129
   624                           
   625                           ; Padding undefined space
   626   300007                     	org	3145735
   627   300007  FF                 	db	255
   628                           
   629                           ;Config register CONFIG5L @ 0x300008
   630                           ;	unspecified, using default values
   631                           ;	Code Protection bit
   632                           ;	CP0 = 0x1, unprogrammed default
   633                           ;	Code Protection bit
   634                           ;	CP1 = 0x1, unprogrammed default
   635                           ;	Code Protection bit
   636                           ;	CP2 = 0x1, unprogrammed default
   637                           ;	Code Protection bit
   638                           ;	CP3 = 0x1, unprogrammed default
   639   300008                     	org	3145736
   640   300008  0F                 	db	15
   641                           
   642                           ;Config register CONFIG5H @ 0x300009
   643                           ;	Boot Block Code Protection bit
   644                           ;	CPB = 0x1, unprogrammed default
   645                           ;	Data EEPROM Code Protection bit
   646                           ;	CPD = OFF, Data EEPROM not code-protected
   647   300009                     	org	3145737
   648   300009  C0                 	db	192
   649                           
   650                           ;Config register CONFIG6L @ 0x30000A
   651                           ;	unspecified, using default values
   652                           ;	Write Protection bit
   653                           ;	WRT0 = 0x1, unprogrammed default
   654                           ;	Write Protection bit
   655                           ;	WRT1 = 0x1, unprogrammed default
   656                           ;	Write Protection bit
   657                           ;	WRT2 = 0x1, unprogrammed default
   658                           ;	Write Protection bit
   659                           ;	WRT3 = 0x1, unprogrammed default
   660   30000A                     	org	3145738
   661   30000A  0F                 	db	15
   662                           
   663                           ;Config register CONFIG6H @ 0x30000B
   664                           ;	unspecified, using default values
   665                           ;	Configuration Register Write Protection bit
   666                           ;	WRTC = 0x1, unprogrammed default
   667                           ;	Boot Block Write Protection bit
   668                           ;	WRTB = 0x1, unprogrammed default
   669                           ;	Data EEPROM Write Protection bit
   670                           ;	WRTD = 0x1, unprogrammed default
   671   30000B                     	org	3145739
   672   30000B  E0                 	db	224
   673                           
   674                           ;Config register CONFIG7L @ 0x30000C
   675                           ;	unspecified, using default values
   676                           ;	Table Read Protection bit
   677                           ;	EBTR0 = 0x1, unprogrammed default
   678                           ;	Table Read Protection bit
   679                           ;	EBTR1 = 0x1, unprogrammed default
   680                           ;	Table Read Protection bit
   681                           ;	EBTR2 = 0x1, unprogrammed default
   682                           ;	Table Read Protection bit
   683                           ;	EBTR3 = 0x1, unprogrammed default
   684   30000C                     	org	3145740
   685   30000C  0F                 	db	15
   686                           
   687                           ;Config register CONFIG7H @ 0x30000D
   688                           ;	unspecified, using default values
   689                           ;	Boot Block Table Read Protection bit
   690                           ;	EBTRB = 0x1, unprogrammed default
   691   30000D                     	org	3145741
   692   30000D  40                 	db	64
   693                           tosu	equ	0xFFF
   694                           tosh	equ	0xFFE
   695                           tosl	equ	0xFFD
   696                           stkptr	equ	0xFFC
   697                           pclatu	equ	0xFFB
   698                           pclath	equ	0xFFA
   699                           pcl	equ	0xFF9
   700                           tblptru	equ	0xFF8
   701                           tblptrh	equ	0xFF7
   702                           tblptrl	equ	0xFF6
   703                           tablat	equ	0xFF5
   704                           prodh	equ	0xFF4
   705                           prodl	equ	0xFF3
   706                           indf0	equ	0xFEF
   707                           postinc0	equ	0xFEE
   708                           postdec0	equ	0xFED
   709                           preinc0	equ	0xFEC
   710                           plusw0	equ	0xFEB
   711                           fsr0h	equ	0xFEA
   712                           fsr0l	equ	0xFE9
   713                           wreg	equ	0xFE8
   714                           indf1	equ	0xFE7
   715                           postinc1	equ	0xFE6
   716                           postdec1	equ	0xFE5
   717                           preinc1	equ	0xFE4
   718                           plusw1	equ	0xFE3
   719                           fsr1h	equ	0xFE2
   720                           fsr1l	equ	0xFE1
   721                           bsr	equ	0xFE0
   722                           indf2	equ	0xFDF
   723                           postinc2	equ	0xFDE
   724                           postdec2	equ	0xFDD
   725                           preinc2	equ	0xFDC
   726                           plusw2	equ	0xFDB
   727                           fsr2h	equ	0xFDA
   728                           fsr2l	equ	0xFD9
   729                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126      0       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _Rotate in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _Rotate in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _Rotate in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _Rotate in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _Rotate in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _Rotate in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _Rotate in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _Rotate                                               0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _Rotate (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            1535      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK0           128      0       0      0.0%
BANK0              128      0       0      0.0%
BITCOMRAM          126      0       0      0.0%
COMRAM             126      0       2      1.6%
BITBIGSFRh          66      0       0      0.0%
BITBIGSFRlh         49      0       0      0.0%
BITBIGSFRll         11      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Sep 26 01:30:14 2024

                     l41 06C8                       l42 06C8                      l750 06B6  
                    l744 069A                      l746 06AE                      l748 06B0  
                    _PR2 0FCB                      _num 0001                     _LATC 0F8B  
                   i2l32 0694                     i2l36 0696                     _main 069A  
                   btemp 0003                     start 000E             ___param_bank 0000  
                  ?_main 0000                    _T2CON 0FCA                    i2l720 0604  
                  i2l722 0616                    i2l740 0680                    i2l732 0648  
                  i2l724 0622                    i2l734 065C                    i2l742 0694  
                  i2l726 062A                    i2l728 063C                    i2l738 066C  
                  _TRISC 0F94                    ttemp5 0004                    ttemp6 0007  
                  ttemp7 000B                    status 0FD8                    wtemp8 0004  
        __initialization 06D0             __end_of_main 06D0                   ??_main 0000  
          __activetblptr 0000                   _CCPR1L 0FBE                   _INTCON 0FF2  
                 i2u1_40 0616                   i2u1_41 0612                   i2u2_40 063C  
                 i2u2_41 0638                   i2u3_40 065C                   i2u3_41 0658  
                 i2u4_40 0680                   i2u4_41 067C                   _Rotate 0008  
                 isa$std 0001             __mediumconst 0000               __accesstop 0080  
__end_of__initialization 06D4            ___rparam_used 0001           __pcstackCOMRAM 0000  
                ?_Rotate 0000                  _INTCON2 0FF1                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0600                  __pcinit 06D0  
                __ramtop 0600                  __ptext0 069A           __pintcode_body 0602  
   end_of_initialization 06D4                  int_func 0602              _CCP1CONbits 0FBD  
         __end_of_Rotate 069A      start_initialization 06D0                 ??_Rotate 0000  
            __pbssCOMRAM 0001                __pintcode 0008              __smallconst 0600  
               _RCONbits 0FD0                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000                 int$flags 0003               _INTCONbits 0FF2  
               intlevel2 0000               _OSCCONbits 0FD3  
