// data_rcv_32
// data_snd_32

always @(posedge clk) begin
	if (rst) begin
		// reset
		data_rcv_32 <= 0;
		data_snd_32 <= 0;
		req <= 0;
	end
	else if (!busy) begin
		
	end
end