
Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Fri Nov 10 15:26:21 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 33.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[11]  (to PIN_CLK_X1_c +)

   Delay:              49.339ns  (24.2% logic, 75.8% route), 27 logic levels.

 Constraint Details:

     49.339ns physical path delay SLICE_312 to coreInst/programCounterInst/SLICE_1203 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 33.691ns

 Physical Path Details:

      Data path SLICE_312 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q0 SLICE_312 (from PIN_CLK_X1_c)
ROUTE        62     5.726     R17C19A.Q0 to      R9C18D.B0 coreInst.INSTRUCTION[14]
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 coreInst/SLICE_974
ROUTE        27     2.985      R9C18D.F0 to     R10C15D.A0 coreInst/N_143_1
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 coreInst/fullALUInst/SLICE_1039
ROUTE        14     2.373     R10C15D.F0 to     R10C22D.C0 coreInst/fullALUInst/N_47
CTOF_DEL    ---     0.452     R10C22D.C0 to     R10C22D.F0 coreInst/fullALUInst/SLICE_1034
ROUTE        33     2.904     R10C22D.F0 to      R6C27A.C0 coreInst/fullALUInst/N_26
CTOF_DEL    ---     0.452      R6C27A.C0 to      R6C27A.F0 coreInst/fullALUInst/aluInst/SLICE_1151
ROUTE         4     0.926      R6C27A.F0 to      R7C27B.B0 coreInst/fullALUInst/aluInst/N_13_0
CTOF_DEL    ---     0.452      R7C27B.B0 to      R7C27B.F0 coreInst/fullALUInst/aluInst/SLICE_1129
ROUTE         3     0.691      R7C27B.F0 to      R8C27B.C0 coreInst/fullALUInst/aluInst/N_29_0
CTOOFX_DEL  ---     0.661      R8C27B.C0 to    R8C27B.OFX0 coreInst/fullALUInst/aluInst/RESULT_10_52/SLICE_598
ROUTE        10     2.332    R8C27B.OFX0 to     R10C22A.C1 coreInst/fullALUInst/aluInst/N_49_0
CTOF_DEL    ---     0.452     R10C22A.C1 to     R10C22A.F1 coreInst/fullALUInst/aluInst/SLICE_1053
ROUTE         9     1.165     R10C22A.F1 to      R9C25B.C1 coreInst/fullALUInst/aluInst/sex_2
CTOOFX_DEL  ---     0.661      R9C25B.C1 to    R9C25B.OFX0 coreInst/fullALUInst/aluInst/RESULT_13[2]/SLICE_537
ROUTE         1     0.854    R9C25B.OFX0 to      R9C25A.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661      R9C25A.A1 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_543
ROUTE         1     2.300    R9C25A.OFX0 to     R14C21C.B0 coreInst/fullALUInst/aluInst/N_291
CTOF_DEL    ---     0.452     R14C21C.B0 to     R14C21C.F0 SLICE_1047
ROUTE         5     0.399     R14C21C.F0 to     R14C21C.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C21C.C1 to     R14C21C.F1 SLICE_1047
ROUTE         3     1.773     R14C21C.F1 to     R17C16C.A1 N_200
CTOF_DEL    ---     0.452     R17C16C.A1 to     R17C16C.F1 SLICE_930
ROUTE       426     3.047     R17C16C.F1 to     R14C25D.D1 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R14C25D.D1 to   R14C25D.OFX0 mcuResourcesInst/ROMInst/SLICE_681
ROUTE         1     0.000   R14C25D.OFX0 to    R14C25C.FXA mcuResourcesInst/ROMInst/mem_0_2_0_0_f5a
FXTOOFX_DE  ---     0.223    R14C25C.FXA to   R14C25C.OFX1 mcuResourcesInst/ROMInst/SLICE_682
ROUTE         1     0.000   R14C25C.OFX1 to    R14C25B.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R14C25B.FXA to   R14C25B.OFX1 mcuResourcesInst/ROMInst/SLICE_683
ROUTE         1     1.797   R14C25B.OFX1 to     R14C14B.B0 mcuResourcesInst/ROMInst/mdL0_13_0
CTOOFX_DEL  ---     0.661     R14C14B.B0 to   R14C14B.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     0.954   R14C14B.OFX0 to     R16C14A.C0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R16C14A.C0 to     R16C14A.F0 mcuResourcesInst/memoryMapperInst/SLICE_955
ROUTE         1     1.149     R16C14A.F0 to     R17C15C.A0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R17C15C.A0 to     R17C15C.F0 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         1     0.384     R17C15C.F0 to     R17C15C.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R17C15C.C1 to     R17C15C.F1 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         2     1.566     R17C15C.F1 to     R16C17A.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/programCounterInst/SLICE_893
ROUTE         1     1.748     R16C17A.F1 to     R12C18B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R12C18B.B1 to    R12C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R12C18B.FCO to    R12C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R12C18C.FCI to    R12C18C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R12C18C.FCO to    R12C18D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R12C18D.FCI to    R12C18D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R12C18D.FCO to    R12C19A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R12C19A.FCI to    R12C19A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R12C19B.FCI to    R12C19B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF0_DE  ---     0.517    R12C19C.FCI to     R12C19C.F0 coreInst/programCounterInst/SLICE_66
ROUTE         4     2.343     R12C19C.F0 to     R11C19B.M0 coreInst/programCounterInst/PC_A_NEXT[11] (to PIN_CLK_X1_c)
                  --------
                   49.339   (24.2% logic, 75.8% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R17C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R11C19B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[11]  (to PIN_CLK_X1_c +)

   Delay:              49.339ns  (24.2% logic, 75.8% route), 27 logic levels.

 Constraint Details:

     49.339ns physical path delay SLICE_312 to coreInst/programCounterInst/SLICE_1203 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 33.691ns

 Physical Path Details:

      Data path SLICE_312 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q0 SLICE_312 (from PIN_CLK_X1_c)
ROUTE        62     5.726     R17C19A.Q0 to      R9C18D.B0 coreInst.INSTRUCTION[14]
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 coreInst/SLICE_974
ROUTE        27     2.985      R9C18D.F0 to     R10C15D.A0 coreInst/N_143_1
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 coreInst/fullALUInst/SLICE_1039
ROUTE        14     2.373     R10C15D.F0 to     R10C22D.C0 coreInst/fullALUInst/N_47
CTOF_DEL    ---     0.452     R10C22D.C0 to     R10C22D.F0 coreInst/fullALUInst/SLICE_1034
ROUTE        33     2.904     R10C22D.F0 to      R6C27A.C0 coreInst/fullALUInst/N_26
CTOF_DEL    ---     0.452      R6C27A.C0 to      R6C27A.F0 coreInst/fullALUInst/aluInst/SLICE_1151
ROUTE         4     0.926      R6C27A.F0 to      R7C27B.B0 coreInst/fullALUInst/aluInst/N_13_0
CTOF_DEL    ---     0.452      R7C27B.B0 to      R7C27B.F0 coreInst/fullALUInst/aluInst/SLICE_1129
ROUTE         3     0.691      R7C27B.F0 to      R8C27B.C0 coreInst/fullALUInst/aluInst/N_29_0
CTOOFX_DEL  ---     0.661      R8C27B.C0 to    R8C27B.OFX0 coreInst/fullALUInst/aluInst/RESULT_10_52/SLICE_598
ROUTE        10     2.332    R8C27B.OFX0 to     R10C22A.C1 coreInst/fullALUInst/aluInst/N_49_0
CTOF_DEL    ---     0.452     R10C22A.C1 to     R10C22A.F1 coreInst/fullALUInst/aluInst/SLICE_1053
ROUTE         9     1.165     R10C22A.F1 to      R9C25B.C1 coreInst/fullALUInst/aluInst/sex_2
CTOOFX_DEL  ---     0.661      R9C25B.C1 to    R9C25B.OFX0 coreInst/fullALUInst/aluInst/RESULT_13[2]/SLICE_537
ROUTE         1     0.854    R9C25B.OFX0 to      R9C25A.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661      R9C25A.A1 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_543
ROUTE         1     2.300    R9C25A.OFX0 to     R14C21C.B0 coreInst/fullALUInst/aluInst/N_291
CTOF_DEL    ---     0.452     R14C21C.B0 to     R14C21C.F0 SLICE_1047
ROUTE         5     0.399     R14C21C.F0 to     R14C21C.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C21C.C1 to     R14C21C.F1 SLICE_1047
ROUTE         3     1.773     R14C21C.F1 to     R17C16C.A1 N_200
CTOF_DEL    ---     0.452     R17C16C.A1 to     R17C16C.F1 SLICE_930
ROUTE       426     3.047     R17C16C.F1 to     R14C25A.D0 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R14C25A.D0 to   R14C25A.OFX0 mcuResourcesInst/ROMInst/SLICE_684
ROUTE         1     0.000   R14C25A.OFX0 to    R14C25A.FXB mcuResourcesInst/ROMInst/mem_0_2_1_1_f5b
FXTOOFX_DE  ---     0.223    R14C25A.FXB to   R14C25A.OFX1 mcuResourcesInst/ROMInst/SLICE_684
ROUTE         1     0.000   R14C25A.OFX1 to    R14C25B.FXB mcuResourcesInst/ROMInst/mem_0_2_1_f5b
FXTOOFX_DE  ---     0.223    R14C25B.FXB to   R14C25B.OFX1 mcuResourcesInst/ROMInst/SLICE_683
ROUTE         1     1.797   R14C25B.OFX1 to     R14C14B.B0 mcuResourcesInst/ROMInst/mdL0_13_0
CTOOFX_DEL  ---     0.661     R14C14B.B0 to   R14C14B.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     0.954   R14C14B.OFX0 to     R16C14A.C0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R16C14A.C0 to     R16C14A.F0 mcuResourcesInst/memoryMapperInst/SLICE_955
ROUTE         1     1.149     R16C14A.F0 to     R17C15C.A0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R17C15C.A0 to     R17C15C.F0 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         1     0.384     R17C15C.F0 to     R17C15C.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R17C15C.C1 to     R17C15C.F1 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         2     1.566     R17C15C.F1 to     R16C17A.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/programCounterInst/SLICE_893
ROUTE         1     1.748     R16C17A.F1 to     R12C18B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R12C18B.B1 to    R12C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R12C18B.FCO to    R12C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R12C18C.FCI to    R12C18C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R12C18C.FCO to    R12C18D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R12C18D.FCI to    R12C18D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R12C18D.FCO to    R12C19A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R12C19A.FCI to    R12C19A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R12C19B.FCI to    R12C19B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF0_DE  ---     0.517    R12C19C.FCI to     R12C19C.F0 coreInst/programCounterInst/SLICE_66
ROUTE         4     2.343     R12C19C.F0 to     R11C19B.M0 coreInst/programCounterInst/PC_A_NEXT[11] (to PIN_CLK_X1_c)
                  --------
                   49.339   (24.2% logic, 75.8% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R17C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R11C19B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[11]  (to PIN_CLK_X1_c +)

   Delay:              49.339ns  (24.2% logic, 75.8% route), 27 logic levels.

 Constraint Details:

     49.339ns physical path delay SLICE_312 to coreInst/programCounterInst/SLICE_1203 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 33.691ns

 Physical Path Details:

      Data path SLICE_312 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q0 SLICE_312 (from PIN_CLK_X1_c)
ROUTE        62     5.726     R17C19A.Q0 to      R9C18D.B0 coreInst.INSTRUCTION[14]
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 coreInst/SLICE_974
ROUTE        27     2.985      R9C18D.F0 to     R10C15D.A0 coreInst/N_143_1
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 coreInst/fullALUInst/SLICE_1039
ROUTE        14     2.373     R10C15D.F0 to     R10C22D.C0 coreInst/fullALUInst/N_47
CTOF_DEL    ---     0.452     R10C22D.C0 to     R10C22D.F0 coreInst/fullALUInst/SLICE_1034
ROUTE        33     2.904     R10C22D.F0 to      R6C27A.C0 coreInst/fullALUInst/N_26
CTOF_DEL    ---     0.452      R6C27A.C0 to      R6C27A.F0 coreInst/fullALUInst/aluInst/SLICE_1151
ROUTE         4     0.926      R6C27A.F0 to      R7C27B.B0 coreInst/fullALUInst/aluInst/N_13_0
CTOF_DEL    ---     0.452      R7C27B.B0 to      R7C27B.F0 coreInst/fullALUInst/aluInst/SLICE_1129
ROUTE         3     0.691      R7C27B.F0 to      R8C27B.C0 coreInst/fullALUInst/aluInst/N_29_0
CTOOFX_DEL  ---     0.661      R8C27B.C0 to    R8C27B.OFX0 coreInst/fullALUInst/aluInst/RESULT_10_52/SLICE_598
ROUTE        10     2.332    R8C27B.OFX0 to     R10C22A.C1 coreInst/fullALUInst/aluInst/N_49_0
CTOF_DEL    ---     0.452     R10C22A.C1 to     R10C22A.F1 coreInst/fullALUInst/aluInst/SLICE_1053
ROUTE         9     1.165     R10C22A.F1 to      R9C25B.C1 coreInst/fullALUInst/aluInst/sex_2
CTOOFX_DEL  ---     0.661      R9C25B.C1 to    R9C25B.OFX0 coreInst/fullALUInst/aluInst/RESULT_13[2]/SLICE_537
ROUTE         1     0.854    R9C25B.OFX0 to      R9C25A.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661      R9C25A.A1 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_543
ROUTE         1     2.300    R9C25A.OFX0 to     R14C21C.B0 coreInst/fullALUInst/aluInst/N_291
CTOF_DEL    ---     0.452     R14C21C.B0 to     R14C21C.F0 SLICE_1047
ROUTE         5     0.399     R14C21C.F0 to     R14C21C.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C21C.C1 to     R14C21C.F1 SLICE_1047
ROUTE         3     1.773     R14C21C.F1 to     R17C16C.A1 N_200
CTOF_DEL    ---     0.452     R17C16C.A1 to     R17C16C.F1 SLICE_930
ROUTE       426     3.047     R17C16C.F1 to     R14C25A.D1 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R14C25A.D1 to   R14C25A.OFX0 mcuResourcesInst/ROMInst/SLICE_684
ROUTE         1     0.000   R14C25A.OFX0 to    R14C25A.FXB mcuResourcesInst/ROMInst/mem_0_2_1_1_f5b
FXTOOFX_DE  ---     0.223    R14C25A.FXB to   R14C25A.OFX1 mcuResourcesInst/ROMInst/SLICE_684
ROUTE         1     0.000   R14C25A.OFX1 to    R14C25B.FXB mcuResourcesInst/ROMInst/mem_0_2_1_f5b
FXTOOFX_DE  ---     0.223    R14C25B.FXB to   R14C25B.OFX1 mcuResourcesInst/ROMInst/SLICE_683
ROUTE         1     1.797   R14C25B.OFX1 to     R14C14B.B0 mcuResourcesInst/ROMInst/mdL0_13_0
CTOOFX_DEL  ---     0.661     R14C14B.B0 to   R14C14B.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     0.954   R14C14B.OFX0 to     R16C14A.C0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R16C14A.C0 to     R16C14A.F0 mcuResourcesInst/memoryMapperInst/SLICE_955
ROUTE         1     1.149     R16C14A.F0 to     R17C15C.A0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R17C15C.A0 to     R17C15C.F0 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         1     0.384     R17C15C.F0 to     R17C15C.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R17C15C.C1 to     R17C15C.F1 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         2     1.566     R17C15C.F1 to     R16C17A.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/programCounterInst/SLICE_893
ROUTE         1     1.748     R16C17A.F1 to     R12C18B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R12C18B.B1 to    R12C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R12C18B.FCO to    R12C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R12C18C.FCI to    R12C18C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R12C18C.FCO to    R12C18D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R12C18D.FCI to    R12C18D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R12C18D.FCO to    R12C19A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R12C19A.FCI to    R12C19A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R12C19B.FCI to    R12C19B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF0_DE  ---     0.517    R12C19C.FCI to     R12C19C.F0 coreInst/programCounterInst/SLICE_66
ROUTE         4     2.343     R12C19C.F0 to     R11C19B.M0 coreInst/programCounterInst/PC_A_NEXT[11] (to PIN_CLK_X1_c)
                  --------
                   49.339   (24.2% logic, 75.8% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R17C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R11C19B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[11]  (to PIN_CLK_X1_c +)

   Delay:              49.339ns  (24.2% logic, 75.8% route), 27 logic levels.

 Constraint Details:

     49.339ns physical path delay SLICE_312 to coreInst/programCounterInst/SLICE_1203 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 33.691ns

 Physical Path Details:

      Data path SLICE_312 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q0 SLICE_312 (from PIN_CLK_X1_c)
ROUTE        62     5.726     R17C19A.Q0 to      R9C18D.B0 coreInst.INSTRUCTION[14]
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 coreInst/SLICE_974
ROUTE        27     2.985      R9C18D.F0 to     R10C15D.A0 coreInst/N_143_1
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 coreInst/fullALUInst/SLICE_1039
ROUTE        14     2.373     R10C15D.F0 to     R10C22D.C0 coreInst/fullALUInst/N_47
CTOF_DEL    ---     0.452     R10C22D.C0 to     R10C22D.F0 coreInst/fullALUInst/SLICE_1034
ROUTE        33     2.904     R10C22D.F0 to      R6C27A.C0 coreInst/fullALUInst/N_26
CTOF_DEL    ---     0.452      R6C27A.C0 to      R6C27A.F0 coreInst/fullALUInst/aluInst/SLICE_1151
ROUTE         4     0.926      R6C27A.F0 to      R7C27B.B0 coreInst/fullALUInst/aluInst/N_13_0
CTOF_DEL    ---     0.452      R7C27B.B0 to      R7C27B.F0 coreInst/fullALUInst/aluInst/SLICE_1129
ROUTE         3     0.691      R7C27B.F0 to      R8C27B.C0 coreInst/fullALUInst/aluInst/N_29_0
CTOOFX_DEL  ---     0.661      R8C27B.C0 to    R8C27B.OFX0 coreInst/fullALUInst/aluInst/RESULT_10_52/SLICE_598
ROUTE        10     2.332    R8C27B.OFX0 to     R10C22A.C1 coreInst/fullALUInst/aluInst/N_49_0
CTOF_DEL    ---     0.452     R10C22A.C1 to     R10C22A.F1 coreInst/fullALUInst/aluInst/SLICE_1053
ROUTE         9     1.165     R10C22A.F1 to      R9C25B.C1 coreInst/fullALUInst/aluInst/sex_2
CTOOFX_DEL  ---     0.661      R9C25B.C1 to    R9C25B.OFX0 coreInst/fullALUInst/aluInst/RESULT_13[2]/SLICE_537
ROUTE         1     0.854    R9C25B.OFX0 to      R9C25A.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661      R9C25A.A1 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_543
ROUTE         1     2.300    R9C25A.OFX0 to     R14C21C.B0 coreInst/fullALUInst/aluInst/N_291
CTOF_DEL    ---     0.452     R14C21C.B0 to     R14C21C.F0 SLICE_1047
ROUTE         5     0.399     R14C21C.F0 to     R14C21C.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C21C.C1 to     R14C21C.F1 SLICE_1047
ROUTE         3     1.773     R14C21C.F1 to     R17C16C.A1 N_200
CTOF_DEL    ---     0.452     R17C16C.A1 to     R17C16C.F1 SLICE_930
ROUTE       426     3.047     R17C16C.F1 to     R14C25C.D1 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R14C25C.D1 to   R14C25C.OFX0 mcuResourcesInst/ROMInst/SLICE_682
ROUTE         1     0.000   R14C25C.OFX0 to    R14C25C.FXB mcuResourcesInst/ROMInst/mem_0_2_0_1_f5b
FXTOOFX_DE  ---     0.223    R14C25C.FXB to   R14C25C.OFX1 mcuResourcesInst/ROMInst/SLICE_682
ROUTE         1     0.000   R14C25C.OFX1 to    R14C25B.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R14C25B.FXA to   R14C25B.OFX1 mcuResourcesInst/ROMInst/SLICE_683
ROUTE         1     1.797   R14C25B.OFX1 to     R14C14B.B0 mcuResourcesInst/ROMInst/mdL0_13_0
CTOOFX_DEL  ---     0.661     R14C14B.B0 to   R14C14B.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     0.954   R14C14B.OFX0 to     R16C14A.C0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R16C14A.C0 to     R16C14A.F0 mcuResourcesInst/memoryMapperInst/SLICE_955
ROUTE         1     1.149     R16C14A.F0 to     R17C15C.A0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R17C15C.A0 to     R17C15C.F0 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         1     0.384     R17C15C.F0 to     R17C15C.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R17C15C.C1 to     R17C15C.F1 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         2     1.566     R17C15C.F1 to     R16C17A.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/programCounterInst/SLICE_893
ROUTE         1     1.748     R16C17A.F1 to     R12C18B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R12C18B.B1 to    R12C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R12C18B.FCO to    R12C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R12C18C.FCI to    R12C18C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R12C18C.FCO to    R12C18D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R12C18D.FCI to    R12C18D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R12C18D.FCO to    R12C19A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R12C19A.FCI to    R12C19A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R12C19B.FCI to    R12C19B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF0_DE  ---     0.517    R12C19C.FCI to     R12C19C.F0 coreInst/programCounterInst/SLICE_66
ROUTE         4     2.343     R12C19C.F0 to     R11C19B.M0 coreInst/programCounterInst/PC_A_NEXT[11] (to PIN_CLK_X1_c)
                  --------
                   49.339   (24.2% logic, 75.8% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R17C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R11C19B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[11]  (to PIN_CLK_X1_c +)

   Delay:              49.339ns  (24.2% logic, 75.8% route), 27 logic levels.

 Constraint Details:

     49.339ns physical path delay SLICE_312 to coreInst/programCounterInst/SLICE_1203 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 33.691ns

 Physical Path Details:

      Data path SLICE_312 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q0 SLICE_312 (from PIN_CLK_X1_c)
ROUTE        62     5.726     R17C19A.Q0 to      R9C18D.B0 coreInst.INSTRUCTION[14]
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 coreInst/SLICE_974
ROUTE        27     2.985      R9C18D.F0 to     R10C15D.A0 coreInst/N_143_1
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 coreInst/fullALUInst/SLICE_1039
ROUTE        14     2.373     R10C15D.F0 to     R10C22D.C0 coreInst/fullALUInst/N_47
CTOF_DEL    ---     0.452     R10C22D.C0 to     R10C22D.F0 coreInst/fullALUInst/SLICE_1034
ROUTE        33     2.904     R10C22D.F0 to      R6C27A.C0 coreInst/fullALUInst/N_26
CTOF_DEL    ---     0.452      R6C27A.C0 to      R6C27A.F0 coreInst/fullALUInst/aluInst/SLICE_1151
ROUTE         4     0.926      R6C27A.F0 to      R7C27B.B0 coreInst/fullALUInst/aluInst/N_13_0
CTOF_DEL    ---     0.452      R7C27B.B0 to      R7C27B.F0 coreInst/fullALUInst/aluInst/SLICE_1129
ROUTE         3     0.691      R7C27B.F0 to      R8C27B.C0 coreInst/fullALUInst/aluInst/N_29_0
CTOOFX_DEL  ---     0.661      R8C27B.C0 to    R8C27B.OFX0 coreInst/fullALUInst/aluInst/RESULT_10_52/SLICE_598
ROUTE        10     2.332    R8C27B.OFX0 to     R10C22A.C1 coreInst/fullALUInst/aluInst/N_49_0
CTOF_DEL    ---     0.452     R10C22A.C1 to     R10C22A.F1 coreInst/fullALUInst/aluInst/SLICE_1053
ROUTE         9     1.165     R10C22A.F1 to      R9C25B.C1 coreInst/fullALUInst/aluInst/sex_2
CTOOFX_DEL  ---     0.661      R9C25B.C1 to    R9C25B.OFX0 coreInst/fullALUInst/aluInst/RESULT_13[2]/SLICE_537
ROUTE         1     0.854    R9C25B.OFX0 to      R9C25A.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661      R9C25A.A1 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_543
ROUTE         1     2.300    R9C25A.OFX0 to     R14C21C.B0 coreInst/fullALUInst/aluInst/N_291
CTOF_DEL    ---     0.452     R14C21C.B0 to     R14C21C.F0 SLICE_1047
ROUTE         5     0.399     R14C21C.F0 to     R14C21C.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C21C.C1 to     R14C21C.F1 SLICE_1047
ROUTE         3     1.773     R14C21C.F1 to     R17C16C.A1 N_200
CTOF_DEL    ---     0.452     R17C16C.A1 to     R17C16C.F1 SLICE_930
ROUTE       426     3.047     R17C16C.F1 to     R14C25C.D0 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R14C25C.D0 to   R14C25C.OFX0 mcuResourcesInst/ROMInst/SLICE_682
ROUTE         1     0.000   R14C25C.OFX0 to    R14C25C.FXB mcuResourcesInst/ROMInst/mem_0_2_0_1_f5b
FXTOOFX_DE  ---     0.223    R14C25C.FXB to   R14C25C.OFX1 mcuResourcesInst/ROMInst/SLICE_682
ROUTE         1     0.000   R14C25C.OFX1 to    R14C25B.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R14C25B.FXA to   R14C25B.OFX1 mcuResourcesInst/ROMInst/SLICE_683
ROUTE         1     1.797   R14C25B.OFX1 to     R14C14B.B0 mcuResourcesInst/ROMInst/mdL0_13_0
CTOOFX_DEL  ---     0.661     R14C14B.B0 to   R14C14B.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     0.954   R14C14B.OFX0 to     R16C14A.C0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R16C14A.C0 to     R16C14A.F0 mcuResourcesInst/memoryMapperInst/SLICE_955
ROUTE         1     1.149     R16C14A.F0 to     R17C15C.A0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R17C15C.A0 to     R17C15C.F0 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         1     0.384     R17C15C.F0 to     R17C15C.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R17C15C.C1 to     R17C15C.F1 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         2     1.566     R17C15C.F1 to     R16C17A.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/programCounterInst/SLICE_893
ROUTE         1     1.748     R16C17A.F1 to     R12C18B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R12C18B.B1 to    R12C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R12C18B.FCO to    R12C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R12C18C.FCI to    R12C18C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R12C18C.FCO to    R12C18D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R12C18D.FCI to    R12C18D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R12C18D.FCO to    R12C19A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R12C19A.FCI to    R12C19A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R12C19B.FCI to    R12C19B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF0_DE  ---     0.517    R12C19C.FCI to     R12C19C.F0 coreInst/programCounterInst/SLICE_66
ROUTE         4     2.343     R12C19C.F0 to     R11C19B.M0 coreInst/programCounterInst/PC_A_NEXT[11] (to PIN_CLK_X1_c)
                  --------
                   49.339   (24.2% logic, 75.8% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R17C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R11C19B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[11]  (to PIN_CLK_X1_c +)

   Delay:              49.339ns  (24.2% logic, 75.8% route), 27 logic levels.

 Constraint Details:

     49.339ns physical path delay SLICE_312 to coreInst/programCounterInst/SLICE_1203 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 33.691ns

 Physical Path Details:

      Data path SLICE_312 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q0 SLICE_312 (from PIN_CLK_X1_c)
ROUTE        62     5.726     R17C19A.Q0 to      R9C18D.B0 coreInst.INSTRUCTION[14]
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 coreInst/SLICE_974
ROUTE        27     2.985      R9C18D.F0 to     R10C15D.A0 coreInst/N_143_1
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 coreInst/fullALUInst/SLICE_1039
ROUTE        14     2.373     R10C15D.F0 to     R10C22D.C0 coreInst/fullALUInst/N_47
CTOF_DEL    ---     0.452     R10C22D.C0 to     R10C22D.F0 coreInst/fullALUInst/SLICE_1034
ROUTE        33     2.904     R10C22D.F0 to      R6C27A.C0 coreInst/fullALUInst/N_26
CTOF_DEL    ---     0.452      R6C27A.C0 to      R6C27A.F0 coreInst/fullALUInst/aluInst/SLICE_1151
ROUTE         4     0.926      R6C27A.F0 to      R7C27B.B0 coreInst/fullALUInst/aluInst/N_13_0
CTOF_DEL    ---     0.452      R7C27B.B0 to      R7C27B.F0 coreInst/fullALUInst/aluInst/SLICE_1129
ROUTE         3     0.691      R7C27B.F0 to      R8C27B.C0 coreInst/fullALUInst/aluInst/N_29_0
CTOOFX_DEL  ---     0.661      R8C27B.C0 to    R8C27B.OFX0 coreInst/fullALUInst/aluInst/RESULT_10_52/SLICE_598
ROUTE        10     2.332    R8C27B.OFX0 to     R10C22A.C1 coreInst/fullALUInst/aluInst/N_49_0
CTOF_DEL    ---     0.452     R10C22A.C1 to     R10C22A.F1 coreInst/fullALUInst/aluInst/SLICE_1053
ROUTE         9     1.165     R10C22A.F1 to      R9C25B.C1 coreInst/fullALUInst/aluInst/sex_2
CTOOFX_DEL  ---     0.661      R9C25B.C1 to    R9C25B.OFX0 coreInst/fullALUInst/aluInst/RESULT_13[2]/SLICE_537
ROUTE         1     0.854    R9C25B.OFX0 to      R9C25A.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661      R9C25A.A1 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_543
ROUTE         1     2.300    R9C25A.OFX0 to     R14C21C.B0 coreInst/fullALUInst/aluInst/N_291
CTOF_DEL    ---     0.452     R14C21C.B0 to     R14C21C.F0 SLICE_1047
ROUTE         5     0.399     R14C21C.F0 to     R14C21C.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C21C.C1 to     R14C21C.F1 SLICE_1047
ROUTE         3     1.773     R14C21C.F1 to     R17C16C.A1 N_200
CTOF_DEL    ---     0.452     R17C16C.A1 to     R17C16C.F1 SLICE_930
ROUTE       426     3.047     R17C16C.F1 to     R14C25B.D0 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R14C25B.D0 to   R14C25B.OFX0 mcuResourcesInst/ROMInst/SLICE_683
ROUTE         1     0.000   R14C25B.OFX0 to    R14C25A.FXA mcuResourcesInst/ROMInst/mem_0_2_1_0_f5a
FXTOOFX_DE  ---     0.223    R14C25A.FXA to   R14C25A.OFX1 mcuResourcesInst/ROMInst/SLICE_684
ROUTE         1     0.000   R14C25A.OFX1 to    R14C25B.FXB mcuResourcesInst/ROMInst/mem_0_2_1_f5b
FXTOOFX_DE  ---     0.223    R14C25B.FXB to   R14C25B.OFX1 mcuResourcesInst/ROMInst/SLICE_683
ROUTE         1     1.797   R14C25B.OFX1 to     R14C14B.B0 mcuResourcesInst/ROMInst/mdL0_13_0
CTOOFX_DEL  ---     0.661     R14C14B.B0 to   R14C14B.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     0.954   R14C14B.OFX0 to     R16C14A.C0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R16C14A.C0 to     R16C14A.F0 mcuResourcesInst/memoryMapperInst/SLICE_955
ROUTE         1     1.149     R16C14A.F0 to     R17C15C.A0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R17C15C.A0 to     R17C15C.F0 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         1     0.384     R17C15C.F0 to     R17C15C.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R17C15C.C1 to     R17C15C.F1 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         2     1.566     R17C15C.F1 to     R16C17A.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/programCounterInst/SLICE_893
ROUTE         1     1.748     R16C17A.F1 to     R12C18B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R12C18B.B1 to    R12C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R12C18B.FCO to    R12C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R12C18C.FCI to    R12C18C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R12C18C.FCO to    R12C18D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R12C18D.FCI to    R12C18D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R12C18D.FCO to    R12C19A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R12C19A.FCI to    R12C19A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R12C19B.FCI to    R12C19B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF0_DE  ---     0.517    R12C19C.FCI to     R12C19C.F0 coreInst/programCounterInst/SLICE_66
ROUTE         4     2.343     R12C19C.F0 to     R11C19B.M0 coreInst/programCounterInst/PC_A_NEXT[11] (to PIN_CLK_X1_c)
                  --------
                   49.339   (24.2% logic, 75.8% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R17C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R11C19B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[11]  (to PIN_CLK_X1_c +)

   Delay:              49.339ns  (24.2% logic, 75.8% route), 27 logic levels.

 Constraint Details:

     49.339ns physical path delay SLICE_312 to coreInst/programCounterInst/SLICE_1203 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 33.691ns

 Physical Path Details:

      Data path SLICE_312 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q0 SLICE_312 (from PIN_CLK_X1_c)
ROUTE        62     5.726     R17C19A.Q0 to      R9C18D.B0 coreInst.INSTRUCTION[14]
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 coreInst/SLICE_974
ROUTE        27     2.985      R9C18D.F0 to     R10C15D.A0 coreInst/N_143_1
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 coreInst/fullALUInst/SLICE_1039
ROUTE        14     2.373     R10C15D.F0 to     R10C22D.C0 coreInst/fullALUInst/N_47
CTOF_DEL    ---     0.452     R10C22D.C0 to     R10C22D.F0 coreInst/fullALUInst/SLICE_1034
ROUTE        33     2.904     R10C22D.F0 to      R6C27A.C0 coreInst/fullALUInst/N_26
CTOF_DEL    ---     0.452      R6C27A.C0 to      R6C27A.F0 coreInst/fullALUInst/aluInst/SLICE_1151
ROUTE         4     0.926      R6C27A.F0 to      R7C27B.B0 coreInst/fullALUInst/aluInst/N_13_0
CTOF_DEL    ---     0.452      R7C27B.B0 to      R7C27B.F0 coreInst/fullALUInst/aluInst/SLICE_1129
ROUTE         3     0.691      R7C27B.F0 to      R8C27B.C0 coreInst/fullALUInst/aluInst/N_29_0
CTOOFX_DEL  ---     0.661      R8C27B.C0 to    R8C27B.OFX0 coreInst/fullALUInst/aluInst/RESULT_10_52/SLICE_598
ROUTE        10     2.332    R8C27B.OFX0 to     R10C22A.C1 coreInst/fullALUInst/aluInst/N_49_0
CTOF_DEL    ---     0.452     R10C22A.C1 to     R10C22A.F1 coreInst/fullALUInst/aluInst/SLICE_1053
ROUTE         9     1.165     R10C22A.F1 to      R9C25B.C1 coreInst/fullALUInst/aluInst/sex_2
CTOOFX_DEL  ---     0.661      R9C25B.C1 to    R9C25B.OFX0 coreInst/fullALUInst/aluInst/RESULT_13[2]/SLICE_537
ROUTE         1     0.854    R9C25B.OFX0 to      R9C25A.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661      R9C25A.A1 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_543
ROUTE         1     2.300    R9C25A.OFX0 to     R14C21C.B0 coreInst/fullALUInst/aluInst/N_291
CTOF_DEL    ---     0.452     R14C21C.B0 to     R14C21C.F0 SLICE_1047
ROUTE         5     0.399     R14C21C.F0 to     R14C21C.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C21C.C1 to     R14C21C.F1 SLICE_1047
ROUTE         3     1.773     R14C21C.F1 to     R17C16C.A1 N_200
CTOF_DEL    ---     0.452     R17C16C.A1 to     R17C16C.F1 SLICE_930
ROUTE       426     3.047     R17C16C.F1 to     R14C25B.D1 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R14C25B.D1 to   R14C25B.OFX0 mcuResourcesInst/ROMInst/SLICE_683
ROUTE         1     0.000   R14C25B.OFX0 to    R14C25A.FXA mcuResourcesInst/ROMInst/mem_0_2_1_0_f5a
FXTOOFX_DE  ---     0.223    R14C25A.FXA to   R14C25A.OFX1 mcuResourcesInst/ROMInst/SLICE_684
ROUTE         1     0.000   R14C25A.OFX1 to    R14C25B.FXB mcuResourcesInst/ROMInst/mem_0_2_1_f5b
FXTOOFX_DE  ---     0.223    R14C25B.FXB to   R14C25B.OFX1 mcuResourcesInst/ROMInst/SLICE_683
ROUTE         1     1.797   R14C25B.OFX1 to     R14C14B.B0 mcuResourcesInst/ROMInst/mdL0_13_0
CTOOFX_DEL  ---     0.661     R14C14B.B0 to   R14C14B.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     0.954   R14C14B.OFX0 to     R16C14A.C0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R16C14A.C0 to     R16C14A.F0 mcuResourcesInst/memoryMapperInst/SLICE_955
ROUTE         1     1.149     R16C14A.F0 to     R17C15C.A0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R17C15C.A0 to     R17C15C.F0 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         1     0.384     R17C15C.F0 to     R17C15C.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R17C15C.C1 to     R17C15C.F1 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         2     1.566     R17C15C.F1 to     R16C17A.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/programCounterInst/SLICE_893
ROUTE         1     1.748     R16C17A.F1 to     R12C18B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R12C18B.B1 to    R12C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R12C18B.FCO to    R12C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R12C18C.FCI to    R12C18C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R12C18C.FCO to    R12C18D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R12C18D.FCI to    R12C18D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R12C18D.FCO to    R12C19A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R12C19A.FCI to    R12C19A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R12C19B.FCI to    R12C19B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF0_DE  ---     0.517    R12C19C.FCI to     R12C19C.F0 coreInst/programCounterInst/SLICE_66
ROUTE         4     2.343     R12C19C.F0 to     R11C19B.M0 coreInst/programCounterInst/PC_A_NEXT[11] (to PIN_CLK_X1_c)
                  --------
                   49.339   (24.2% logic, 75.8% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R17C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R11C19B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[11]  (to PIN_CLK_X1_c +)

   Delay:              49.339ns  (24.2% logic, 75.8% route), 27 logic levels.

 Constraint Details:

     49.339ns physical path delay SLICE_312 to coreInst/programCounterInst/SLICE_1203 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 33.691ns

 Physical Path Details:

      Data path SLICE_312 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q0 SLICE_312 (from PIN_CLK_X1_c)
ROUTE        62     5.726     R17C19A.Q0 to      R9C18D.B0 coreInst.INSTRUCTION[14]
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 coreInst/SLICE_974
ROUTE        27     2.985      R9C18D.F0 to     R10C15D.A0 coreInst/N_143_1
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 coreInst/fullALUInst/SLICE_1039
ROUTE        14     2.373     R10C15D.F0 to     R10C22D.C0 coreInst/fullALUInst/N_47
CTOF_DEL    ---     0.452     R10C22D.C0 to     R10C22D.F0 coreInst/fullALUInst/SLICE_1034
ROUTE        33     2.904     R10C22D.F0 to      R6C27A.C0 coreInst/fullALUInst/N_26
CTOF_DEL    ---     0.452      R6C27A.C0 to      R6C27A.F0 coreInst/fullALUInst/aluInst/SLICE_1151
ROUTE         4     0.926      R6C27A.F0 to      R7C27B.B0 coreInst/fullALUInst/aluInst/N_13_0
CTOF_DEL    ---     0.452      R7C27B.B0 to      R7C27B.F0 coreInst/fullALUInst/aluInst/SLICE_1129
ROUTE         3     0.691      R7C27B.F0 to      R8C27B.C0 coreInst/fullALUInst/aluInst/N_29_0
CTOOFX_DEL  ---     0.661      R8C27B.C0 to    R8C27B.OFX0 coreInst/fullALUInst/aluInst/RESULT_10_52/SLICE_598
ROUTE        10     2.332    R8C27B.OFX0 to     R10C22A.C1 coreInst/fullALUInst/aluInst/N_49_0
CTOF_DEL    ---     0.452     R10C22A.C1 to     R10C22A.F1 coreInst/fullALUInst/aluInst/SLICE_1053
ROUTE         9     1.165     R10C22A.F1 to      R9C25B.C1 coreInst/fullALUInst/aluInst/sex_2
CTOOFX_DEL  ---     0.661      R9C25B.C1 to    R9C25B.OFX0 coreInst/fullALUInst/aluInst/RESULT_13[2]/SLICE_537
ROUTE         1     0.854    R9C25B.OFX0 to      R9C25A.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661      R9C25A.A1 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_543
ROUTE         1     2.300    R9C25A.OFX0 to     R14C21C.B0 coreInst/fullALUInst/aluInst/N_291
CTOF_DEL    ---     0.452     R14C21C.B0 to     R14C21C.F0 SLICE_1047
ROUTE         5     0.399     R14C21C.F0 to     R14C21C.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C21C.C1 to     R14C21C.F1 SLICE_1047
ROUTE         3     1.773     R14C21C.F1 to     R17C16C.A1 N_200
CTOF_DEL    ---     0.452     R17C16C.A1 to     R17C16C.F1 SLICE_930
ROUTE       426     3.047     R17C16C.F1 to     R14C25D.D0 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R14C25D.D0 to   R14C25D.OFX0 mcuResourcesInst/ROMInst/SLICE_681
ROUTE         1     0.000   R14C25D.OFX0 to    R14C25C.FXA mcuResourcesInst/ROMInst/mem_0_2_0_0_f5a
FXTOOFX_DE  ---     0.223    R14C25C.FXA to   R14C25C.OFX1 mcuResourcesInst/ROMInst/SLICE_682
ROUTE         1     0.000   R14C25C.OFX1 to    R14C25B.FXA mcuResourcesInst/ROMInst/mem_0_2_0_f5a
FXTOOFX_DE  ---     0.223    R14C25B.FXA to   R14C25B.OFX1 mcuResourcesInst/ROMInst/SLICE_683
ROUTE         1     1.797   R14C25B.OFX1 to     R14C14B.B0 mcuResourcesInst/ROMInst/mdL0_13_0
CTOOFX_DEL  ---     0.661     R14C14B.B0 to   R14C14B.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     0.954   R14C14B.OFX0 to     R16C14A.C0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R16C14A.C0 to     R16C14A.F0 mcuResourcesInst/memoryMapperInst/SLICE_955
ROUTE         1     1.149     R16C14A.F0 to     R17C15C.A0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R17C15C.A0 to     R17C15C.F0 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         1     0.384     R17C15C.F0 to     R17C15C.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R17C15C.C1 to     R17C15C.F1 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         2     1.566     R17C15C.F1 to     R16C17A.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/programCounterInst/SLICE_893
ROUTE         1     1.748     R16C17A.F1 to     R12C18B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R12C18B.B1 to    R12C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R12C18B.FCO to    R12C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R12C18C.FCI to    R12C18C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R12C18C.FCO to    R12C18D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R12C18D.FCI to    R12C18D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R12C18D.FCO to    R12C19A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R12C19A.FCI to    R12C19A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R12C19A.FCO to    R12C19B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R12C19B.FCI to    R12C19B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R12C19B.FCO to    R12C19C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF0_DE  ---     0.517    R12C19C.FCI to     R12C19C.F0 coreInst/programCounterInst/SLICE_66
ROUTE         4     2.343     R12C19C.F0 to     R11C19B.M0 coreInst/programCounterInst/PC_A_NEXT[11] (to PIN_CLK_X1_c)
                  --------
                   49.339   (24.2% logic, 75.8% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R17C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R11C19B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.770ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              49.413ns  (24.8% logic, 75.2% route), 25 logic levels.

 Constraint Details:

     49.413ns physical path delay SLICE_312 to coreInst/programCounterInst/SLICE_314 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 33.770ns

 Physical Path Details:

      Data path SLICE_312 to coreInst/programCounterInst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q0 SLICE_312 (from PIN_CLK_X1_c)
ROUTE        62     5.726     R17C19A.Q0 to      R9C18D.B0 coreInst.INSTRUCTION[14]
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 coreInst/SLICE_974
ROUTE        27     2.985      R9C18D.F0 to     R10C15D.A0 coreInst/N_143_1
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 coreInst/fullALUInst/SLICE_1039
ROUTE        14     2.373     R10C15D.F0 to     R10C22D.C0 coreInst/fullALUInst/N_47
CTOF_DEL    ---     0.452     R10C22D.C0 to     R10C22D.F0 coreInst/fullALUInst/SLICE_1034
ROUTE        33     2.904     R10C22D.F0 to      R6C27A.C0 coreInst/fullALUInst/N_26
CTOF_DEL    ---     0.452      R6C27A.C0 to      R6C27A.F0 coreInst/fullALUInst/aluInst/SLICE_1151
ROUTE         4     0.926      R6C27A.F0 to      R7C27B.B0 coreInst/fullALUInst/aluInst/N_13_0
CTOF_DEL    ---     0.452      R7C27B.B0 to      R7C27B.F0 coreInst/fullALUInst/aluInst/SLICE_1129
ROUTE         3     0.691      R7C27B.F0 to      R8C27B.C0 coreInst/fullALUInst/aluInst/N_29_0
CTOOFX_DEL  ---     0.661      R8C27B.C0 to    R8C27B.OFX0 coreInst/fullALUInst/aluInst/RESULT_10_52/SLICE_598
ROUTE        10     2.332    R8C27B.OFX0 to     R10C22A.C1 coreInst/fullALUInst/aluInst/N_49_0
CTOF_DEL    ---     0.452     R10C22A.C1 to     R10C22A.F1 coreInst/fullALUInst/aluInst/SLICE_1053
ROUTE         9     1.165     R10C22A.F1 to      R9C25B.C1 coreInst/fullALUInst/aluInst/sex_2
CTOOFX_DEL  ---     0.661      R9C25B.C1 to    R9C25B.OFX0 coreInst/fullALUInst/aluInst/RESULT_13[2]/SLICE_537
ROUTE         1     0.854    R9C25B.OFX0 to      R9C25A.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661      R9C25A.A1 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_543
ROUTE         1     2.300    R9C25A.OFX0 to     R14C21C.B0 coreInst/fullALUInst/aluInst/N_291
CTOF_DEL    ---     0.452     R14C21C.B0 to     R14C21C.F0 SLICE_1047
ROUTE         5     0.399     R14C21C.F0 to     R14C21C.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C21C.C1 to     R14C21C.F1 SLICE_1047
ROUTE         3     1.773     R14C21C.F1 to     R17C16C.A1 N_200
CTOF_DEL    ---     0.452     R17C16C.A1 to     R17C16C.F1 SLICE_930
ROUTE       426     3.047     R17C16C.F1 to     R14C25A.D0 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R14C25A.D0 to   R14C25A.OFX0 mcuResourcesInst/ROMInst/SLICE_684
ROUTE         1     0.000   R14C25A.OFX0 to    R14C25A.FXB mcuResourcesInst/ROMInst/mem_0_2_1_1_f5b
FXTOOFX_DE  ---     0.223    R14C25A.FXB to   R14C25A.OFX1 mcuResourcesInst/ROMInst/SLICE_684
ROUTE         1     0.000   R14C25A.OFX1 to    R14C25B.FXB mcuResourcesInst/ROMInst/mem_0_2_1_f5b
FXTOOFX_DE  ---     0.223    R14C25B.FXB to   R14C25B.OFX1 mcuResourcesInst/ROMInst/SLICE_683
ROUTE         1     1.797   R14C25B.OFX1 to     R14C14B.B0 mcuResourcesInst/ROMInst/mdL0_13_0
CTOOFX_DEL  ---     0.661     R14C14B.B0 to   R14C14B.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     0.954   R14C14B.OFX0 to     R16C14A.C0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R16C14A.C0 to     R16C14A.F0 mcuResourcesInst/memoryMapperInst/SLICE_955
ROUTE         1     1.149     R16C14A.F0 to     R17C15C.A0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R17C15C.A0 to     R17C15C.F0 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         1     0.384     R17C15C.F0 to     R17C15C.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R17C15C.C1 to     R17C15C.F1 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         2     1.566     R17C15C.F1 to     R16C17A.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/programCounterInst/SLICE_893
ROUTE         1     1.748     R16C17A.F1 to     R12C18B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R12C18B.B1 to    R12C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R12C18B.FCO to    R12C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R12C18C.FCI to     R12C18C.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4     1.189     R12C18C.F0 to     R14C20C.C1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 coreInst/programCounterInst/SLICE_1159
ROUTE         1     0.908     R14C20C.F1 to     R11C20A.D0 coreInst/programCounterInst/PC_A_RNO_0[3]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 coreInst/programCounterInst/SLICE_314
ROUTE         1     0.000     R11C20A.F0 to    R11C20A.DI0 coreInst/programCounterInst/N_277_i (to PIN_CLK_X1_c)
                  --------
                   49.413   (24.8% logic, 75.2% route), 25 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R17C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R11C20A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.770ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              49.413ns  (24.8% logic, 75.2% route), 25 logic levels.

 Constraint Details:

     49.413ns physical path delay SLICE_312 to coreInst/programCounterInst/SLICE_314 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 83.183ns) by 33.770ns

 Physical Path Details:

      Data path SLICE_312 to coreInst/programCounterInst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q0 SLICE_312 (from PIN_CLK_X1_c)
ROUTE        62     5.726     R17C19A.Q0 to      R9C18D.B0 coreInst.INSTRUCTION[14]
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 coreInst/SLICE_974
ROUTE        27     2.985      R9C18D.F0 to     R10C15D.A0 coreInst/N_143_1
CTOF_DEL    ---     0.452     R10C15D.A0 to     R10C15D.F0 coreInst/fullALUInst/SLICE_1039
ROUTE        14     2.373     R10C15D.F0 to     R10C22D.C0 coreInst/fullALUInst/N_47
CTOF_DEL    ---     0.452     R10C22D.C0 to     R10C22D.F0 coreInst/fullALUInst/SLICE_1034
ROUTE        33     2.904     R10C22D.F0 to      R6C27A.C0 coreInst/fullALUInst/N_26
CTOF_DEL    ---     0.452      R6C27A.C0 to      R6C27A.F0 coreInst/fullALUInst/aluInst/SLICE_1151
ROUTE         4     0.926      R6C27A.F0 to      R7C27B.B0 coreInst/fullALUInst/aluInst/N_13_0
CTOF_DEL    ---     0.452      R7C27B.B0 to      R7C27B.F0 coreInst/fullALUInst/aluInst/SLICE_1129
ROUTE         3     0.691      R7C27B.F0 to      R8C27B.C0 coreInst/fullALUInst/aluInst/N_29_0
CTOOFX_DEL  ---     0.661      R8C27B.C0 to    R8C27B.OFX0 coreInst/fullALUInst/aluInst/RESULT_10_52/SLICE_598
ROUTE        10     2.332    R8C27B.OFX0 to     R10C22A.C1 coreInst/fullALUInst/aluInst/N_49_0
CTOF_DEL    ---     0.452     R10C22A.C1 to     R10C22A.F1 coreInst/fullALUInst/aluInst/SLICE_1053
ROUTE         9     1.165     R10C22A.F1 to      R9C25B.C1 coreInst/fullALUInst/aluInst/sex_2
CTOOFX_DEL  ---     0.661      R9C25B.C1 to    R9C25B.OFX0 coreInst/fullALUInst/aluInst/RESULT_13[2]/SLICE_537
ROUTE         1     0.854    R9C25B.OFX0 to      R9C25A.A1 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661      R9C25A.A1 to    R9C25A.OFX0 coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_543
ROUTE         1     2.300    R9C25A.OFX0 to     R14C21C.B0 coreInst/fullALUInst/aluInst/N_291
CTOF_DEL    ---     0.452     R14C21C.B0 to     R14C21C.F0 SLICE_1047
ROUTE         5     0.399     R14C21C.F0 to     R14C21C.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C21C.C1 to     R14C21C.F1 SLICE_1047
ROUTE         3     1.773     R14C21C.F1 to     R17C16C.A1 N_200
CTOF_DEL    ---     0.452     R17C16C.A1 to     R17C16C.F1 SLICE_930
ROUTE       426     3.047     R17C16C.F1 to     R14C25A.D1 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R14C25A.D1 to   R14C25A.OFX0 mcuResourcesInst/ROMInst/SLICE_684
ROUTE         1     0.000   R14C25A.OFX0 to    R14C25A.FXB mcuResourcesInst/ROMInst/mem_0_2_1_1_f5b
FXTOOFX_DE  ---     0.223    R14C25A.FXB to   R14C25A.OFX1 mcuResourcesInst/ROMInst/SLICE_684
ROUTE         1     0.000   R14C25A.OFX1 to    R14C25B.FXB mcuResourcesInst/ROMInst/mem_0_2_1_f5b
FXTOOFX_DE  ---     0.223    R14C25B.FXB to   R14C25B.OFX1 mcuResourcesInst/ROMInst/SLICE_683
ROUTE         1     1.797   R14C25B.OFX1 to     R14C14B.B0 mcuResourcesInst/ROMInst/mdL0_13_0
CTOOFX_DEL  ---     0.661     R14C14B.B0 to   R14C14B.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     0.954   R14C14B.OFX0 to     R16C14A.C0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R16C14A.C0 to     R16C14A.F0 mcuResourcesInst/memoryMapperInst/SLICE_955
ROUTE         1     1.149     R16C14A.F0 to     R17C15C.A0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R17C15C.A0 to     R17C15C.F0 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         1     0.384     R17C15C.F0 to     R17C15C.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R17C15C.C1 to     R17C15C.F1 mcuResourcesInst/memoryMapperInst/SLICE_887
ROUTE         2     1.566     R17C15C.F1 to     R16C17A.B1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/programCounterInst/SLICE_893
ROUTE         1     1.748     R16C17A.F1 to     R12C18B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R12C18B.B1 to    R12C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R12C18B.FCO to    R12C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517    R12C18C.FCI to     R12C18C.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4     1.189     R12C18C.F0 to     R14C20C.C1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 coreInst/programCounterInst/SLICE_1159
ROUTE         1     0.908     R14C20C.F1 to     R11C20A.D0 coreInst/programCounterInst/PC_A_RNO_0[3]
CTOF_DEL    ---     0.452     R11C20A.D0 to     R11C20A.F0 coreInst/programCounterInst/SLICE_314
ROUTE         1     0.000     R11C20A.F0 to    R11C20A.DI0 coreInst/programCounterInst/N_277_i (to PIN_CLK_X1_c)
                  --------
                   49.413   (24.8% logic, 75.2% route), 25 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R17C19A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R11C20A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

Report:   20.144MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   20.144 MHz|  27  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 89
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 203
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 9595 connections (96.50% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Fri Nov 10 15:26:21 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/RAMInst/FF_4  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/RAMInst/FF_1  (to PIN_CLK_X1_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_394 to mcuResourcesInst/SLICE_940 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_394 to mcuResourcesInst/SLICE_940:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14D.CLK to     R15C14D.Q0 SLICE_394 (from PIN_CLK_X1_c)
ROUTE         1     0.154     R15C14D.Q0 to     R17C14D.M1 mcuResourcesInst/RAMInst/addr11_ff (to PIN_CLK_X1_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.907       C8.PADDI to    R15C14D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/SLICE_940:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.907       C8.PADDI to    R17C14D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C19D.CLK to     R25C19D.Q1 mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C19D.Q1 to     R25C19D.A1 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14]
CTOF_DEL    ---     0.101     R25C19D.A1 to     R25C19D.F1 mcuResourcesInst/UARTInst/uartTxInst/SLICE_11
ROUTE         1     0.000     R25C19D.F1 to    R25C19D.DI1 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S1_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C19D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C19D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C19D.CLK to     R25C19D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C19D.Q0 to     R25C19D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]
CTOF_DEL    ---     0.101     R25C19D.A0 to     R25C19D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_11
ROUTE         1     0.000     R25C19D.F0 to    R25C19D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C19D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C19D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C19B.CLK to     R25C19B.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C19B.Q0 to     R25C19B.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]
CTOF_DEL    ---     0.101     R25C19B.A0 to     R25C19B.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_13
ROUTE         1     0.000     R25C19B.F0 to    R25C19B.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_9_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C19B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C19B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[1]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[1]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_17 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_17 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C18B.CLK to     R25C18B.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_17 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C18B.Q0 to     R25C18B.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[1]
CTOF_DEL    ---     0.101     R25C18B.A0 to     R25C18B.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_17
ROUTE         1     0.000     R25C18B.F0 to    R25C18B.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_1_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C18B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C18B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE[0]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay coreInst/SLICE_363 to coreInst/SLICE_363 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path coreInst/SLICE_363 to coreInst/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21D.CLK to     R19C21D.Q0 coreInst/SLICE_363 (from PIN_CLK_X1_c)
ROUTE         5     0.132     R19C21D.Q0 to     R19C21D.A0 coreInst/instructionPhaseDecoderInst/PHASE[0]
CTOF_DEL    ---     0.101     R19C21D.A0 to     R19C21D.F0 coreInst/SLICE_363
ROUTE         1     0.000     R19C21D.F0 to    R19C21D.DI0 coreInst/instructionPhaseDecoderInst/PHASE_0[0] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.907       C8.PADDI to    R19C21D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.907       C8.PADDI to    R19C21D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[12]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[12]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C19C.CLK to     R25C19C.Q1 mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C19C.Q1 to     R25C19C.A1 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[12]
CTOF_DEL    ---     0.101     R25C19C.A1 to     R25C19C.F1 mcuResourcesInst/UARTInst/uartTxInst/SLICE_12
ROUTE         1     0.000     R25C19C.F1 to    R25C19C.DI1 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0_S1_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C19C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C19C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C18C.CLK to     R25C18C.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C18C.Q0 to     R25C18C.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3]
CTOF_DEL    ---     0.101     R25C18C.A0 to     R25C18C.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_16
ROUTE         1     0.000     R25C18C.F0 to    R25C18C.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_3_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C18C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C18C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C19C.CLK to     R25C19C.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C19C.Q0 to     R25C19C.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]
CTOF_DEL    ---     0.101     R25C19C.A0 to     R25C19C.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_12
ROUTE         1     0.000     R25C19C.F0 to    R25C19C.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C19C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R25C19C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartRXInst/SLICE_398 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_398 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartRXInst/SLICE_398 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_398:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18C.CLK to     R21C18C.Q0 mcuResourcesInst/UARTInst/uartRXInst/SLICE_398 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R21C18C.Q0 to     R21C18C.A0 mcuResourcesInst/UARTInst/DATA_AVAILABLE
CTOF_DEL    ---     0.101     R21C18C.A0 to     R21C18C.F0 mcuResourcesInst/UARTInst/uartRXInst/SLICE_398
ROUTE         1     0.000     R21C18C.F0 to    R21C18C.DI0 mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV_r (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_398:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R21C18C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_398:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to    R21C18C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 89
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 203
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 9595 connections (96.50% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

