
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002670    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000144    0.000076   18.070076 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008670    0.057087    0.100236   18.170313 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.057104    0.001005   18.171318 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004800    0.031396    0.054733   18.226051 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.031396    0.000139   18.226189 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.226189   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.103492    0.012719   29.966562 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054703    0.073347    0.164345   30.130907 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.073600    0.002892   30.133799 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.033800   clock uncertainty
                                  0.000000   30.033800   clock reconvergence pessimism
                                  0.242607   30.276407   library recovery time
                                             30.276407   data required time
---------------------------------------------------------------------------------------------
                                             30.276407   data required time
                                            -18.226189   data arrival time
---------------------------------------------------------------------------------------------
                                             12.050219   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003447    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840161    0.000084   10.180084 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002438    0.049664    0.676039   10.856123 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.049664    0.000121   10.856244 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005334    0.075005    0.584594   11.440838 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.075005    0.000413   11.441251 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016826    0.057497    0.139660   11.580911 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.057586    0.002060   11.582971 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.084376    0.812756    1.130605   12.713575 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.813756    0.024803   12.738379 ^ SRAM_0/DI[1] (EF_SRAM_1024x32)
                                             12.738379   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.799820   29.286043   library setup time
                                             29.286043   data required time
---------------------------------------------------------------------------------------------
                                             29.286043   data required time
                                            -12.738379   data arrival time
---------------------------------------------------------------------------------------------
                                             16.547663   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003662    0.840000    0.000000   10.180000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840173    0.000091   10.180091 ^ hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002557    0.050644    0.677208   10.857299 ^ hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.050644    0.000170   10.857468 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002609    0.051274    0.561601   11.419068 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.051274    0.000125   11.419194 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020965    0.068095    0.138369   11.557563 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.068286    0.003001   11.560564 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.084785    0.821081    1.134875   12.695439 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.822283    0.027272   12.722713 ^ SRAM_0/DI[0] (EF_SRAM_1024x32)
                                             12.722713   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.801829   29.284035   library setup time
                                             29.284035   data required time
---------------------------------------------------------------------------------------------
                                             29.284035   data required time
                                            -12.722713   data arrival time
---------------------------------------------------------------------------------------------
                                             16.561321   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.004206    0.840000    0.000000   10.180000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840210    0.000110   10.180110 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002613    0.051116    0.677760   10.857870 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.051116    0.000174   10.858045 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002886    0.053620    0.564476   11.422520 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.053620    0.000220   11.422740 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.020854    0.067773    0.139267   11.562008 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.067983    0.002799   11.564806 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080110    0.776551    1.102622   12.667428 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.777768    0.026664   12.694093 ^ SRAM_0/DI[2] (EF_SRAM_1024x32)
                                             12.694093   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.791341   29.294521   library setup time
                                             29.294521   data required time
---------------------------------------------------------------------------------------------
                                             29.294521   data required time
                                            -12.694093   data arrival time
---------------------------------------------------------------------------------------------
                                             16.600428   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003798    0.840000    0.000000   10.180000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840166    0.000087   10.180087 ^ hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003423    0.058129    0.685693   10.865781 ^ hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.058129    0.000210   10.865991 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002955    0.054220    0.567376   11.433367 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.054220    0.000204   11.433571 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020060    0.073164    0.165422   11.598993 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.073352    0.002658   11.601651 ^ hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.068003    0.657462    1.025627   12.627278 ^ hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.658445    0.019021   12.646299 ^ SRAM_0/DI[3] (EF_SRAM_1024x32)
                                             12.646299   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.763228   29.322634   library setup time
                                             29.322634   data required time
---------------------------------------------------------------------------------------------
                                             29.322634   data required time
                                            -12.646299   data arrival time
---------------------------------------------------------------------------------------------
                                             16.676336   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003050    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840172    0.000090   10.180090 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003222    0.055914    0.881777   11.061868 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.055914    0.000191   11.062058 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003849    0.058336    0.588958   11.651016 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.058336    0.000242   11.651259 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041039    0.093744    0.203674   11.854934 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.094970    0.009075   11.864009 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051812    0.268970    0.814967   12.678975 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.269489    0.010878   12.689853 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                             12.689853   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.646984   29.438879   library setup time
                                             29.438879   data required time
---------------------------------------------------------------------------------------------
                                             29.438879   data required time
                                            -12.689853   data arrival time
---------------------------------------------------------------------------------------------
                                             16.749025   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003545    0.840000    0.000000   10.180000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840209    0.000109   10.180109 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001971    0.046276    0.671437   10.851546 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.046276    0.000147   10.851694 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002766    0.052588    0.561646   11.413340 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.052588    0.000197   11.413537 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019791    0.072426    0.164147   11.577684 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.072620    0.002710   11.580394 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062478    0.605153    0.988141   12.568535 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.605905    0.015814   12.584349 ^ SRAM_0/DI[4] (EF_SRAM_1024x32)
                                             12.584349   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.750850   29.335012   library setup time
                                             29.335012   data required time
---------------------------------------------------------------------------------------------
                                             29.335012   data required time
                                            -12.584349   data arrival time
---------------------------------------------------------------------------------------------
                                             16.750662   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003030    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840171    0.000090   10.180090 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003499    0.057438    0.884099   11.064189 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.057438    0.000209   11.064398 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003861    0.058380    0.589765   11.654162 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.058380    0.000242   11.654405 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041518    0.094572    0.204566   11.858971 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.095755    0.008964   11.867935 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048751    0.255173    0.804374   12.672309 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.255613    0.009792   12.682101 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                             12.682101   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.641792   29.444069   library setup time
                                             29.444069   data required time
---------------------------------------------------------------------------------------------
                                             29.444069   data required time
                                            -12.682101   data arrival time
---------------------------------------------------------------------------------------------
                                             16.761969   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004578    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840201    0.000106   10.180106 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003197    0.055742    0.881546   11.061651 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.055742    0.000193   11.061844 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006146    0.069330    0.604585   11.666429 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.069330    0.000339   11.666768 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035332    0.082680    0.200886   11.867655 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.083557    0.007211   11.874866 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048063    0.252097    0.795974   12.670840 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.252580    0.010201   12.681041 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                             12.681041   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.640657   29.445204   library setup time
                                             29.445204   data required time
---------------------------------------------------------------------------------------------
                                             29.445204   data required time
                                            -12.681041   data arrival time
---------------------------------------------------------------------------------------------
                                             16.764164   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002747    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840140    0.000074   10.180074 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003971    0.059083    0.887283   11.067357 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.059083    0.000240   11.067597 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003554    0.057345    0.588429   11.656026 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.057345    0.000280   11.656305 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042377    0.096057    0.205518   11.861824 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.097327    0.009143   11.870967 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046678    0.245574    0.798316   12.669283 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.245895    0.008263   12.677546 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                             12.677546   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.638156   29.447706   library setup time
                                             29.447706   data required time
---------------------------------------------------------------------------------------------
                                             29.447706   data required time
                                            -12.677546   data arrival time
---------------------------------------------------------------------------------------------
                                             16.770159   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.004023    0.840000    0.000000   10.180000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840193    0.000101   10.180101 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002380    0.049174    0.675459   10.855560 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.049174    0.000180   10.855741 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002659    0.051676    0.561571   11.417312 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.051676    0.000196   11.417508 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016824    0.064298    0.157613   11.575122 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.064384    0.002149   11.577271 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060950    0.590657    0.976186   12.553457 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.591310    0.014261   12.567719 ^ SRAM_0/DI[9] (EF_SRAM_1024x32)
                                             12.567719   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.747411   29.338451   library setup time
                                             29.338451   data required time
---------------------------------------------------------------------------------------------
                                             29.338451   data required time
                                            -12.567719   data arrival time
---------------------------------------------------------------------------------------------
                                             16.770731   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003445    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840157    0.000083   10.180083 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003022    0.054571    0.879860   11.059942 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.054571    0.000207   11.060149 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004094    0.059200    0.589989   11.650138 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.059200    0.000259   11.650397 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.032495    0.058463    0.177834   11.828231 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.059618    0.006793   11.835024 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054779    0.282599    0.808140   12.643165 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.283312    0.012991   12.656156 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                             12.656156   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.652155   29.433706   library setup time
                                             29.433706   data required time
---------------------------------------------------------------------------------------------
                                             29.433706   data required time
                                            -12.656156   data arrival time
---------------------------------------------------------------------------------------------
                                             16.777550   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003382    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840150    0.000078   10.180079 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002997    0.054404    0.879626   11.059705 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.054404    0.000202   11.059906 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002223    0.049888    0.573991   11.633897 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.049888    0.000107   11.634005 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042185    0.095651    0.202095   11.836100 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.096780    0.008606   11.844706 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049440    0.257886    0.808185   12.652890 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.258302    0.009613   12.662503 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                             12.662503   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.642798   29.443064   library setup time
                                             29.443064   data required time
---------------------------------------------------------------------------------------------
                                             29.443064   data required time
                                            -12.662503   data arrival time
---------------------------------------------------------------------------------------------
                                             16.780561   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002574    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840135    0.000071   10.180071 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002550    0.051688    0.875388   11.055459 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.051688    0.000165   11.055624 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002527    0.051305    0.575672   11.631296 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.051305    0.000180   11.631476 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038082    0.088243    0.196219   11.827696 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.089327    0.008271   11.835966 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050885    0.264842    0.808809   12.644775 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.265371    0.010903   12.655679 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                             12.655679   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.645443   29.440418   library setup time
                                             29.440418   data required time
---------------------------------------------------------------------------------------------
                                             29.440418   data required time
                                            -12.655679   data arrival time
---------------------------------------------------------------------------------------------
                                             16.784739   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003102    0.840000    0.000000   10.180000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840174    0.000091   10.180092 ^ hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002214    0.047967    0.673829   10.853921 ^ hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.047967    0.000157   10.854078 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003513    0.059002    0.569397   11.423475 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.059002    0.000237   11.423712 ^ input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016077    0.062328    0.158718   11.582431 ^ input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.062417    0.002144   11.584575 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058395    0.567298    0.958384   12.542958 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.567625    0.013163   12.556121 ^ SRAM_0/DI[6] (EF_SRAM_1024x32)
                                             12.556121   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.741831   29.344030   library setup time
                                             29.344030   data required time
---------------------------------------------------------------------------------------------
                                             29.344030   data required time
                                            -12.556121   data arrival time
---------------------------------------------------------------------------------------------
                                             16.787909   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003020    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840161    0.000084   10.180084 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001660    0.047549    0.866964   11.047049 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.047549    0.000080   11.047129 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002698    0.052341    0.575597   11.622726 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.052341    0.000208   11.622934 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039242    0.089940    0.199533   11.822467 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.090759    0.007285   11.829752 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050088    0.261259    0.806632   12.636384 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.261743    0.010365   12.646749 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                             12.646749   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.644085   29.441776   library setup time
                                             29.441776   data required time
---------------------------------------------------------------------------------------------
                                             29.441776   data required time
                                            -12.646749   data arrival time
---------------------------------------------------------------------------------------------
                                             16.795029   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004370    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840209    0.000110   10.180110 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003106    0.055117    0.880664   11.060774 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.055117    0.000225   11.060999 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002228    0.049906    0.574377   11.635376 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.049906    0.000108   11.635484 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037610    0.086988    0.195887   11.831371 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.087757    0.006942   11.838313 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048561    0.254039    0.800491   12.638804 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.254428    0.009226   12.648029 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                             12.648029   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.641349   29.444513   library setup time
                                             29.444513   data required time
---------------------------------------------------------------------------------------------
                                             29.444513   data required time
                                            -12.648029   data arrival time
---------------------------------------------------------------------------------------------
                                             16.796484   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003369    0.840000    0.000000   10.180000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840157    0.000083   10.180083 ^ hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001961    0.046202    0.671327   10.851410 ^ hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.046202    0.000146   10.851556 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002714    0.052143    0.561094   11.412650 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.052143    0.000210   11.412860 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017397    0.065858    0.158940   11.571800 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.065955    0.002302   11.574102 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057512    0.558941    0.951647   12.525749 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.559656    0.014942   12.540690 ^ SRAM_0/DI[5] (EF_SRAM_1024x32)
                                             12.540690   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.739954   29.345907   library setup time
                                             29.345907   data required time
---------------------------------------------------------------------------------------------
                                             29.345907   data required time
                                            -12.540690   data arrival time
---------------------------------------------------------------------------------------------
                                             16.805218   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003136    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840170    0.000090   10.180090 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002671    0.052390    0.876542   11.056632 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.052390    0.000182   11.056814 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002139    0.049595    0.572279   11.629093 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.049595    0.000103   11.629196 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041315    0.094170    0.200416   11.829613 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.095311    0.008783   11.838395 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046177    0.243624    0.794861   12.633257 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.244013    0.009015   12.642272 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                             12.642272   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.637452   29.448410   library setup time
                                             29.448410   data required time
---------------------------------------------------------------------------------------------
                                             29.448410   data required time
                                            -12.642272   data arrival time
---------------------------------------------------------------------------------------------
                                             16.806139   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003812    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840181    0.000095   10.180096 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002126    0.049842    0.871371   11.051466 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.049842    0.000156   11.051622 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002503    0.051197    0.574700   11.626323 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.051197    0.000123   11.626446 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.033046    0.059264    0.174291   11.800736 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.060568    0.007263   11.808000 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053484    0.276927    0.803536   12.611535 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.277654    0.012975   12.624511 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                             12.624511   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.650038   29.435823   library setup time
                                             29.435823   data required time
---------------------------------------------------------------------------------------------
                                             29.435823   data required time
                                            -12.624511   data arrival time
---------------------------------------------------------------------------------------------
                                             16.811314   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003404    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840182    0.000096   10.180097 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002248    0.050244    0.872531   11.052628 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.050244    0.000163   11.052790 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002425    0.050739    0.574115   11.626905 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.050739    0.000174   11.627079 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039675    0.091104    0.198510   11.825589 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.092230    0.008566   11.834155 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046076    0.243432    0.792380   12.626535 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.243950    0.010333   12.636868 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                             12.636868   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.637428   29.448433   library setup time
                                             29.448433   data required time
---------------------------------------------------------------------------------------------
                                             29.448433   data required time
                                            -12.636868   data arrival time
---------------------------------------------------------------------------------------------
                                             16.811565   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.004772    0.840000    0.000000   10.180000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840229    0.000120   10.180120 ^ hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001850    0.045450    0.670254   10.850374 ^ hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.045450    0.000091   10.850465 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003278    0.057056    0.566413   11.416878 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.057056    0.000241   11.417118 ^ input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014087    0.057694    0.153206   11.570325 ^ input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.057726    0.001309   11.571633 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057033    0.554521    0.948897   12.520531 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.554745    0.010941   12.531472 ^ SRAM_0/DI[10] (EF_SRAM_1024x32)
                                             12.531472   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.738797   29.347065   library setup time
                                             29.347065   data required time
---------------------------------------------------------------------------------------------
                                             29.347065   data required time
                                            -12.531472   data arrival time
---------------------------------------------------------------------------------------------
                                             16.815592   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002414    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840128    0.000067   10.180067 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002178    0.049998    0.871848   11.051914 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.049998    0.000163   11.052078 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002955    0.053909    0.579052   11.631130 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.053909    0.000210   11.631340 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.038165    0.065649    0.180299   11.811639 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.067139    0.008235   11.819875 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049834    0.260259    0.794026   12.613900 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.260852    0.011425   12.625325 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                             12.625325   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.643752   29.442110   library setup time
                                             29.442110   data required time
---------------------------------------------------------------------------------------------
                                             29.442110   data required time
                                            -12.625325   data arrival time
---------------------------------------------------------------------------------------------
                                             16.816786   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003264    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840147    0.000077   10.180078 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001823    0.048356    0.868496   11.048573 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.048356    0.000134   11.048707 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002475    0.051036    0.573809   11.622516 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.051036    0.000191   11.622706 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018343    0.052054    0.168157   11.790864 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.052174    0.002235   11.793098 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055375    0.284890    0.807749   12.600848 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.285514    0.012222   12.613070 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                             12.613070   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.652979   29.432882   library setup time
                                             29.432882   data required time
---------------------------------------------------------------------------------------------
                                             29.432882   data required time
                                            -12.613070   data arrival time
---------------------------------------------------------------------------------------------
                                             16.819811   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003563    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840168    0.000088   10.180088 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002145    0.049888    0.871551   11.051639 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.049888    0.000156   11.051795 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002357    0.050416    0.573331   11.625126 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.050416    0.000115   11.625240 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.035375    0.062119    0.176192   11.801433 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.063373    0.007339   11.808772 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051109    0.265809    0.797233   12.606006 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.266410    0.011638   12.617643 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                             12.617643   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.645831   29.440029   library setup time
                                             29.440029   data required time
---------------------------------------------------------------------------------------------
                                             29.440029   data required time
                                            -12.617643   data arrival time
---------------------------------------------------------------------------------------------
                                             16.822388   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003509    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840168    0.000088   10.180088 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001664    0.047568    0.867002   11.047091 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.047568    0.000081   11.047172 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002184    0.049795    0.570741   11.617912 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.049795    0.000107   11.618019 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016528    0.048990    0.164776   11.782795 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.049089    0.001962   11.784757 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056220    0.288678    0.809458   12.594215 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.289500    0.014062   12.608276 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                             12.608276   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.654470   29.431391   library setup time
                                             29.431391   data required time
---------------------------------------------------------------------------------------------
                                             29.431391   data required time
                                            -12.608276   data arrival time
---------------------------------------------------------------------------------------------
                                             16.823116   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002908    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840153    0.000080   10.180080 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.049889    0.871493   11.051574 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.049889    0.000092   11.051665 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003253    0.055889    0.581840   11.633505 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.055889    0.000241   11.633746 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.040678    0.068879    0.183318   11.817064 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.070761    0.009464   11.826529 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046120    0.243439    0.782593   12.609121 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.243984    0.010662   12.619782 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                             12.619782   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.637441   29.448420   library setup time
                                             29.448420   data required time
---------------------------------------------------------------------------------------------
                                             29.448420   data required time
                                            -12.619782   data arrival time
---------------------------------------------------------------------------------------------
                                             16.828636   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004070    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840188    0.000099   10.180099 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002206    0.050098    0.872133   11.052233 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.050098    0.000163   11.052395 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002888    0.053490    0.578460   11.630855 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.053490    0.000211   11.631066 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.038373    0.065817    0.180497   11.811563 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.067225    0.008027   11.819590 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047011    0.246939    0.785384   12.604975 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.247315    0.008943   12.613917 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                             12.613917   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.638687   29.447174   library setup time
                                             29.447174   data required time
---------------------------------------------------------------------------------------------
                                             29.447174   data required time
                                            -12.613917   data arrival time
---------------------------------------------------------------------------------------------
                                             16.833258   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002397    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840123    0.000065   10.180065 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003183    0.055639    0.881380   11.061445 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.055639    0.000213   11.061659 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002973    0.054005    0.581716   11.643374 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.054005    0.000203   11.643577 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013528    0.044613    0.160661   11.804238 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.044645    0.001133   11.805371 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046879    0.246408    0.774487   12.579859 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.246758    0.008623   12.588482 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                             12.588482   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.638479   29.447382   library setup time
                                             29.447382   data required time
---------------------------------------------------------------------------------------------
                                             29.447382   data required time
                                            -12.588482   data arrival time
---------------------------------------------------------------------------------------------
                                             16.858900   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003060    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840165    0.000087   10.180087 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003693    0.058090    0.885405   11.065492 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.058090    0.000240   11.065732 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004334    0.060121    0.593301   11.659033 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.060832    0.000287   11.659320 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.012491    0.043964    0.153620   11.812941 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.043995    0.001107   11.814047 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044145    0.232981    0.764458   12.578505 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.233279    0.007759   12.586264 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                             12.586264   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.633436   29.452425   library setup time
                                             29.452425   data required time
---------------------------------------------------------------------------------------------
                                             29.452425   data required time
                                            -12.586264   data arrival time
---------------------------------------------------------------------------------------------
                                             16.866161   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003102    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840168    0.000089   10.180089 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002310    0.050472    0.873127   11.053216 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.050472    0.000152   11.053368 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002853    0.053271    0.578294   11.631661 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.053271    0.000181   11.631843 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.013690    0.046340    0.152511   11.784353 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.046374    0.001163   11.785516 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043799    0.232869    0.763425   12.548941 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.233242    0.008641   12.557582 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                             12.557582   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.633422   29.452440   library setup time
                                             29.452440   data required time
---------------------------------------------------------------------------------------------
                                             29.452440   data required time
                                            -12.557582   data arrival time
---------------------------------------------------------------------------------------------
                                             16.894857   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003151    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840185    0.000097   10.180097 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002037    0.049404    0.870535   11.050632 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.049404    0.000142   11.050774 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002104    0.049508    0.570730   11.621504 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.049508    0.000103   11.621607 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.012431    0.043900    0.148207   11.769814 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.043924    0.000977   11.770791 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038538    0.208201    0.744356   12.515146 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.208373    0.005691   12.520837 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                             12.520837   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.624118   29.461744   library setup time
                                             29.461744   data required time
---------------------------------------------------------------------------------------------
                                             29.461744   data required time
                                            -12.520837   data arrival time
---------------------------------------------------------------------------------------------
                                             16.940907   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003594    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840168    0.000088   10.180088 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002022    0.049335    0.870389   11.050477 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.049335    0.000147   11.050625 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001774    0.047869    0.567556   11.618180 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.047869    0.000086   11.618267 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.012258    0.043687    0.147077   11.765344 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.043708    0.000939   11.766282 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.034489    0.190657    0.728758   12.495040 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.190800    0.004976   12.500016 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                             12.500016   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.617543   29.468319   library setup time
                                             29.468319   data required time
---------------------------------------------------------------------------------------------
                                             29.468319   data required time
                                            -12.500016   data arrival time
---------------------------------------------------------------------------------------------
                                             16.968302   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.084481    0.056991    2.473649    8.635917 ^ SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.079273    0.030793    8.666710 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191248    0.220770    0.249975    8.916685 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.221320    0.009519    8.926204 ^ wbs_dat_o[30] (out)
                                              8.926204   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.926204   data arrival time
---------------------------------------------------------------------------------------------
                                             17.003794   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.081218    0.056131    2.473352    8.635620 ^ SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.076004    0.029596    8.665216 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.191054    0.220498    0.248733    8.913949 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.221028    0.009335    8.923284 ^ wbs_dat_o[31] (out)
                                              8.923284   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.923284   data arrival time
---------------------------------------------------------------------------------------------
                                             17.006714   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.082208    0.062678    2.475373    8.637641 ^ SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.076689    0.027025    8.664665 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190901    0.220303    0.249076    8.913742 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.220800    0.009049    8.922791 ^ wbs_dat_o[2] (out)
                                              8.922791   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.922791   data arrival time
---------------------------------------------------------------------------------------------
                                             17.007206   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074311    0.057651    2.472988    8.635257 ^ SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.068273    0.025954    8.661211 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191310    0.220749    0.245770    8.906981 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.221322    0.009709    8.916689 ^ wbs_dat_o[28] (out)
                                              8.916689   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.916689   data arrival time
---------------------------------------------------------------------------------------------
                                             17.013309   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.077195    0.061528    2.475297    8.637566 ^ SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.069922    0.021168    8.658733 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191202    0.220564    0.246784    8.905518 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.221062    0.009059    8.914577 ^ wbs_dat_o[3] (out)
                                              8.914577   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.914577   data arrival time
---------------------------------------------------------------------------------------------
                                             17.015421   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075634    0.060366    2.473607    8.635876 ^ SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.069103    0.023118    8.658994 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.191084    0.220466    0.246374    8.905368 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.220964    0.009057    8.914425 ^ wbs_dat_o[22] (out)
                                              8.914425   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.914425   data arrival time
---------------------------------------------------------------------------------------------
                                             17.015574   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070448    0.059030    2.473029    8.635297 ^ SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.065235    0.021548    8.656845 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190881    0.220175    0.244953    8.901798 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.220646    0.008801    8.910599 ^ wbs_dat_o[19] (out)
                                              8.910599   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.910599   data arrival time
---------------------------------------------------------------------------------------------
                                             17.019400   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071476    0.059183    2.473221    8.635489 ^ SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.066744    0.020090    8.655579 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.191066    0.220425    0.245478    8.901057 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.220922    0.009056    8.910113 ^ wbs_dat_o[18] (out)
                                              8.910113   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.910113   data arrival time
---------------------------------------------------------------------------------------------
                                             17.019886   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.072639    0.059804    2.473946    8.636214 ^ SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.066553    0.018919    8.655134 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.220477    0.245445    8.900578 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.220975    0.009059    8.909636 ^ wbs_dat_o[16] (out)
                                              8.909636   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.909636   data arrival time
---------------------------------------------------------------------------------------------
                                             17.020363   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.088825    0.064342    2.482969    8.645237 ^ SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.068867    0.008674    8.653911 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190509    0.219740    0.246366    8.900277 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.220160    0.008319    8.908596 ^ wbs_dat_o[1] (out)
                                              8.908596   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.908596   data arrival time
---------------------------------------------------------------------------------------------
                                             17.021404   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.084839    0.062602    2.481721    8.643989 ^ SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.067125    0.008658    8.652647 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191457    0.220933    0.245511    8.898158 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.221496    0.009628    8.907785 ^ wbs_dat_o[0] (out)
                                              8.907785   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.907785   data arrival time
---------------------------------------------------------------------------------------------
                                             17.022213   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064733    0.056951    2.471799    8.634067 ^ SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.062385    0.018650    8.652717 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192384    0.222013    0.243850    8.896567 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.222677    0.010474    8.907042 ^ wbs_dat_o[24] (out)
                                              8.907042   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.907042   data arrival time
---------------------------------------------------------------------------------------------
                                             17.022957   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.066839    0.057955    2.473363    8.635632 ^ SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.061853    0.014590    8.650221 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190581    0.224268    0.247709    8.897931 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.224685    0.008324    8.906255 ^ wbs_dat_o[7] (out)
                                              8.906255   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.906255   data arrival time
---------------------------------------------------------------------------------------------
                                             17.023745   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068541    0.058632    2.473907    8.636175 ^ SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.063125    0.016612    8.652786 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191218    0.220555    0.244242    8.897028 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.221054    0.009064    8.906092 ^ wbs_dat_o[4] (out)
                                              8.906092   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.906092   data arrival time
---------------------------------------------------------------------------------------------
                                             17.023907   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067287    0.057975    2.472709    8.634977 ^ SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.063242    0.018281    8.653258 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190597    0.219797    0.244263    8.897522 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.220227    0.008415    8.905937 ^ wbs_dat_o[5] (out)
                                              8.905937   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.905937   data arrival time
---------------------------------------------------------------------------------------------
                                             17.024061   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062764    0.056216    2.471226    8.633494 ^ SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.061126    0.018206    8.651700 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191354    0.220730    0.243367    8.895067 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.221265    0.009392    8.904459 ^ wbs_dat_o[17] (out)
                                              8.904459   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.904459   data arrival time
---------------------------------------------------------------------------------------------
                                             17.025539   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059343    0.054944    2.471143    8.633411 ^ SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.057465    0.017510    8.650922 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191174    0.220497    0.241881    8.892803 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.221027    0.009345    8.902147 ^ wbs_dat_o[29] (out)
                                              8.902147   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.902147   data arrival time
---------------------------------------------------------------------------------------------
                                             17.027851   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060127    0.055267    2.470809    8.633077 ^ SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.057921    0.016579    8.649655 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191181    0.220506    0.242065    8.891721 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.221036    0.009340    8.901061 ^ wbs_dat_o[25] (out)
                                              8.901061   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.901061   data arrival time
---------------------------------------------------------------------------------------------
                                             17.028938   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.077944    0.059636    2.479293    8.641562 ^ SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.059663    0.008076    8.649637 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190609    0.219775    0.242938    8.892576 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.220205    0.008414    8.900990 ^ wbs_dat_o[23] (out)
                                              8.900990   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.900990   data arrival time
---------------------------------------------------------------------------------------------
                                             17.029009   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062234    0.056257    2.472089    8.634357 ^ SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.059137    0.014471    8.648829 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191355    0.220708    0.242641    8.891470 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.221239    0.009356    8.900826 ^ wbs_dat_o[6] (out)
                                              8.900826   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.900826   data arrival time
---------------------------------------------------------------------------------------------
                                             17.029173   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075234    0.058016    2.478377    8.640645 ^ SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.058030    0.008073    8.648718 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.191082    0.220380    0.242139    8.890857 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.220892    0.009184    8.900040 ^ wbs_dat_o[27] (out)
                                              8.900040   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.900040   data arrival time
---------------------------------------------------------------------------------------------
                                             17.029959   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060878    0.055795    2.471809    8.634077 ^ SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.058130    0.014260    8.648336 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190761    0.219953    0.242339    8.890676 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.220404    0.008612    8.899287 ^ wbs_dat_o[8] (out)
                                              8.899287   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.899287   data arrival time
---------------------------------------------------------------------------------------------
                                             17.030712   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056894    0.054026    2.469846    8.632114 ^ SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.057075    0.015831    8.647944 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.220329    0.241862    8.889807 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.220827    0.009056    8.898862 ^ wbs_dat_o[20] (out)
                                              8.898862   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.898862   data arrival time
---------------------------------------------------------------------------------------------
                                             17.031136   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071576    0.057107    2.477464    8.639731 ^ SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.057107    0.007083    8.646815 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191476    0.220889    0.241630    8.888445 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.221476    0.009837    8.898282 ^ wbs_dat_o[26] (out)
                                              8.898282   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.898282   data arrival time
---------------------------------------------------------------------------------------------
                                             17.031717   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058816    0.055149    2.471583    8.633851 ^ SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.056714    0.013341    8.647193 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191206    0.220484    0.241830    8.889022 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.220983    0.009067    8.898089 ^ wbs_dat_o[10] (out)
                                              8.898089   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.898089   data arrival time
---------------------------------------------------------------------------------------------
                                             17.031908   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.072251    0.057440    2.477510    8.639778 ^ SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.057440    0.007141    8.646919 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190727    0.219908    0.242061    8.888980 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.220358    0.008606    8.897585 ^ wbs_dat_o[21] (out)
                                              8.897585   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.897585   data arrival time
---------------------------------------------------------------------------------------------
                                             17.032413   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.054094    0.053283    2.470112    8.632380 ^ SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.054335    0.012045    8.644425 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191959    0.221430    0.240737    8.885162 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.222057    0.010171    8.895333 ^ wbs_dat_o[9] (out)
                                              8.895333   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.895333   data arrival time
---------------------------------------------------------------------------------------------
                                             17.034666   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053897    0.053273    2.470292    8.632560 ^ SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.054216    0.011690    8.644250 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191372    0.220667    0.240889    8.885139 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.221188    0.009260    8.894400 ^ wbs_dat_o[11] (out)
                                              8.894400   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.894400   data arrival time
---------------------------------------------------------------------------------------------
                                             17.035601   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050986    0.052077    2.469229    8.631496 ^ SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.053000    0.011591    8.643087 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190558    0.219756    0.240432    8.883519 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.220186    0.008413    8.891932 ^ wbs_dat_o[12] (out)
                                              8.891932   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.891932   data arrival time
---------------------------------------------------------------------------------------------
                                             17.038065   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.042774    0.041239    2.466911    8.629179 ^ SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.049316    0.009158    8.638337 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191504    0.220782    0.239067    8.877404 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.221317    0.009392    8.886796 ^ wbs_dat_o[13] (out)
                                              8.886796   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.886796   data arrival time
---------------------------------------------------------------------------------------------
                                             17.043203   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.032209    0.042983    2.463680    8.625948 ^ SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.042983    0.006463    8.632411 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.191074    0.220312    0.236639    8.869051 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.220810    0.009056    8.878106 ^ wbs_dat_o[14] (out)
                                              8.878106   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.878106   data arrival time
---------------------------------------------------------------------------------------------
                                             17.051893   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.003010    5.908838 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.230613    6.139451 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.022817    6.162268 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.030029    0.043491    2.463194    8.625463 ^ SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.043491    0.004468    8.629930 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191180    0.220450    0.236819    8.866751 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.220963    0.009187    8.875937 ^ wbs_dat_o[15] (out)
                                              8.875937   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.875937   data arrival time
---------------------------------------------------------------------------------------------
                                             17.054060   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004624    0.920000    0.000000    9.460000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920233    0.000122    9.460122 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006071    0.081354    0.711894   10.172015 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.081354    0.000426   10.172441 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004546    0.068198    0.587964   10.760406 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.068198    0.000355   10.760761 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.019014    0.063042    0.141143   10.901904 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.063264    0.002748   10.904653 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.086658    0.839426    1.143753   12.048406 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.840780    0.029265   12.077671 ^ SRAM_0/AD[0] (EF_SRAM_1024x32)
                                             12.077671   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.540128   29.545734   library setup time
                                             29.545734   data required time
---------------------------------------------------------------------------------------------
                                             29.545734   data required time
                                            -12.077671   data arrival time
---------------------------------------------------------------------------------------------
                                             17.468063   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002880    0.920000    0.000000    9.460000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920153    0.000081    9.460081 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001791    0.048244    0.889455   10.349536 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.048244    0.000133   10.349669 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003393    0.056868    0.582498   10.932167 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.056868    0.000251   10.932419 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019115    0.042912    0.163961   11.096380 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.043122    0.002338   11.098718 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.077409    0.376782    0.877782   11.976501 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.378913    0.023291   11.999791 v SRAM_0/AD[3] (EF_SRAM_1024x32)
                                             11.999791   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.493997   29.591864   library setup time
                                             29.591864   data required time
---------------------------------------------------------------------------------------------
                                             29.591864   data required time
                                            -11.999791   data arrival time
---------------------------------------------------------------------------------------------
                                             17.592072   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004658    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920199    0.000105    9.460105 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003573    0.057724    0.905859   10.365964 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.057724    0.000226   10.366189 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002945    0.053825    0.582434   10.948623 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053825    0.000211   10.948834 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.058324    0.084337    0.200188   11.149022 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.087844    0.014088   11.163111 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047876    0.250761    0.798544   11.961655 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.251048    0.007929   11.969584 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                             11.969584   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.451818   29.634043   library setup time
                                             29.634043   data required time
---------------------------------------------------------------------------------------------
                                             29.634043   data required time
                                            -11.969584   data arrival time
---------------------------------------------------------------------------------------------
                                             17.664459   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004333    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920215    0.000113    9.460113 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002522    0.051572    0.896379   10.356492 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.051572    0.000191   10.356683 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003397    0.056857    0.583891   10.940574 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.056857    0.000246   10.940820 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.065988    0.091621    0.212672   11.153492 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.092347    0.006543   11.160035 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048008    0.251386    0.801104   11.961139 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.251685    0.008090   11.969230 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                             11.969230   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.452076   29.633785   library setup time
                                             29.633785   data required time
---------------------------------------------------------------------------------------------
                                             29.633785   data required time
                                            -11.969230   data arrival time
---------------------------------------------------------------------------------------------
                                             17.664557   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003366    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920157    0.000083    9.460083 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002900    0.053835    0.899968   10.360051 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.053835    0.000179   10.360229 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003018    0.054289    0.581275   10.941504 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054289    0.000214   10.941718 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.064075    0.090723    0.206059   11.147778 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.093649    0.013427   11.161204 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044243    0.233465    0.787860   11.949064 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.233742    0.007513   11.956577 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                             11.956577   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.444794   29.641068   library setup time
                                             29.641068   data required time
---------------------------------------------------------------------------------------------
                                             29.641068   data required time
                                            -11.956577   data arrival time
---------------------------------------------------------------------------------------------
                                             17.684488   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003730    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920174    0.000091    9.460092 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001846    0.048512    0.889976   10.350068 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.048512    0.000137   10.350204 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003164    0.055299    0.580442   10.930647 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.055299    0.000222   10.930869 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.053265    0.082932    0.195533   11.126402 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.085688    0.012547   11.138949 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048529    0.253677    0.799897   11.938847 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.254028    0.008768   11.947615 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                             11.947615   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.453027   29.632835   library setup time
                                             29.632835   data required time
---------------------------------------------------------------------------------------------
                                             29.632835   data required time
                                            -11.947615   data arrival time
---------------------------------------------------------------------------------------------
                                             17.685221   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002981    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920155    0.000082    9.460082 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.053362    0.899242   10.359324 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.053362    0.000180   10.359504 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002983    0.054068    0.580717   10.940221 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.054068    0.000213   10.940434 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.049224    0.079771    0.190388   11.130822 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.082332    0.011885   11.142707 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046748    0.244440    0.791983   11.934690 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.244715    0.007666   11.942355 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                             11.942355   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.449247   29.636614   library setup time
                                             29.636614   data required time
---------------------------------------------------------------------------------------------
                                             29.636614   data required time
                                            -11.942355   data arrival time
---------------------------------------------------------------------------------------------
                                             17.694260   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003744    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920166    0.000087    9.460087 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001803    0.048305    0.889576   10.349663 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.048305    0.000134   10.349797 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003385    0.056832    0.582447   10.932244 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.056832    0.000251   10.932495 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.049388    0.079371    0.193087   11.125583 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.081280    0.010310   11.135893 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047519    0.249683    0.792882   11.928775 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.250171    0.010166   11.938941 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                             11.938941   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.451461   29.634401   library setup time
                                             29.634401   data required time
---------------------------------------------------------------------------------------------
                                             29.634401   data required time
                                            -11.938941   data arrival time
---------------------------------------------------------------------------------------------
                                             17.695459   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003176    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920183    0.000096    9.460096 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001950    0.049024    0.890967   10.351064 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.049024    0.000142   10.351206 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002705    0.052374    0.576276   10.927482 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.052374    0.000199   10.927680 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.046776    0.075605    0.189414   11.117094 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.077356    0.009632   11.126726 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046416    0.242992    0.788314   11.915041 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.243275    0.007750   11.922791 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                             11.922791   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.448663   29.637197   library setup time
                                             29.637197   data required time
---------------------------------------------------------------------------------------------
                                             29.637197   data required time
                                            -11.922791   data arrival time
---------------------------------------------------------------------------------------------
                                             17.714407   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003739    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920178    0.000093    9.460093 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001849    0.048526    0.890007   10.350101 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.048526    0.000134   10.350235 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002679    0.052223    0.575822   10.926057 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.052223    0.000203   10.926259 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.044137    0.073154    0.185103   11.111362 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.075290    0.010401   11.121762 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045941    0.240897    0.785583   11.907346 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.241169    0.007563   11.914908 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                             11.914908   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.447808   29.638054   library setup time
                                             29.638054   data required time
---------------------------------------------------------------------------------------------
                                             29.638054   data required time
                                            -11.914908   data arrival time
---------------------------------------------------------------------------------------------
                                             17.723146   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003325    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180154    0.000081    8.740081 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002373    0.049236    0.593930    9.334011 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049236    0.000165    9.334176 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012032    0.134642    0.635354    9.969530 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134647    0.001067    9.970597 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073832    0.094923    0.163428   10.134026 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.104042    0.023690   10.157716 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.229484    0.234732   10.392448 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.243414    0.046051   10.438499 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                             10.438499   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.636538   29.449324   library setup time
                                             29.449324   data required time
---------------------------------------------------------------------------------------------
                                             29.449324   data required time
                                            -10.438499   data arrival time
---------------------------------------------------------------------------------------------
                                             19.010824   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003325    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180154    0.000081    8.740081 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002373    0.049236    0.593930    9.334011 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049236    0.000165    9.334176 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012032    0.134642    0.635354    9.969530 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134647    0.001067    9.970597 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073832    0.094923    0.163428   10.134026 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.104042    0.023690   10.157716 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.229484    0.234732   10.392448 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.243264    0.045815   10.438263 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                             10.438263   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.636480   29.449381   library setup time
                                             29.449381   data required time
---------------------------------------------------------------------------------------------
                                             29.449381   data required time
                                            -10.438263   data arrival time
---------------------------------------------------------------------------------------------
                                             19.011118   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003325    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180154    0.000081    8.740081 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002373    0.049236    0.593930    9.334011 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049236    0.000165    9.334176 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012032    0.134642    0.635354    9.969530 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134647    0.001067    9.970597 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073832    0.094923    0.163428   10.134026 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.104042    0.023690   10.157716 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.229484    0.234732   10.392448 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.242969    0.045349   10.437797 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                             10.437797   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.636368   29.449493   library setup time
                                             29.449493   data required time
---------------------------------------------------------------------------------------------
                                             29.449493   data required time
                                            -10.437797   data arrival time
---------------------------------------------------------------------------------------------
                                             19.011698   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003325    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180154    0.000081    8.740081 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002373    0.049236    0.593930    9.334011 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049236    0.000165    9.334176 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012032    0.134642    0.635354    9.969530 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134647    0.001067    9.970597 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073832    0.094923    0.163428   10.134026 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.104042    0.023690   10.157716 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.229484    0.234732   10.392448 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.242579    0.044723   10.437171 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                             10.437171   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.636220   29.449642   library setup time
                                             29.449642   data required time
---------------------------------------------------------------------------------------------
                                             29.449642   data required time
                                            -10.437171   data arrival time
---------------------------------------------------------------------------------------------
                                             19.012470   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003325    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180154    0.000081    8.740081 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002373    0.049236    0.593930    9.334011 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049236    0.000165    9.334176 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012032    0.134642    0.635354    9.969530 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134647    0.001067    9.970597 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073832    0.094923    0.163428   10.134026 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.104042    0.023690   10.157716 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.229484    0.234732   10.392448 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.241988    0.043760   10.436208 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                             10.436208   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.635994   29.449867   library setup time
                                             29.449867   data required time
---------------------------------------------------------------------------------------------
                                             29.449867   data required time
                                            -10.436208   data arrival time
---------------------------------------------------------------------------------------------
                                             19.013659   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003556    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180167    0.000088    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589597    9.329685 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329830 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011731    0.131831    0.632147    9.961977 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131836    0.001011    9.962988 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075029    0.096187    0.164341   10.127329 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104729    0.023160   10.150489 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.229335    0.228080   10.378569 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.248904    0.053822   10.432390 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                             10.432390   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.638629   29.447233   library setup time
                                             29.447233   data required time
---------------------------------------------------------------------------------------------
                                             29.447233   data required time
                                            -10.432390   data arrival time
---------------------------------------------------------------------------------------------
                                             19.014841   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003556    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180167    0.000088    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589597    9.329685 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329830 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011731    0.131831    0.632147    9.961977 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131836    0.001011    9.962988 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075029    0.096187    0.164341   10.127329 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104729    0.023160   10.150489 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.229335    0.228080   10.378569 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.248731    0.053589   10.432158 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                             10.432158   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.638563   29.447298   library setup time
                                             29.447298   data required time
---------------------------------------------------------------------------------------------
                                             29.447298   data required time
                                            -10.432158   data arrival time
---------------------------------------------------------------------------------------------
                                             19.015141   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003325    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180154    0.000081    8.740081 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002373    0.049236    0.593930    9.334011 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049236    0.000165    9.334176 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012032    0.134642    0.635354    9.969530 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134647    0.001067    9.970597 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073832    0.094923    0.163428   10.134026 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.104042    0.023690   10.157716 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.229484    0.234732   10.392448 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.241209    0.042458   10.434906 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                             10.434906   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.635697   29.450165   library setup time
                                             29.450165   data required time
---------------------------------------------------------------------------------------------
                                             29.450165   data required time
                                            -10.434906   data arrival time
---------------------------------------------------------------------------------------------
                                             19.015257   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003556    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180167    0.000088    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589597    9.329685 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329830 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011731    0.131831    0.632147    9.961977 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131836    0.001011    9.962988 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075029    0.096187    0.164341   10.127329 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104729    0.023160   10.150489 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.229335    0.228080   10.378569 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.248411    0.053157   10.431726 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                             10.431726   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.638442   29.447420   library setup time
                                             29.447420   data required time
---------------------------------------------------------------------------------------------
                                             29.447420   data required time
                                            -10.431726   data arrival time
---------------------------------------------------------------------------------------------
                                             19.015694   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003556    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180167    0.000088    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589597    9.329685 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329830 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011731    0.131831    0.632147    9.961977 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131836    0.001011    9.962988 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075029    0.096187    0.164341   10.127329 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104729    0.023160   10.150489 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.229335    0.228080   10.378569 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.247905    0.052472   10.431041 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                             10.431041   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.638249   29.447613   library setup time
                                             29.447613   data required time
---------------------------------------------------------------------------------------------
                                             29.447613   data required time
                                            -10.431041   data arrival time
---------------------------------------------------------------------------------------------
                                             19.016571   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003325    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180154    0.000081    8.740081 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002373    0.049236    0.593930    9.334011 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049236    0.000165    9.334176 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012032    0.134642    0.635354    9.969530 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134647    0.001067    9.970597 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073832    0.094923    0.163428   10.134026 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.104042    0.023690   10.157716 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.229484    0.234732   10.392448 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.240423    0.041102   10.433550 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                             10.433550   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.635398   29.450464   library setup time
                                             29.450464   data required time
---------------------------------------------------------------------------------------------
                                             29.450464   data required time
                                            -10.433550   data arrival time
---------------------------------------------------------------------------------------------
                                             19.016912   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003556    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180167    0.000088    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589597    9.329685 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329830 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011731    0.131831    0.632147    9.961977 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131836    0.001011    9.962988 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075029    0.096187    0.164341   10.127329 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104729    0.023160   10.150489 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.229335    0.228080   10.378569 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.247162    0.051454   10.430022 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                             10.430022   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.637966   29.447895   library setup time
                                             29.447895   data required time
---------------------------------------------------------------------------------------------
                                             29.447895   data required time
                                            -10.430022   data arrival time
---------------------------------------------------------------------------------------------
                                             19.017872   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003556    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180167    0.000088    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589597    9.329685 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329830 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011731    0.131831    0.632147    9.961977 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131836    0.001011    9.962988 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075029    0.096187    0.164341   10.127329 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104729    0.023160   10.150489 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.229335    0.228080   10.378569 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.246398    0.050396   10.428965 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                             10.428965   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.637675   29.448187   library setup time
                                             29.448187   data required time
---------------------------------------------------------------------------------------------
                                             29.448187   data required time
                                            -10.428965   data arrival time
---------------------------------------------------------------------------------------------
                                             19.019222   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003556    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180167    0.000088    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589597    9.329685 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329830 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011731    0.131831    0.632147    9.961977 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131836    0.001011    9.962988 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075029    0.096187    0.164341   10.127329 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104729    0.023160   10.150489 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.229335    0.228080   10.378569 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.245454    0.049067   10.427636 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                             10.427636   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.637315   29.448547   library setup time
                                             29.448547   data required time
---------------------------------------------------------------------------------------------
                                             29.448547   data required time
                                            -10.427636   data arrival time
---------------------------------------------------------------------------------------------
                                             19.020912   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003325    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180154    0.000081    8.740081 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002373    0.049236    0.593930    9.334011 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049236    0.000165    9.334176 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012032    0.134642    0.635354    9.969530 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134647    0.001067    9.970597 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.073832    0.094923    0.163428   10.134026 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.104042    0.023690   10.157716 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.229484    0.234732   10.392448 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.238199    0.036997   10.429445 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                             10.429445   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.634550   29.451311   library setup time
                                             29.451311   data required time
---------------------------------------------------------------------------------------------
                                             29.451311   data required time
                                            -10.429445   data arrival time
---------------------------------------------------------------------------------------------
                                             19.021866   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003556    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180167    0.000088    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589597    9.329685 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329830 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011731    0.131831    0.632147    9.961977 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131836    0.001011    9.962988 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.075029    0.096187    0.164341   10.127329 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104729    0.023160   10.150489 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.229335    0.228080   10.378569 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.242779    0.045098   10.423667 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                             10.423667   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.636296   29.449566   library setup time
                                             29.449566   data required time
---------------------------------------------------------------------------------------------
                                             29.449566   data required time
                                            -10.423667   data arrival time
---------------------------------------------------------------------------------------------
                                             19.025898   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024780    0.043807    0.129051   10.097082 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044332    0.003815   10.100897 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.257269    0.208893   10.309791 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.298797    0.082927   10.392717 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                             10.392717   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.657640   29.428221   library setup time
                                             29.428221   data required time
---------------------------------------------------------------------------------------------
                                             29.428221   data required time
                                            -10.392717   data arrival time
---------------------------------------------------------------------------------------------
                                             19.035505   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024780    0.043807    0.129051   10.097082 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044332    0.003815   10.100897 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.257269    0.208893   10.309791 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.298564    0.082670   10.392461 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                             10.392461   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.657552   29.428310   library setup time
                                             29.428310   data required time
---------------------------------------------------------------------------------------------
                                             29.428310   data required time
                                            -10.392461   data arrival time
---------------------------------------------------------------------------------------------
                                             19.035849   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024780    0.043807    0.129051   10.097082 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044332    0.003815   10.100897 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.257269    0.208893   10.309791 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.298070    0.082124   10.391914 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                             10.391914   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.657363   29.428497   library setup time
                                             29.428497   data required time
---------------------------------------------------------------------------------------------
                                             29.428497   data required time
                                            -10.391914   data arrival time
---------------------------------------------------------------------------------------------
                                             19.036585   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024780    0.043807    0.129051   10.097082 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044332    0.003815   10.100897 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.257269    0.208893   10.309791 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.297396    0.081375   10.391166 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                             10.391166   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.657107   29.428755   library setup time
                                             29.428755   data required time
---------------------------------------------------------------------------------------------
                                             29.428755   data required time
                                            -10.391166   data arrival time
---------------------------------------------------------------------------------------------
                                             19.037590   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024780    0.043807    0.129051   10.097082 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044332    0.003815   10.100897 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.257269    0.208893   10.309791 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.296581    0.080466   10.390257 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                             10.390257   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.656796   29.429066   library setup time
                                             29.429066   data required time
---------------------------------------------------------------------------------------------
                                             29.429066   data required time
                                            -10.390257   data arrival time
---------------------------------------------------------------------------------------------
                                             19.038809   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024780    0.043807    0.129051   10.097082 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044332    0.003815   10.100897 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.257269    0.208893   10.309791 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.295459    0.079207   10.388997 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                             10.388997   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.656369   29.429493   library setup time
                                             29.429493   data required time
---------------------------------------------------------------------------------------------
                                             29.429493   data required time
                                            -10.388997   data arrival time
---------------------------------------------------------------------------------------------
                                             19.040497   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024780    0.043807    0.129051   10.097082 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044332    0.003815   10.100897 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.257269    0.208893   10.309791 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.293979    0.077530   10.387321 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                             10.387321   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.655805   29.430058   library setup time
                                             29.430058   data required time
---------------------------------------------------------------------------------------------
                                             29.430058   data required time
                                            -10.387321   data arrival time
---------------------------------------------------------------------------------------------
                                             19.042738   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024780    0.043807    0.129051   10.097082 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044332    0.003815   10.100897 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.257269    0.208893   10.309791 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.290543    0.073562   10.383352 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                             10.383352   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.654495   29.431366   library setup time
                                             29.431366   data required time
---------------------------------------------------------------------------------------------
                                             29.431366   data required time
                                            -10.383352   data arrival time
---------------------------------------------------------------------------------------------
                                             19.048014   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004377    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180221    0.000116    8.740116 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594522    9.334639 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334805 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961141 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962027 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027185    0.046282    0.131307   10.093333 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046806    0.003979   10.097313 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.229555    0.209629   10.306941 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.250476    0.055603   10.362544 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                             10.362544   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.639229   29.446632   library setup time
                                             29.446632   data required time
---------------------------------------------------------------------------------------------
                                             29.446632   data required time
                                            -10.362544   data arrival time
---------------------------------------------------------------------------------------------
                                             19.084087   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004377    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180221    0.000116    8.740116 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594522    9.334639 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334805 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961141 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962027 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027185    0.046282    0.131307   10.093333 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046806    0.003979   10.097313 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.229555    0.209629   10.306941 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.250274    0.055336   10.362278 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                             10.362278   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.639151   29.446711   library setup time
                                             29.446711   data required time
---------------------------------------------------------------------------------------------
                                             29.446711   data required time
                                            -10.362278   data arrival time
---------------------------------------------------------------------------------------------
                                             19.084433   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004377    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180221    0.000116    8.740116 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594522    9.334639 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334805 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961141 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962027 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027185    0.046282    0.131307   10.093333 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046806    0.003979   10.097313 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.229555    0.209629   10.306941 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.249926    0.054877   10.361818 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                             10.361818   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.639019   29.446842   library setup time
                                             29.446842   data required time
---------------------------------------------------------------------------------------------
                                             29.446842   data required time
                                            -10.361818   data arrival time
---------------------------------------------------------------------------------------------
                                             19.085024   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004377    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180221    0.000116    8.740116 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594522    9.334639 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334805 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961141 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962027 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027185    0.046282    0.131307   10.093333 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046806    0.003979   10.097313 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.229555    0.209629   10.306941 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.249373    0.054143   10.361085 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                             10.361085   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.638808   29.447054   library setup time
                                             29.447054   data required time
---------------------------------------------------------------------------------------------
                                             29.447054   data required time
                                            -10.361085   data arrival time
---------------------------------------------------------------------------------------------
                                             19.085968   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004377    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180221    0.000116    8.740116 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594522    9.334639 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334805 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961141 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962027 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027185    0.046282    0.131307   10.093333 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046806    0.003979   10.097313 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.229555    0.209629   10.306941 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.248606    0.053115   10.360056 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                             10.360056   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.638516   29.447348   library setup time
                                             29.447348   data required time
---------------------------------------------------------------------------------------------
                                             29.447348   data required time
                                            -10.360056   data arrival time
---------------------------------------------------------------------------------------------
                                             19.087290   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004377    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180221    0.000116    8.740116 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594522    9.334639 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334805 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961141 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962027 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027185    0.046282    0.131307   10.093333 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046806    0.003979   10.097313 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.229555    0.209629   10.306941 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.247765    0.051974   10.358915 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                             10.358915   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.638195   29.447666   library setup time
                                             29.447666   data required time
---------------------------------------------------------------------------------------------
                                             29.447666   data required time
                                            -10.358915   data arrival time
---------------------------------------------------------------------------------------------
                                             19.088751   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004377    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180221    0.000116    8.740116 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594522    9.334639 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334805 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961141 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962027 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027185    0.046282    0.131307   10.093333 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046806    0.003979   10.097313 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.229555    0.209629   10.306941 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.244446    0.047288   10.354230 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                             10.354230   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.636931   29.448931   library setup time
                                             29.448931   data required time
---------------------------------------------------------------------------------------------
                                             29.448931   data required time
                                            -10.354230   data arrival time
---------------------------------------------------------------------------------------------
                                             19.094702   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004377    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180221    0.000116    8.740116 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594522    9.334639 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334805 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961141 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962027 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027185    0.046282    0.131307   10.093333 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046806    0.003979   10.097313 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.229555    0.209629   10.306941 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.240181    0.040509   10.347450 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                             10.347450   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.635306   29.450556   library setup time
                                             29.450556   data required time
---------------------------------------------------------------------------------------------
                                             29.450556   data required time
                                            -10.347450   data arrival time
---------------------------------------------------------------------------------------------
                                             19.103106   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003785    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140164    0.000086    9.310086 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003318    0.056466    0.625238    9.935324 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.056466    0.000212    9.935536 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.019480    0.107474    0.211519   10.147055 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.107545    0.002641   10.149696 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.096383    0.187644    0.189697   10.339394 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.188861    0.012873   10.352267 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                             10.352267   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   29.956568 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   30.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   30.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.085861   clock uncertainty
                                  0.000000   30.085861   clock reconvergence pessimism
                                 -0.488720   29.597141   library setup time
                                             29.597141   data required time
---------------------------------------------------------------------------------------------
                                             29.597141   data required time
                                            -10.352267   data arrival time
---------------------------------------------------------------------------------------------
                                             19.244875   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.103492    0.014058    5.919886 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054703    0.073347    0.181643    6.101528 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.073600    0.003197    6.104725 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015100    0.142232    0.424365    6.529090 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.142233    0.000755    6.529845 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003564    0.040662    0.205644    6.735488 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.040662    0.000276    6.735764 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.735764   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.076462    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013992   29.663992 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   29.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.103492    0.012719   29.966562 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054703    0.073347    0.164345   30.130907 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.073600    0.002892   30.133799 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.033800   clock uncertainty
                                  0.970622   31.004423   clock reconvergence pessimism
                                 -0.105840   30.898584   library setup time
                                             30.898584   data required time
---------------------------------------------------------------------------------------------
                                             30.898584   data required time
                                             -6.735764   data arrival time
---------------------------------------------------------------------------------------------
                                             24.162821   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076462    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.015466    5.585466 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.320362    5.905828 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.103492    0.014058    5.919886 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054703    0.073347    0.181643    6.101528 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.073600    0.003197    6.104725 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015100    0.142232    0.424365    6.529090 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.142239    0.001261    6.530351 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190994    0.220630    0.266997    6.797348 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.221090    0.008714    6.806062 ^ wbs_ack_o (out)
                                              6.806062   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -6.806062   data arrival time
---------------------------------------------------------------------------------------------
                                             39.333935   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003623    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170176    0.000092   10.310093 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002773    0.052621    0.595630   10.905723 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.052621    0.000200   10.905923 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.011288    0.139568    0.157947   11.063870 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.139581    0.001197   11.065067 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.100702    0.292145    0.357392   11.422460 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.294931    0.024191   11.446651 ^ SRAM_0/EN (EF_SRAM_1024x32)
                                             11.446651   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.076462    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639459    0.013991   54.663990 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073722    0.100548    0.289852   54.953842 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.100689    0.002725   54.956566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.152810    0.208647   55.165215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.157824    0.020645   55.185860 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   55.085861   clock uncertainty
                                  0.000000   55.085861   clock reconvergence pessimism
                                 -1.258233   53.827629   library setup time
                                             53.827629   data required time
---------------------------------------------------------------------------------------------
                                             53.827629   data required time
                                            -11.446651   data arrival time
---------------------------------------------------------------------------------------------
                                             42.380978   slack (MET)



