library IEEE;
use IEEE.Std_Logic_1164.all;

--Multiplexador 16x1
entity mux16x1 is
port (IN0,IN1,IN2,IN3,IN4,IN5,IN6,IN7,IN8,IN9,IN10,IN11,IN12,IN13,IN14,IN15: in std_logic;
		REG: out std_logic;
		UP_DOWN: in std_logic_vector(3 downto 0)
		);
end mux16x1;

--Definicao Arquitetura
architecture circuito of mux16x1 is
begin
		REG <= 	IN0 when SW = "0000" else
					IN1 when SW = "0001" else
					IN2 when SW = "0010" else
					IN3 when SW = "0011" else
					IN4 when SW = "0100" else
					IN5 when SW = "0101" else
					IN6 when SW = "0110" else
					IN7 when SW = "0111" else
					IN8 when SW = "1000" else
					IN9 when SW = "1001" else
					IN10 when SW = "1010" else
					IN11 when SW = "1011" else
					IN12 when SW = "1100" else
					IN13 when SW = "1101" else
					IN14 when SW = "1110" else
					IN15;
end circuito;