<html><body><samp><pre>
<!@TC:1685016860>

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis

# Written on Thu May 25 13:14:20 2023

##### DESIGN INFO #######################################################

Top View:                "BaseDesign"
Constraint File(s):      "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\designer\BaseDesign\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 17 constraints


##### DETAILS ############################################################



<a name=clockRelationships41></a>Clock Relationships</a>
*******************

Starting                                Ending                                  |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  SYS_CLK                                 |     20.000           |     No paths         |     No paths         |     No paths                         
System                                  COREJTAGDEBUG_Z9|N_2_inferred_clock     |     10.000           |     No paths         |     10.000           |     No paths                         
SYS_CLK                                 SYS_CLK                                 |     20.000           |     No paths         |     No paths         |     No paths                         
SYS_CLK                                 COREJTAGDEBUG_Z9|N_2_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_Z9|N_2_inferred_clock     System                                  |     10.000           |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_Z9|N_2_inferred_clock     SYS_CLK                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_Z9|N_2_inferred_clock     COREJTAGDEBUG_Z9|N_2_inferred_clock     |     10.000           |     10.000           |     5.000            |     5.000                            
===========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK42></a>Unconstrained Start/End Points</a>
******************************

p:TDI
p:TDO
p:TMS
p:TRSTB
p:USER_RST


<a name=InapplicableconstraintsCCK43></a>Inapplicable constraints</a>
************************

(none)


<a name=ApplicableConstraintsWithIssuesCCK44></a>Applicable constraints with issues</a>
**********************************

(none)


<a name=ConstraintsWithMatchingWildcardExpressionsCCK45></a>Constraints with matching wildcard expressions</a>
**********************************************

(none)


<a name=LibraryReportCCK46></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
