<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
  <head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=11" />
    <meta name="generator" content="Doxygen 1.12.0" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>RIOT OS: TI CC26x0/CC13x0 peripheral memory map</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="clipboard.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="global.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script
      type="text/javascript"
      src="doxygen-awesome-paragraph-link.js"
    ></script>
      <script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
    <!-- <link href="pagefind/pagefind-ui.css" rel="stylesheet"> -->
    <script src="pagefind/pagefind-ui.js"></script>
    <script>
      // Check whether the PagefindUI class is available
      if (typeof PagefindUI === "undefined") {
        console.warn("PagefindUI class is not available | Dev Build");
      } else {
        // // Remove the "searchstub" element and initialize the PagefindUI class
        // document.getElementById("#searchstub").remove();
        // Initialize the PagefindUI class with the element id "search"
        window.addEventListener("DOMContentLoaded", (event) => {
          new PagefindUI({
            element: "#pagefindsearch",
            showSubResults: true,
            showImages: false,
            resetStyles: false,
            mergeFilter: {
              "Information Source": "API Documentation",
            },
            mergeIndex: [{
              bundlePath: "https://riot.annsann.eu/pagefind",
              mergeFilter: {
                "Information Source": "Guides",
              }
          }], 
          });
        });
      }
    </script>
  </head>
  <body>
    <div>
        <div id="top">
          <!-- do not remove this div, it is closed by doxygen! -->
          <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
              <tbody>
                <tr id="projectrow">
                  <td id="projectlogo">
                    <img alt="Logo" src="riot-logo.svg"  />
                  </td>
                  <td id="projectalign">
                    <div id="projectname">
                      RIOT OS
                    </div>
                    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
                  </td>
                </tr>
              </tbody>
            </table>
            <div
              id="searchbox"
              class="searchboxui"
            >
                <button
                id="enable-search-box"
                class="searchbutton"
                >
                <p>üê∏üîé</p>
                <p>Search</p>
              </button>
              <div id="pagefindsearch" class="hidden"></div>
            </div>
          </div>
        </div>
        <script>
          /* When the user clicks on the button, toggle between hiding and showing the search box content */
          document.getElementById("enable-search-box").addEventListener("click", function () {
            var searchbox = document.getElementById("pagefindsearch");
            if (searchbox.classList.contains("hidden")) {
              searchbox.classList.remove("hidden");
              /* Focus on the search input field (classname pagefind-ui__search-input) */
              searchbox.querySelector(".pagefind-ui__search-input").focus();
            } else {
              searchbox.classList.add("hidden");
            }
          });
        </script>
        <!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__cpu__specific__peripheral__memory__map.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">TI CC26x0/CC13x0 peripheral memory map<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Texas Instruments CC26x0/CC13x0 memory mappings for peripherals  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Texas Instruments CC26x0/CC13x0 memory mappings for peripherals </p>
<table class="memberdecls">
<tr class="memitem:ga86392979ac6bc1d962feb18872acae14" id="r_ga86392979ac6bc1d962feb18872acae14"><td class="memItemLeft" align="right" valign="top"><a id="ga86392979ac6bc1d962feb18872acae14" name="ga86392979ac6bc1d962feb18872acae14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_AIODIO0_BASE</b>&#160;&#160;&#160;0x400C1000</td></tr>
<tr class="memdesc:ga86392979ac6bc1d962feb18872acae14"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 base address. <br /></td></tr>
<tr class="separator:ga86392979ac6bc1d962feb18872acae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86392979ac6bc1d962feb18872acae14" id="r_ga86392979ac6bc1d962feb18872acae14"><td class="memItemLeft" align="right" valign="top"><a id="ga86392979ac6bc1d962feb18872acae14" name="ga86392979ac6bc1d962feb18872acae14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_AIODIO0_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCC000)</td></tr>
<tr class="memdesc:ga86392979ac6bc1d962feb18872acae14"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 base address. <br /></td></tr>
<tr class="separator:ga86392979ac6bc1d962feb18872acae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d28957ab36a904ab150d534ddd12c3e" id="r_ga0d28957ab36a904ab150d534ddd12c3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0d28957ab36a904ab150d534ddd12c3e" name="ga0d28957ab36a904ab150d534ddd12c3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_AIODIO1_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCD000)</td></tr>
<tr class="memdesc:ga0d28957ab36a904ab150d534ddd12c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO1 base address. <br /></td></tr>
<tr class="separator:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d046ea722b185a9d5b17648307de30" id="r_gae2d046ea722b185a9d5b17648307de30"><td class="memItemLeft" align="right" valign="top"><a id="gae2d046ea722b185a9d5b17648307de30" name="gae2d046ea722b185a9d5b17648307de30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_AIODIO2_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCE000)</td></tr>
<tr class="memdesc:gae2d046ea722b185a9d5b17648307de30"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO2 base address. <br /></td></tr>
<tr class="separator:gae2d046ea722b185a9d5b17648307de30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07350972639c37aab5da3fd7578b0545" id="r_ga07350972639c37aab5da3fd7578b0545"><td class="memItemLeft" align="right" valign="top"><a id="ga07350972639c37aab5da3fd7578b0545" name="ga07350972639c37aab5da3fd7578b0545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_AIODIO3_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCF000)</td></tr>
<tr class="memdesc:ga07350972639c37aab5da3fd7578b0545"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO3 base address. <br /></td></tr>
<tr class="separator:ga07350972639c37aab5da3fd7578b0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc76e17830030a637a8f7b11f5aac85" id="r_ga8dc76e17830030a637a8f7b11f5aac85"><td class="memItemLeft" align="right" valign="top"><a id="ga8dc76e17830030a637a8f7b11f5aac85" name="ga8dc76e17830030a637a8f7b11f5aac85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_TDC_BASE</b>&#160;&#160;&#160;0x400C4000</td></tr>
<tr class="memdesc:ga8dc76e17830030a637a8f7b11f5aac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC base address. <br /></td></tr>
<tr class="separator:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc76e17830030a637a8f7b11f5aac85" id="r_ga8dc76e17830030a637a8f7b11f5aac85"><td class="memItemLeft" align="right" valign="top"><a id="ga8dc76e17830030a637a8f7b11f5aac85" name="ga8dc76e17830030a637a8f7b11f5aac85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_TDC_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC4000)</td></tr>
<tr class="memdesc:ga8dc76e17830030a637a8f7b11f5aac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC base address. <br /></td></tr>
<tr class="separator:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541d8e0d4ecb34ad0707bf7f8d9d70f6" id="r_ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memItemLeft" align="right" valign="top"><a id="ga541d8e0d4ecb34ad0707bf7f8d9d70f6" name="ga541d8e0d4ecb34ad0707bf7f8d9d70f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_EVCTL_BASE</b>&#160;&#160;&#160;0x400C5000</td></tr>
<tr class="memdesc:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL base address. <br /></td></tr>
<tr class="separator:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541d8e0d4ecb34ad0707bf7f8d9d70f6" id="r_ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memItemLeft" align="right" valign="top"><a id="ga541d8e0d4ecb34ad0707bf7f8d9d70f6" name="ga541d8e0d4ecb34ad0707bf7f8d9d70f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_EVCTL_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC5000)</td></tr>
<tr class="memdesc:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL base address. <br /></td></tr>
<tr class="separator:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cb87f4355a0dad0f9e395c86c8abfa" id="r_gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="memItemLeft" align="right" valign="top"><a id="gab9cb87f4355a0dad0f9e395c86c8abfa" name="gab9cb87f4355a0dad0f9e395c86c8abfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_WUC_BASE</b>&#160;&#160;&#160;0x400C6000</td></tr>
<tr class="memdesc:gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address. <br /></td></tr>
<tr class="separator:gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc" id="r_ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="memItemLeft" align="right" valign="top"><a id="ga26ab5d0cbc8c55ad5e5063dd5e2c86cc" name="ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_TIMER_BASE</b>&#160;&#160;&#160;0x400C7000</td></tr>
<tr class="memdesc:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address. <br /></td></tr>
<tr class="separator:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b59352af6b92cc2deb2b432939f8e68" id="r_ga4b59352af6b92cc2deb2b432939f8e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>&#160;&#160;&#160;0x400C8000</td></tr>
<tr class="memdesc:ga4b59352af6b92cc2deb2b432939f8e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b59352af6b92cc2deb2b432939f8e68" id="r_ga4b59352af6b92cc2deb2b432939f8e68"><td class="memItemLeft" align="right" valign="top"><a id="ga4b59352af6b92cc2deb2b432939f8e68" name="ga4b59352af6b92cc2deb2b432939f8e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_SMPH_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC8000)</td></tr>
<tr class="memdesc:ga4b59352af6b92cc2deb2b432939f8e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH base address. <br /></td></tr>
<tr class="separator:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a251bfa5bcb41eb55d31b223ea67645" id="r_ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>&#160;&#160;&#160;0x400C9000</td></tr>
<tr class="memdesc:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a251bfa5bcb41eb55d31b223ea67645" id="r_ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memItemLeft" align="right" valign="top"><a id="ga7a251bfa5bcb41eb55d31b223ea67645" name="ga7a251bfa5bcb41eb55d31b223ea67645"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_ANAIF_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC9000)</td></tr>
<tr class="memdesc:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_ANAIF base address. <br /></td></tr>
<tr class="separator:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2abbee8038e4f5ada8a552803ba44" id="r_ga67a2abbee8038e4f5ada8a552803ba44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>&#160;&#160;&#160;0x400CB000</td></tr>
<tr class="memdesc:ga67a2abbee8038e4f5ada8a552803ba44"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2abbee8038e4f5ada8a552803ba44" id="r_ga67a2abbee8038e4f5ada8a552803ba44"><td class="memItemLeft" align="right" valign="top"><a id="ga67a2abbee8038e4f5ada8a552803ba44" name="ga67a2abbee8038e4f5ada8a552803ba44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADI_4_AUX_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCB000)</td></tr>
<tr class="memdesc:ga67a2abbee8038e4f5ada8a552803ba44"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX base address. <br /></td></tr>
<tr class="separator:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989f631a559bcca8d1847d63bb4916b7" id="r_ga989f631a559bcca8d1847d63bb4916b7"><td class="memItemLeft" align="right" valign="top"><a id="ga989f631a559bcca8d1847d63bb4916b7" name="ga989f631a559bcca8d1847d63bb4916b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADI_4_AUX_BASE_M8</b>&#160;&#160;&#160;(<a class="el" href="#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a> + ADI_MASK8B)</td></tr>
<tr class="memdesc:ga989f631a559bcca8d1847d63bb4916b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX base address for masked 8-bit access. <br /></td></tr>
<tr class="separator:ga989f631a559bcca8d1847d63bb4916b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ab91625bf7a1402820586eeec74b6b" id="r_ga20ab91625bf7a1402820586eeec74b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga20ab91625bf7a1402820586eeec74b6b">FCFG_BASE</a>&#160;&#160;&#160;(0x50001000)</td></tr>
<tr class="memdesc:ga20ab91625bf7a1402820586eeec74b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of FCFG memory.  <br /></td></tr>
<tr class="separator:ga20ab91625bf7a1402820586eeec74b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ab91625bf7a1402820586eeec74b6b" id="r_ga20ab91625bf7a1402820586eeec74b6b"><td class="memItemLeft" align="right" valign="top"><a id="ga20ab91625bf7a1402820586eeec74b6b" name="ga20ab91625bf7a1402820586eeec74b6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FCFG_BASE</b>&#160;&#160;&#160;(0x50001000)</td></tr>
<tr class="memdesc:ga20ab91625bf7a1402820586eeec74b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FCFG1 base address. <br /></td></tr>
<tr class="separator:ga20ab91625bf7a1402820586eeec74b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93916f09e1ed76fac22f58e8fcc4be3a" id="r_ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="memItemLeft" align="right" valign="top"><a id="ga93916f09e1ed76fac22f58e8fcc4be3a" name="ga93916f09e1ed76fac22f58e8fcc4be3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI0_OSC_BASE</b>&#160;&#160;&#160;0x400CA000</td></tr>
<tr class="memdesc:ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDI0_OSC base address. <br /></td></tr>
<tr class="separator:ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc91881eb7e2bc4341cb7dcddba1dbc" id="r_ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="memItemLeft" align="right" valign="top"><a id="ga5fc91881eb7e2bc4341cb7dcddba1dbc" name="ga5fc91881eb7e2bc4341cb7dcddba1dbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_SYSCTL_BASE</b>&#160;&#160;&#160;0x40090000</td></tr>
<tr class="memdesc:ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_SYSCTL base address. <br /></td></tr>
<tr class="separator:ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03743ab9ca81436b10f01fe4042960d1" id="r_ga03743ab9ca81436b10f01fe4042960d1"><td class="memItemLeft" align="right" valign="top"><a id="ga03743ab9ca81436b10f01fe4042960d1" name="ga03743ab9ca81436b10f01fe4042960d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WUC_BASE</b>&#160;&#160;&#160;0x40091000</td></tr>
<tr class="memdesc:ga03743ab9ca81436b10f01fe4042960d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_WUC base address. <br /></td></tr>
<tr class="separator:ga03743ab9ca81436b10f01fe4042960d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970a2d6a2505152440e60300ca212d93" id="r_ga970a2d6a2505152440e60300ca212d93"><td class="memItemLeft" align="right" valign="top"><a id="ga970a2d6a2505152440e60300ca212d93" name="ga970a2d6a2505152440e60300ca212d93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_RTC_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x92000)</td></tr>
<tr class="memdesc:ga970a2d6a2505152440e60300ca212d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_RTC base address. <br /></td></tr>
<tr class="separator:ga970a2d6a2505152440e60300ca212d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970a2d6a2505152440e60300ca212d93" id="r_ga970a2d6a2505152440e60300ca212d93"><td class="memItemLeft" align="right" valign="top"><a id="ga970a2d6a2505152440e60300ca212d93" name="ga970a2d6a2505152440e60300ca212d93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_RTC_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x92000)</td></tr>
<tr class="memdesc:ga970a2d6a2505152440e60300ca212d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_RTC base address. <br /></td></tr>
<tr class="separator:ga970a2d6a2505152440e60300ca212d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401543253f69d73c52bf17b98f52bca9" id="r_ga401543253f69d73c52bf17b98f52bca9"><td class="memItemLeft" align="right" valign="top"><a id="ga401543253f69d73c52bf17b98f52bca9" name="ga401543253f69d73c52bf17b98f52bca9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PRCM_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x82000)</td></tr>
<tr class="memdesc:ga401543253f69d73c52bf17b98f52bca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address. <br /></td></tr>
<tr class="separator:ga401543253f69d73c52bf17b98f52bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401543253f69d73c52bf17b98f52bca9" id="r_ga401543253f69d73c52bf17b98f52bca9"><td class="memItemLeft" align="right" valign="top"><a id="ga401543253f69d73c52bf17b98f52bca9" name="ga401543253f69d73c52bf17b98f52bca9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PRCM_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x82000)</td></tr>
<tr class="memdesc:ga401543253f69d73c52bf17b98f52bca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address. <br /></td></tr>
<tr class="separator:ga401543253f69d73c52bf17b98f52bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd6361f5594f825e030d77ed3758742" id="r_ga3bd6361f5594f825e030d77ed3758742"><td class="memItemLeft" align="right" valign="top"><a id="ga3bd6361f5594f825e030d77ed3758742" name="ga3bd6361f5594f825e030d77ed3758742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PRCM_BASE_NONBUF</b>&#160;&#160;&#160;(<a class="el" href="#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x82000)</td></tr>
<tr class="memdesc:ga3bd6361f5594f825e030d77ed3758742"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address (nonbuf) <br /></td></tr>
<tr class="separator:ga3bd6361f5594f825e030d77ed3758742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a788770a0ff4fb86e4e215e826e48f" id="r_ga66a788770a0ff4fb86e4e215e826e48f"><td class="memItemLeft" align="right" valign="top"><a id="ga66a788770a0ff4fb86e4e215e826e48f" name="ga66a788770a0ff4fb86e4e215e826e48f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_SYSIF_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC6000)</td></tr>
<tr class="memdesc:ga66a788770a0ff4fb86e4e215e826e48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF base address. <br /></td></tr>
<tr class="separator:ga66a788770a0ff4fb86e4e215e826e48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8057afd8ee41c1fbab1989bfdfef87" id="r_gabb8057afd8ee41c1fbab1989bfdfef87"><td class="memItemLeft" align="right" valign="top"><a id="gabb8057afd8ee41c1fbab1989bfdfef87" name="gabb8057afd8ee41c1fbab1989bfdfef87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_TIMER01_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC7000)</td></tr>
<tr class="memdesc:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER01 base address. <br /></td></tr>
<tr class="separator:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07a9ad2f64e9dbd35b9d63fff3985a4" id="r_gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="memItemLeft" align="right" valign="top"><a id="gaf07a9ad2f64e9dbd35b9d63fff3985a4" name="gaf07a9ad2f64e9dbd35b9d63fff3985a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUX_TIMER2_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC3000)</td></tr>
<tr class="memdesc:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER2 base address. <br /></td></tr>
<tr class="separator:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f79dda55435a04105558f3fb022b9e6" id="r_ga9f79dda55435a04105558f3fb022b9e6"><td class="memItemLeft" align="right" valign="top"><a id="ga9f79dda55435a04105558f3fb022b9e6" name="ga9f79dda55435a04105558f3fb022b9e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_PMCTL_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x90000)</td></tr>
<tr class="memdesc:ga9f79dda55435a04105558f3fb022b9e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_PMCTL base address. <br /></td></tr>
<tr class="separator:ga9f79dda55435a04105558f3fb022b9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db" id="r_ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS includes.  <br /></td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0" id="r_ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top"><a id="ga9171f49478fa86d932f89e78e73b88b0" name="ga9171f49478fa86d932f89e78e73b88b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_BASE</b>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga9171f49478fa86d932f89e78e73b88b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral base address. <br /></td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2923a141708f10d215dcf3d548fc55" id="r_ga2e2923a141708f10d215dcf3d548fc55"><td class="memItemLeft" align="right" valign="top"><a id="ga2e2923a141708f10d215dcf3d548fc55" name="ga2e2923a141708f10d215dcf3d548fc55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_BASE_NONBUF</b>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="memdesc:ga2e2923a141708f10d215dcf3d548fc55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral base address (nonbuf) <br /></td></tr>
<tr class="separator:ga2e2923a141708f10d215dcf3d548fc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f72f9a97864bdc8f2afba3677132ebf" id="r_ga9f72f9a97864bdc8f2afba3677132ebf"><td class="memItemLeft" align="right" valign="top"><a id="ga9f72f9a97864bdc8f2afba3677132ebf" name="ga9f72f9a97864bdc8f2afba3677132ebf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ROM_HARD_API_BASE</b>&#160;&#160;&#160;0x10000048</td></tr>
<tr class="memdesc:ga9f72f9a97864bdc8f2afba3677132ebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ROM Hard-API base address. <br /></td></tr>
<tr class="separator:ga9f72f9a97864bdc8f2afba3677132ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c55d330b862f5464ef463feb42c0c31" id="r_ga1c55d330b862f5464ef463feb42c0c31"><td class="memItemLeft" align="right" valign="top"><a id="ga1c55d330b862f5464ef463feb42c0c31" name="ga1c55d330b862f5464ef463feb42c0c31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ROM_API_TABLE</b>&#160;&#160;&#160;((uint32_t *) 0x10000180)</td></tr>
<tr class="memdesc:ga1c55d330b862f5464ef463feb42c0c31"><td class="mdescLeft">&#160;</td><td class="mdescRight">ROM API table. <br /></td></tr>
<tr class="separator:ga1c55d330b862f5464ef463feb42c0c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dff333cc2c6ac71ba30ac96e2e40c1e" id="r_ga3dff333cc2c6ac71ba30ac96e2e40c1e"><td class="memItemLeft" align="right" valign="top"><a id="ga3dff333cc2c6ac71ba30ac96e2e40c1e" name="ga3dff333cc2c6ac71ba30ac96e2e40c1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADI_3_REFSYS_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x86200)</td></tr>
<tr class="memdesc:ga3dff333cc2c6ac71ba30ac96e2e40c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address. <br /></td></tr>
<tr class="separator:ga3dff333cc2c6ac71ba30ac96e2e40c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cd7de356ee8a0a3ade1f05717d003e" id="r_ga37cd7de356ee8a0a3ade1f05717d003e"><td class="memItemLeft" align="right" valign="top"><a id="ga37cd7de356ee8a0a3ade1f05717d003e" name="ga37cd7de356ee8a0a3ade1f05717d003e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADI_3_REFSYS_BASE_SET</b>&#160;&#160;&#160;(<a class="el" href="#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_SET)</td></tr>
<tr class="memdesc:ga37cd7de356ee8a0a3ade1f05717d003e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address for SET instruction. <br /></td></tr>
<tr class="separator:ga37cd7de356ee8a0a3ade1f05717d003e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3145214e738742acb47f5505ce33a8f" id="r_gad3145214e738742acb47f5505ce33a8f"><td class="memItemLeft" align="right" valign="top"><a id="gad3145214e738742acb47f5505ce33a8f" name="gad3145214e738742acb47f5505ce33a8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADI_3_REFSYS_BASE_CLR</b>&#160;&#160;&#160;(<a class="el" href="#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_CLR)</td></tr>
<tr class="memdesc:gad3145214e738742acb47f5505ce33a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address for CLR instruction. <br /></td></tr>
<tr class="separator:gad3145214e738742acb47f5505ce33a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22cf1419ae1aae9eb5e38fa625076f6" id="r_gac22cf1419ae1aae9eb5e38fa625076f6"><td class="memItemLeft" align="right" valign="top"><a id="gac22cf1419ae1aae9eb5e38fa625076f6" name="gac22cf1419ae1aae9eb5e38fa625076f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADI_3_REFSYS_BASE_M4</b>&#160;&#160;&#160;(<a class="el" href="#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_MASK4B)</td></tr>
<tr class="memdesc:gac22cf1419ae1aae9eb5e38fa625076f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address for 4-bit masked access. <br /></td></tr>
<tr class="separator:gac22cf1419ae1aae9eb5e38fa625076f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e40af1e869b349ac9b42ec2178e7f07" id="r_ga5e40af1e869b349ac9b42ec2178e7f07"><td class="memItemLeft" align="right" valign="top"><a id="ga5e40af1e869b349ac9b42ec2178e7f07" name="ga5e40af1e869b349ac9b42ec2178e7f07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CCFG_BASE</b>&#160;&#160;&#160;(0x50003000)</td></tr>
<tr class="memdesc:ga5e40af1e869b349ac9b42ec2178e7f07"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCFG base address. <br /></td></tr>
<tr class="separator:ga5e40af1e869b349ac9b42ec2178e7f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce3b8a909ed8b957b4e411dfb7cbd91" id="r_gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="memItemLeft" align="right" valign="top"><a id="gacce3b8a909ed8b957b4e411dfb7cbd91" name="gacce3b8a909ed8b957b4e411dfb7cbd91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BASE</b>&#160;&#160;&#160;(0x40022000)</td></tr>
<tr class="memdesc:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO base address. <br /></td></tr>
<tr class="separator:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee5d64af207612578a7c77b58f1dd33" id="r_ga7ee5d64af207612578a7c77b58f1dd33"><td class="memItemLeft" align="right" valign="top"><a id="ga7ee5d64af207612578a7c77b58f1dd33" name="ga7ee5d64af207612578a7c77b58f1dd33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x2000)</td></tr>
<tr class="memdesc:ga7ee5d64af207612578a7c77b58f1dd33"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C base address. <br /></td></tr>
<tr class="separator:ga7ee5d64af207612578a7c77b58f1dd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8591947958646fc6b92e53b5d65f0e3a" id="r_ga8591947958646fc6b92e53b5d65f0e3a"><td class="memItemLeft" align="right" valign="top"><a id="ga8591947958646fc6b92e53b5d65f0e3a" name="ga8591947958646fc6b92e53b5d65f0e3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCU_IOC_BASE</b>&#160;&#160;&#160;(0x40081000)</td></tr>
<tr class="memdesc:ga8591947958646fc6b92e53b5d65f0e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOC (MCU) base address. <br /></td></tr>
<tr class="separator:ga8591947958646fc6b92e53b5d65f0e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a96c41f92b56bc02992fb3c147fc949" id="r_ga8a96c41f92b56bc02992fb3c147fc949"><td class="memItemLeft" align="right" valign="top"><a id="ga8a96c41f92b56bc02992fb3c147fc949" name="ga8a96c41f92b56bc02992fb3c147fc949"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_IOC_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x94000)</td></tr>
<tr class="memdesc:ga8a96c41f92b56bc02992fb3c147fc949"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_IOC base address. <br /></td></tr>
<tr class="separator:ga8a96c41f92b56bc02992fb3c147fc949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba94279bbfdf3772165d4207fbb6e6cf" id="r_gaba94279bbfdf3772165d4207fbb6e6cf"><td class="memItemLeft" align="right" valign="top"><a id="gaba94279bbfdf3772165d4207fbb6e6cf" name="gaba94279bbfdf3772165d4207fbb6e6cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RFC_DBELL_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x41000)</td></tr>
<tr class="memdesc:gaba94279bbfdf3772165d4207fbb6e6cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_DBELL base address. <br /></td></tr>
<tr class="separator:gaba94279bbfdf3772165d4207fbb6e6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950dd7b50c760e14904e09a8d3cdab20" id="r_ga950dd7b50c760e14904e09a8d3cdab20"><td class="memItemLeft" align="right" valign="top"><a id="ga950dd7b50c760e14904e09a8d3cdab20" name="ga950dd7b50c760e14904e09a8d3cdab20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RFC_DBELL_BASE_NONBUF</b>&#160;&#160;&#160;(<a class="el" href="#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x41000)</td></tr>
<tr class="memdesc:ga950dd7b50c760e14904e09a8d3cdab20"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_DBELL base address. <br /></td></tr>
<tr class="separator:ga950dd7b50c760e14904e09a8d3cdab20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756236964ac76416d556c1dd8fe20e5f" id="r_ga756236964ac76416d556c1dd8fe20e5f"><td class="memItemLeft" align="right" valign="top"><a id="ga756236964ac76416d556c1dd8fe20e5f" name="ga756236964ac76416d556c1dd8fe20e5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RFC_PWR_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x40000)</td></tr>
<tr class="memdesc:ga756236964ac76416d556c1dd8fe20e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_PWR base address. <br /></td></tr>
<tr class="separator:ga756236964ac76416d556c1dd8fe20e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95633d7f77ae5ffcb9d7e32c573b10f6" id="r_ga95633d7f77ae5ffcb9d7e32c573b10f6"><td class="memItemLeft" align="right" valign="top"><a id="ga95633d7f77ae5ffcb9d7e32c573b10f6" name="ga95633d7f77ae5ffcb9d7e32c573b10f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RFC_PWR_BASE_NONBUF</b>&#160;&#160;&#160;(<a class="el" href="#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x40000)</td></tr>
<tr class="memdesc:ga95633d7f77ae5ffcb9d7e32c573b10f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_PWR base address. <br /></td></tr>
<tr class="separator:ga95633d7f77ae5ffcb9d7e32c573b10f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a07348b4332ff6b88abf6092347deba" id="r_ga7a07348b4332ff6b88abf6092347deba"><td class="memItemLeft" align="right" valign="top"><a id="ga7a07348b4332ff6b88abf6092347deba" name="ga7a07348b4332ff6b88abf6092347deba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART0_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="memdesc:ga7a07348b4332ff6b88abf6092347deba"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 base address. <br /></td></tr>
<tr class="separator:ga7a07348b4332ff6b88abf6092347deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383bf0c4670c3a7fa72df80f66331a46" id="r_ga383bf0c4670c3a7fa72df80f66331a46"><td class="memItemLeft" align="right" valign="top"><a id="ga383bf0c4670c3a7fa72df80f66331a46" name="ga383bf0c4670c3a7fa72df80f66331a46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART1_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xB000)</td></tr>
<tr class="memdesc:ga383bf0c4670c3a7fa72df80f66331a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 base address. <br /></td></tr>
<tr class="separator:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6863e7094aca292453684fa2af16686" id="r_gaf6863e7094aca292453684fa2af16686"><td class="memItemLeft" align="right" valign="top"><a id="gaf6863e7094aca292453684fa2af16686" name="gaf6863e7094aca292453684fa2af16686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_BASEADDR</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x30000)</td></tr>
<tr class="memdesc:gaf6863e7094aca292453684fa2af16686"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH base address. <br /></td></tr>
<tr class="separator:gaf6863e7094aca292453684fa2af16686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43ff60bcb712a7544e8f4ad483a5649" id="r_gad43ff60bcb712a7544e8f4ad483a5649"><td class="memItemLeft" align="right" valign="top"><a id="gad43ff60bcb712a7544e8f4ad483a5649" name="gad43ff60bcb712a7544e8f4ad483a5649"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIMS_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x34000)</td></tr>
<tr class="memdesc:gad43ff60bcb712a7544e8f4ad483a5649"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIMS base address. <br /></td></tr>
<tr class="separator:gad43ff60bcb712a7544e8f4ad483a5649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf99229879e6e3249a0ab9bcefcaf208b" id="r_gaf99229879e6e3249a0ab9bcefcaf208b"><td class="memItemLeft" align="right" valign="top"><a id="gaf99229879e6e3249a0ab9bcefcaf208b" name="gaf99229879e6e3249a0ab9bcefcaf208b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WDT_BASE</b>&#160;&#160;&#160;0x40080000</td></tr>
<tr class="memdesc:gaf99229879e6e3249a0ab9bcefcaf208b"><td class="mdescLeft">&#160;</td><td class="mdescRight">WDT base address. <br /></td></tr>
<tr class="separator:gaf99229879e6e3249a0ab9bcefcaf208b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga67a2abbee8038e4f5ada8a552803ba44" name="ga67a2abbee8038e4f5ada8a552803ba44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a2abbee8038e4f5ada8a552803ba44">&#9670;&#160;</a></span>ADI_4_AUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_4_AUX_BASE&#160;&#160;&#160;0x400CB000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_WUC base address. </p>
<p>ADI_4_AUX base address. </p>

</div>
</div>
<a id="ga7a251bfa5bcb41eb55d31b223ea67645" name="ga7a251bfa5bcb41eb55d31b223ea67645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a251bfa5bcb41eb55d31b223ea67645">&#9670;&#160;</a></span>AUX_ANAIF_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_ANAIF_BASE&#160;&#160;&#160;0x400C9000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_WUC base address. </p>
<p>AUX_ANAIF base address. </p>

</div>
</div>
<a id="ga4b59352af6b92cc2deb2b432939f8e68" name="ga4b59352af6b92cc2deb2b432939f8e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b59352af6b92cc2deb2b432939f8e68">&#9670;&#160;</a></span>AUX_SMPH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SMPH_BASE&#160;&#160;&#160;0x400C8000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_WUC base address. </p>
<p>AUX_SMPH base address. </p>

</div>
</div>
<a id="ga20ab91625bf7a1402820586eeec74b6b" name="ga20ab91625bf7a1402820586eeec74b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ab91625bf7a1402820586eeec74b6b">&#9670;&#160;</a></span>FCFG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCFG_BASE&#160;&#160;&#160;(0x50001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base address of FCFG memory. </p>
<p>FCFG1 base address. </p>

</div>
</div>
<a id="ga23a9099a5f8fc9c6e253c0eecb2be8db" name="ga23a9099a5f8fc9c6e253c0eecb2be8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">&#9670;&#160;</a></span>FLASH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CMSIS includes. </p>
<p>FLASH base address </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.12.0-->
<!-- start footer part -->
<div>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Oct 8 2024 10:42:48 for RIOT OS by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</div>
</body>
</html>
