#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sun Sep 10 11:20:12 2023
# Process ID: 9500
# Current directory: C:/New folder/vivado/experiment2/full_adder/full_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27244 C:\New folder\vivado\experiment2\full_adder\full_adder\full_adder.xpr
# Log file: C:/New folder/vivado/experiment2/full_adder/full_adder/vivado.log
# Journal file: C:/New folder/vivado/experiment2/full_adder/full_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: full_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 843.402 ; gain = 636.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.srcs/sources_1/new/full_adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 880.836 ; gain = 674.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 880.836 ; gain = 674.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1244.320 ; gain = 1037.855
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1244.320 ; gain = 466.664
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.srcs/sources_1/new/full_adder.v" into library work [C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.srcs/sources_1/new/full_adder.v:1]
[Sun Sep 10 11:48:34 2023] Launched synth_1...
Run output will be captured here: C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'full_adder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.sim/sim_1/behav'
"xvlog -m64 --relax -prj full_adder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.srcs/sim_1/new/full_adder_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 2b9081c99d524c47ba6d2304a65d35d9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot full_adder_testbench_behav xil_defaultlib.full_adder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.full_adder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot full_adder_testbench_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/New -notrace
couldn't read file "C:/New": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 10 11:48:51 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_adder_testbench_behav -key {Behavioral:sim_1:Functional:full_adder_testbench} -tclbatch {full_adder_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source full_adder_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "C:/New folder/vivado/experiment2/full_adder/full_adder/full_adder.srcs/sim_1/new/full_adder_testbench.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_adder_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 10 11:53:39 2023...
