

================================================================
== Vivado HLS Report for 'mul_I_O'
================================================================
* Date:           Fri Jun  5 20:14:24 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.346 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      356|      398| 1.068 us | 1.194 us |  356|  398|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       16|       16|         1|          -|          -|    16|    no    |
        |- Loop 2     |      336|      352|  42 ~ 44 |          -|          -|     8|    no    |
        | + Loop 2.1  |       38|       38|        11|          4|          1|     8|    yes   |
        |- Loop 3     |       11|       11|         5|          1|          1|     8|    yes   |
        |- Loop 4     |       11|       11|         5|          1|          1|     8|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      0|        0|    1208|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      1|      527|     179|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     418|    -|
|Register         |        0|      -|     1537|     160|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      1|     2064|    1965|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |karastuba_mul_mulbkb_U1  |karastuba_mul_mulbkb  |        0|      1|  527|  179|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      1|  527|  179|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |mul_ln156_fu_649_p2      |     *    |      0|  0|    7|           2|           2|
    |add_ln110_fu_364_p2      |     +    |      0|  0|   12|           4|           1|
    |add_ln113_fu_370_p2      |     +    |      0|  0|   12|           4|           4|
    |add_ln154_fu_634_p2      |     +    |      0|  0|   11|           3|           3|
    |add_ln156_fu_655_p2      |     +    |      0|  0|   12|           4|           4|
    |add_ln209_1_fu_412_p2    |     +    |      0|  0|   71|          64|          64|
    |add_ln209_2_fu_453_p2    |     +    |      0|  0|   71|          64|          64|
    |add_ln209_3_fu_614_p2    |     +    |      0|  0|   64|          64|          64|
    |add_ln209_4_fu_518_p2    |     +    |      0|  0|   64|          64|          64|
    |add_ln209_5_fu_608_p2    |     +    |      0|  0|   64|          64|          64|
    |add_ln209_fu_524_p2      |     +    |      0|  0|   64|          64|          64|
    |add_ln700_2_fu_495_p2    |     +    |      0|  0|   72|          65|          65|
    |add_ln700_4_fu_585_p2    |     +    |      0|  0|   72|          65|          65|
    |add_ln700_fu_403_p2      |     +    |      0|  0|  135|         128|         128|
    |i_1_fu_555_p2            |     +    |      0|  0|   12|           4|           1|
    |i_fu_465_p2              |     +    |      0|  0|   12|           4|           1|
    |j_1_fu_476_p2            |     +    |      0|  0|   15|           5|           1|
    |j_2_fu_342_p2            |     +    |      0|  0|   12|           4|           1|
    |j_3_fu_566_p2            |     +    |      0|  0|   15|           5|           1|
    |j_fu_325_p2              |     +    |      0|  0|   15|           5|           1|
    |k_V_fu_421_p2            |     +    |      0|  0|  135|         128|         128|
    |tmp_V_1_fu_602_p2        |     +    |      0|  0|   73|          66|          66|
    |tmp_V_fu_512_p2          |     +    |      0|  0|   73|          66|          66|
    |icmp_ln104_fu_319_p2     |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln107_fu_336_p2     |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln110_fu_358_p2     |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln128_fu_353_p2     |   icmp   |      0|  0|    8|           2|           1|
    |icmp_ln132_fu_459_p2     |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln142_fu_544_p2     |   icmp   |      0|  0|    8|           2|           1|
    |icmp_ln146_fu_549_p2     |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln883_fu_436_p2     |   icmp   |      0|  0|   29|          64|           1|
    |ap_enable_pp0            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|    2|           2|           1|
    |xor_ln122_fu_442_p2      |    xor   |      0|  0|    5|           4|           5|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0| 1208|        1046|         964|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4            |   9|          2|    1|          2|
    |ap_phi_mux_i2_0_phi_fu_231_p4      |   9|          2|    4|          8|
    |ap_phi_mux_i6_0_phi_fu_278_p4      |   9|          2|    4|          8|
    |ap_phi_mux_i_0_phi_fu_208_p4       |   9|          2|    4|          8|
    |ap_phi_mux_p_0288_0_phi_fu_219_p4  |   9|          2|    2|          4|
    |ap_phi_mux_p_0356_0_phi_fu_266_p4  |   9|          2|    2|          4|
    |ap_return                          |   9|          2|    4|          8|
    |i2_0_reg_227                       |   9|          2|    4|          8|
    |i6_0_reg_274                       |   9|          2|    4|          8|
    |i_0_reg_204                        |   9|          2|    4|          8|
    |j1_0_reg_180                       |   9|          2|    4|          8|
    |j3_0_reg_239                       |   9|          2|    5|         10|
    |j7_0_reg_286                       |   9|          2|    5|         10|
    |j_0_reg_169                        |   9|          2|    5|         10|
    |p_0176_1_reg_192                   |   9|          2|   64|        128|
    |p_0288_0_reg_215                   |   9|          2|    2|          4|
    |p_0356_0_reg_262                   |   9|          2|    2|          4|
    |reg_314                            |   9|          2|   64|        128|
    |u_digits_data_V_address0           |  15|          3|    3|          9|
    |v_digits_data_V_address0           |  15|          3|    3|          9|
    |w_digits_data_V_address0           |  41|          8|    4|         32|
    |w_digits_data_V_address1           |  15|          3|    4|         12|
    |w_digits_data_V_d0                 |  27|          5|   64|        320|
    |w_tmp_bits_0_reg_250               |   9|          2|    2|          4|
    |w_tmp_bits_1_reg_297               |   9|          2|    3|          6|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 418|         88|  272|        786|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |add_ln110_reg_703                |    4|   0|    4|          0|
    |add_ln113_reg_708                |    4|   0|    4|          0|
    |add_ln113_reg_708_pp0_iter1_reg  |    4|   0|    4|          0|
    |add_ln209_1_reg_748              |   64|   0|   64|          0|
    |add_ln209_2_reg_767              |   64|   0|   64|          0|
    |add_ln209_3_reg_852              |   64|   0|   64|          0|
    |add_ln209_reg_802                |   64|   0|   64|          0|
    |add_ln700_2_reg_797              |   65|   0|   65|          0|
    |add_ln700_4_reg_847              |   65|   0|   65|          0|
    |add_ln700_reg_738                |  128|   0|  128|          0|
    |ap_CS_fsm                        |   17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |    1|   0|    1|          0|
    |ap_return_preg                   |    4|   0|    4|          0|
    |i2_0_reg_227                     |    4|   0|    4|          0|
    |i6_0_reg_274                     |    4|   0|    4|          0|
    |i_0_reg_204                      |    4|   0|    4|          0|
    |i_1_reg_826                      |    4|   0|    4|          0|
    |i_reg_776                        |    4|   0|    4|          0|
    |icmp_ln110_reg_699               |    1|   0|    1|          0|
    |icmp_ln132_reg_772               |    1|   0|    1|          0|
    |icmp_ln146_reg_822               |    1|   0|    1|          0|
    |icmp_ln883_reg_758               |    1|   0|    1|          0|
    |j1_0_reg_180                     |    4|   0|    4|          0|
    |j3_0_reg_239                     |    5|   0|    5|          0|
    |j7_0_reg_286                     |    5|   0|    5|          0|
    |j_0_reg_169                      |    5|   0|    5|          0|
    |j_2_reg_685                      |    4|   0|    4|          0|
    |mul_ln700_reg_728                |  128|   0|  128|          0|
    |p_0176_1_reg_192                 |   64|   0|   64|          0|
    |p_0288_0_reg_215                 |    2|   0|    2|          0|
    |p_0356_0_reg_262                 |    2|   0|    2|          0|
    |reg_306                          |   64|   0|   64|          0|
    |reg_310                          |   64|   0|   64|          0|
    |reg_314                          |   64|   0|   64|          0|
    |reg_314_pp1_iter2_reg            |   64|   0|   64|          0|
    |reg_314_pp2_iter2_reg            |   64|   0|   64|          0|
    |trunc_ln700_reg_743              |   64|   0|   64|          0|
    |trunc_ln858_1_reg_807            |    2|   0|    2|          0|
    |trunc_ln858_2_reg_857            |    2|   0|    2|          0|
    |v_digits_data_V_addr_reg_690     |    3|   0|    3|          0|
    |w_digits_data_V_addr_1_reg_733   |    4|   0|    4|          0|
    |w_digits_data_V_addr_2_reg_781   |    4|   0|    4|          0|
    |w_digits_data_V_addr_3_reg_762   |    4|   0|    4|          0|
    |w_digits_data_V_addr_4_reg_831   |    4|   0|    4|          0|
    |w_tmp_bits_0_reg_250             |    2|   0|    2|          0|
    |w_tmp_bits_1_reg_297             |    3|   0|    3|          0|
    |zext_ln142_reg_812               |    2|   0|    3|          1|
    |icmp_ln110_reg_699               |   64|  32|    1|          0|
    |icmp_ln132_reg_772               |   64|  32|    1|          0|
    |icmp_ln146_reg_822               |   64|  32|    1|          0|
    |w_digits_data_V_addr_2_reg_781   |   64|  32|    4|          0|
    |w_digits_data_V_addr_4_reg_831   |   64|  32|    4|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 1537| 160| 1229|          1|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     mul_I_O     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     mul_I_O     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     mul_I_O     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     mul_I_O     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     mul_I_O     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     mul_I_O     | return value |
|ap_return                 | out |    4| ap_ctrl_hs |     mul_I_O     | return value |
|u_tmp_bits_read           |  in |    2|   ap_none  | u_tmp_bits_read |    scalar    |
|u_digits_data_V_address0  | out |    3|  ap_memory | u_digits_data_V |     array    |
|u_digits_data_V_ce0       | out |    1|  ap_memory | u_digits_data_V |     array    |
|u_digits_data_V_q0        |  in |   64|  ap_memory | u_digits_data_V |     array    |
|v_tmp_bits_read           |  in |    2|   ap_none  | v_tmp_bits_read |    scalar    |
|v_digits_data_V_address0  | out |    3|  ap_memory | v_digits_data_V |     array    |
|v_digits_data_V_ce0       | out |    1|  ap_memory | v_digits_data_V |     array    |
|v_digits_data_V_q0        |  in |   64|  ap_memory | v_digits_data_V |     array    |
|w_digits_data_V_address0  | out |    4|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_ce0       | out |    1|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_we0       | out |    1|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_d0        | out |   64|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_q0        |  in |   64|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_address1  | out |    4|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_ce1       | out |    1|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_we1       | out |    1|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_d1        | out |   64|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_q1        |  in |   64|  ap_memory | w_digits_data_V |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

