vendor_name = ModelSim
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform2.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform3.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform5.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/HexDisplay.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform6.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform7.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform8.vwf
source_file = 1, c:/intelfpga/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/db/Lab8.cbx.xml
design_name = hard_block
design_name = ADD4
instance = comp, \SUM[0]~output\, SUM[0]~output, ADD4, 1
instance = comp, \SUM[1]~output\, SUM[1]~output, ADD4, 1
instance = comp, \SUM[2]~output\, SUM[2]~output, ADD4, 1
instance = comp, \SUM[3]~output\, SUM[3]~output, ADD4, 1
instance = comp, \COUT~output\, COUT~output, ADD4, 1
instance = comp, \X[0]~input\, X[0]~input, ADD4, 1
instance = comp, \CIN~input\, CIN~input, ADD4, 1
instance = comp, \Y[0]~input\, Y[0]~input, ADD4, 1
instance = comp, \SUM~0\, SUM~0, ADD4, 1
instance = comp, \X[1]~input\, X[1]~input, ADD4, 1
instance = comp, \Y[1]~input\, Y[1]~input, ADD4, 1
instance = comp, \S2~0\, S2~0, ADD4, 1
instance = comp, \SUM~1\, SUM~1, ADD4, 1
instance = comp, \SUM~2\, SUM~2, ADD4, 1
instance = comp, \X[2]~input\, X[2]~input, ADD4, 1
instance = comp, \Y[2]~input\, Y[2]~input, ADD4, 1
instance = comp, \C3~0\, C3~0, ADD4, 1
instance = comp, \SUM~3\, SUM~3, ADD4, 1
instance = comp, \X[3]~input\, X[3]~input, ADD4, 1
instance = comp, \Y[3]~input\, Y[3]~input, ADD4, 1
instance = comp, \C3~1\, C3~1, ADD4, 1
instance = comp, \COUT~0\, COUT~0, ADD4, 1
