

================================================================
== Vivado HLS Report for 'invertf'
================================================================
* Date:           Sat May 15 16:57:03 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       invert
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30201|  30201|  30201|  30201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- row     |  30200|  30200|       302|          -|          -|   100|    no    |
        | + col    |    300|    300|         3|          -|          -|   100|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    129|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|     107|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     107|    189|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln324_fu_98_p2    |     +    |      0|  0|  19|          14|           7|
    |add_ln328_fu_132_p2   |     +    |      0|  0|  19|          14|          14|
    |i_fu_110_p2           |     +    |      0|  0|  15|           7|           1|
    |j_fu_122_p2           |     +    |      0|  0|  15|           7|           1|
    |bi_d0                 |     -    |      0|  0|  39|           8|          32|
    |icmp_ln324_fu_104_p2  |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln326_fu_116_p2  |   icmp   |      0|  0|  11|           7|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 129|          64|          67|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |i_0_reg_64      |   9|          2|    7|         14|
    |j_0_reg_87      |   9|          2|    7|         14|
    |phi_mul_reg_75  |   9|          2|   14|         28|
    +----------------+----+-----------+-----+-----------+
    |Total           |  60|         12|   29|         62|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln324_reg_149     |  14|   0|   14|          0|
    |ai_load_reg_180       |  32|   0|   32|          0|
    |ap_CS_fsm             |   5|   0|    5|          0|
    |i_0_reg_64            |   7|   0|    7|          0|
    |i_reg_157             |   7|   0|    7|          0|
    |j_0_reg_87            |   7|   0|    7|          0|
    |j_reg_165             |   7|   0|    7|          0|
    |phi_mul_reg_75        |  14|   0|   14|          0|
    |zext_ln328_1_reg_170  |  14|   0|   64|         50|
    +----------------------+----+----+-----+-----------+
    |Total                 | 107|   0|  157|         50|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    invertf   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    invertf   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    invertf   | return value |
|ap_done      | out |    1| ap_ctrl_hs |    invertf   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    invertf   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    invertf   | return value |
|ai_address0  | out |   14|  ap_memory |      ai      |     array    |
|ai_ce0       | out |    1|  ap_memory |      ai      |     array    |
|ai_q0        |  in |   32|  ap_memory |      ai      |     array    |
|bi_address0  | out |   14|  ap_memory |      bi      |     array    |
|bi_ce0       | out |    1|  ap_memory |      bi      |     array    |
|bi_we0       | out |    1|  ap_memory |      bi      |     array    |
|bi_d0        | out |   32|  ap_memory |      bi      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

