   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,4
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc_dsd.c"
  16              	 .section .text.XMC_DSD_Enable,"ax",%progbits
  17              	 .align 1
  18              	 .global XMC_DSD_Enable
  19              	 .thumb
  20              	 .thumb_func
  22              	XMC_DSD_Enable:
  23              	 
  24              	 
  25 0000 08B5     	 push {r3,lr}
  26 0002 0220     	 movs r0,#2
  27 0004 FFF7FEFF 	 bl XMC_SCU_CLOCK_UngatePeripheralClock
  28 0008 0220     	 movs r0,#2
  29 000a BDE80840 	 pop {r3,lr}
  30 000e FFF7FEBF 	 b XMC_SCU_RESET_DeassertPeripheralReset
  32              	 .section .text.XMC_DSD_Disable,"ax",%progbits
  33              	 .align 1
  34              	 .global XMC_DSD_Disable
  35              	 .thumb
  36              	 .thumb_func
  38              	XMC_DSD_Disable:
  39              	 
  40              	 
  41 0000 08B5     	 push {r3,lr}
  42 0002 0220     	 movs r0,#2
  43 0004 FFF7FEFF 	 bl XMC_SCU_RESET_AssertPeripheralReset
  44 0008 0220     	 movs r0,#2
  45 000a BDE80840 	 pop {r3,lr}
  46 000e FFF7FEBF 	 b XMC_SCU_CLOCK_GatePeripheralClock
  48              	 .section .text.XMC_DSD_EnableClock,"ax",%progbits
  49              	 .align 1
  50              	 .global XMC_DSD_EnableClock
  51              	 .thumb
  52              	 .thumb_func
  54              	XMC_DSD_EnableClock:
  55              	 
  56              	 
  57              	 
  58 0000 0368     	 ldr r3,[r0]
  59 0002 23F00103 	 bic r3,r3,#1
  60 0006 0360     	 str r3,[r0]
  61 0008 D0F88030 	 ldr r3,[r0,#128]
  62 000c 43F00103 	 orr r3,r3,#1
  63 0010 C0F88030 	 str r3,[r0,#128]
  64 0014 7047     	 bx lr
  66              	 .section .text.XMC_DSD_DisableClock,"ax",%progbits
  67              	 .align 1
  68              	 .global XMC_DSD_DisableClock
  69              	 .thumb
  70              	 .thumb_func
  72              	XMC_DSD_DisableClock:
  73              	 
  74              	 
  75              	 
  76 0000 D0F88030 	 ldr r3,[r0,#128]
  77 0004 23F00703 	 bic r3,r3,#7
  78 0008 C0F88030 	 str r3,[r0,#128]
  79 000c 0368     	 ldr r3,[r0]
  80 000e 43F00103 	 orr r3,r3,#1
  81 0012 0360     	 str r3,[r0]
  82 0014 7047     	 bx lr
  84              	 .section .text.XMC_DSD_Init,"ax",%progbits
  85              	 .align 1
  86              	 .global XMC_DSD_Init
  87              	 .thumb
  88              	 .thumb_func
  90              	XMC_DSD_Init:
  91              	 
  92              	 
  93 0000 10B5     	 push {r4,lr}
  94 0002 0446     	 mov r4,r0
  95 0004 FFF7FEFF 	 bl XMC_DSD_Enable
  96 0008 2046     	 mov r0,r4
  97 000a BDE81040 	 pop {r4,lr}
  98 000e FFF7FEBF 	 b XMC_DSD_EnableClock
 100              	 .section .text.XMC_DSD_IsEnabled,"ax",%progbits
 101              	 .align 1
 102              	 .global XMC_DSD_IsEnabled
 103              	 .thumb
 104              	 .thumb_func
 106              	XMC_DSD_IsEnabled:
 107              	 
 108              	 
 109 0000 08B5     	 push {r3,lr}
 110 0002 0220     	 movs r0,#2
 111 0004 FFF7FEFF 	 bl XMC_SCU_RESET_IsPeripheralResetAsserted
 112 0008 30B9     	 cbnz r0,.L8
 113 000a 0220     	 movs r0,#2
 114 000c FFF7FEFF 	 bl XMC_SCU_CLOCK_IsPeripheralClockGated
 115 0010 80F00100 	 eor r0,r0,#1
 116 0014 C0B2     	 uxtb r0,r0
 117 0016 08BD     	 pop {r3,pc}
 118              	.L8:
 119 0018 0020     	 movs r0,#0
 120 001a 08BD     	 pop {r3,pc}
 122              	 .section .text.XMC_DSD_Generator_Init,"ax",%progbits
 123              	 .align 1
 124              	 .global XMC_DSD_Generator_Init
 125              	 .thumb
 126              	 .thumb_func
 128              	XMC_DSD_Generator_Init:
 129              	 
 130              	 
 131              	 
 132 0000 D0F8A030 	 ldr r3,[r0,#160]
 133 0004 23F0FF03 	 bic r3,r3,#255
 134 0008 C0F8A030 	 str r3,[r0,#160]
 135 000c 0B68     	 ldr r3,[r1]
 136 000e C0F8A030 	 str r3,[r0,#160]
 137 0012 7047     	 bx lr
 139              	 .section .text.XMC_DSD_CH_MainFilter_Init,"ax",%progbits
 140              	 .align 1
 141              	 .global XMC_DSD_CH_MainFilter_Init
 142              	 .thumb
 143              	 .thumb_func
 145              	XMC_DSD_CH_MainFilter_Init:
 146              	 
 147              	 
 148              	 
 149 0000 0B78     	 ldrb r3,[r1]
 150 0002 03F00F03 	 and r3,r3,#15
 151 0006 1B04     	 lsls r3,r3,#16
 152 0008 43F40003 	 orr r3,r3,#8388608
 153 000c 0360     	 str r3,[r0]
 154 000e 4B68     	 ldr r3,[r1,#4]
 155 0010 43F00043 	 orr r3,r3,#-2147483648
 156 0014 43F08003 	 orr r3,r3,#128
 157 0018 8360     	 str r3,[r0,#8]
 158 001a 8B68     	 ldr r3,[r1,#8]
 159 001c 43F48062 	 orr r2,r3,#1024
 160 0020 CB68     	 ldr r3,[r1,#12]
 161 0022 013B     	 subs r3,r3,#1
 162 0024 1A43     	 orrs r2,r2,r3
 163 0026 0B69     	 ldr r3,[r1,#16]
 164 0028 013B     	 subs r3,r3,#1
 165 002a 42EA0343 	 orr r3,r2,r3,lsl#16
 166 002e 4361     	 str r3,[r0,#20]
 167 0030 4B88     	 ldrh r3,[r1,#2]
 168 0032 8363     	 str r3,[r0,#56]
 169 0034 7047     	 bx lr
 171              	 .section .text.XMC_DSD_CH_Timestamp_Init,"ax",%progbits
 172              	 .align 1
 173              	 .global XMC_DSD_CH_Timestamp_Init
 174              	 .thumb
 175              	 .thumb_func
 177              	XMC_DSD_CH_Timestamp_Init:
 178              	 
 179              	 
 180              	 
 181 0000 8368     	 ldr r3,[r0,#8]
 182 0002 0A68     	 ldr r2,[r1]
 183 0004 23F4F843 	 bic r3,r3,#31744
 184 0008 42F40042 	 orr r2,r2,#32768
 185 000c 1343     	 orrs r3,r3,r2
 186 000e 8360     	 str r3,[r0,#8]
 187 0010 7047     	 bx lr
 189              	 .section .text.XMC_DSD_CH_AuxFilter_Init,"ax",%progbits
 190              	 .align 1
 191              	 .global XMC_DSD_CH_AuxFilter_Init
 192              	 .thumb
 193              	 .thumb_func
 195              	XMC_DSD_CH_AuxFilter_Init:
 196              	 
 197              	 
 198              	 
 199 0000 4B68     	 ldr r3,[r1,#4]
 200 0002 8362     	 str r3,[r0,#40]
 201 0004 8B68     	 ldr r3,[r1,#8]
 202 0006 5A1E     	 subs r2,r3,#1
 203 0008 0B68     	 ldr r3,[r1]
 204 000a 1343     	 orrs r3,r3,r2
 205 000c 8361     	 str r3,[r0,#24]
 206 000e 7047     	 bx lr
 208              	 .section .text.XMC_DSD_CH_Integrator_Init,"ax",%progbits
 209              	 .align 1
 210              	 .global XMC_DSD_CH_Integrator_Init
 211              	 .thumb
 212              	 .thumb_func
 214              	XMC_DSD_CH_Integrator_Init:
 215              	 
 216              	 
 217 0000 8B68     	 ldr r3,[r1,#8]
 218 0002 CA68     	 ldr r2,[r1,#12]
 219 0004 1B04     	 lsls r3,r3,#16
 220 0006 10B5     	 push {r4,lr}
 221 0008 43EAC254 	 orr r4,r3,r2,lsl#23
 222 000c 4B68     	 ldr r3,[r1,#4]
 223 000e 013B     	 subs r3,r3,#1
 224 0010 44EA0332 	 orr r2,r4,r3,lsl#12
 225 0014 0B69     	 ldr r3,[r1,#16]
 226 0016 013B     	 subs r3,r3,#1
 227 0018 42EA0363 	 orr r3,r2,r3,lsl#24
 228 001c 0362     	 str r3,[r0,#32]
 229 001e 8368     	 ldr r3,[r0,#8]
 230 0020 23F47343 	 bic r3,r3,#62208
 231 0024 43F40043 	 orr r3,r3,#32768
 232 0028 8360     	 str r3,[r0,#8]
 233 002a 0A68     	 ldr r2,[r1]
 234 002c 1343     	 orrs r3,r3,r2
 235 002e 8360     	 str r3,[r0,#8]
 236 0030 10BD     	 pop {r4,pc}
 238              	 .section .text.XMC_DSD_CH_Rectify_Init,"ax",%progbits
 239              	 .align 1
 240              	 .global XMC_DSD_CH_Rectify_Init
 241              	 .thumb
 242              	 .thumb_func
 244              	XMC_DSD_CH_Rectify_Init:
 245              	 
 246              	 
 247              	 
 248 0000 0B68     	 ldr r3,[r1]
 249 0002 43F00103 	 orr r3,r3,#1
 250 0006 C0F8A830 	 str r3,[r0,#168]
 251 000a 0B79     	 ldrb r3,[r1,#4]
 252 000c 4A79     	 ldrb r2,[r1,#5]
 253 000e 1A44     	 add r2,r2,r3
 254 0010 1B04     	 lsls r3,r3,#16
 255 0012 43EA0263 	 orr r3,r3,r2,lsl#24
 256 0016 C0F8A030 	 str r3,[r0,#160]
 257 001a 7047     	 bx lr
 259              	 .section .text.XMC_DSD_CH_Init,"ax",%progbits
 260              	 .align 1
 261              	 .global XMC_DSD_CH_Init
 262              	 .thumb
 263              	 .thumb_func
 265              	XMC_DSD_CH_Init:
 266              	 
 267              	 
 268 0000 38B5     	 push {r3,r4,r5,lr}
 269 0002 0C46     	 mov r4,r1
 270 0004 0968     	 ldr r1,[r1]
 271 0006 0546     	 mov r5,r0
 272 0008 B9B1     	 cbz r1,.L21
 273 000a FFF7FEFF 	 bl XMC_DSD_CH_MainFilter_Init
 274 000e E168     	 ldr r1,[r4,#12]
 275 0010 11B1     	 cbz r1,.L18
 276 0012 2846     	 mov r0,r5
 277 0014 FFF7FEFF 	 bl XMC_DSD_CH_AuxFilter_Init
 278              	.L18:
 279 0018 6168     	 ldr r1,[r4,#4]
 280 001a 11B1     	 cbz r1,.L19
 281 001c 2846     	 mov r0,r5
 282 001e FFF7FEFF 	 bl XMC_DSD_CH_Integrator_Init
 283              	.L19:
 284 0022 2169     	 ldr r1,[r4,#16]
 285 0024 11B1     	 cbz r1,.L20
 286 0026 2846     	 mov r0,r5
 287 0028 FFF7FEFF 	 bl XMC_DSD_CH_Rectify_Init
 288              	.L20:
 289 002c A168     	 ldr r1,[r4,#8]
 290 002e 11B1     	 cbz r1,.L32
 291 0030 2846     	 mov r0,r5
 292 0032 FFF7FEFF 	 bl XMC_DSD_CH_Timestamp_Init
 293              	.L32:
 294 0036 0020     	 movs r0,#0
 295 0038 38BD     	 pop {r3,r4,r5,pc}
 296              	.L21:
 297 003a 0120     	 movs r0,#1
 298 003c 38BD     	 pop {r3,r4,r5,pc}
 300              	 .section .text.XMC_DSD_CH_GetResult_TS,"ax",%progbits
 301              	 .align 1
 302              	 .global XMC_DSD_CH_GetResult_TS
 303              	 .thumb
 304              	 .thumb_func
 306              	XMC_DSD_CH_GetResult_TS:
 307              	 
 308              	 
 309              	 
 310 0000 006D     	 ldr r0,[r0,#80]
 311 0002 0880     	 strh r0,[r1]
 312 0004 C0F30741 	 ubfx r1,r0,#16,#8
 313 0008 C0F30560 	 ubfx r0,r0,#24,#6
 314 000c 1170     	 strb r1,[r2]
 315 000e 1870     	 strb r0,[r3]
 316 0010 7047     	 bx lr
 318              	 .section .text.XMC_DSD_CH_GetResult_TS_Time,"ax",%progbits
 319              	 .align 1
 320              	 .global XMC_DSD_CH_GetResult_TS_Time
 321              	 .thumb
 322              	 .thumb_func
 324              	XMC_DSD_CH_GetResult_TS_Time:
 325              	 
 326              	 
 327 0000 70B5     	 push {r4,r5,r6,lr}
 328 0002 056D     	 ldr r5,[r0,#80]
 329 0004 4369     	 ldr r3,[r0,#20]
 330 0006 DCB2     	 uxtb r4,r3
 331 0008 036A     	 ldr r3,[r0,#32]
 332 000a C5F30746 	 ubfx r6,r5,#16,#8
 333 000e 13F0800F 	 tst r3,#128
 334 0012 A4EB0600 	 sub r0,r4,r6
 335 0016 09D0     	 beq .L35
 336 0018 C5F30563 	 ubfx r3,r5,#24,#6
 337 001c A642     	 cmp r6,r4
 338 001e 08BF     	 it eq
 339 0020 0133     	 addeq r3,r3,#1
 340 0022 04FB0333 	 mla r3,r4,r3,r3
 341 0026 0344     	 add r3,r3,r0
 342 0028 1360     	 str r3,[r2]
 343 002a 00E0     	 b .L37
 344              	.L35:
 345 002c 1060     	 str r0,[r2]
 346              	.L37:
 347 002e 0D80     	 strh r5,[r1]
 348 0030 70BD     	 pop {r4,r5,r6,pc}
 350              	 .ident "GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20141119 (release) [ARM/embedded-4_9-branch revision 218278]"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_dsd.c
    {standard input}:17     .text.XMC_DSD_Enable:00000000 $t
    {standard input}:22     .text.XMC_DSD_Enable:00000000 XMC_DSD_Enable
    {standard input}:33     .text.XMC_DSD_Disable:00000000 $t
    {standard input}:38     .text.XMC_DSD_Disable:00000000 XMC_DSD_Disable
    {standard input}:49     .text.XMC_DSD_EnableClock:00000000 $t
    {standard input}:54     .text.XMC_DSD_EnableClock:00000000 XMC_DSD_EnableClock
    {standard input}:67     .text.XMC_DSD_DisableClock:00000000 $t
    {standard input}:72     .text.XMC_DSD_DisableClock:00000000 XMC_DSD_DisableClock
    {standard input}:85     .text.XMC_DSD_Init:00000000 $t
    {standard input}:90     .text.XMC_DSD_Init:00000000 XMC_DSD_Init
    {standard input}:101    .text.XMC_DSD_IsEnabled:00000000 $t
    {standard input}:106    .text.XMC_DSD_IsEnabled:00000000 XMC_DSD_IsEnabled
    {standard input}:123    .text.XMC_DSD_Generator_Init:00000000 $t
    {standard input}:128    .text.XMC_DSD_Generator_Init:00000000 XMC_DSD_Generator_Init
    {standard input}:140    .text.XMC_DSD_CH_MainFilter_Init:00000000 $t
    {standard input}:145    .text.XMC_DSD_CH_MainFilter_Init:00000000 XMC_DSD_CH_MainFilter_Init
    {standard input}:172    .text.XMC_DSD_CH_Timestamp_Init:00000000 $t
    {standard input}:177    .text.XMC_DSD_CH_Timestamp_Init:00000000 XMC_DSD_CH_Timestamp_Init
    {standard input}:190    .text.XMC_DSD_CH_AuxFilter_Init:00000000 $t
    {standard input}:195    .text.XMC_DSD_CH_AuxFilter_Init:00000000 XMC_DSD_CH_AuxFilter_Init
    {standard input}:209    .text.XMC_DSD_CH_Integrator_Init:00000000 $t
    {standard input}:214    .text.XMC_DSD_CH_Integrator_Init:00000000 XMC_DSD_CH_Integrator_Init
    {standard input}:239    .text.XMC_DSD_CH_Rectify_Init:00000000 $t
    {standard input}:244    .text.XMC_DSD_CH_Rectify_Init:00000000 XMC_DSD_CH_Rectify_Init
    {standard input}:260    .text.XMC_DSD_CH_Init:00000000 $t
    {standard input}:265    .text.XMC_DSD_CH_Init:00000000 XMC_DSD_CH_Init
    {standard input}:301    .text.XMC_DSD_CH_GetResult_TS:00000000 $t
    {standard input}:306    .text.XMC_DSD_CH_GetResult_TS:00000000 XMC_DSD_CH_GetResult_TS
    {standard input}:319    .text.XMC_DSD_CH_GetResult_TS_Time:00000000 $t
    {standard input}:324    .text.XMC_DSD_CH_GetResult_TS_Time:00000000 XMC_DSD_CH_GetResult_TS_Time

UNDEFINED SYMBOLS
XMC_SCU_CLOCK_UngatePeripheralClock
XMC_SCU_RESET_DeassertPeripheralReset
XMC_SCU_RESET_AssertPeripheralReset
XMC_SCU_CLOCK_GatePeripheralClock
XMC_SCU_RESET_IsPeripheralResetAsserted
XMC_SCU_CLOCK_IsPeripheralClockGated
