proc main(uint64 a0_0, uint64 a1_0, uint64 a2_0, uint64 a3_0, uint64 a4_0) =
{ true && and [a0_0 <u 2251799813718016@64, a1_0 <u 2251799813718016@64, a2_0 <u 2251799813718016@64, a3_0 <u 2251799813718016@64, a4_0 <u 2251799813718016@64] }
mulj h028_1 a0_0 121666@uint64;
mulj h129_1 a1_0 121666@uint64;
mulj h230_1 a2_0 121666@uint64;
mulj h331_1 a3_0 121666@uint64;
mulj h432_1 a4_0 121666@uint64;
split v11_1 tmp_to_use_1 h230_1 51;
add h333_1 v11_1 h331_1;
cast v12_1@uint64 h230_1;
and g234_1@uint64 v12_1 2251799813685247@uint64;
vpc tmp_to_use2_1@uint64 tmp_to_use_1;
assume g234_1 = tmp_to_use_1 && true;
split v13_1 tmp_to_use_2 h028_1 51;
add h135_1 v13_1 h129_1;
cast v14_1@uint64 h028_1;
and g036_1@uint64 v14_1 2251799813685247@uint64;
vpc tmp_to_use2_2@uint64 tmp_to_use_2;
assume g036_1 = tmp_to_use_2 && true;
split v15_1 tmp_to_use_3 h333_1 51;
add h437_1 v15_1 h432_1;
cast v16_1@uint64 h333_1;
and g338_1@uint64 v16_1 2251799813685247@uint64;
vpc tmp_to_use2_3@uint64 tmp_to_use_3;
assume g338_1 = tmp_to_use_3 && true;
split v17_1 tmp_to_use_4 h135_1 51;
vpc v18_1@uint64 v17_1;
add g239_1 v18_1 g234_1;
cast v19_1@uint64 h135_1;
and g140_1@uint64 v19_1 2251799813685247@uint64;
vpc tmp_to_use2_4@uint64 tmp_to_use_4;
assume g140_1 = tmp_to_use_4 && true;
split v20_1 tmp_to_use_5 h437_1 51;
vpc v21_1@uint64 v20_1;
mul v22_1 v21_1 19@uint64;
add g041_1 v22_1 g036_1;
cast v23_1@uint64 h437_1;
and g442_1@uint64 v23_1 2251799813685247@uint64;
vpc tmp_to_use2_5@uint64 tmp_to_use_5;
assume g442_1 = tmp_to_use_5 && true;
split v24_1 tmp_to_use_6 g239_1 51;
add g343_1 v24_1 g338_1;
and g244_1@uint64 g239_1 2251799813685247@uint64;
vpc tmp_to_use2_6@uint64 tmp_to_use_6;
assume g244_1 = tmp_to_use_6 && true;
split v25_1 tmp_to_use_7 g041_1 51;
add g145_1 v25_1 g140_1;
and g046_1@uint64 g041_1 2251799813685247@uint64;
vpc tmp_to_use2_7@uint64 tmp_to_use_7;
assume g046_1 = tmp_to_use_7 && true;
{ g046_1 + (g145_1 * 2251799813685248) + (g244_1 * 5070602400912917605986812821504) + (g343_1 * 11417981541647679048466287755595961091061972992) + (g442_1 * 25711008708143844408671393477458601640355247900524685364822016) = (a0_0 + (a1_0 * 2251799813685248) + (a2_0 * 5070602400912917605986812821504) + (a3_0 * 11417981541647679048466287755595961091061972992) + (a4_0 * 25711008708143844408671393477458601640355247900524685364822016)) * 121666 (mod 57896044618658097711785492504343953926634992332820282019728792003956564819968 - 19) && and [g234_1 = tmp_to_use2_1, g036_1 = tmp_to_use2_2, g338_1 = tmp_to_use2_3, g140_1 = tmp_to_use2_4, g442_1 = tmp_to_use2_5, g244_1 = tmp_to_use2_6, g046_1 = tmp_to_use2_7, g046_1 <u 2251799813718016@64, g145_1 <u 2251799813718016@64, g244_1 <u 2251799813718016@64, g343_1 <u 2251799813718016@64, g442_1 <u 2251799813718016@64] }