

================================================================
== Vivado HLS Report for 'cpu'
================================================================
* Date:           Tue Nov 24 20:43:10 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cpu
* Solution:       solution0
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.i_cache.addr.i_mem.opcode  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.d_cache.V.addr.d_mem.V     |     1025|     1025|         3|          1|          1|  1024|    yes   |
        |- PROGRAM_LOOP                      |        ?|        ?|         6|          -|          -|     ?|    no    |
        |- memcpy.d_mem.V.d_cache.V.addr     |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    461|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      -|    1136|   1328|    -|
|Memory           |        3|      -|      64|      8|    0|
|Multiplexer      |        -|      -|       -|    432|    -|
|Register         |        -|      -|     366|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        7|      0|    1566|   2229|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |cpu_CONTROL_BUS_s_axi_U  |cpu_CONTROL_BUS_s_axi  |        0|      0|  112|  168|    0|
    |cpu_d_mem_m_axi_U        |cpu_d_mem_m_axi        |        2|      0|  512|  580|    0|
    |cpu_i_mem_m_axi_U        |cpu_i_mem_m_axi        |        2|      0|  512|  580|    0|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                    |                       |        4|      0| 1136| 1328|    0|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |d_cache_V_U   |cpu_d_cache_V   |        2|   0|   0|    0|  1024|   32|     1|        32768|
    |i_cache_U     |cpu_i_cache     |        1|   0|   0|    0|  1024|    8|     1|         8192|
    |reg_file_V_U  |cpu_reg_file_V  |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                |        3|  64|   8|    0|  2064|   72|     3|        41472|
    +--------------+----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln111_fu_913_p2                |     +    |      0|  0|  13|          11|           1|
    |add_ln39_fu_420_p2                 |     +    |      0|  0|  17|          13|           1|
    |add_ln40_fu_437_p2                 |     +    |      0|  0|  13|          11|           1|
    |pc_V_fu_808_p2                     |     +    |      0|  0|  14|           1|          10|
    |res_V_1_fu_817_p2                  |     +    |      0|  0|  39|          32|          32|
    |and_ln67_fu_550_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln879_10_fu_775_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln879_11_fu_781_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln879_12_fu_787_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln879_1_fu_517_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_2_fu_532_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_3_fu_568_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_4_fu_626_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_5_fu_642_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_6_fu_700_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_7_fu_705_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_8_fu_717_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_9_fu_769_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_fu_507_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln90_fu_848_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state31_io                |    and   |      0|  0|   2|           1|           1|
    |grp_fu_364_p2                      |   icmp   |      0|  0|   9|           3|           1|
    |grp_fu_369_p2                      |   icmp   |      0|  0|   9|           3|           2|
    |grp_fu_374_p2                      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln111_fu_907_p2               |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln39_fu_414_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln40_fu_431_p2                |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln67_fu_497_p2                |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln879_3_fu_492_p2             |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_5_fu_837_p2             |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln879_6_fu_842_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_fu_459_p2               |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln93_fu_862_p2                |   icmp   |      0|  0|   9|           3|           3|
    |empty_14_fu_891_p2                 |    or    |      0|  0|   2|           1|           1|
    |empty_16_fu_897_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln67_1_fu_751_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln67_fu_556_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln879_10_fu_763_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln879_11_fu_793_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln879_1_fu_522_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_2_fu_538_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_3_fu_580_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_4_fu_585_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_5_fu_591_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_6_fu_605_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_7_fu_695_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_8_fu_728_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_9_fu_739_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_fu_483_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln93_fu_867_p2                  |    or    |      0|  0|   2|           1|           1|
    |dst_V_fu_618_p3                    |  select  |      0|  0|   4|           1|           4|
    |pc_V_1_fu_854_p3                   |  select  |      0|  0|  10|           1|           1|
    |pc_V_2_fu_873_p3                   |  select  |      0|  0|  10|           1|          10|
    |select_ln85_fu_823_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln879_10_fu_830_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln879_1_fu_597_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_2_fu_611_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_4_fu_635_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_5_fu_651_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_6_fu_659_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_7_fu_667_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_8_fu_674_p3           |  select  |      0|  0|   4|           1|           1|
    |select_ln879_9_fu_682_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_fu_574_p3             |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln67_1_fu_745_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln67_fu_562_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_1_fu_512_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_2_fu_526_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_3_fu_544_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_4_fu_690_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_5_fu_711_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_6_fu_723_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_7_fu_733_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_8_fu_757_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_fu_502_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 461|         232|         313|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  141|         31|    1|         31|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln39_phi_fu_299_p4  |    9|          2|   13|         26|
    |ap_phi_mux_phi_ln40_phi_fu_311_p4  |    9|          2|   11|         22|
    |d_cache_V_address0                 |   27|          5|   10|         50|
    |d_cache_V_d0                       |   15|          3|   32|         96|
    |d_mem_blk_n_AR                     |    9|          2|    1|          2|
    |d_mem_blk_n_AW                     |    9|          2|    1|          2|
    |d_mem_blk_n_B                      |    9|          2|    1|          2|
    |d_mem_blk_n_R                      |    9|          2|    1|          2|
    |d_mem_blk_n_W                      |    9|          2|    1|          2|
    |finish_0_reg_331                   |    9|          2|    1|          2|
    |grp_fu_364_p0                      |   15|          3|    3|          9|
    |grp_fu_369_p0                      |   15|          3|    3|          9|
    |i_cache_address0                   |   15|          3|   10|         30|
    |i_mem_blk_n_AR                     |    9|          2|    1|          2|
    |i_mem_blk_n_R                      |    9|          2|    1|          2|
    |p_0177_0_reg_319                   |    9|          2|   10|         20|
    |p_0290_2_reg_343                   |    9|          2|   32|         64|
    |phi_ln111_reg_353                  |    9|          2|   11|         22|
    |phi_ln39_reg_295                   |    9|          2|   13|         26|
    |phi_ln40_reg_307                   |    9|          2|   11|         22|
    |reg_file_V_address0                |   15|          3|    4|         12|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  432|         93|  178|        467|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln39_reg_946                   |  13|   0|   13|          0|
    |add_ln40_reg_960                   |  11|   0|   11|          0|
    |and_ln879_8_reg_1046               |   1|   0|    1|          0|
    |ap_CS_fsm                          |  30|   0|   30|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |d_mem_V3_reg_924                   |  30|   0|   30|          0|
    |d_mem_addr_read_reg_965            |  32|   0|   32|          0|
    |d_mem_addr_reg_935                 |  30|   0|   32|          2|
    |dst_V_reg_1041                     |   4|   0|    4|          0|
    |empty_16_reg_1081                  |   1|   0|    1|          0|
    |finish_0_reg_331                   |   1|   0|    1|          0|
    |i_mem_addr_read_reg_951            |   8|   0|    8|          0|
    |i_mem_addr_reg_929                 |  32|   0|   32|          0|
    |icmp_ln111_reg_1085                |   1|   0|    1|          0|
    |icmp_ln111_reg_1085_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln39_reg_942                  |   1|   0|    1|          0|
    |icmp_ln39_reg_942_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln40_reg_956                  |   1|   0|    1|          0|
    |icmp_ln40_reg_956_pp1_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln879_1_reg_995               |   1|   0|    1|          0|
    |icmp_ln879_2_reg_1018              |   1|   0|    1|          0|
    |icmp_ln879_3_reg_1032              |   1|   0|    1|          0|
    |icmp_ln879_4_reg_1036              |   1|   0|    1|          0|
    |icmp_ln879_reg_986                 |   1|   0|    1|          0|
    |opcode_V_reg_975                   |   3|   0|    3|          0|
    |or_ln879_11_reg_1051               |   1|   0|    1|          0|
    |or_ln879_reg_1025                  |   1|   0|    1|          0|
    |p_0177_0_reg_319                   |  10|   0|   10|          0|
    |p_0290_2_reg_343                   |  32|   0|   32|          0|
    |pc_V_2_reg_1071                    |  10|   0|   10|          0|
    |phi_ln111_reg_353                  |  11|   0|   11|          0|
    |phi_ln39_reg_295                   |  13|   0|   13|          0|
    |phi_ln39_reg_295_pp0_iter1_reg     |  13|   0|   13|          0|
    |phi_ln40_reg_307                   |  11|   0|   11|          0|
    |phi_ln40_reg_307_pp1_iter1_reg     |  11|   0|   11|          0|
    |reg_379                            |  32|   0|   32|          0|
    |tmp_reg_1010                       |   1|   0|    1|          0|
    |trunc_ln_reg_1002                  |   4|   0|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 366|   0|  368|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    5|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    5|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |      cpu     | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      cpu     | return value |
|interrupt                  | out |    1| ap_ctrl_hs |      cpu     | return value |
|m_axi_i_mem_AWVALID        | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWREADY        |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWADDR         | out |   32|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWID           | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWLEN          | out |    8|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWSIZE         | out |    3|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWBURST        | out |    2|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWLOCK         | out |    2|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWCACHE        | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWPROT         | out |    3|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWQOS          | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWREGION       | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWUSER         | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WVALID         | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WREADY         |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WDATA          | out |   32|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WSTRB          | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WLAST          | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WID            | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WUSER          | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARVALID        | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARREADY        |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARADDR         | out |   32|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARID           | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARLEN          | out |    8|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARSIZE         | out |    3|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARBURST        | out |    2|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARLOCK         | out |    2|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARCACHE        | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARPROT         | out |    3|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARQOS          | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARREGION       | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARUSER         | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RVALID         |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RREADY         | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RDATA          |  in |   32|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RLAST          |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RID            |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RUSER          |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RRESP          |  in |    2|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_BVALID         |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_BREADY         | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_BRESP          |  in |    2|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_BID            |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_BUSER          |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_d_mem_AWVALID        | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWREADY        |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWADDR         | out |   32|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWID           | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWLEN          | out |    8|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWSIZE         | out |    3|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWBURST        | out |    2|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWLOCK         | out |    2|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWCACHE        | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWPROT         | out |    3|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWQOS          | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWREGION       | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWUSER         | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WVALID         | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WREADY         |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WDATA          | out |   32|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WSTRB          | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WLAST          | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WID            | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WUSER          | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARVALID        | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARREADY        |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARADDR         | out |   32|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARID           | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARLEN          | out |    8|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARSIZE         | out |    3|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARBURST        | out |    2|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARLOCK         | out |    2|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARCACHE        | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARPROT         | out |    3|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARQOS          | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARREGION       | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARUSER         | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RVALID         |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RREADY         | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RDATA          |  in |   32|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RLAST          |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RID            |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RUSER          |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RRESP          |  in |    2|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_BVALID         |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_BREADY         | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_BRESP          |  in |    2|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_BID            |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_BUSER          |  in |    1|    m_axi   |     d_mem    |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

