<stg><name>pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc10.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc10.i:0 %i = load i6 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc10.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc10.i:2 %icmp_ln126 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc10.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc10.i:4 %add_ln126 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc10.i:5 %br_ln126 = br i1 %icmp_ln126, void %for.inc10.i.split, void %for.inc21.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc10.i.split:2 %xor_ln127 = xor i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln127"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="6">
<![CDATA[
for.inc10.i.split:3 %zext_ln127 = zext i6 %xor_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc10.i.split:4 %sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="sk_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="12">
<![CDATA[
for.inc10.i.split:5 %sk_load = load i12 %sk_addr

]]></Node>
<StgValue><ssdm name="sk_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc10.i.split:10 %store_ln126 = store i6 %add_ln126, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.inc21.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="6">
<![CDATA[
for.inc10.i.split:0 %i_1_cast = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc10.i.split:1 %specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln120"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="12">
<![CDATA[
for.inc10.i.split:5 %sk_load = load i12 %sk_addr

]]></Node>
<StgValue><ssdm name="sk_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc10.i.split:6 %add_ln127 = add i7 %i_1_cast, i7 80

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
for.inc10.i.split:7 %zext_ln127_1 = zext i7 %add_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc10.i.split:8 %seedbuf_addr_1 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="seedbuf_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc10.i.split:9 %store_ln127 = store i8 %sk_load, i8 %seedbuf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc10.i.split:11 %br_ln126 = br void %for.inc10.i

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="sk" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sk"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="seedbuf" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="seedbuf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="i_1" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="sk" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="46" from="empty_11" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="51" from="empty_40" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="55" from="empty_40" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="56" from="empty_40" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="57" from="empty_40" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="62" from="empty_40" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="63" from="empty_40" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_66" to="store_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="i_1" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="69" from="i_1" to="i" fromId="5" toId="9">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_40" to="specpipeline_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="77" from="p_str" to="specpipeline_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="i" to="icmp_ln126" fromId="9" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_79" to="icmp_ln126" fromId="79" toId="11">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="81" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_83" to="empty" fromId="83" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_83" to="empty" fromId="83" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_83" to="empty" fromId="83" toId="12">
</dataflow>
<dataflow id="87" from="i" to="add_ln126" fromId="9" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_88" to="add_ln126" fromId="88" toId="13">
</dataflow>
<dataflow id="90" from="icmp_ln126" to="br_ln126" fromId="11" toId="14">
</dataflow>
<dataflow id="91" from="i" to="xor_ln127" fromId="9" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_79" to="xor_ln127" fromId="79" toId="15">
</dataflow>
<dataflow id="93" from="xor_ln127" to="zext_ln127" fromId="15" toId="16">
</dataflow>
<dataflow id="94" from="sk" to="sk_addr" fromId="38" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_95" to="sk_addr" fromId="95" toId="17">
</dataflow>
<dataflow id="97" from="zext_ln127" to="sk_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="98" from="sk_addr" to="sk_load" fromId="17" toId="18">
</dataflow>
<dataflow id="99" from="add_ln126" to="store_ln126" fromId="13" toId="19">
</dataflow>
<dataflow id="100" from="i_1" to="store_ln126" fromId="5" toId="19">
</dataflow>
<dataflow id="101" from="i" to="i_1_cast" fromId="9" toId="20">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopName" to="specloopname_ln120" fromId="102" toId="21">
</dataflow>
<dataflow id="105" from="empty_18" to="specloopname_ln120" fromId="104" toId="21">
</dataflow>
<dataflow id="106" from="sk_addr" to="sk_load" fromId="17" toId="22">
</dataflow>
<dataflow id="107" from="i_1_cast" to="add_ln127" fromId="20" toId="23">
</dataflow>
<dataflow id="109" from="StgValue_108" to="add_ln127" fromId="108" toId="23">
</dataflow>
<dataflow id="110" from="add_ln127" to="zext_ln127_1" fromId="23" toId="24">
</dataflow>
<dataflow id="111" from="seedbuf" to="seedbuf_addr_1" fromId="39" toId="25">
</dataflow>
<dataflow id="112" from="StgValue_95" to="seedbuf_addr_1" fromId="95" toId="25">
</dataflow>
<dataflow id="113" from="zext_ln127_1" to="seedbuf_addr_1" fromId="24" toId="25">
</dataflow>
<dataflow id="114" from="sk_load" to="store_ln127" fromId="22" toId="26">
</dataflow>
<dataflow id="115" from="seedbuf_addr_1" to="store_ln127" fromId="25" toId="26">
</dataflow>
<dataflow id="116" from="icmp_ln126" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
