{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717356492751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717356492760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 16:28:12 2024 " "Processing started: Sun Jun 02 16:28:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717356492760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356492760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356492760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717356493990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717356493990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/sprinkler_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/sprinkler_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprinkler_trigger " "Found entity 1: sprinkler_trigger" {  } { { "first_project/sprinkler_trigger.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/sprinkler_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "first_project/mux_2_1.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/mux_2_1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/irrigation_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/irrigation_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_trigger " "Found entity 1: irrigation_trigger" {  } { { "first_project/irrigation_trigger.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/irrigation_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/inlet_valve_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/inlet_valve_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 inlet_valve_trigger " "Found entity 1: inlet_valve_trigger" {  } { { "first_project/inlet_valve_trigger.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/inlet_valve_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/error_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/error_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_detector " "Found entity 1: error_detector" {  } { { "first_project/error_detector.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/error_detector.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/encoder_water_tank_level.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/encoder_water_tank_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_water_tank_level " "Found entity 1: encoder_water_tank_level" {  } { { "first_project/encoder_water_tank_level.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/encoder_water_tank_level.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/drip_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/drip_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 drip_trigger " "Found entity 1: drip_trigger" {  } { { "first_project/drip_trigger.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/drip_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/decoder_water_tank_level.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/decoder_water_tank_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_water_tank_level " "Found entity 1: decoder_water_tank_level" {  } { { "first_project/decoder_water_tank_level.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/decoder_water_tank_level.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/decoder_irrigation_condition.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/decoder_irrigation_condition.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_irrigation_condition " "Found entity 1: decoder_irrigation_condition" {  } { { "first_project/decoder_irrigation_condition.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/decoder_irrigation_condition.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project/alarm_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file first_project/alarm_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_trigger " "Found entity 1: alarm_trigger" {  } { { "first_project/alarm_trigger.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/first_project/alarm_trigger.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flops/t_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flops/t_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "flip_flops/t_flip_flop.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/flip_flops/t_flip_flop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flops/jk_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flops/jk_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_flip_flop " "Found entity 1: jk_flip_flop" {  } { { "flip_flops/jk_flip_flop.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/flip_flops/jk_flip_flop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flops/ffjk.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flops/ffjk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "flip_flops/FFJK.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/flip_flops/FFJK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flops/ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flops/ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "flip_flops/FFD.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/flip_flops/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver_zero_four_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_zero_four_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_zero_four_counter " "Found entity 1: driver_zero_four_counter" {  } { { "led_matrix/driver/driver_zero_four_counter.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_zero_four_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver_rows_muxes.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_rows_muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_rows_muxes " "Found entity 1: driver_rows_muxes" {  } { { "led_matrix/driver/driver_rows_muxes.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_rows_muxes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver_mux_5x1.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_mux_5x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_mux_5x1 " "Found entity 1: driver_mux_5x1" {  } { { "led_matrix/driver/driver_mux_5x1.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_mux_5x1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver_mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_mux_4x1 " "Found entity 1: driver_mux_4x1" {  } { { "led_matrix/driver/driver_mux_4x1.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_mux_4x1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver_mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_mux_2x1 " "Found entity 1: driver_mux_2x1" {  } { { "led_matrix/driver/driver_mux_2x1.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_mux_2x1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver_columns_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_columns_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_columns_decoder " "Found entity 1: driver_columns_decoder" {  } { { "led_matrix/driver/driver_columns_decoder.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_columns_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/driver/driver.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/driver/driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "led_matrix/driver/driver.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column4.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column4.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_status_decoder_column4 " "Found entity 1: irrigation_status_decoder_column4" {  } { { "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column4.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column3.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column3.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_status_decoder_column3 " "Found entity 1: irrigation_status_decoder_column3" {  } { { "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column3.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column2.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column2.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_status_decoder_column2 " "Found entity 1: irrigation_status_decoder_column2" {  } { { "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column2.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column1.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column1.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_status_decoder_column1 " "Found entity 1: irrigation_status_decoder_column1" {  } { { "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column1.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column0.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column0.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_status_decoder_column0 " "Found entity 1: irrigation_status_decoder_column0" {  } { { "led_matrix/irrigation_status_decoders/irrigation_status_decoder_column0.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix/irrigation_status_decoders/irrigation_status_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_status_decoder " "Found entity 1: irrigation_status_decoder" {  } { { "led_matrix/irrigation_status_decoders/irrigation_status_decoder.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/counters/nine_to_zero.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/counters/nine_to_zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 nine_to_zero " "Found entity 1: nine_to_zero" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/counters/five_to_zero.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/counters/five_to_zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_to_zero " "Found entity 1: five_to_zero" {  } { { "timer/counters/five_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/five_to_zero.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/timer_decoder_7seg_display.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/timer_decoder_7seg_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_decoder_7seg_display " "Found entity 1: timer_decoder_7seg_display" {  } { { "timer/timer_decoder_7seg_display.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/timer_decoder_7seg_display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "timer/mux_4x1.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/mux_2x1_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/mux_2x1_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_4bit " "Found entity 1: mux_2x1_4bit" {  } { { "timer/mux_2x1_4bit.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/mux_2x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/mux_2x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_1bit " "Found entity 1: mux_2x1_1bit" {  } { { "timer/mux_2x1_1bit.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/kronos.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/kronos.v" { { "Info" "ISGN_ENTITY_NAME" "1 kronos " "Found entity 1: kronos" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508467 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "frequency_divider.v(59) " "Verilog HDL Module Instantiation warning at frequency_divider.v(59): ignored dangling comma in List of Port Connections" {  } { { "timer/frequency_divider.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/frequency_divider.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717356508473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "timer/frequency_divider.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/frequency_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/demux1x4.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/demux1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x4 " "Found entity 1: demux1x4" {  } { { "timer/demux1x4.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix_syncer.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix_syncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_matrix_syncer " "Found entity 1: led_matrix_syncer" {  } { { "led_matrix_syncer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/led_matrix_syncer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/new_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/new_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_mux " "Found entity 1: new_mux" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/settimer_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/settimer_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 settimer_mux " "Found entity 1: settimer_mux" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717356508561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356508561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0_bar nine_to_zero.v(6) " "Verilog HDL Implicit Net warning at nine_to_zero.v(6): created implicit net for \"Q0_bar\"" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1_bar nine_to_zero.v(7) " "Verilog HDL Implicit Net warning at nine_to_zero.v(7): created implicit net for \"Q1_bar\"" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2_bar nine_to_zero.v(8) " "Verilog HDL Implicit Net warning at nine_to_zero.v(8): created implicit net for \"Q2_bar\"" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3_bar nine_to_zero.v(9) " "Verilog HDL Implicit Net warning at nine_to_zero.v(9): created implicit net for \"Q3_bar\"" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W0 nine_to_zero.v(12) " "Verilog HDL Implicit Net warning at nine_to_zero.v(12): created implicit net for \"W0\"" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TH kronos.v(19) " "Verilog HDL Implicit Net warning at kronos.v(19): created implicit net for \"TH\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T_bar kronos.v(25) " "Verilog HDL Implicit Net warning at kronos.v(25): created implicit net for \"T_bar\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ua_bar kronos.v(26) " "Verilog HDL Implicit Net warning at kronos.v(26): created implicit net for \"Ua_bar\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_bar kronos.v(27) " "Verilog HDL Implicit Net warning at kronos.v(27): created implicit net for \"H_bar\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 kronos.v(34) " "Verilog HDL Implicit Net warning at kronos.v(34): created implicit net for \"w0\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 kronos.v(35) " "Verilog HDL Implicit Net warning at kronos.v(35): created implicit net for \"w1\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 kronos.v(37) " "Verilog HDL Implicit Net warning at kronos.v(37): created implicit net for \"w3\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux kronos.v(38) " "Verilog HDL Implicit Net warning at kronos.v(38): created implicit net for \"aux\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux1 kronos.v(53) " "Verilog HDL Implicit Net warning at kronos.v(53): created implicit net for \"aux1\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w5 kronos.v(57) " "Verilog HDL Implicit Net warning at kronos.v(57): created implicit net for \"w5\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w6 kronos.v(59) " "Verilog HDL Implicit Net warning at kronos.v(59): created implicit net for \"w6\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux2 kronos.v(60) " "Verilog HDL Implicit Net warning at kronos.v(60): created implicit net for \"aux2\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux3 kronos.v(66) " "Verilog HDL Implicit Net warning at kronos.v(66): created implicit net for \"aux3\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w7 kronos.v(75) " "Verilog HDL Implicit Net warning at kronos.v(75): created implicit net for \"w7\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w8 kronos.v(79) " "Verilog HDL Implicit Net warning at kronos.v(79): created implicit net for \"w8\"" {  } { { "timer/kronos.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S0_bar demux1x4.v(3) " "Verilog HDL Implicit Net warning at demux1x4.v(3): created implicit net for \"S0_bar\"" {  } { { "timer/demux1x4.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1_bar demux1x4.v(4) " "Verilog HDL Implicit Net warning at demux1x4.v(4): created implicit net for \"S1_bar\"" {  } { { "timer/demux1x4.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0 debounce.v(3) " "Verilog HDL Implicit Net warning at debounce.v(3): created implicit net for \"Q0\"" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 debounce.v(4) " "Verilog HDL Implicit Net warning at debounce.v(4): created implicit net for \"Q1\"" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 debounce.v(5) " "Verilog HDL Implicit Net warning at debounce.v(5): created implicit net for \"Q2\"" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2_bar debounce.v(7) " "Verilog HDL Implicit Net warning at debounce.v(7): created implicit net for \"Q2_bar\"" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_a_o main.v(118) " "Verilog HDL Implicit Net warning at main.v(118): created implicit net for \"segment_a_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_b_o main.v(125) " "Verilog HDL Implicit Net warning at main.v(125): created implicit net for \"segment_b_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_c_o main.v(132) " "Verilog HDL Implicit Net warning at main.v(132): created implicit net for \"segment_c_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_d_o main.v(139) " "Verilog HDL Implicit Net warning at main.v(139): created implicit net for \"segment_d_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_e_o main.v(146) " "Verilog HDL Implicit Net warning at main.v(146): created implicit net for \"segment_e_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_f_o main.v(153) " "Verilog HDL Implicit Net warning at main.v(153): created implicit net for \"segment_f_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segment_g_o main.v(160) " "Verilog HDL Implicit Net warning at main.v(160): created implicit net for \"segment_g_o\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_clock main.v(166) " "Verilog HDL Implicit Net warning at main.v(166): created implicit net for \"new_clock\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PresetUS main.v(176) " "Verilog HDL Implicit Net warning at main.v(176): created implicit net for \"PresetUS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PresetDS main.v(177) " "Verilog HDL Implicit Net warning at main.v(177): created implicit net for \"PresetDS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PresetUM main.v(178) " "Verilog HDL Implicit Net warning at main.v(178): created implicit net for \"PresetUM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PresetDM main.v(179) " "Verilog HDL Implicit Net warning at main.v(179): created implicit net for \"PresetDM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ClearUS main.v(180) " "Verilog HDL Implicit Net warning at main.v(180): created implicit net for \"ClearUS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ClearDS main.v(181) " "Verilog HDL Implicit Net warning at main.v(181): created implicit net for \"ClearDS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ClearUM main.v(182) " "Verilog HDL Implicit Net warning at main.v(182): created implicit net for \"ClearUM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ClearDM main.v(184) " "Verilog HDL Implicit Net warning at main.v(184): created implicit net for \"ClearDM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stop main.v(188) " "Verilog HDL Implicit Net warning at main.v(188): created implicit net for \"stop\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CUS main.v(197) " "Verilog HDL Implicit Net warning at main.v(197): created implicit net for \"CUS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CDS main.v(198) " "Verilog HDL Implicit Net warning at main.v(198): created implicit net for \"CDS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CUM main.v(199) " "Verilog HDL Implicit Net warning at main.v(199): created implicit net for \"CUM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CDM main.v(200) " "Verilog HDL Implicit Net warning at main.v(200): created implicit net for \"CDM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PUS main.v(201) " "Verilog HDL Implicit Net warning at main.v(201): created implicit net for \"PUS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PDS main.v(202) " "Verilog HDL Implicit Net warning at main.v(202): created implicit net for \"PDS\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PUM main.v(203) " "Verilog HDL Implicit Net warning at main.v(203): created implicit net for \"PUM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PDM main.v(205) " "Verilog HDL Implicit Net warning at main.v(205): created implicit net for \"PDM\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init_bar new_mux.v(4) " "Verilog HDL Implicit Net warning at new_mux.v(4): created implicit net for \"init_bar\"" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 new_mux.v(7) " "Verilog HDL Implicit Net warning at new_mux.v(7): created implicit net for \"w0\"" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 new_mux.v(9) " "Verilog HDL Implicit Net warning at new_mux.v(9): created implicit net for \"w1\"" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 new_mux.v(10) " "Verilog HDL Implicit Net warning at new_mux.v(10): created implicit net for \"w2\"" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 new_mux.v(11) " "Verilog HDL Implicit Net warning at new_mux.v(11): created implicit net for \"w3\"" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 new_mux.v(12) " "Verilog HDL Implicit Net warning at new_mux.v(12): created implicit net for \"w4\"" {  } { { "timer/new_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "barril timer.v(40) " "Verilog HDL Implicit Net warning at timer.v(40): created implicit net for \"barril\"" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "barril_dobrado timer.v(47) " "Verilog HDL Implicit Net warning at timer.v(47): created implicit net for \"barril_dobrado\"" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "barril_triplicado timer.v(53) " "Verilog HDL Implicit Net warning at timer.v(53): created implicit net for \"barril_triplicado\"" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508566 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nine_to_zero.v(6) " "Verilog HDL Instantiation warning at nine_to_zero.v(6): instance has no name" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508567 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nine_to_zero.v(7) " "Verilog HDL Instantiation warning at nine_to_zero.v(7): instance has no name" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508567 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nine_to_zero.v(8) " "Verilog HDL Instantiation warning at nine_to_zero.v(8): instance has no name" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508567 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nine_to_zero.v(9) " "Verilog HDL Instantiation warning at nine_to_zero.v(9): instance has no name" {  } { { "timer/counters/nine_to_zero.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508567 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debounce.v(3) " "Verilog HDL Instantiation warning at debounce.v(3): instance has no name" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508568 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debounce.v(4) " "Verilog HDL Instantiation warning at debounce.v(4): instance has no name" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508568 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debounce.v(5) " "Verilog HDL Instantiation warning at debounce.v(5): instance has no name" {  } { { "timer/debounce.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508568 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(168) " "Verilog HDL Instantiation warning at main.v(168): instance has no name" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 168 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508568 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(184) " "Verilog HDL Instantiation warning at main.v(184): instance has no name" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 184 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(23) " "Verilog HDL Instantiation warning at settimer_mux.v(23): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(24) " "Verilog HDL Instantiation warning at settimer_mux.v(24): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(25) " "Verilog HDL Instantiation warning at settimer_mux.v(25): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(26) " "Verilog HDL Instantiation warning at settimer_mux.v(26): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(28) " "Verilog HDL Instantiation warning at settimer_mux.v(28): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(29) " "Verilog HDL Instantiation warning at settimer_mux.v(29): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(30) " "Verilog HDL Instantiation warning at settimer_mux.v(30): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "settimer_mux.v(31) " "Verilog HDL Instantiation warning at settimer_mux.v(31): instance has no name" {  } { { "timer/settimer_mux.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(205) " "Verilog HDL Instantiation warning at main.v(205): instance has no name" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 205 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(28) " "Verilog HDL Instantiation warning at timer.v(28): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(36) " "Verilog HDL Instantiation warning at timer.v(36): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(44) " "Verilog HDL Instantiation warning at timer.v(44): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508570 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(50) " "Verilog HDL Instantiation warning at timer.v(50): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508570 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(56) " "Verilog HDL Instantiation warning at timer.v(56): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508570 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(61) " "Verilog HDL Instantiation warning at timer.v(61): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508570 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "timer.v(62) " "Verilog HDL Instantiation warning at timer.v(62): instance has no name" {  } { { "timer.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508570 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(224) " "Verilog HDL Instantiation warning at main.v(224): instance has no name" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 224 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508570 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(230) " "Verilog HDL Instantiation warning at main.v(230): instance has no name" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 230 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717356508570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717356508666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_detector error_detector:detects_error " "Elaborating entity \"error_detector\" for hierarchy \"error_detector:detects_error\"" {  } { { "main.v" "detects_error" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_trigger alarm_trigger:triggers_alarm " "Elaborating entity \"alarm_trigger\" for hierarchy \"alarm_trigger:triggers_alarm\"" {  } { { "main.v" "triggers_alarm" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inlet_valve_trigger inlet_valve_trigger:triggers_inlet_valve " "Elaborating entity \"inlet_valve_trigger\" for hierarchy \"inlet_valve_trigger:triggers_inlet_valve\"" {  } { { "main.v" "triggers_inlet_valve" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irrigation_trigger irrigation_trigger:triggers_irrigation " "Elaborating entity \"irrigation_trigger\" for hierarchy \"irrigation_trigger:triggers_irrigation\"" {  } { { "main.v" "triggers_irrigation" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprinkler_trigger sprinkler_trigger:triggers_sprinkler " "Elaborating entity \"sprinkler_trigger\" for hierarchy \"sprinkler_trigger:triggers_sprinkler\"" {  } { { "main.v" "triggers_sprinkler" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drip_trigger drip_trigger:triggers_drip " "Elaborating entity \"drip_trigger\" for hierarchy \"drip_trigger:triggers_drip\"" {  } { { "main.v" "triggers_drip" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_water_tank_level encoder_water_tank_level:encodes_water_tank_level " "Elaborating entity \"encoder_water_tank_level\" for hierarchy \"encoder_water_tank_level:encodes_water_tank_level\"" {  } { { "main.v" "encodes_water_tank_level" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_water_tank_level decoder_water_tank_level:decodes_water_tank_level " "Elaborating entity \"decoder_water_tank_level\" for hierarchy \"decoder_water_tank_level:decodes_water_tank_level\"" {  } { { "main.v" "decodes_water_tank_level" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_irrigation_condition decoder_irrigation_condition:decodes_irrigation_condition " "Elaborating entity \"decoder_irrigation_condition\" for hierarchy \"decoder_irrigation_condition:decodes_irrigation_condition\"" {  } { { "main.v" "decodes_irrigation_condition" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:mux_segment_a " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:mux_segment_a\"" {  } { { "main.v" "mux_segment_a" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:comb_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:comb_4\"" {  } { { "main.v" "comb_4" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flip_flop frequency_divider:comb_4\|t_flip_flop:t_ff0 " "Elaborating entity \"t_flip_flop\" for hierarchy \"frequency_divider:comb_4\|t_flip_flop:t_ff0\"" {  } { { "timer/frequency_divider.v" "t_ff0" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/frequency_divider.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kronos kronos:comb_5 " "Elaborating entity \"kronos\" for hierarchy \"kronos:comb_5\"" {  } { { "main.v" "comb_5" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "settimer_mux settimer_mux:comb_6 " "Elaborating entity \"settimer_mux\" for hierarchy \"settimer_mux:comb_6\"" {  } { { "main.v" "comb_6" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_mux settimer_mux:comb_6\|new_mux:comb_3 " "Elaborating entity \"new_mux\" for hierarchy \"settimer_mux:comb_6\|new_mux:comb_3\"" {  } { { "timer/settimer_mux.v" "comb_3" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:comb_7 " "Elaborating entity \"timer\" for hierarchy \"timer:comb_7\"" {  } { { "main.v" "comb_7" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x4 timer:comb_7\|demux1x4:comb_3 " "Elaborating entity \"demux1x4\" for hierarchy \"timer:comb_7\|demux1x4:comb_3\"" {  } { { "timer.v" "comb_3" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nine_to_zero timer:comb_7\|nine_to_zero:comb_4 " "Elaborating entity \"nine_to_zero\" for hierarchy \"timer:comb_7\|nine_to_zero:comb_4\"" {  } { { "timer.v" "comb_4" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3 " "Elaborating entity \"FFJK\" for hierarchy \"timer:comb_7\|nine_to_zero:comb_4\|FFJK:comb_3\"" {  } { { "timer/counters/nine_to_zero.v" "comb_3" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_to_zero timer:comb_7\|five_to_zero:comb_8 " "Elaborating entity \"five_to_zero\" for hierarchy \"timer:comb_7\|five_to_zero:comb_8\"" {  } { { "timer.v" "comb_8" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 timer:comb_7\|mux_4x1:comb_17 " "Elaborating entity \"mux_4x1\" for hierarchy \"timer:comb_7\|mux_4x1:comb_17\"" {  } { { "timer.v" "comb_17" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_4bit timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux0 " "Elaborating entity \"mux_2x1_4bit\" for hierarchy \"timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux0\"" {  } { { "timer/mux_4x1.v" "mux0" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_4x1.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_1bit timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux0\|mux_2x1_1bit:mux0 " "Elaborating entity \"mux_2x1_1bit\" for hierarchy \"timer:comb_7\|mux_4x1:comb_17\|mux_2x1_4bit:mux0\|mux_2x1_1bit:mux0\"" {  } { { "timer/mux_2x1_4bit.v" "mux0" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_4bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_decoder_7seg_display timer:comb_7\|timer_decoder_7seg_display:comb_18 " "Elaborating entity \"timer_decoder_7seg_display\" for hierarchy \"timer:comb_7\|timer_decoder_7seg_display:comb_18\"" {  } { { "timer.v" "comb_18" { Text "F:/intelFPGA_lite/18.1/pbl2/timer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:comb_8 " "Elaborating entity \"debounce\" for hierarchy \"debounce:comb_8\"" {  } { { "main.v" "comb_8" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD debounce:comb_8\|FFD:comb_3 " "Elaborating entity \"FFD\" for hierarchy \"debounce:comb_8\|FFD:comb_3\"" {  } { { "timer/debounce.v" "comb_3" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717356508982 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "timer/counters/nine_to_zero.v" "comb_3" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717356509013 "|main|timer:comb_7|nine_to_zero:comb_4|FFJK:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "timer/counters/nine_to_zero.v" "comb_3" { Text "F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717356509013 "|main|timer:comb_7|nine_to_zero:comb_4|FFJK:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717356509297 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "soil_humidity_i " "No output dependent on input pin \"soil_humidity_i\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717356509360 "|main|soil_humidity_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selector_i " "No output dependent on input pin \"selector_i\"" {  } { { "main.v" "" { Text "F:/intelFPGA_lite/18.1/pbl2/main.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717356509360 "|main|selector_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717356509360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717356509360 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717356509360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717356509360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717356509360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717356509454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 16:28:29 2024 " "Processing ended: Sun Jun 02 16:28:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717356509454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717356509454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717356509454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717356509454 ""}
