Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 21:06:23 2024
| Host         : eecs-digital-44 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.955ns  (required time - arrival time)
  Source:                 lbm_state_machine/setupper/vert_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lbm_state_machine/setupper/data_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        10.804ns  (logic 4.343ns (40.198%)  route 6.461ns (59.802%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_buffer/O
                         net (fo=1094, unplaced)      0.584     2.920    lbm_state_machine/setupper/clk_buf
                         FDRE                                         r  lbm_state_machine/setupper/vert_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  lbm_state_machine/setupper/vert_reg[2]/Q
                         net (fo=29, unplaced)        0.875     4.251    lbm_state_machine/setupper/cb/in_barrier2__55_carry_0[2]
                         LUT5 (Prop_lut5_I0_O)        0.295     4.546 r  lbm_state_machine/setupper/cb/in_barrier2__0_carry__0_i_14/O
                         net (fo=2, unplaced)         0.460     5.006    lbm_state_machine/setupper/cb/in_barrier2__0_carry__0_i_14_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.130 f  lbm_state_machine/setupper/cb/in_barrier2__0_carry__0_i_11/O
                         net (fo=15, unplaced)        0.955     6.085    lbm_state_machine/setupper/cb/in_barrier2__0_carry__0_i_11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.209 r  lbm_state_machine/setupper/cb/in_barrier2__0_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650     6.859    lbm_state_machine/setupper/cb/in_barrier2__0_carry__0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     7.413 r  lbm_state_machine/setupper/cb/in_barrier2__0_carry__0/O[2]
                         net (fo=2, unplaced)         0.916     8.329    lbm_state_machine/setupper/cb/in_barrier2__0_carry__0_n_5
                         LUT3 (Prop_lut3_I0_O)        0.301     8.630 r  lbm_state_machine/setupper/cb/in_barrier2__71_carry__0_i_4/O
                         net (fo=2, unplaced)         0.460     9.090    lbm_state_machine/setupper/cb/in_barrier2__71_carry__0_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     9.214 r  lbm_state_machine/setupper/cb/in_barrier2__71_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     9.214    lbm_state_machine/setupper/cb/in_barrier2__71_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.820 r  lbm_state_machine/setupper/cb/in_barrier2__71_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    10.438    lbm_state_machine/setupper/cb/in_barrier2[11]
                         LUT2 (Prop_lut2_I1_O)        0.307    10.745 r  lbm_state_machine/setupper/cb/in_barrier1__1_carry__1_i_3/O
                         net (fo=1, unplaced)         0.000    10.745    lbm_state_machine/setupper/cb/in_barrier1__1_carry__1_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.295 r  lbm_state_machine/setupper/cb/in_barrier1__1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    11.295    lbm_state_machine/setupper/cb/in_barrier1__1_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.643 f  lbm_state_machine/setupper/cb/in_barrier1__1_carry__2/O[1]
                         net (fo=1, unplaced)         0.611    12.254    lbm_state_machine/setupper/cb/in_barrier1[15]
                         LUT5 (Prop_lut5_I0_O)        0.306    12.560 f  lbm_state_machine/setupper/cb/data_out[8][1]_i_7/O
                         net (fo=1, unplaced)         0.449    13.009    lbm_state_machine/setupper/cb/data_out[8][1]_i_7_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    13.133 f  lbm_state_machine/setupper/cb/data_out[8][1]_i_2/O
                         net (fo=3, unplaced)         0.467    13.600    lbm_state_machine/setupper/cb/data_out[8][1]_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124    13.724 r  lbm_state_machine/setupper/cb/data_out[0][7]_i_1/O
                         net (fo=1, unplaced)         0.000    13.724    lbm_state_machine/setupper/cb_n_1
                         FDRE                                         r  lbm_state_machine/setupper/data_out_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_buffer/O
                         net (fo=1094, unplaced)      0.439    12.660    lbm_state_machine/setupper/clk_buf
                         FDRE                                         r  lbm_state_machine/setupper/data_out_reg[0][7]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    lbm_state_machine/setupper/data_out_reg[0][7]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -13.724    
  -------------------------------------------------------------------
                         slack                                 -0.955    




