+==============+=================================+=====================================================================+
| Launch Clock | Capture Clock                   | Pin                                                                 |
+==============+=================================+=====================================================================+
| clk_fpga_0   | clk_100MHz_design_1_clk_wiz_0_1 | design_1_i/ReconfiguredRG_0/inst/genblk2[23].rrgblock0/ff_up_reg/D  |
| clk_fpga_0   | clk_100MHz_design_1_clk_wiz_0_1 | design_1_i/ReconfiguredRG_0/inst/genblk2[127].rrgblock0/ff_up_reg/D |
+--------------+---------------------------------+---------------------------------------------------------------------+
