-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "04/20/2025 20:43:36"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ReCOP IS
    PORT (
	addr_mod : OUT std_logic_vector(1 DOWNTO 0);
	CLOCK : IN std_logic;
	reset : IN std_logic;
	ld : IN std_logic;
	pc_out : OUT std_logic_vector(15 DOWNTO 0);
	instruction : OUT std_logic_vector(31 DOWNTO 0);
	opcode : OUT std_logic_vector(5 DOWNTO 0);
	operand : OUT std_logic_vector(15 DOWNTO 0);
	reset_alu : IN std_logic;
	clr_z_flag : IN std_logic;
	alu_op : IN std_logic_vector(2 DOWNTO 0);
	rf_reset : IN std_logic;
	rf_ld : IN std_logic;
	sel_data_in : IN std_logic;
	data_sel : IN std_logic;
	wren : IN std_logic;
	addr_reg_ld : IN std_logic;
	addr_reg_reset : IN std_logic;
	stack_reset : IN std_logic;
	stack_func : IN std_logic_vector(1 DOWNTO 0);
	data_mem_sel : IN std_logic_vector(1 DOWNTO 0);
	rb_sel : IN std_logic_vector(1 DOWNTO 0)
	);
END ReCOP;

-- Design Ports Information
-- addr_mod[1]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_mod[0]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[15]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[14]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[13]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[12]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[11]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[10]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[9]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[8]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[7]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[6]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[5]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[4]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[3]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[2]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[1]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_out[0]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[31]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[30]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[29]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[28]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[27]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[26]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[25]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[24]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[23]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[22]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[21]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[20]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[19]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[18]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[17]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[16]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[15]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[14]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[13]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[12]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[11]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[10]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[9]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[8]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[5]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[4]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[3]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[1]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opcode[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opcode[4]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opcode[3]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opcode[2]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opcode[1]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opcode[0]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[15]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[14]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[13]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[12]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[11]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[10]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[9]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[8]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[7]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[6]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[5]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[4]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[2]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand[0]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_alu	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clr_z_flag	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_op[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_op[1]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_op[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rf_reset	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rf_ld	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel_data_in	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_sel	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wren	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_reg_ld	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_reg_reset	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stack_reset	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stack_func[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stack_func[0]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_sel[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_sel[0]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rb_sel[1]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rb_sel[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ld	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ReCOP IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_addr_mod : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_CLOCK : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_ld : std_logic;
SIGNAL ww_pc_out : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_instruction : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_opcode : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_operand : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_reset_alu : std_logic;
SIGNAL ww_clr_z_flag : std_logic;
SIGNAL ww_alu_op : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_rf_reset : std_logic;
SIGNAL ww_rf_ld : std_logic;
SIGNAL ww_sel_data_in : std_logic;
SIGNAL ww_data_sel : std_logic;
SIGNAL ww_wren : std_logic;
SIGNAL ww_addr_reg_ld : std_logic;
SIGNAL ww_addr_reg_reset : std_logic;
SIGNAL ww_stack_reset : std_logic;
SIGNAL ww_stack_func : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_data_mem_sel : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_rb_sel : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a286_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a414_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a414_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a318_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a446_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a350_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a478_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a478_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a382_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a510_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a510_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a284_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a412_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a412_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a316_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a444_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a348_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a476_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a476_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a380_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a508_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a508_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a282_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a410_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a410_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a314_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a442_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a346_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a474_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a474_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a378_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a506_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a506_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a280_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a408_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a312_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a440_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a344_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a472_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a472_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a376_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a504_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a278_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a406_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a406_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a310_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a438_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a342_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a470_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a470_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a374_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a502_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a502_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a276_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a404_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a404_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a308_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a436_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a340_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a468_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a468_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a372_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a500_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a500_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a274_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a402_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a402_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a306_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a434_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a338_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a466_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a466_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a370_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a498_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a498_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a272_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a400_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a400_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a304_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a432_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a336_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a464_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a464_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a368_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a496_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a496_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a270_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a398_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a398_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a302_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a430_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a430_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a334_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a334_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a462_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a462_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a366_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a494_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a494_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a268_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a396_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a396_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a300_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a428_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a428_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a332_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a460_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a460_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a364_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a492_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a492_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a266_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a394_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a394_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a298_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a426_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a426_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a330_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a458_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a458_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a362_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a490_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a490_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a264_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a392_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a392_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a296_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a424_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a424_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a328_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a456_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a360_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a488_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a488_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a262_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a390_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a390_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a294_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a422_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a422_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a326_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a454_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a358_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a358_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a486_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a486_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a260_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a388_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a388_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a292_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a420_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a420_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a324_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a452_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a356_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a356_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a484_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a484_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a258_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a386_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a386_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a290_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a418_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a418_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a322_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a450_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a354_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a354_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a482_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a482_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a256_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a384_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a288_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a416_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a416_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a320_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a448_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a352_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a352_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a480_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \reset_alu~input_o\ : std_logic;
SIGNAL \clr_z_flag~input_o\ : std_logic;
SIGNAL \alu_op[2]~input_o\ : std_logic;
SIGNAL \alu_op[1]~input_o\ : std_logic;
SIGNAL \alu_op[0]~input_o\ : std_logic;
SIGNAL \rf_reset~input_o\ : std_logic;
SIGNAL \rf_ld~input_o\ : std_logic;
SIGNAL \sel_data_in~input_o\ : std_logic;
SIGNAL \data_sel~input_o\ : std_logic;
SIGNAL \wren~input_o\ : std_logic;
SIGNAL \addr_reg_ld~input_o\ : std_logic;
SIGNAL \addr_reg_reset~input_o\ : std_logic;
SIGNAL \stack_reset~input_o\ : std_logic;
SIGNAL \stack_func[1]~input_o\ : std_logic;
SIGNAL \stack_func[0]~input_o\ : std_logic;
SIGNAL \data_mem_sel[1]~input_o\ : std_logic;
SIGNAL \data_mem_sel[0]~input_o\ : std_logic;
SIGNAL \rb_sel[1]~input_o\ : std_logic;
SIGNAL \rb_sel[0]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK~input_o\ : std_logic;
SIGNAL \CLOCK~inputCLKENA0_outclk\ : std_logic;
SIGNAL \inst|pc_out[0]~0_combout\ : std_logic;
SIGNAL \inst16|Add0~57_sumout\ : std_logic;
SIGNAL \inst16|Add0~58\ : std_logic;
SIGNAL \inst16|Add0~53_sumout\ : std_logic;
SIGNAL \inst16|Add0~54\ : std_logic;
SIGNAL \inst16|Add0~49_sumout\ : std_logic;
SIGNAL \inst16|Add0~50\ : std_logic;
SIGNAL \inst16|Add0~45_sumout\ : std_logic;
SIGNAL \inst16|Add0~46\ : std_logic;
SIGNAL \inst16|Add0~41_sumout\ : std_logic;
SIGNAL \inst16|Add0~42\ : std_logic;
SIGNAL \inst16|Add0~37_sumout\ : std_logic;
SIGNAL \inst16|Add0~38\ : std_logic;
SIGNAL \inst16|Add0~33_sumout\ : std_logic;
SIGNAL \inst16|Add0~34\ : std_logic;
SIGNAL \inst16|Add0~29_sumout\ : std_logic;
SIGNAL \inst16|Add0~30\ : std_logic;
SIGNAL \inst16|Add0~25_sumout\ : std_logic;
SIGNAL \inst16|Add0~26\ : std_logic;
SIGNAL \inst16|Add0~21_sumout\ : std_logic;
SIGNAL \inst16|Add0~22\ : std_logic;
SIGNAL \inst16|Add0~17_sumout\ : std_logic;
SIGNAL \inst16|Add0~18\ : std_logic;
SIGNAL \inst16|Add0~13_sumout\ : std_logic;
SIGNAL \inst16|Add0~14\ : std_logic;
SIGNAL \inst16|Add0~9_sumout\ : std_logic;
SIGNAL \inst|pc_out[13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst16|Add0~10\ : std_logic;
SIGNAL \inst16|Add0~5_sumout\ : std_logic;
SIGNAL \inst|pc_out[14]~DUPLICATE_q\ : std_logic;
SIGNAL \inst16|Add0~6\ : std_logic;
SIGNAL \inst16|Add0~1_sumout\ : std_logic;
SIGNAL \inst|pc_out[15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\ : std_logic;
SIGNAL \inst|pc_out[12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\ : std_logic;
SIGNAL \inst|pc_out[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|pc_out[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|pc_out[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a223\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a159\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a191\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a255\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a415\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a511\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a479\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a447\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a95\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a127\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a383\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a287\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a351\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a319\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \ld~input_o\ : std_logic;
SIGNAL \inst5|ir_reg|reg_out[25]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a286~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a414~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a478~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a350~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a510~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a382~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a318~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a446~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a381\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a349\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a285\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a317\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a93\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a125\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a413\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a477\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a445\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a509\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a157\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a221\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a253\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a189\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a316~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a444~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a284~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a412~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a476~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a348~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a380~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a508~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a219\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a155\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a251\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a187\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a411\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a443\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a475\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a507\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a91\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a123\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a283\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a347\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a379\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a315\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a378~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a506~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a346~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a474~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a282~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a410~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a442~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a314~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a185\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a217\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a153\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a249\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a121\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a89\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a345\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a313\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a377\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a281\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a441\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a473\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a409\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a505\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a344~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a472~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a312~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a440~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a376~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a504~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a280~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a408~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a407\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a503\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a471\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a439\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a215\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a183\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a247\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a151\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a119\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a87\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a311\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a343\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a279\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a375\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a310~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a438~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a470~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a342~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a374~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a502~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a406~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a278~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a341\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a277\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a309\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a373\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a213\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a149\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a181\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a245\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a501\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a405\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a469\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a437\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a85\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a117\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a404~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a276~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a436~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a308~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a340~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a468~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a500~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a372~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a499\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a467\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a403\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a435\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a147\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a243\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a179\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a211\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a339\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a275\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a307\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a371\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a83\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a115\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a498~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a370~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a274~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a402~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a306~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a434~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a338~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a466~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a369\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a337\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a305\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a273\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a113\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a81\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a433\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a465\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a497\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a401\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a145\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a241\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a177\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a209\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a496~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a368~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a464~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a336~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a432~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a304~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a272~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a400~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a239\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a207\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a175\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a143\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a495\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a431\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a463\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a399\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a79\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a111\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a303\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a271\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a335\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a367\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a494~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a366~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a334~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a462~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a302~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a430~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a270~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a398~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a173\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a205\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a141\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a237\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a333\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a301\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a269\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a365\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a77\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a109\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a493\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a429\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a461\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a397\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a428~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a300~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a268~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a396~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a492~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a364~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a332~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a460~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a491\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a459\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a427\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a395\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a171\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a139\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a235\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a203\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a107\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a75\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a363\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a267\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a331\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a299\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a298~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a426~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a490~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a362~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a394~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a266~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a458~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a330~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a233\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a137\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a169\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a201\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a393\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a425\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a489\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a457\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a297\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a361\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a265\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a329\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a105\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a73\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a392~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a264~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a424~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a296~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a488~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a360~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a328~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a456~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a167\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a199\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a231\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a135\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a423\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a455\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a487\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a391\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a327\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a263\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a295\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a359\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a71\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a103\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a326~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a454~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a486~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a358~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a422~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a294~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a262~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a390~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a453\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a421\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a485\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a389\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a133\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a165\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a197\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a229\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a69\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a101\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a325\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a261\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a293\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a357\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a420~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a292~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a260~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a388~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a452~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a324~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a484~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a356~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a323\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a355\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a259\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a291\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a99\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a67\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a483\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a451\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a419\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a387\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a195\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a131\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a227\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a163\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a258~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a386~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a482~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a354~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a290~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a418~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a450~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a322~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a161\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a193\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a129\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a225\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a321\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a289\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a257\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a353\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a97\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a65\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a385\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a417\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a481\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a449\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a384~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a256~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a352~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a480~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a288~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a416~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a320~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ram_block1a448~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst5|ir_reg|reg_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|pc_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|ALT_INV_pc_out[12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|ALT_INV_pc_out[13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|ALT_INV_pc_out[14]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|ALT_INV_pc_out[15]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ld~input_o\ : std_logic;
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w16_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w17_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w18_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w19_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w20_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w21_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w22_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w23_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w24_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w25_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w26_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w27_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w28_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w29_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w30_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w31_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_pc_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a481\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a480~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a353\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a352~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a225\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a449\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a448~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a321\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a320~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a193\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a417\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a416~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a289\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a288~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a161\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a385\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a384~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a257\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a256~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a129\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a483\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a482~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a355\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a354~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a227\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a451\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a450~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a323\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a322~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a195\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a419\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a418~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a291\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a290~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a163\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a387\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a386~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a259\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a258~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a131\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a485\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a484~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a357\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a356~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a229\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a101\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a453\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a452~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a325\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a324~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a197\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a69\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a421\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a420~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a293\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a292~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a165\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a37\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a389\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a388~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a261\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a260~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a133\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a487\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a486~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a359\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a358~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a231\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a455\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a454~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a327\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a326~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a199\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a423\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a422~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a295\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a294~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a167\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a391\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a390~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a263\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a262~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a135\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a489\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a488~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a361\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a360~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a233\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a105\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a457\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a456~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a329\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a328~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a201\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a73\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a425\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a424~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a297\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a296~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a169\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a41\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a393\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a392~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a265\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a264~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a137\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a491\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a490~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a363\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a362~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a235\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a459\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a458~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a331\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a330~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a203\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a427\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a426~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a299\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a298~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a171\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a395\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a394~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a267\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a266~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a139\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a493\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a492~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a365\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a364~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a237\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a461\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a460~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a333\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a332~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a205\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a429\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a428~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a301\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a300~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a173\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a397\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a396~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a269\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a268~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a141\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a495\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a494~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a367\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a366~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a239\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a463\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a462~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a335\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a334~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a207\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a431\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a430~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a303\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a302~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a175\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a399\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a398~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a271\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a270~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a143\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a497\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a496~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a369\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a368~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a241\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a465\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a464~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a337\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a336~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a209\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a433\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a432~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a305\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a304~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a177\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a401\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a400~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a273\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a272~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a145\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a499\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a498~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a371\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a370~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a243\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a467\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a466~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a339\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a338~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a211\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a435\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a434~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a307\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a306~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a179\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a403\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a402~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a275\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a274~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a147\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a501\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a500~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a373\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a372~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a245\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a117\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a469\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a468~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a341\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a340~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a213\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a85\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a437\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a436~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a309\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a308~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a181\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a53\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a405\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a404~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a277\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a276~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a149\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a21\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a503\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a502~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a375\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a374~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a247\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a471\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a470~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a343\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a342~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a215\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a439\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a438~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a311\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a310~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a183\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a407\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a406~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a279\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a278~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a151\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a505\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a504~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a377\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a376~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a249\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a121\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a473\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a472~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a345\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a344~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a217\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a89\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a441\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a440~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a313\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a312~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a185\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a57\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a409\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a408~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a281\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a280~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a153\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a25\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a507\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a506~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a379\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a378~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a251\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a475\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a474~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a347\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a346~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a219\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a443\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a442~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a315\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a314~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a187\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a411\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a410~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a283\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a282~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a155\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a509\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a508~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a381\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a380~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a253\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a477\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a476~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a349\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a348~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a221\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a445\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a444~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a317\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a316~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a189\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a413\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a412~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a285\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a284~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a157\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a511\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a510~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a383\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a382~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a255\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a479\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a478~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a351\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a350~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a223\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a447\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a446~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a319\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a318~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a191\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a415\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a414~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a287\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a286~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a159\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;

BEGIN

addr_mod <= ww_addr_mod;
ww_CLOCK <= CLOCK;
ww_reset <= reset;
ww_ld <= ld;
pc_out <= ww_pc_out;
instruction <= ww_instruction;
opcode <= ww_opcode;
operand <= ww_operand;
ww_reset_alu <= reset_alu;
ww_clr_z_flag <= clr_z_flag;
ww_alu_op <= alu_op;
ww_rf_reset <= rf_reset;
ww_rf_ld <= rf_ld;
ww_sel_data_in <= sel_data_in;
ww_data_sel <= data_sel;
ww_wren <= wren;
ww_addr_reg_ld <= addr_reg_ld;
ww_addr_reg_reset <= addr_reg_reset;
ww_stack_reset <= stack_reset;
ww_stack_func <= stack_func;
ww_data_mem_sel <= data_mem_sel;
ww_rb_sel <= rb_sel;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst2|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a31\ <= \inst2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a158~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a159\ <= \inst2|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a286_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a286~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a287\ <= \inst2|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a414_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a414~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a414_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a415\ <= \inst2|altsyncram_component|auto_generated|ram_block1a414_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a63\ <= \inst2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a190~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a191\ <= \inst2|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a318_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a318~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a319\ <= \inst2|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a446_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a446~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a447\ <= \inst2|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a95\ <= \inst2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a222~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a223\ <= \inst2|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a350_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a350~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a351\ <= \inst2|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a478_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a478~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a478_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a479\ <= \inst2|altsyncram_component|auto_generated|ram_block1a478_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a127\ <= \inst2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a254~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a255\ <= \inst2|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a382_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a382~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a383\ <= \inst2|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a510_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a510~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a510_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a511\ <= \inst2|altsyncram_component|auto_generated|ram_block1a510_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a29\ <= \inst2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a156~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a157\ <= \inst2|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a284_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a284~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a285\ <= \inst2|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a412_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a412~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a412_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a413\ <= \inst2|altsyncram_component|auto_generated|ram_block1a412_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a61\ <= \inst2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a188~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a189\ <= \inst2|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a316_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a316~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a317\ <= \inst2|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a444_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a444~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a445\ <= \inst2|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a93\ <= \inst2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a220~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a221\ <= \inst2|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a348_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a348~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a349\ <= \inst2|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a476_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a476~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a476_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a477\ <= \inst2|altsyncram_component|auto_generated|ram_block1a476_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a125\ <= \inst2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a252~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a253\ <= \inst2|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a380_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a380~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a381\ <= \inst2|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a508_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a508~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a508_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a509\ <= \inst2|altsyncram_component|auto_generated|ram_block1a508_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a27\ <= \inst2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a154~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a155\ <= \inst2|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a282_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a282~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a283\ <= \inst2|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a410_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a410~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a410_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a411\ <= \inst2|altsyncram_component|auto_generated|ram_block1a410_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a59\ <= \inst2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a186~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a187\ <= \inst2|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a314_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a314~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a315\ <= \inst2|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a442_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a442~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a443\ <= \inst2|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a91\ <= \inst2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a218~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a219\ <= \inst2|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a346_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a346~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a347\ <= \inst2|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a474_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a474~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a474_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a475\ <= \inst2|altsyncram_component|auto_generated|ram_block1a474_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a123\ <= \inst2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a250~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a251\ <= \inst2|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a378_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a378~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a379\ <= \inst2|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a506_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a506~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a506_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a507\ <= \inst2|altsyncram_component|auto_generated|ram_block1a506_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a25\ <= \inst2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a152~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a153\ <= \inst2|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a280_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a280~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a281\ <= \inst2|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a408_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a408~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a409\ <= \inst2|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a57\ <= \inst2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a184~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a185\ <= \inst2|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a312_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a312~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a313\ <= \inst2|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a440_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a440~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a441\ <= \inst2|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a89\ <= \inst2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a216~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a217\ <= \inst2|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a344_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a344~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a345\ <= \inst2|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a472_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a472~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a472_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a473\ <= \inst2|altsyncram_component|auto_generated|ram_block1a472_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a121\ <= \inst2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a248~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a249\ <= \inst2|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a376_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a376~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a377\ <= \inst2|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a504_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a504~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a505\ <= \inst2|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a23\ <= \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a150~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a151\ <= \inst2|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a278_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a278~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a279\ <= \inst2|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a406_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a406~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a406_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a407\ <= \inst2|altsyncram_component|auto_generated|ram_block1a406_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a55\ <= \inst2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a182~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a183\ <= \inst2|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a310_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a310~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a311\ <= \inst2|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a438_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a438~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a439\ <= \inst2|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a87\ <= \inst2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a214~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a215\ <= \inst2|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a342_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a342~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a343\ <= \inst2|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a470_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a470~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a470_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a471\ <= \inst2|altsyncram_component|auto_generated|ram_block1a470_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a119\ <= \inst2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a246~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a247\ <= \inst2|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a374_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a374~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a375\ <= \inst2|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a502_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a502~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a502_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a503\ <= \inst2|altsyncram_component|auto_generated|ram_block1a502_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a21\ <= \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a148~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a149\ <= \inst2|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a276_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a276~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a277\ <= \inst2|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a404_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a404~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a404_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a405\ <= \inst2|altsyncram_component|auto_generated|ram_block1a404_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a53\ <= \inst2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a180~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a181\ <= \inst2|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a308_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a308~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a309\ <= \inst2|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a436_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a436~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a437\ <= \inst2|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a85\ <= \inst2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a212~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a213\ <= \inst2|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a340_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a340~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a341\ <= \inst2|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a468_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a468~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a468_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a469\ <= \inst2|altsyncram_component|auto_generated|ram_block1a468_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a117\ <= \inst2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a244~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a245\ <= \inst2|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a372_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a372~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a373\ <= \inst2|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a500_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a500~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a500_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a501\ <= \inst2|altsyncram_component|auto_generated|ram_block1a500_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a19\ <= \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a146~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a147\ <= \inst2|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a274_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a274~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a275\ <= \inst2|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a402_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a402~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a402_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a403\ <= \inst2|altsyncram_component|auto_generated|ram_block1a402_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a51\ <= \inst2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a178~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a179\ <= \inst2|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a306_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a306~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a307\ <= \inst2|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a434_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a434~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a435\ <= \inst2|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a83\ <= \inst2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a210~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a211\ <= \inst2|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a338_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a338~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a339\ <= \inst2|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a466_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a466~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a466_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a467\ <= \inst2|altsyncram_component|auto_generated|ram_block1a466_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a115\ <= \inst2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a242~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a243\ <= \inst2|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a370_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a370~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a371\ <= \inst2|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a498_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a498~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a498_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a499\ <= \inst2|altsyncram_component|auto_generated|ram_block1a498_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a17\ <= \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a144~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a145\ <= \inst2|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a272_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a272~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a273\ <= \inst2|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a400_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a400~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a400_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a401\ <= \inst2|altsyncram_component|auto_generated|ram_block1a400_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a49\ <= \inst2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a176~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a177\ <= \inst2|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a304_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a304~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a305\ <= \inst2|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a432_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a432~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a433\ <= \inst2|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a81\ <= \inst2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a208~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a209\ <= \inst2|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a336_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a336~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a337\ <= \inst2|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a464_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a464~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a464_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a465\ <= \inst2|altsyncram_component|auto_generated|ram_block1a464_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a113\ <= \inst2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a240~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a241\ <= \inst2|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a368_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a368~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a369\ <= \inst2|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a496_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a496~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a496_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a497\ <= \inst2|altsyncram_component|auto_generated|ram_block1a496_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a15\ <= \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a142~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a143\ <= \inst2|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a270_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a270~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a271\ <= \inst2|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a398_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a398~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a398_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a399\ <= \inst2|altsyncram_component|auto_generated|ram_block1a398_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a47\ <= \inst2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a174~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a175\ <= \inst2|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a302_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a302~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a303\ <= \inst2|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a430_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a430~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a430_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a431\ <= \inst2|altsyncram_component|auto_generated|ram_block1a430_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a79\ <= \inst2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a206~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a207\ <= \inst2|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a334_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a334~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a334_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a335\ <= \inst2|altsyncram_component|auto_generated|ram_block1a334_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a462_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a462~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a462_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a463\ <= \inst2|altsyncram_component|auto_generated|ram_block1a462_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a111\ <= \inst2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a238~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a239\ <= \inst2|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a366_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a366~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a367\ <= \inst2|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a494_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a494~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a494_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a495\ <= \inst2|altsyncram_component|auto_generated|ram_block1a494_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a13\ <= \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a140~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a141\ <= \inst2|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a268_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a268~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a269\ <= \inst2|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a396_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a396~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a396_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a397\ <= \inst2|altsyncram_component|auto_generated|ram_block1a396_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a45\ <= \inst2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a172~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a173\ <= \inst2|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a300_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a300~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a301\ <= \inst2|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a428_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a428~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a428_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a429\ <= \inst2|altsyncram_component|auto_generated|ram_block1a428_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a77\ <= \inst2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a204~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a205\ <= \inst2|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a332_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a332~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a333\ <= \inst2|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a460_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a460~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a460_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a461\ <= \inst2|altsyncram_component|auto_generated|ram_block1a460_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a109\ <= \inst2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a236~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a237\ <= \inst2|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a364_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a364~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a365\ <= \inst2|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a492_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a492~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a492_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a493\ <= \inst2|altsyncram_component|auto_generated|ram_block1a492_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a11\ <= \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a138~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a139\ <= \inst2|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a266_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a266~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a267\ <= \inst2|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a394_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a394~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a394_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a395\ <= \inst2|altsyncram_component|auto_generated|ram_block1a394_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a43\ <= \inst2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a170~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a171\ <= \inst2|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a298_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a298~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a299\ <= \inst2|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a426_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a426~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a426_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a427\ <= \inst2|altsyncram_component|auto_generated|ram_block1a426_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a75\ <= \inst2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a202~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a203\ <= \inst2|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a330_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a330~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a331\ <= \inst2|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a458_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a458~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a458_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a459\ <= \inst2|altsyncram_component|auto_generated|ram_block1a458_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a107\ <= \inst2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a234~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a235\ <= \inst2|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a362_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a362~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a363\ <= \inst2|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a490_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a490~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a490_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a491\ <= \inst2|altsyncram_component|auto_generated|ram_block1a490_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a9\ <= \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a136~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a137\ <= \inst2|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a264_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a264~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a265\ <= \inst2|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a392_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a392~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a392_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a393\ <= \inst2|altsyncram_component|auto_generated|ram_block1a392_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a41\ <= \inst2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a168~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a169\ <= \inst2|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a296_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a296~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a297\ <= \inst2|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a424_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a424~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a424_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a425\ <= \inst2|altsyncram_component|auto_generated|ram_block1a424_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a73\ <= \inst2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a200~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a201\ <= \inst2|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a328_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a328~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a329\ <= \inst2|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a456_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a456~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a457\ <= \inst2|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a105\ <= \inst2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a232~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a233\ <= \inst2|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a360_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a360~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a361\ <= \inst2|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a488_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a488~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a488_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a489\ <= \inst2|altsyncram_component|auto_generated|ram_block1a488_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a7\ <= \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a134~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a135\ <= \inst2|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a262_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a262~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a263\ <= \inst2|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a390_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a390~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a390_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a391\ <= \inst2|altsyncram_component|auto_generated|ram_block1a390_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a39\ <= \inst2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a166~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a167\ <= \inst2|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a294_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a294~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a295\ <= \inst2|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a422_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a422~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a422_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a423\ <= \inst2|altsyncram_component|auto_generated|ram_block1a422_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a71\ <= \inst2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a198~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a199\ <= \inst2|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a326_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a326~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a327\ <= \inst2|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a454_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a454~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a455\ <= \inst2|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a103\ <= \inst2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a230~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a231\ <= \inst2|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a358_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a358~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a358_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a359\ <= \inst2|altsyncram_component|auto_generated|ram_block1a358_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a486_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a486~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a486_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a487\ <= \inst2|altsyncram_component|auto_generated|ram_block1a486_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a5\ <= \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a132~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a133\ <= \inst2|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a260_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a260~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a261\ <= \inst2|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a388_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a388~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a388_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a389\ <= \inst2|altsyncram_component|auto_generated|ram_block1a388_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a37\ <= \inst2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a164~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a165\ <= \inst2|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a292_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a292~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a293\ <= \inst2|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a420_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a420~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a420_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a421\ <= \inst2|altsyncram_component|auto_generated|ram_block1a420_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a69\ <= \inst2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a196~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a197\ <= \inst2|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a324_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a324~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a325\ <= \inst2|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a452_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a452~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a453\ <= \inst2|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a101\ <= \inst2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a228~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a229\ <= \inst2|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a356_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a356~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a356_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a357\ <= \inst2|altsyncram_component|auto_generated|ram_block1a356_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a484_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a484~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a484_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a485\ <= \inst2|altsyncram_component|auto_generated|ram_block1a484_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a3\ <= \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a130~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a131\ <= \inst2|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a258_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a258~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a259\ <= \inst2|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a386_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a386~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a386_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a387\ <= \inst2|altsyncram_component|auto_generated|ram_block1a386_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a35\ <= \inst2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a162~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a163\ <= \inst2|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a290_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a290~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a291\ <= \inst2|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a418_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a418~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a418_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a419\ <= \inst2|altsyncram_component|auto_generated|ram_block1a418_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a67\ <= \inst2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a194~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a195\ <= \inst2|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a322_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a322~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a323\ <= \inst2|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a450_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a450~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a451\ <= \inst2|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a99\ <= \inst2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a226~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a227\ <= \inst2|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a354_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a354~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a354_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a355\ <= \inst2|altsyncram_component|auto_generated|ram_block1a354_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a482_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out[9]~DUPLICATE_q\ & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & 
\inst|pc_out\(4) & \inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a482~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a482_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a483\ <= \inst2|altsyncram_component|auto_generated|ram_block1a482_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a1\ <= \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a128~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a129\ <= \inst2|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a256_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a256~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a257\ <= \inst2|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a384_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a384~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a385\ <= \inst2|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a33\ <= \inst2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a160~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a161\ <= \inst2|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a288_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a288~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a289\ <= \inst2|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a416_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a416~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a416_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a417\ <= \inst2|altsyncram_component|auto_generated|ram_block1a416_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a65\ <= \inst2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a192~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a193\ <= \inst2|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a320_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a320~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a321\ <= \inst2|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a448_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a448~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a449\ <= \inst2|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a97\ <= \inst2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a224~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a225\ <= \inst2|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a352_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out\(5) & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a352~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a352_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a353\ <= \inst2|altsyncram_component|auto_generated|ram_block1a352_PORTADATAOUT_bus\(1);

\inst2|altsyncram_component|auto_generated|ram_block1a480_PORTAADDR_bus\ <= (\inst|pc_out\(11) & \inst|pc_out\(10) & \inst|pc_out\(9) & \inst|pc_out\(8) & \inst|pc_out\(7) & \inst|pc_out\(6) & \inst|pc_out[5]~DUPLICATE_q\ & \inst|pc_out\(4) & 
\inst|pc_out\(3) & \inst|pc_out[2]~DUPLICATE_q\ & \inst|pc_out\(1) & \inst|pc_out\(0));

\inst2|altsyncram_component|auto_generated|ram_block1a480~portadataout\ <= \inst2|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|ram_block1a481\ <= \inst2|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus\(1);
\inst|ALT_INV_pc_out[12]~DUPLICATE_q\ <= NOT \inst|pc_out[12]~DUPLICATE_q\;
\inst|ALT_INV_pc_out[13]~DUPLICATE_q\ <= NOT \inst|pc_out[13]~DUPLICATE_q\;
\inst|ALT_INV_pc_out[14]~DUPLICATE_q\ <= NOT \inst|pc_out[14]~DUPLICATE_q\;
\inst|ALT_INV_pc_out[15]~DUPLICATE_q\ <= NOT \inst|pc_out[15]~DUPLICATE_q\;
\ALT_INV_ld~input_o\ <= NOT \ld~input_o\;
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w16_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w16_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w16_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w16_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w17_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w17_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w17_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w17_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w18_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w18_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w18_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w18_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w19_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w19_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w19_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w19_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w20_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w20_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w20_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w20_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w21_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w21_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w21_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w21_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w22_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w22_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w22_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w22_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w23_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w23_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w23_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w23_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w24_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w24_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w24_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w24_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w25_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w25_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w25_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w25_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w26_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w26_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w26_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w26_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w27_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w27_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w27_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w27_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w28_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w28_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w28_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w28_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w29_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w29_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w29_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w29_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w30_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w30_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w30_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w30_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \inst2|altsyncram_component|auto_generated|address_reg_a\(3);
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w31_n0_mux_dataout~3_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~3_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w31_n0_mux_dataout~2_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~2_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w31_n0_mux_dataout~1_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~1_combout\;
\inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w31_n0_mux_dataout~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~0_combout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \inst2|altsyncram_component|auto_generated|address_reg_a\(2);
\inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \inst2|altsyncram_component|auto_generated|address_reg_a\(1);
\inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \inst2|altsyncram_component|auto_generated|address_reg_a\(0);
\inst|ALT_INV_pc_out\(0) <= NOT \inst|pc_out\(0);
\inst|ALT_INV_pc_out\(1) <= NOT \inst|pc_out\(1);
\inst|ALT_INV_pc_out\(2) <= NOT \inst|pc_out\(2);
\inst|ALT_INV_pc_out\(3) <= NOT \inst|pc_out\(3);
\inst|ALT_INV_pc_out\(4) <= NOT \inst|pc_out\(4);
\inst|ALT_INV_pc_out\(5) <= NOT \inst|pc_out\(5);
\inst|ALT_INV_pc_out\(6) <= NOT \inst|pc_out\(6);
\inst|ALT_INV_pc_out\(7) <= NOT \inst|pc_out\(7);
\inst|ALT_INV_pc_out\(8) <= NOT \inst|pc_out\(8);
\inst|ALT_INV_pc_out\(9) <= NOT \inst|pc_out\(9);
\inst|ALT_INV_pc_out\(10) <= NOT \inst|pc_out\(10);
\inst|ALT_INV_pc_out\(11) <= NOT \inst|pc_out\(11);
\inst|ALT_INV_pc_out\(12) <= NOT \inst|pc_out\(12);
\inst|ALT_INV_pc_out\(13) <= NOT \inst|pc_out\(13);
\inst|ALT_INV_pc_out\(14) <= NOT \inst|pc_out\(14);
\inst|ALT_INV_pc_out\(15) <= NOT \inst|pc_out\(15);
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a481\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a481\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a480~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a480~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a353\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a353\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a352~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a352~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a225\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a225\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a224~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a97\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a449\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a449\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a448~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a448~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a321\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a321\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a320~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a320~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a193\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a193\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a192~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a65\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a417\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a417\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a416~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a416~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a289\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a289\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a288~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a288~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a161\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a161\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a160~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a33\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a385\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a385\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a384~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a384~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a257\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a257\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a256~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a256~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a129\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a129\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a128~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a1\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a483\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a483\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a482~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a482~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a355\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a355\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a354~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a354~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a227\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a227\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a226~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a99\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a451\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a451\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a450~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a450~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a323\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a323\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a322~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a322~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a195\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a195\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a194~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a67\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a419\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a419\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a418~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a418~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a291\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a291\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a290~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a290~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a163\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a163\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a162~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a35\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a387\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a387\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a386~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a386~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a259\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a259\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a258~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a258~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a131\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a131\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a130~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a3\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a485\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a485\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a484~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a484~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a357\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a357\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a356~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a356~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a229\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a229\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a228~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a101\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a101\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a453\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a453\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a452~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a452~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a325\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a325\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a324~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a324~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a197\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a197\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a196~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a69\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a69\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a421\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a421\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a420~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a420~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a293\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a293\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a292~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a292~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a165\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a165\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a164~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a37\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a37\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a389\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a389\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a388~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a388~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a261\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a261\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a260~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a260~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a133\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a133\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a132~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a5\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a5\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a487\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a487\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a486~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a486~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a359\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a359\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a358~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a358~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a231\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a231\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a230~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a103\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a455\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a455\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a454~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a454~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a327\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a327\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a326~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a326~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a199\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a199\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a198~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a71\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a423\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a423\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a422~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a422~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a295\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a295\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a294~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a294~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a167\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a167\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a166~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a39\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a391\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a391\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a390~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a390~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a263\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a263\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a262~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a262~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a135\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a135\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a134~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a7\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a489\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a489\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a488~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a488~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a361\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a361\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a360~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a360~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a233\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a233\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a232~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a105\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a105\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a457\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a457\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a456~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a456~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a329\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a329\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a328~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a328~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a201\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a201\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a200~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a73\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a73\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a425\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a425\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a424~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a424~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a297\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a297\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a296~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a296~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a169\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a169\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a168~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a41\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a41\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a393\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a393\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a392~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a392~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a265\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a265\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a264~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a264~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a137\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a137\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a136~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a9\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a9\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a491\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a491\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a490~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a490~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a363\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a363\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a362~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a362~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a235\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a235\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a234~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a107\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a459\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a459\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a458~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a458~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a331\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a331\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a330~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a330~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a203\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a203\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a202~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a75\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a427\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a427\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a426~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a426~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a299\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a299\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a298~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a298~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a171\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a171\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a170~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a43\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a395\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a395\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a394~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a394~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a267\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a267\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a266~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a266~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a139\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a139\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a138~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a11\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a493\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a493\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a492~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a492~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a365\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a365\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a364~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a364~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a237\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a237\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a236~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a109\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a461\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a461\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a460~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a460~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a333\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a333\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a332~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a332~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a205\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a205\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a204~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a77\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a429\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a429\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a428~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a428~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a301\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a301\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a300~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a300~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a173\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a173\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a172~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a45\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a397\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a397\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a396~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a396~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a269\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a269\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a268~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a268~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a141\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a141\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a140~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a13\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a495\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a495\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a494~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a494~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a367\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a367\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a366~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a366~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a239\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a239\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a238~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a111\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a463\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a463\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a462~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a462~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a335\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a335\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a334~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a334~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a207\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a207\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a206~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a79\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a431\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a431\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a430~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a430~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a303\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a303\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a302~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a302~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a175\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a175\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a174~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a47\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a399\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a399\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a398~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a398~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a271\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a271\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a270~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a270~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a143\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a143\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a142~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a15\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a497\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a497\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a496~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a496~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a369\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a369\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a368~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a368~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a241\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a241\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a240~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a113\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a465\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a465\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a464~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a464~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a337\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a337\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a336~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a336~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a209\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a209\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a208~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a81\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a433\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a433\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a432~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a432~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a305\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a305\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a304~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a304~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a177\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a177\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a176~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a49\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a401\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a401\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a400~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a400~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a273\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a273\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a272~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a272~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a145\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a145\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a144~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a17\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a499\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a499\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a498~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a498~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a371\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a371\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a370~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a370~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a243\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a243\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a242~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a115\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a467\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a467\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a466~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a466~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a339\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a339\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a338~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a338~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a211\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a211\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a210~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a83\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a435\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a435\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a434~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a434~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a307\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a307\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a306~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a306~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a179\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a179\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a178~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a51\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a403\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a403\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a402~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a402~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a275\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a275\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a274~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a274~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a147\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a147\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a146~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a19\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a501\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a501\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a500~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a500~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a373\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a373\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a372~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a372~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a245\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a245\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a244~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a117\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a117\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a469\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a469\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a468~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a468~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a341\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a341\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a340~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a340~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a213\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a213\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a212~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a85\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a85\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a437\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a437\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a436~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a436~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a309\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a309\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a308~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a308~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a181\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a181\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a180~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a53\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a53\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a405\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a405\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a404~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a404~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a277\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a277\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a276~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a276~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a149\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a149\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a148~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a21\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a21\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a503\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a503\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a502~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a502~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a375\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a375\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a374~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a374~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a247\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a247\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a246~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a119\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a471\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a471\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a470~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a470~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a343\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a343\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a342~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a342~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a215\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a215\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a214~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a87\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a439\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a439\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a438~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a438~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a311\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a311\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a310~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a310~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a183\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a183\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a182~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a55\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a407\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a407\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a406~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a406~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a279\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a279\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a278~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a278~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a151\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a151\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a150~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a23\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a505\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a505\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a504~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a504~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a377\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a377\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a376~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a376~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a249\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a249\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a248~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a121\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a121\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a473\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a473\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a472~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a472~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a345\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a345\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a344~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a344~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a217\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a217\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a216~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a89\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a89\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a441\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a441\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a440~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a440~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a313\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a313\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a312~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a312~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a185\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a185\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a184~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a57\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a57\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a409\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a409\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a408~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a408~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a281\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a281\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a280~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a280~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a153\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a153\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a152~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a25\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a25\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a507\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a507\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a506~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a506~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a379\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a379\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a378~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a378~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a251\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a251\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a250~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a123\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a475\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a475\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a474~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a474~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a347\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a347\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a346~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a346~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a219\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a219\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a218~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a91\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a443\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a443\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a442~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a442~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a315\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a315\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a314~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a314~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a187\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a187\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a186~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a59\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a411\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a411\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a410~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a410~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a283\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a283\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a282~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a282~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a155\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a155\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a154~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a27\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a509\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a509\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a508~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a508~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a381\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a381\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a380~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a380~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a253\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a253\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a252~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a125\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a477\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a477\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a476~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a476~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a349\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a349\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a348~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a348~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a221\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a221\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a220~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a93\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a445\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a445\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a444~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a444~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a317\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a317\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a316~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a316~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a189\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a189\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a188~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a61\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a413\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a413\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a412~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a412~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a285\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a285\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a284~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a284~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a157\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a157\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a156~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a29\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a511\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a511\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a510~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a510~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a383\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a383\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a382~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a382~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a255\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a255\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a254~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a127\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a479\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a479\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a478~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a478~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a351\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a351\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a350~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a350~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a223\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a223\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a222~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a95\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a447\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a447\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a446~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a446~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a319\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a319\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a318~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a318~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a191\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a191\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a190~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a63\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a415\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a415\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a414~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a414~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a287\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a287\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a286~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a286~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a159\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a159\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a158~portadataout\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a31\;
\inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout\;

-- Location: IOOBUF_X56_Y0_N53
\addr_mod[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(31),
	devoe => ww_devoe,
	o => ww_addr_mod(1));

-- Location: IOOBUF_X56_Y0_N36
\addr_mod[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(30),
	devoe => ww_devoe,
	o => ww_addr_mod(0));

-- Location: IOOBUF_X40_Y0_N2
\pc_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out\(15),
	devoe => ww_devoe,
	o => ww_pc_out(15));

-- Location: IOOBUF_X89_Y23_N5
\pc_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out[14]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_pc_out(14));

-- Location: IOOBUF_X38_Y0_N2
\pc_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out\(13),
	devoe => ww_devoe,
	o => ww_pc_out(13));

-- Location: IOOBUF_X89_Y21_N5
\pc_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out[12]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_pc_out(12));

-- Location: IOOBUF_X20_Y0_N19
\pc_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out\(11),
	devoe => ww_devoe,
	o => ww_pc_out(11));

-- Location: IOOBUF_X76_Y0_N36
\pc_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out\(10),
	devoe => ww_devoe,
	o => ww_pc_out(10));

-- Location: IOOBUF_X74_Y0_N59
\pc_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out[9]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_pc_out(9));

-- Location: IOOBUF_X72_Y0_N2
\pc_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out\(8),
	devoe => ww_devoe,
	o => ww_pc_out(8));

-- Location: IOOBUF_X66_Y0_N93
\pc_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out\(7),
	devoe => ww_devoe,
	o => ww_pc_out(7));

-- Location: IOOBUF_X16_Y0_N19
\pc_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out\(6),
	devoe => ww_devoe,
	o => ww_pc_out(6));

-- Location: IOOBUF_X68_Y0_N2
\pc_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out[5]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_pc_out(5));

-- Location: IOOBUF_X68_Y0_N19
\pc_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out\(4),
	devoe => ww_devoe,
	o => ww_pc_out(4));

-- Location: IOOBUF_X72_Y0_N19
\pc_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out\(3),
	devoe => ww_devoe,
	o => ww_pc_out(3));

-- Location: IOOBUF_X18_Y0_N59
\pc_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out[2]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_pc_out(2));

-- Location: IOOBUF_X14_Y0_N36
\pc_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out\(1),
	devoe => ww_devoe,
	o => ww_pc_out(1));

-- Location: IOOBUF_X16_Y0_N2
\pc_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pc_out\(0),
	devoe => ww_devoe,
	o => ww_pc_out(0));

-- Location: IOOBUF_X58_Y0_N59
\instruction[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(31));

-- Location: IOOBUF_X60_Y0_N2
\instruction[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(30));

-- Location: IOOBUF_X89_Y21_N56
\instruction[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(29));

-- Location: IOOBUF_X89_Y23_N22
\instruction[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(28));

-- Location: IOOBUF_X32_Y0_N36
\instruction[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(27));

-- Location: IOOBUF_X32_Y0_N2
\instruction[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(26));

-- Location: IOOBUF_X52_Y0_N2
\instruction[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(25));

-- Location: IOOBUF_X50_Y0_N93
\instruction[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(24));

-- Location: IOOBUF_X20_Y0_N53
\instruction[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(23));

-- Location: IOOBUF_X22_Y0_N53
\instruction[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(22));

-- Location: IOOBUF_X58_Y0_N93
\instruction[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(21));

-- Location: IOOBUF_X58_Y0_N76
\instruction[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(20));

-- Location: IOOBUF_X50_Y0_N42
\instruction[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(19));

-- Location: IOOBUF_X52_Y0_N53
\instruction[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(18));

-- Location: IOOBUF_X50_Y0_N76
\instruction[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(17));

-- Location: IOOBUF_X54_Y0_N2
\instruction[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(16));

-- Location: IOOBUF_X26_Y0_N93
\instruction[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(15));

-- Location: IOOBUF_X24_Y0_N19
\instruction[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(14));

-- Location: IOOBUF_X40_Y0_N19
\instruction[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(13));

-- Location: IOOBUF_X50_Y0_N59
\instruction[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(12));

-- Location: IOOBUF_X89_Y21_N22
\instruction[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(11));

-- Location: IOOBUF_X89_Y20_N62
\instruction[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(10));

-- Location: IOOBUF_X36_Y0_N53
\instruction[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(9));

-- Location: IOOBUF_X38_Y0_N19
\instruction[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(8));

-- Location: IOOBUF_X32_Y0_N19
\instruction[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(7));

-- Location: IOOBUF_X36_Y0_N2
\instruction[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(6));

-- Location: IOOBUF_X24_Y0_N2
\instruction[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(5));

-- Location: IOOBUF_X24_Y0_N53
\instruction[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(4));

-- Location: IOOBUF_X58_Y0_N42
\instruction[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(3));

-- Location: IOOBUF_X56_Y0_N19
\instruction[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(2));

-- Location: IOOBUF_X40_Y0_N36
\instruction[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(1));

-- Location: IOOBUF_X36_Y0_N19
\instruction[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => ww_instruction(0));

-- Location: IOOBUF_X40_Y81_N53
\opcode[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(29),
	devoe => ww_devoe,
	o => ww_opcode(5));

-- Location: IOOBUF_X34_Y0_N93
\opcode[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(28),
	devoe => ww_devoe,
	o => ww_opcode(4));

-- Location: IOOBUF_X36_Y0_N36
\opcode[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(27),
	devoe => ww_devoe,
	o => ww_opcode(3));

-- Location: IOOBUF_X30_Y0_N36
\opcode[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(26),
	devoe => ww_devoe,
	o => ww_opcode(2));

-- Location: IOOBUF_X54_Y0_N19
\opcode[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(25),
	devoe => ww_devoe,
	o => ww_opcode(1));

-- Location: IOOBUF_X52_Y0_N36
\opcode[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(24),
	devoe => ww_devoe,
	o => ww_opcode(0));

-- Location: IOOBUF_X24_Y0_N36
\operand[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(15),
	devoe => ww_devoe,
	o => ww_operand(15));

-- Location: IOOBUF_X20_Y0_N36
\operand[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(14),
	devoe => ww_devoe,
	o => ww_operand(14));

-- Location: IOOBUF_X52_Y0_N19
\operand[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(13),
	devoe => ww_devoe,
	o => ww_operand(13));

-- Location: IOOBUF_X40_Y0_N53
\operand[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(12),
	devoe => ww_devoe,
	o => ww_operand(12));

-- Location: IOOBUF_X89_Y20_N45
\operand[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(11),
	devoe => ww_devoe,
	o => ww_operand(11));

-- Location: IOOBUF_X89_Y20_N96
\operand[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(10),
	devoe => ww_devoe,
	o => ww_operand(10));

-- Location: IOOBUF_X38_Y0_N36
\operand[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(9),
	devoe => ww_devoe,
	o => ww_operand(9));

-- Location: IOOBUF_X34_Y0_N76
\operand[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(8),
	devoe => ww_devoe,
	o => ww_operand(8));

-- Location: IOOBUF_X32_Y0_N53
\operand[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(7),
	devoe => ww_devoe,
	o => ww_operand(7));

-- Location: IOOBUF_X34_Y0_N42
\operand[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(6),
	devoe => ww_devoe,
	o => ww_operand(6));

-- Location: IOOBUF_X22_Y0_N36
\operand[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(5),
	devoe => ww_devoe,
	o => ww_operand(5));

-- Location: IOOBUF_X26_Y0_N42
\operand[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(4),
	devoe => ww_devoe,
	o => ww_operand(4));

-- Location: IOOBUF_X56_Y0_N2
\operand[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(3),
	devoe => ww_devoe,
	o => ww_operand(3));

-- Location: IOOBUF_X60_Y0_N19
\operand[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(2),
	devoe => ww_devoe,
	o => ww_operand(2));

-- Location: IOOBUF_X38_Y0_N53
\operand[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(1),
	devoe => ww_devoe,
	o => ww_operand(1));

-- Location: IOOBUF_X26_Y0_N59
\operand[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ir_reg|reg_out\(0),
	devoe => ww_devoe,
	o => ww_operand(0));

-- Location: IOIBUF_X89_Y25_N21
\CLOCK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK,
	o => \CLOCK~input_o\);

-- Location: CLKCTRL_G10
\CLOCK~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK~input_o\,
	outclk => \CLOCK~inputCLKENA0_outclk\);

-- Location: FF_X42_Y22_N41
\inst|pc_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(14));

-- Location: LABCELL_X42_Y23_N15
\inst|pc_out[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|pc_out[0]~0_combout\ = ( !\inst|pc_out\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|ALT_INV_pc_out\(0),
	combout => \inst|pc_out[0]~0_combout\);

-- Location: FF_X42_Y23_N17
\inst|pc_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst|pc_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(0));

-- Location: LABCELL_X42_Y22_N0
\inst16|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~57_sumout\ = SUM(( \inst|pc_out\(1) ) + ( \inst|pc_out\(0) ) + ( !VCC ))
-- \inst16|Add0~58\ = CARRY(( \inst|pc_out\(1) ) + ( \inst|pc_out\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pc_out\(0),
	datad => \inst|ALT_INV_pc_out\(1),
	cin => GND,
	sumout => \inst16|Add0~57_sumout\,
	cout => \inst16|Add0~58\);

-- Location: FF_X42_Y22_N2
\inst|pc_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~57_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(1));

-- Location: LABCELL_X42_Y22_N3
\inst16|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~53_sumout\ = SUM(( \inst|pc_out\(2) ) + ( GND ) + ( \inst16|Add0~58\ ))
-- \inst16|Add0~54\ = CARRY(( \inst|pc_out\(2) ) + ( GND ) + ( \inst16|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_pc_out\(2),
	cin => \inst16|Add0~58\,
	sumout => \inst16|Add0~53_sumout\,
	cout => \inst16|Add0~54\);

-- Location: FF_X42_Y22_N5
\inst|pc_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(2));

-- Location: LABCELL_X42_Y22_N6
\inst16|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~49_sumout\ = SUM(( \inst|pc_out\(3) ) + ( GND ) + ( \inst16|Add0~54\ ))
-- \inst16|Add0~50\ = CARRY(( \inst|pc_out\(3) ) + ( GND ) + ( \inst16|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pc_out\(3),
	cin => \inst16|Add0~54\,
	sumout => \inst16|Add0~49_sumout\,
	cout => \inst16|Add0~50\);

-- Location: FF_X42_Y22_N8
\inst|pc_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(3));

-- Location: LABCELL_X42_Y22_N9
\inst16|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~45_sumout\ = SUM(( \inst|pc_out\(4) ) + ( GND ) + ( \inst16|Add0~50\ ))
-- \inst16|Add0~46\ = CARRY(( \inst|pc_out\(4) ) + ( GND ) + ( \inst16|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_pc_out\(4),
	cin => \inst16|Add0~50\,
	sumout => \inst16|Add0~45_sumout\,
	cout => \inst16|Add0~46\);

-- Location: FF_X42_Y22_N10
\inst|pc_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(4));

-- Location: LABCELL_X42_Y22_N12
\inst16|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~41_sumout\ = SUM(( \inst|pc_out\(5) ) + ( GND ) + ( \inst16|Add0~46\ ))
-- \inst16|Add0~42\ = CARRY(( \inst|pc_out\(5) ) + ( GND ) + ( \inst16|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pc_out\(5),
	cin => \inst16|Add0~46\,
	sumout => \inst16|Add0~41_sumout\,
	cout => \inst16|Add0~42\);

-- Location: FF_X42_Y22_N14
\inst|pc_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(5));

-- Location: LABCELL_X42_Y22_N15
\inst16|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~37_sumout\ = SUM(( \inst|pc_out\(6) ) + ( GND ) + ( \inst16|Add0~42\ ))
-- \inst16|Add0~38\ = CARRY(( \inst|pc_out\(6) ) + ( GND ) + ( \inst16|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_pc_out\(6),
	cin => \inst16|Add0~42\,
	sumout => \inst16|Add0~37_sumout\,
	cout => \inst16|Add0~38\);

-- Location: FF_X42_Y22_N17
\inst|pc_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(6));

-- Location: LABCELL_X42_Y22_N18
\inst16|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~33_sumout\ = SUM(( \inst|pc_out\(7) ) + ( GND ) + ( \inst16|Add0~38\ ))
-- \inst16|Add0~34\ = CARRY(( \inst|pc_out\(7) ) + ( GND ) + ( \inst16|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_pc_out\(7),
	cin => \inst16|Add0~38\,
	sumout => \inst16|Add0~33_sumout\,
	cout => \inst16|Add0~34\);

-- Location: FF_X42_Y22_N20
\inst|pc_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(7));

-- Location: LABCELL_X42_Y22_N21
\inst16|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~29_sumout\ = SUM(( \inst|pc_out\(8) ) + ( GND ) + ( \inst16|Add0~34\ ))
-- \inst16|Add0~30\ = CARRY(( \inst|pc_out\(8) ) + ( GND ) + ( \inst16|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_pc_out\(8),
	cin => \inst16|Add0~34\,
	sumout => \inst16|Add0~29_sumout\,
	cout => \inst16|Add0~30\);

-- Location: FF_X42_Y22_N22
\inst|pc_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(8));

-- Location: LABCELL_X42_Y22_N24
\inst16|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~25_sumout\ = SUM(( \inst|pc_out\(9) ) + ( GND ) + ( \inst16|Add0~30\ ))
-- \inst16|Add0~26\ = CARRY(( \inst|pc_out\(9) ) + ( GND ) + ( \inst16|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_pc_out\(9),
	cin => \inst16|Add0~30\,
	sumout => \inst16|Add0~25_sumout\,
	cout => \inst16|Add0~26\);

-- Location: FF_X42_Y22_N26
\inst|pc_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(9));

-- Location: LABCELL_X42_Y22_N27
\inst16|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~21_sumout\ = SUM(( \inst|pc_out\(10) ) + ( GND ) + ( \inst16|Add0~26\ ))
-- \inst16|Add0~22\ = CARRY(( \inst|pc_out\(10) ) + ( GND ) + ( \inst16|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_pc_out\(10),
	cin => \inst16|Add0~26\,
	sumout => \inst16|Add0~21_sumout\,
	cout => \inst16|Add0~22\);

-- Location: FF_X42_Y22_N28
\inst|pc_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(10));

-- Location: LABCELL_X42_Y22_N30
\inst16|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~17_sumout\ = SUM(( \inst|pc_out\(11) ) + ( GND ) + ( \inst16|Add0~22\ ))
-- \inst16|Add0~18\ = CARRY(( \inst|pc_out\(11) ) + ( GND ) + ( \inst16|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pc_out\(11),
	cin => \inst16|Add0~22\,
	sumout => \inst16|Add0~17_sumout\,
	cout => \inst16|Add0~18\);

-- Location: FF_X42_Y22_N32
\inst|pc_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(11));

-- Location: LABCELL_X42_Y22_N33
\inst16|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~13_sumout\ = SUM(( \inst|pc_out\(12) ) + ( GND ) + ( \inst16|Add0~18\ ))
-- \inst16|Add0~14\ = CARRY(( \inst|pc_out\(12) ) + ( GND ) + ( \inst16|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pc_out\(12),
	cin => \inst16|Add0~18\,
	sumout => \inst16|Add0~13_sumout\,
	cout => \inst16|Add0~14\);

-- Location: FF_X42_Y22_N35
\inst|pc_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(12));

-- Location: LABCELL_X42_Y22_N36
\inst16|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~9_sumout\ = SUM(( \inst|pc_out[13]~DUPLICATE_q\ ) + ( GND ) + ( \inst16|Add0~14\ ))
-- \inst16|Add0~10\ = CARRY(( \inst|pc_out[13]~DUPLICATE_q\ ) + ( GND ) + ( \inst16|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	cin => \inst16|Add0~14\,
	sumout => \inst16|Add0~9_sumout\,
	cout => \inst16|Add0~10\);

-- Location: FF_X42_Y22_N37
\inst|pc_out[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out[13]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y22_N39
\inst16|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~5_sumout\ = SUM(( \inst|pc_out\(14) ) + ( GND ) + ( \inst16|Add0~10\ ))
-- \inst16|Add0~6\ = CARRY(( \inst|pc_out\(14) ) + ( GND ) + ( \inst16|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_pc_out\(14),
	cin => \inst16|Add0~10\,
	sumout => \inst16|Add0~5_sumout\,
	cout => \inst16|Add0~6\);

-- Location: FF_X42_Y22_N40
\inst|pc_out[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out[14]~DUPLICATE_q\);

-- Location: FF_X43_Y22_N7
\inst2|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	asdata => \inst|pc_out[14]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: FF_X42_Y22_N44
\inst|pc_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(15));

-- Location: LABCELL_X42_Y22_N42
\inst16|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|Add0~1_sumout\ = SUM(( \inst|pc_out\(15) ) + ( GND ) + ( \inst16|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pc_out\(15),
	cin => \inst16|Add0~6\,
	sumout => \inst16|Add0~1_sumout\);

-- Location: FF_X42_Y22_N43
\inst|pc_out[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out[15]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y21_N30
\inst2|altsyncram_component|auto_generated|address_reg_a[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\ = ( \inst|pc_out[15]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\);

-- Location: FF_X43_Y21_N31
\inst2|altsyncram_component|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|address_reg_a\(3));

-- Location: FF_X42_Y22_N34
\inst|pc_out[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out[12]~DUPLICATE_q\);

-- Location: FF_X43_Y22_N16
\inst2|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	asdata => \inst|pc_out[12]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X43_Y21_N1
\inst2|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	asdata => \inst|pc_out[13]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X43_Y22_N0
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\ = ( !\inst|pc_out[15]~DUPLICATE_q\ & ( \inst|pc_out[13]~DUPLICATE_q\ & ( (!\inst|pc_out[12]~DUPLICATE_q\ & \inst|pc_out[14]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pc_out[12]~DUPLICATE_q\,
	datac => \inst|ALT_INV_pc_out[14]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\);

-- Location: FF_X42_Y22_N4
\inst|pc_out[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out[2]~DUPLICATE_q\);

-- Location: FF_X42_Y22_N13
\inst|pc_out[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out[5]~DUPLICATE_q\);

-- Location: FF_X42_Y22_N25
\inst|pc_out[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out[9]~DUPLICATE_q\);

-- Location: M10K_X58_Y13_N0
\inst2|altsyncram_component|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y22_N54
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\ = ( !\inst|pc_out\(15) & ( (!\inst|pc_out\(12) & (\inst|pc_out\(14) & !\inst|pc_out[13]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pc_out\(12),
	datab => \inst|ALT_INV_pc_out\(14),
	datad => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out\(15),
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\);

-- Location: M10K_X58_Y12_N0
\inst2|altsyncram_component|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y21_N48
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\ = ( !\inst|pc_out[13]~DUPLICATE_q\ & ( \inst|pc_out[14]~DUPLICATE_q\ & ( (!\inst|pc_out[15]~DUPLICATE_q\ & \inst|pc_out[12]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	datac => \inst|ALT_INV_pc_out[12]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out[14]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\);

-- Location: M10K_X69_Y16_N0
\inst2|altsyncram_component|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y22_N45
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\ = ( !\inst|pc_out[15]~DUPLICATE_q\ & ( \inst|pc_out[13]~DUPLICATE_q\ & ( (\inst|pc_out[14]~DUPLICATE_q\ & \inst|pc_out[12]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pc_out[14]~DUPLICATE_q\,
	datac => \inst|ALT_INV_pc_out[12]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\);

-- Location: M10K_X58_Y21_N0
\inst2|altsyncram_component|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y15_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a191\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a255\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a159\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a223\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a191\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a255\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a159\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a223\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a191\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a255\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a159\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a223\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a191\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a255\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a159\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a223\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a223\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a159\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a191\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a255\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X43_Y22_N51
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\ = ( \inst|pc_out[15]~DUPLICATE_q\ & ( !\inst|pc_out[13]~DUPLICATE_q\ & ( (!\inst|pc_out[12]~DUPLICATE_q\ & \inst|pc_out[14]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_pc_out[12]~DUPLICATE_q\,
	datad => \inst|ALT_INV_pc_out[14]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\);

-- Location: M10K_X58_Y15_N0
\inst2|altsyncram_component|auto_generated|ram_block1a414\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a414_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a414_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y22_N18
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\ = ( \inst|pc_out[15]~DUPLICATE_q\ & ( \inst|pc_out[13]~DUPLICATE_q\ & ( (\inst|pc_out[12]~DUPLICATE_q\ & \inst|pc_out[14]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pc_out[12]~DUPLICATE_q\,
	datac => \inst|ALT_INV_pc_out[14]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\);

-- Location: M10K_X49_Y18_N0
\inst2|altsyncram_component|auto_generated|ram_block1a510\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a510_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a510_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y22_N9
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\ = ( \inst|pc_out[15]~DUPLICATE_q\ & ( \inst|pc_out[14]~DUPLICATE_q\ & ( (\inst|pc_out[13]~DUPLICATE_q\ & !\inst|pc_out[12]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	datac => \inst|ALT_INV_pc_out[12]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out[14]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\);

-- Location: M10K_X58_Y7_N0
\inst2|altsyncram_component|auto_generated|ram_block1a478\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a478_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a478_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y21_N6
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\ = ( !\inst|pc_out[13]~DUPLICATE_q\ & ( \inst|pc_out[12]~DUPLICATE_q\ & ( (\inst|pc_out[15]~DUPLICATE_q\ & \inst|pc_out[14]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	datac => \inst|ALT_INV_pc_out[14]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out[12]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\);

-- Location: M10K_X76_Y15_N0
\inst2|altsyncram_component|auto_generated|ram_block1a446\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a446_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y15_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a479\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a447\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|ram_block1a415\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a511\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a479\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a447\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|ram_block1a415\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & \inst2|altsyncram_component|auto_generated|ram_block1a511\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a479\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a447\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a415\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a511\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a479\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a447\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a415\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & \inst2|altsyncram_component|auto_generated|ram_block1a511\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a415\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a511\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a479\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a447\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X43_Y22_N12
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\ = ( !\inst|pc_out[15]~DUPLICATE_q\ & ( \inst|pc_out[13]~DUPLICATE_q\ & ( (!\inst|pc_out[14]~DUPLICATE_q\ & !\inst|pc_out[12]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_pc_out[14]~DUPLICATE_q\,
	datad => \inst|ALT_INV_pc_out[12]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\);

-- Location: M10K_X58_Y18_N0
\inst2|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y22_N33
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\ = ( !\inst|pc_out[15]~DUPLICATE_q\ & ( \inst|pc_out[13]~DUPLICATE_q\ & ( (\inst|pc_out[12]~DUPLICATE_q\ & !\inst|pc_out[14]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_pc_out[12]~DUPLICATE_q\,
	datad => \inst|ALT_INV_pc_out[14]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\);

-- Location: M10K_X58_Y16_N0
\inst2|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y22_N24
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\ = ( !\inst|pc_out[15]~DUPLICATE_q\ & ( !\inst|pc_out[13]~DUPLICATE_q\ & ( (\inst|pc_out[12]~DUPLICATE_q\ & !\inst|pc_out[14]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pc_out[12]~DUPLICATE_q\,
	datac => \inst|ALT_INV_pc_out[14]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\);

-- Location: M10K_X41_Y15_N0
\inst2|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y22_N51
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3) = ( !\inst|pc_out\(15) & ( (!\inst|pc_out\(12) & (!\inst|pc_out\(14) & !\inst|pc_out[13]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pc_out\(12),
	datab => \inst|ALT_INV_pc_out\(14),
	datad => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out\(15),
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3));

-- Location: M10K_X49_Y14_N0
\inst2|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y15_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a63\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a31\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a95\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a127\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a63\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a31\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a95\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((\inst2|altsyncram_component|auto_generated|ram_block1a127\))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a63\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a31\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a95\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a127\))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a63\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a31\ & ( 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a95\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((\inst2|altsyncram_component|auto_generated|ram_block1a127\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y22_N48
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\ = ( \inst|pc_out\(15) & ( (\inst|pc_out\(12) & (!\inst|pc_out\(14) & \inst|pc_out[13]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pc_out\(12),
	datab => \inst|ALT_INV_pc_out\(14),
	datad => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out\(15),
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\);

-- Location: M10K_X69_Y13_N0
\inst2|altsyncram_component|auto_generated|ram_block1a382\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a382_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y22_N36
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\ = ( \inst|pc_out[15]~DUPLICATE_q\ & ( !\inst|pc_out[13]~DUPLICATE_q\ & ( (!\inst|pc_out[12]~DUPLICATE_q\ & !\inst|pc_out[14]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pc_out[12]~DUPLICATE_q\,
	datac => \inst|ALT_INV_pc_out[14]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\);

-- Location: M10K_X58_Y8_N0
\inst2|altsyncram_component|auto_generated|ram_block1a286\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a286_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y22_N57
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\ = ( \inst|pc_out[15]~DUPLICATE_q\ & ( \inst|pc_out[13]~DUPLICATE_q\ & ( (!\inst|pc_out[12]~DUPLICATE_q\ & !\inst|pc_out[14]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_pc_out[12]~DUPLICATE_q\,
	datad => \inst|ALT_INV_pc_out[14]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pc_out[15]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_pc_out[13]~DUPLICATE_q\,
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\);

-- Location: M10K_X49_Y13_N0
\inst2|altsyncram_component|auto_generated|ram_block1a350\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a350_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus\);

-- Location: FF_X42_Y22_N38
\inst|pc_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst16|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pc_out\(13));

-- Location: LABCELL_X42_Y22_N57
\inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\ = ( \inst|pc_out\(15) & ( (\inst|pc_out\(12) & (!\inst|pc_out\(14) & !\inst|pc_out\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pc_out\(12),
	datab => \inst|ALT_INV_pc_out\(14),
	datad => \inst|ALT_INV_pc_out\(13),
	dataf => \inst|ALT_INV_pc_out\(15),
	combout => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\);

-- Location: M10K_X76_Y14_N0
\inst2|altsyncram_component|auto_generated|ram_block1a318\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a318_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y15_N51
\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a351\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a319\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a287\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a383\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a351\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a319\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\inst2|altsyncram_component|auto_generated|ram_block1a287\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a383\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a351\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a319\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a287\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a383\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a351\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a319\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\inst2|altsyncram_component|auto_generated|ram_block1a287\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a383\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a383\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a287\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a351\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a319\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X57_Y15_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~1_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~0_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~1_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~3_combout\))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~1_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~3_combout\))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~2_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~1_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w31_n0_mux_dataout~1_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w31_n0_mux_dataout~3_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w31_n0_mux_dataout~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w31_n0_mux_dataout~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~4_combout\);

-- Location: IOIBUF_X68_Y0_N52
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: IOIBUF_X54_Y0_N52
\ld~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ld,
	o => \ld~input_o\);

-- Location: LABCELL_X56_Y15_N12
\inst5|ir_reg|reg_out[25]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|ir_reg|reg_out[25]~0_combout\ = ( \reset~input_o\ ) # ( !\reset~input_o\ & ( \ld~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ld~input_o\,
	datae => \ALT_INV_reset~input_o\,
	combout => \inst5|ir_reg|reg_out[25]~0_combout\);

-- Location: FF_X57_Y15_N26
\inst5|ir_reg|reg_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w31_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(31));

-- Location: LABCELL_X57_Y14_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a286~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a414~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a158~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a286~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a414~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a158~portadataout\) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a286~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a414~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|ram_block1a158~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a286~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a414~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a158~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a286~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a414~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y14_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a478~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a350~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a222~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a478~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a350~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a222~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a478~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a350~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a222~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a478~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a350~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a222~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a478~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a350~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X57_Y14_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a510~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a382~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a254~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a510~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a382~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a254~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a510~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a382~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a254~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a510~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a382~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a254~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a510~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a382~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X57_Y14_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a446~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a318~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a190~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a446~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|ram_block1a318~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a190~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a446~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a318~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a190~portadataout\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a446~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|ram_block1a318~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a190~portadataout\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a318~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a446~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X57_Y14_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~3_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~1_combout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~2_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~3_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~2_combout\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~3_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~2_combout\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~3_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w30_n0_mux_dataout~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w30_n0_mux_dataout~2_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w30_n0_mux_dataout~3_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w30_n0_mux_dataout~1_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~4_combout\);

-- Location: FF_X57_Y14_N25
\inst5|ir_reg|reg_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w30_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(30));

-- Location: M10K_X41_Y38_N0
\inst2|altsyncram_component|auto_generated|ram_block1a380\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a380_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y37_N0
\inst2|altsyncram_component|auto_generated|ram_block1a348\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a348_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y39_N0
\inst2|altsyncram_component|auto_generated|ram_block1a284\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a284_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y39_N0
\inst2|altsyncram_component|auto_generated|ram_block1a316\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a316_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y40_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a285\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a317\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a349\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a381\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a285\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a317\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \inst2|altsyncram_component|auto_generated|ram_block1a349\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a381\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a285\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a317\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a349\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a381\ & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a285\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a317\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((\inst2|altsyncram_component|auto_generated|ram_block1a349\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a381\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a381\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a349\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a285\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a317\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~2_combout\);

-- Location: M10K_X41_Y40_N0
\inst2|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y42_N0
\inst2|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y40_N0
\inst2|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y40_N0
\inst2|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y40_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a29\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a125\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a61\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|ram_block1a93\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a29\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a125\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & \inst2|altsyncram_component|auto_generated|ram_block1a61\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a93\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a29\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a125\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a61\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a93\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a29\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a125\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & \inst2|altsyncram_component|auto_generated|ram_block1a61\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a93\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~0_combout\);

-- Location: M10K_X41_Y43_N0
\inst2|altsyncram_component|auto_generated|ram_block1a412\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a412_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a412_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y42_N0
\inst2|altsyncram_component|auto_generated|ram_block1a476\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a476_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a476_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y38_N0
\inst2|altsyncram_component|auto_generated|ram_block1a444\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a444_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y36_N0
\inst2|altsyncram_component|auto_generated|ram_block1a508\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a508_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a508_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y40_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a445\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a509\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a413\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a477\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a445\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a509\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a413\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a477\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a445\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a509\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|ram_block1a413\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & \inst2|altsyncram_component|auto_generated|ram_block1a477\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a445\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a509\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a413\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a477\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a413\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a477\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a445\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a509\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~3_combout\);

-- Location: M10K_X41_Y41_N0
\inst2|altsyncram_component|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y40_N0
\inst2|altsyncram_component|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y41_N0
\inst2|altsyncram_component|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y41_N0
\inst2|altsyncram_component|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y40_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a253\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a189\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a157\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a221\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a253\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a189\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a157\)) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a221\))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a253\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a189\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a157\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a221\))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a253\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a189\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a157\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a221\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a157\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a221\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a253\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a189\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y40_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~3_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~1_combout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~2_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~3_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~2_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~3_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~2_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~3_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w29_n0_mux_dataout~2_combout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w29_n0_mux_dataout~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w29_n0_mux_dataout~3_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w29_n0_mux_dataout~1_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X40_Y40_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a316~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a444~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a316~portadataout\ & 
-- ((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a444~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a316~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a444~portadataout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a316~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a444~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a316~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a444~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y40_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a412~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a156~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a284~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a412~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a156~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a284~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a412~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a156~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a284~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a412~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a156~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a284~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a284~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a412~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y40_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a348~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a220~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a476~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a348~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a220~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a476~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a348~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a220~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a476~portadataout\ & 
-- \inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a348~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a220~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a476~portadataout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a476~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a348~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X40_Y40_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a508~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a380~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a252~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a508~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\inst2|altsyncram_component|auto_generated|ram_block1a380~portadataout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a252~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a508~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a380~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a252~portadataout\ & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a508~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a380~portadataout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a252~portadataout\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a380~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a508~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X40_Y40_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~2_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~3_combout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~2_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~1_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~2_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~1_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~2_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w28_n0_mux_dataout~1_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w28_n0_mux_dataout~0_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w28_n0_mux_dataout~2_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w28_n0_mux_dataout~3_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~4_combout\);

-- Location: M10K_X38_Y30_N0
\inst2|altsyncram_component|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y35_N0
\inst2|altsyncram_component|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y35_N0
\inst2|altsyncram_component|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y36_N0
\inst2|altsyncram_component|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y33_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a251\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a187\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a155\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a219\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a251\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a187\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a155\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a219\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a251\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a187\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a155\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a219\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a251\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a187\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a155\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a219\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a219\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a155\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a251\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a187\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y31_N0
\inst2|altsyncram_component|auto_generated|ram_block1a410\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a410_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a410_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y32_N0
\inst2|altsyncram_component|auto_generated|ram_block1a442\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a442_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y33_N0
\inst2|altsyncram_component|auto_generated|ram_block1a474\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a474_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a474_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y29_N0
\inst2|altsyncram_component|auto_generated|ram_block1a506\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a506_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a506_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y33_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a475\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a507\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a411\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a443\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a475\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a507\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a411\)) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a443\))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a475\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a507\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a411\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a443\))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a475\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a507\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a411\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a443\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a411\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a443\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a475\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a507\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~3_combout\);

-- Location: M10K_X41_Y33_N0
\inst2|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y32_N0
\inst2|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y34_N0
\inst2|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\inst2|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y33_N27
\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a91\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a123\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a27\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a59\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a91\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a123\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a27\ & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a59\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a91\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a123\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst2|altsyncram_component|auto_generated|ram_block1a27\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a59\ & !\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a91\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a123\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (\inst2|altsyncram_component|auto_generated|ram_block1a27\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a59\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y33_N0
\inst2|altsyncram_component|auto_generated|ram_block1a282\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a282_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y31_N0
\inst2|altsyncram_component|auto_generated|ram_block1a346\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a346_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y34_N0
\inst2|altsyncram_component|auto_generated|ram_block1a378\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a378_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y37_N0
\inst2|altsyncram_component|auto_generated|ram_block1a314\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a314_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y33_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a379\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a315\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a283\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a347\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a379\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a315\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a283\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a347\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a379\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a315\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a283\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a347\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a379\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a315\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a283\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a347\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a283\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a347\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a379\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a315\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X39_Y33_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~1_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~0_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~1_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~3_combout\))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~1_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~3_combout\))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~2_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~1_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w27_n0_mux_dataout~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w27_n0_mux_dataout~3_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w27_n0_mux_dataout~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w27_n0_mux_dataout~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X39_Y33_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a506~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst2|altsyncram_component|auto_generated|ram_block1a250~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # (\inst2|altsyncram_component|auto_generated|ram_block1a378~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a506~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst2|altsyncram_component|auto_generated|ram_block1a250~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a378~portadataout\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a506~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a250~portadataout\ & 
-- \inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a378~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a506~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a250~portadataout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a378~portadataout\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a378~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a506~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X39_Y33_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a474~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a346~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a474~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a346~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a474~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a346~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a474~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a346~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a346~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a474~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X40_Y33_N57
\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a410~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a282~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a410~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a282~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a410~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a282~portadataout\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a410~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a282~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a282~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a410~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y33_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a314~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a442~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a314~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a442~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a314~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a442~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a314~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a442~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a442~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a314~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X39_Y33_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~1_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~2_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~0_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~2_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~2_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~1_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~2_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w26_n0_mux_dataout~3_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w26_n0_mux_dataout~2_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w26_n0_mux_dataout~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w26_n0_mux_dataout~1_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~4_combout\);

-- Location: M10K_X49_Y29_N0
\inst2|altsyncram_component|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y30_N0
\inst2|altsyncram_component|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y34_N0
\inst2|altsyncram_component|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y32_N0
\inst2|altsyncram_component|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y31_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a153\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a249\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a185\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a217\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a153\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a249\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a185\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a217\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a153\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a249\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a185\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a217\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a153\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a249\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (\inst2|altsyncram_component|auto_generated|ram_block1a185\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a217\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a185\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a217\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a153\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a249\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y31_N0
\inst2|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y35_N0
\inst2|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y36_N0
\inst2|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y26_N0
\inst2|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y31_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a121\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a89\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a25\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a57\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a121\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a89\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a25\))) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a57\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a121\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a89\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a25\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a57\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a121\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a89\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a25\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a57\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a57\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a25\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a121\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a89\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y27_N0
\inst2|altsyncram_component|auto_generated|ram_block1a344\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a344_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y33_N0
\inst2|altsyncram_component|auto_generated|ram_block1a312\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a312_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y31_N0
\inst2|altsyncram_component|auto_generated|ram_block1a376\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a376_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y28_N0
\inst2|altsyncram_component|auto_generated|ram_block1a280\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a280_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y31_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a377\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a281\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a313\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a345\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a377\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a281\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a313\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a345\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a377\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a281\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a313\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a345\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a377\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a281\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a313\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a345\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a345\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a313\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a377\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a281\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~2_combout\);

-- Location: M10K_X49_Y23_N0
\inst2|altsyncram_component|auto_generated|ram_block1a440\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a440_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\inst2|altsyncram_component|auto_generated|ram_block1a472\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a472_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a472_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y39_N0
\inst2|altsyncram_component|auto_generated|ram_block1a408\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a408_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y38_N0
\inst2|altsyncram_component|auto_generated|ram_block1a504\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a504_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a504_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y31_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a409\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a505\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a441\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a473\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a409\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a505\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a441\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a473\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a409\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a505\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a441\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a473\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a409\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a505\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (\inst2|altsyncram_component|auto_generated|ram_block1a441\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a473\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a441\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a473\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a409\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a505\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X50_Y31_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~2_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~3_combout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~2_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~1_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~2_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~1_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~2_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w25_n0_mux_dataout~1_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w25_n0_mux_dataout~0_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w25_n0_mux_dataout~2_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w25_n0_mux_dataout~3_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X50_Y31_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst2|altsyncram_component|auto_generated|ram_block1a472~portadataout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a216~portadataout\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a472~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a344~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a472~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|ram_block1a216~portadataout\) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst2|altsyncram_component|auto_generated|ram_block1a472~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a344~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a344~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a472~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X50_Y31_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a440~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a312~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a440~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a312~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a440~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a312~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a440~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a312~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a312~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a440~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X50_Y31_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a504~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst2|altsyncram_component|auto_generated|ram_block1a248~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # (\inst2|altsyncram_component|auto_generated|ram_block1a376~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a504~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\inst2|altsyncram_component|auto_generated|ram_block1a248~portadataout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # (\inst2|altsyncram_component|auto_generated|ram_block1a376~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a504~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a248~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a376~portadataout\ & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a504~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a248~portadataout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a376~portadataout\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a376~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a504~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X50_Y31_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a408~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a152~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a280~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a408~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a152~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a280~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a408~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a152~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a280~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a408~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a152~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a280~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a280~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a408~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X50_Y31_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~3_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~0_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~1_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~2_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~3_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~1_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~2_combout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~3_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~1_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~2_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~3_combout\ & ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~0_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~1_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w24_n0_mux_dataout~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w24_n0_mux_dataout~1_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w24_n0_mux_dataout~3_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w24_n0_mux_dataout~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~4_combout\);

-- Location: M10K_X14_Y12_N0
\inst2|altsyncram_component|auto_generated|ram_block1a406\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a406_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a406_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y14_N0
\inst2|altsyncram_component|auto_generated|ram_block1a502\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a502_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a502_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y18_N0
\inst2|altsyncram_component|auto_generated|ram_block1a470\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a470_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a470_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y19_N0
\inst2|altsyncram_component|auto_generated|ram_block1a438\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a438_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y14_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( \inst2|altsyncram_component|auto_generated|ram_block1a439\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a471\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a503\)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( \inst2|altsyncram_component|auto_generated|ram_block1a439\ & ( 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a407\) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a439\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a471\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a503\)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a439\ & ( (\inst2|altsyncram_component|auto_generated|ram_block1a407\ & !\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a407\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a503\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a471\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a439\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~3_combout\);

-- Location: M10K_X38_Y3_N0
\inst2|altsyncram_component|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y17_N0
\inst2|altsyncram_component|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y13_N0
\inst2|altsyncram_component|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y15_N0
\inst2|altsyncram_component|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y14_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|ram_block1a151\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a183\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a247\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|ram_block1a151\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a215\) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a151\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a183\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\inst2|altsyncram_component|auto_generated|ram_block1a247\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst2|altsyncram_component|auto_generated|ram_block1a151\ & ( 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a215\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a215\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a183\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a247\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a151\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~1_combout\);

-- Location: M10K_X69_Y10_N0
\inst2|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\inst2|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\inst2|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\inst2|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y14_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|ram_block1a87\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a55\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a119\)) 
-- ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|ram_block1a87\ & ( (\inst2|altsyncram_component|auto_generated|ram_block1a23\) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst2|altsyncram_component|auto_generated|ram_block1a87\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a55\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a119\)) 
-- ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst2|altsyncram_component|auto_generated|ram_block1a87\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \inst2|altsyncram_component|auto_generated|ram_block1a23\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~0_combout\);

-- Location: M10K_X14_Y16_N0
\inst2|altsyncram_component|auto_generated|ram_block1a310\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a310_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y20_N0
\inst2|altsyncram_component|auto_generated|ram_block1a342\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a342_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\inst2|altsyncram_component|auto_generated|ram_block1a278\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a278_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y2_N0
\inst2|altsyncram_component|auto_generated|ram_block1a374\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a374_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y14_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|ram_block1a375\ & ( 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a311\) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a375\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a279\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (\inst2|altsyncram_component|auto_generated|ram_block1a343\)) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst2|altsyncram_component|auto_generated|ram_block1a375\ & ( 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a311\ & !\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a375\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a279\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a343\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a311\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a343\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a279\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a375\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X22_Y14_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~1_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~0_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~1_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~1_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~2_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w23_n0_mux_dataout~3_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w23_n0_mux_dataout~1_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w23_n0_mux_dataout~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w23_n0_mux_dataout~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w23_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X22_Y14_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a438~portadataout\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a182~portadataout\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a438~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|ram_block1a182~portadataout\) ) ) ) # ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a438~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a310~portadataout\)) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a438~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a310~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a310~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a438~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X22_Y14_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a214~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a470~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a214~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a470~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a342~portadataout\) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|ram_block1a342~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a470~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a342~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X22_Y14_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a374~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a502~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a374~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a502~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst2|altsyncram_component|auto_generated|ram_block1a246~portadataout\) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( (\inst2|altsyncram_component|auto_generated|ram_block1a246~portadataout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a374~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a502~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X22_Y14_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a278~portadataout\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a150~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a406~portadataout\)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a278~portadataout\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a150~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a406~portadataout\)) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a278~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout\) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a278~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( (\inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & !\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a406~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a278~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X22_Y14_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~0_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~1_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~0_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~2_combout\) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~1_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~0_combout\ & ( (\inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~2_combout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w22_n0_mux_dataout~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w22_n0_mux_dataout~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w22_n0_mux_dataout~3_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w22_n0_mux_dataout~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w22_n0_mux_dataout~4_combout\);

-- Location: M10K_X58_Y28_N0
\inst2|altsyncram_component|auto_generated|ram_block1a340\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a340_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\inst2|altsyncram_component|auto_generated|ram_block1a276\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a276_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y11_N0
\inst2|altsyncram_component|auto_generated|ram_block1a308\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a308_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\inst2|altsyncram_component|auto_generated|ram_block1a372\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a372_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y21_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a309\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a373\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a277\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a341\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a309\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a373\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a277\ & 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a341\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a309\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a373\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a277\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a341\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a309\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a373\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a277\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a341\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a341\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a277\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a309\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a373\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~2_combout\);

-- Location: M10K_X58_Y24_N0
\inst2|altsyncram_component|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y22_N0
\inst2|altsyncram_component|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y25_N0
\inst2|altsyncram_component|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y27_N0
\inst2|altsyncram_component|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y21_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a181\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a245\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a149\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a213\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a181\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a245\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a149\ & 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a213\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a181\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a245\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a149\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a213\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a181\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a245\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a149\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a213\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a213\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a149\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a181\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a245\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~1_combout\);

-- Location: M10K_X14_Y21_N0
\inst2|altsyncram_component|auto_generated|ram_block1a500\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a500_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a500_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\inst2|altsyncram_component|auto_generated|ram_block1a404\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a404_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a404_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y23_N0
\inst2|altsyncram_component|auto_generated|ram_block1a468\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a468_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a468_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\inst2|altsyncram_component|auto_generated|ram_block1a436\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a436_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y21_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a469\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a437\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a405\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|ram_block1a501\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a469\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a437\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a405\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a501\ & ((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a469\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a437\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a405\ & 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a501\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a469\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a437\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a405\ & !\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a501\ & ((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a501\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a405\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a469\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a437\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~3_combout\);

-- Location: M10K_X69_Y17_N0
\inst2|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y9_N0
\inst2|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y26_N0
\inst2|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y18_N0
\inst2|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y21_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a85\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a117\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a21\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a53\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a85\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a117\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a21\ & 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a53\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a85\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a117\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a21\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a53\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a85\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a117\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((\inst2|altsyncram_component|auto_generated|ram_block1a21\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a53\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a53\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a21\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a85\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a117\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y21_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~0_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~2_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~0_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~1_combout\) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~2_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~0_combout\ & ( (\inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~1_combout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w21_n0_mux_dataout~2_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w21_n0_mux_dataout~1_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w21_n0_mux_dataout~3_combout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w21_n0_mux_dataout~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w21_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X57_Y21_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a276~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a404~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a276~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a404~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a276~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a404~portadataout\ & 
-- \inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a276~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a404~portadataout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a404~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a276~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y21_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a308~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a180~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a436~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a308~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a180~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a436~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a308~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a180~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a436~portadataout\ & 
-- \inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a308~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a180~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a436~portadataout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a436~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a308~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X57_Y24_N3
\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a468~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst2|altsyncram_component|auto_generated|ram_block1a212~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # (\inst2|altsyncram_component|auto_generated|ram_block1a340~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a468~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & \inst2|altsyncram_component|auto_generated|ram_block1a212~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # (\inst2|altsyncram_component|auto_generated|ram_block1a340~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a468~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a212~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a340~portadataout\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a468~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & \inst2|altsyncram_component|auto_generated|ram_block1a212~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a340~portadataout\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a340~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a468~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X52_Y21_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a244~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a500~portadataout\)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a372~portadataout\) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a244~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a500~portadataout\)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|ram_block1a372~portadataout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a500~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a372~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X57_Y21_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~2_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~3_combout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~1_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~2_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~1_combout\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~2_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~1_combout\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~2_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w20_n0_mux_dataout~0_combout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w20_n0_mux_dataout~1_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w20_n0_mux_dataout~2_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w20_n0_mux_dataout~3_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w20_n0_mux_dataout~4_combout\);

-- Location: M10K_X14_Y35_N0
\inst2|altsyncram_component|auto_generated|ram_block1a498\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a498_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a498_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y32_N0
\inst2|altsyncram_component|auto_generated|ram_block1a466\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a466_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a466_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y31_N0
\inst2|altsyncram_component|auto_generated|ram_block1a402\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a402_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a402_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y34_N0
\inst2|altsyncram_component|auto_generated|ram_block1a434\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a434_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y32_N51
\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|ram_block1a435\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a499\) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a435\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a403\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (\inst2|altsyncram_component|auto_generated|ram_block1a467\)) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst2|altsyncram_component|auto_generated|ram_block1a435\ & ( 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a499\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a435\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a403\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a467\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a499\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a467\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a403\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a435\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~3_combout\);

-- Location: M10K_X14_Y28_N0
\inst2|altsyncram_component|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y36_N0
\inst2|altsyncram_component|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y34_N0
\inst2|altsyncram_component|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y35_N0
\inst2|altsyncram_component|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y32_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a179\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a211\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst2|altsyncram_component|auto_generated|ram_block1a147\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a243\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a179\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a211\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst2|altsyncram_component|auto_generated|ram_block1a147\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & \inst2|altsyncram_component|auto_generated|ram_block1a243\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a179\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a211\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a147\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a243\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a179\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a211\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a147\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & \inst2|altsyncram_component|auto_generated|ram_block1a243\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a147\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a243\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a179\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a211\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y42_N0
\inst2|altsyncram_component|auto_generated|ram_block1a338\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a338_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y37_N0
\inst2|altsyncram_component|auto_generated|ram_block1a274\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a274_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y33_N0
\inst2|altsyncram_component|auto_generated|ram_block1a306\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a306_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y34_N0
\inst2|altsyncram_component|auto_generated|ram_block1a370\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a370_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y32_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a371\ ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a339\ ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a307\ ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a275\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a339\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a275\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a307\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a371\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~2_combout\);

-- Location: M10K_X58_Y35_N0
\inst2|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y33_N0
\inst2|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y29_N0
\inst2|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y32_N0
\inst2|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y32_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a19\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a115\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a51\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|ram_block1a83\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a19\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a115\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & \inst2|altsyncram_component|auto_generated|ram_block1a51\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a83\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a19\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a115\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a51\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a83\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a19\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a115\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & \inst2|altsyncram_component|auto_generated|ram_block1a51\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a83\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X46_Y32_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~2_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~3_combout\)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~2_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~3_combout\)) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~0_combout\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~1_combout\) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( (\inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~1_combout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w19_n0_mux_dataout~3_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w19_n0_mux_dataout~1_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w19_n0_mux_dataout~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w19_n0_mux_dataout~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w19_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X28_Y32_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a242~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a498~portadataout\)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a370~portadataout\) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a242~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a498~portadataout\)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|ram_block1a370~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a498~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a370~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X31_Y29_N39
\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a402~portadataout\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a146~portadataout\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a402~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|ram_block1a146~portadataout\) ) ) ) # ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a402~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a274~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a402~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a274~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a274~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a402~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X51_Y32_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a434~portadataout\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a306~portadataout\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a434~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & \inst2|altsyncram_component|auto_generated|ram_block1a306~portadataout\) ) ) ) # ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a434~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a178~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a434~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a178~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a306~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a434~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X51_Y32_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a466~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a210~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a338~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a466~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a210~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout\) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a338~portadataout\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a466~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a210~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & \inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # (\inst2|altsyncram_component|auto_generated|ram_block1a338~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a466~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a210~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a338~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a338~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a466~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X51_Y32_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~1_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~1_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~0_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~1_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~0_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~1_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~0_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w18_n0_mux_dataout~3_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w18_n0_mux_dataout~0_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w18_n0_mux_dataout~1_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w18_n0_mux_dataout~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w18_n0_mux_dataout~4_combout\);

-- Location: M10K_X14_Y30_N0
\inst2|altsyncram_component|auto_generated|ram_block1a368\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a368_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y38_N0
\inst2|altsyncram_component|auto_generated|ram_block1a336\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a336_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y29_N0
\inst2|altsyncram_component|auto_generated|ram_block1a304\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a304_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y29_N0
\inst2|altsyncram_component|auto_generated|ram_block1a272\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a272_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y32_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a273\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a337\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a369\)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a273\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a337\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a369\)) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a273\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a305\) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a273\ & ( 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & \inst2|altsyncram_component|auto_generated|ram_block1a305\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a369\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a337\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a305\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a273\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~2_combout\);

-- Location: M10K_X58_Y30_N0
\inst2|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y32_N0
\inst2|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y39_N0
\inst2|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y31_N0
\inst2|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y32_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|ram_block1a49\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a113\) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a49\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a17\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a81\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst2|altsyncram_component|auto_generated|ram_block1a49\ & ( 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a113\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a49\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a17\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a81\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~0_combout\);

-- Location: M10K_X58_Y32_N0
\inst2|altsyncram_component|auto_generated|ram_block1a432\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a432_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y43_N0
\inst2|altsyncram_component|auto_generated|ram_block1a464\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a464_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a464_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y32_N0
\inst2|altsyncram_component|auto_generated|ram_block1a496\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a496_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a496_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y36_N0
\inst2|altsyncram_component|auto_generated|ram_block1a400\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a400_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a400_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y32_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a401\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a465\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a497\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a401\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a465\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a497\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a401\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a433\) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a401\ & ( 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( (\inst2|altsyncram_component|auto_generated|ram_block1a433\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a433\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a465\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a497\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a401\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~3_combout\);

-- Location: M10K_X69_Y30_N0
\inst2|altsyncram_component|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y33_N0
\inst2|altsyncram_component|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y34_N0
\inst2|altsyncram_component|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y35_N0
\inst2|altsyncram_component|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y32_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a241\ ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a209\ ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a177\ ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a145\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a145\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a241\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a177\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a209\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X46_Y32_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~1_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~3_combout\) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~0_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~2_combout\)) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~1_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~3_combout\) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w17_n0_mux_dataout~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w17_n0_mux_dataout~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w17_n0_mux_dataout~3_combout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w17_n0_mux_dataout~1_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w17_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X51_Y32_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a368~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a496~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a368~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a496~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a368~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout\) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a496~portadataout\ & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a368~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a496~portadataout\ & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a496~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a368~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X27_Y35_N15
\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a464~portadataout\) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|ram_block1a464~portadataout\) ) ) ) # ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a336~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a336~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a464~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a336~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X51_Y32_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a304~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a176~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a432~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a304~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a176~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a432~portadataout\))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a304~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a176~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a432~portadataout\))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a304~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a176~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a432~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a432~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a304~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X51_Y32_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a400~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a144~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a272~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a400~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a144~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a272~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a400~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a144~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a272~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a400~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a144~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a272~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a272~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a400~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X51_Y32_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~1_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~0_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~2_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~1_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~2_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~1_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~2_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~1_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~0_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~2_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w16_n0_mux_dataout~3_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w16_n0_mux_dataout~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w16_n0_mux_dataout~1_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w16_n0_mux_dataout~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w16_n0_mux_dataout~4_combout\);

-- Location: M10K_X26_Y22_N0
\inst2|altsyncram_component|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y27_N0
\inst2|altsyncram_component|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\inst2|altsyncram_component|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y25_N0
\inst2|altsyncram_component|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y25_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a175\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a143\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a207\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a239\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a175\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a143\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a207\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a239\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a175\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a143\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a207\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a239\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a175\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a143\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a207\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a239\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a239\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a207\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a175\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a143\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\);

-- Location: M10K_X26_Y23_N0
\inst2|altsyncram_component|auto_generated|ram_block1a494\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a494_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a494_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y31_N0
\inst2|altsyncram_component|auto_generated|ram_block1a430\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a430_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a430_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y30_N0
\inst2|altsyncram_component|auto_generated|ram_block1a462\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a462_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a462_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y23_N0
\inst2|altsyncram_component|auto_generated|ram_block1a398\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a398_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a398_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y25_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a463\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a399\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a431\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a495\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a463\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a399\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a431\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a495\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a463\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a399\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a431\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a495\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a463\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a399\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a431\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a495\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a495\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a431\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a463\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a399\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\);

-- Location: M10K_X26_Y21_N0
\inst2|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\inst2|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y26_N0
\inst2|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y24_N0
\inst2|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y25_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a111\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a47\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a15\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a79\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a111\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a47\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a15\))) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a79\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a111\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a47\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a15\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a79\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a111\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a47\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a15\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a79\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y29_N0
\inst2|altsyncram_component|auto_generated|ram_block1a302\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a302_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y24_N0
\inst2|altsyncram_component|auto_generated|ram_block1a270\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a270_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\inst2|altsyncram_component|auto_generated|ram_block1a334\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a334_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a334_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y26_N0
\inst2|altsyncram_component|auto_generated|ram_block1a366\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a366_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y25_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a335\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a367\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a271\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a303\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a335\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a367\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a271\ & 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a303\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a335\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a367\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a271\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a303\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a335\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a367\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a271\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a303\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a303\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a271\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a335\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a367\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X25_Y25_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~1_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~3_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X25_Y25_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a494~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a366~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a238~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a494~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a366~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a238~portadataout\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a494~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a366~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a238~portadataout\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a494~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a366~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a238~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a494~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a366~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X25_Y25_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a334~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a462~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a206~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a334~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a462~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a206~portadataout\) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a334~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a462~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & \inst2|altsyncram_component|auto_generated|ram_block1a206~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a334~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a462~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a206~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a334~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a462~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X25_Y25_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a430~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a174~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a302~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a430~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a174~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a302~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a430~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a174~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a302~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a430~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a174~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a302~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a302~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a430~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X25_Y25_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a270~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a398~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a142~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a270~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a398~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a142~portadataout\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a270~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a398~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a142~portadataout\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a270~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a398~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a142~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a270~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a398~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X25_Y25_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~3_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~2_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~1_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\);

-- Location: M10K_X49_Y5_N0
\inst2|altsyncram_component|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y3_N0
\inst2|altsyncram_component|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y5_N0
\inst2|altsyncram_component|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\inst2|altsyncram_component|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y5_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a141\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a237\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a205\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst2|altsyncram_component|auto_generated|ram_block1a173\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a141\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a237\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & \inst2|altsyncram_component|auto_generated|ram_block1a205\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a173\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a141\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a237\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a205\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a173\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a141\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a237\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & \inst2|altsyncram_component|auto_generated|ram_block1a205\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a173\ 
-- & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a173\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a205\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a141\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a237\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y6_N0
\inst2|altsyncram_component|auto_generated|ram_block1a332\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a332_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y2_N0
\inst2|altsyncram_component|auto_generated|ram_block1a300\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a300_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y4_N0
\inst2|altsyncram_component|auto_generated|ram_block1a268\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a268_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y3_N0
\inst2|altsyncram_component|auto_generated|ram_block1a364\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a364_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y5_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a269\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a365\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a301\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|ram_block1a333\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a269\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a365\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & \inst2|altsyncram_component|auto_generated|ram_block1a301\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a333\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a269\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a365\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a301\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a333\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a269\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a365\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & \inst2|altsyncram_component|auto_generated|ram_block1a301\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a333\ 
-- & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a333\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a301\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a269\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a365\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\);

-- Location: M10K_X49_Y8_N0
\inst2|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y1_N0
\inst2|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\inst2|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\inst2|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y5_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a45\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a109\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a13\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a77\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a45\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a109\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a13\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a77\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a45\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a109\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a13\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a77\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a45\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a109\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a13\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a77\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y9_N0
\inst2|altsyncram_component|auto_generated|ram_block1a492\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a492_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a492_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y7_N0
\inst2|altsyncram_component|auto_generated|ram_block1a428\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a428_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a428_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y2_N0
\inst2|altsyncram_component|auto_generated|ram_block1a460\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a460_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a460_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y4_N0
\inst2|altsyncram_component|auto_generated|ram_block1a396\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a396_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a396_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y5_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a461\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a397\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a429\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a493\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a461\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a397\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a429\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a493\ & 
-- ((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a461\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a397\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a429\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|ram_block1a493\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a461\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a397\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\inst2|altsyncram_component|auto_generated|ram_block1a429\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a493\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a493\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a429\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a461\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a397\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X46_Y5_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~1_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~2_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~3_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X46_Y5_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a300~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a172~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a428~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a300~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a172~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a428~portadataout\ & 
-- \inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a300~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & ((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst2|altsyncram_component|auto_generated|ram_block1a428~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a300~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a172~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a428~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a428~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a300~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X46_Y5_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a140~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a396~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a268~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a140~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a396~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a268~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a140~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a396~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a268~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a140~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a396~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a268~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a268~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a396~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X46_Y5_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a364~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a236~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a492~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a364~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a236~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a492~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a364~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a236~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a492~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a364~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a236~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a492~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a492~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a364~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X46_Y5_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a460~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a204~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a332~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a460~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a204~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\inst2|altsyncram_component|auto_generated|ram_block1a332~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a460~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a204~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a332~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a460~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a204~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a332~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a332~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a460~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X46_Y5_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~3_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\);

-- Location: M10K_X76_Y23_N0
\inst2|altsyncram_component|auto_generated|ram_block1a490\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a490_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a490_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\inst2|altsyncram_component|auto_generated|ram_block1a458\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a458_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a458_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y24_N0
\inst2|altsyncram_component|auto_generated|ram_block1a426\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a426_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a426_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\inst2|altsyncram_component|auto_generated|ram_block1a394\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a394_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a394_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y22_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a427\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a395\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a459\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a491\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a427\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a395\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a459\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a491\ & 
-- ((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a427\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a395\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a459\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst2|altsyncram_component|auto_generated|ram_block1a491\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a427\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a395\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((\inst2|altsyncram_component|auto_generated|ram_block1a459\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a491\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a491\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a459\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a427\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a395\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\);

-- Location: M10K_X76_Y21_N0
\inst2|altsyncram_component|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y23_N0
\inst2|altsyncram_component|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\inst2|altsyncram_component|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y28_N0
\inst2|altsyncram_component|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y22_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a235\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a203\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a139\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a171\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a235\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a203\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a139\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a171\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a235\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a203\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a139\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a171\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a235\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a203\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a139\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a171\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a171\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a139\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a235\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a203\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\);

-- Location: M10K_X69_Y20_N0
\inst2|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y24_N0
\inst2|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\inst2|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y27_N0
\inst2|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y22_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a11\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a75\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a43\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a107\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a11\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a75\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a43\)))) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a107\)))) ) ) ) # ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a11\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a75\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) 
-- # ((\inst2|altsyncram_component|auto_generated|ram_block1a43\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a107\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a11\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a75\ & ( 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a43\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a107\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\);

-- Location: M10K_X69_Y22_N0
\inst2|altsyncram_component|auto_generated|ram_block1a362\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a362_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y22_N0
\inst2|altsyncram_component|auto_generated|ram_block1a266\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a266_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y18_N0
\inst2|altsyncram_component|auto_generated|ram_block1a330\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a330_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y20_N0
\inst2|altsyncram_component|auto_generated|ram_block1a298\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a298_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y22_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a331\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a299\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a267\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|ram_block1a363\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a331\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a299\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a267\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a363\ & ((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a331\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a299\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a267\ & 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a363\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a331\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a299\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a267\ & !\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a363\ & ((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a363\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a267\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a331\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a299\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X70_Y22_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~3_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~1_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X70_Y22_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a298~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a426~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a170~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a298~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a426~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- \inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a170~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a298~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a426~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a170~portadataout\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a298~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a426~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a170~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a298~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a426~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X70_Y22_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a362~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a234~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a490~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a362~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a234~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a490~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a362~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a234~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a490~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a362~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a234~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a490~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a490~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a362~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X70_Y22_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a266~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a394~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a266~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a394~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a266~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a394~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a266~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a394~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a394~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a266~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y22_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a330~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a458~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a330~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a458~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a330~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a458~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a330~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a458~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a458~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a330~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X70_Y22_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~1_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~3_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\);

-- Location: M10K_X38_Y8_N0
\inst2|altsyncram_component|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y9_N0
\inst2|altsyncram_component|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\inst2|altsyncram_component|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\inst2|altsyncram_component|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N33
\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a169\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a201\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a137\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst2|altsyncram_component|auto_generated|ram_block1a233\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a169\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a201\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a137\) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a233\ & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a169\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a201\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & \inst2|altsyncram_component|auto_generated|ram_block1a137\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst2|altsyncram_component|auto_generated|ram_block1a233\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a169\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a201\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & \inst2|altsyncram_component|auto_generated|ram_block1a137\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a233\ 
-- & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a233\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a137\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a169\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a201\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y11_N0
\inst2|altsyncram_component|auto_generated|ram_block1a392\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a392_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a392_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\inst2|altsyncram_component|auto_generated|ram_block1a424\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a424_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a424_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\inst2|altsyncram_component|auto_generated|ram_block1a488\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a488_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a488_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\inst2|altsyncram_component|auto_generated|ram_block1a456\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a456_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a489\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a457\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a393\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a425\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a489\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a457\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a393\)) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a425\))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a489\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a457\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a393\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a425\))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a489\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a457\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a393\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a425\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a393\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a425\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a489\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a457\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\);

-- Location: M10K_X41_Y8_N0
\inst2|altsyncram_component|auto_generated|ram_block1a296\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a296_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\inst2|altsyncram_component|auto_generated|ram_block1a360\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a360_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\inst2|altsyncram_component|auto_generated|ram_block1a264\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a264_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\inst2|altsyncram_component|auto_generated|ram_block1a328\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a328_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y10_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a265\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a329\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a297\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a361\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a265\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a329\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a297\))) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a361\)))) ) ) ) # ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a265\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a329\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a297\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a361\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a265\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a329\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a297\)) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a361\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a297\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a361\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a265\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a329\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\);

-- Location: M10K_X38_Y10_N0
\inst2|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y12_N0
\inst2|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\inst2|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y6_N0
\inst2|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a105\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a73\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a9\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a41\)))) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a105\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a73\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a9\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((\inst2|altsyncram_component|auto_generated|ram_block1a41\))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a105\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a73\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (\inst2|altsyncram_component|auto_generated|ram_block1a9\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a41\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a105\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a73\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a9\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a41\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a9\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a41\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a105\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a73\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y10_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~3_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~2_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X39_Y10_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a136~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a264~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a392~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a136~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a264~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a392~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a136~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a264~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a392~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a136~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a264~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a392~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a392~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a264~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y10_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a296~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a168~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a424~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a296~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a168~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a424~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a296~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a168~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a424~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a296~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a168~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a424~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a424~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a296~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X39_Y10_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a360~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a488~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a360~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a488~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a360~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a488~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a360~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a488~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a488~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a360~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X39_Y10_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a456~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a328~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a200~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a456~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a328~portadataout\ & ((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # (\inst2|altsyncram_component|auto_generated|ram_block1a200~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a456~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a328~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a456~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a328~portadataout\ & ((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & !\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a328~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a456~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X39_Y10_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\ & 
-- !\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ & ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ & ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~0_combout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~1_combout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~3_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\);

-- Location: M10K_X38_Y20_N0
\inst2|altsyncram_component|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\inst2|altsyncram_component|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\inst2|altsyncram_component|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\inst2|altsyncram_component|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y19_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a231\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a135\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a199\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst2|altsyncram_component|auto_generated|ram_block1a167\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a231\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a135\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a199\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a167\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a231\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a135\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \inst2|altsyncram_component|auto_generated|ram_block1a199\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a167\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a231\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a135\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & \inst2|altsyncram_component|auto_generated|ram_block1a199\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a167\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a167\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a199\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a231\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a135\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y20_N0
\inst2|altsyncram_component|auto_generated|ram_block1a422\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a422_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a422_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\inst2|altsyncram_component|auto_generated|ram_block1a454\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a454_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y19_N0
\inst2|altsyncram_component|auto_generated|ram_block1a486\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a486_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a486_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\inst2|altsyncram_component|auto_generated|ram_block1a390\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a390_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a390_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y19_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|ram_block1a391\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a423\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a487\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst2|altsyncram_component|auto_generated|ram_block1a391\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a455\) ) ) ) # ( \inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a391\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a423\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\inst2|altsyncram_component|auto_generated|ram_block1a487\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst2|altsyncram_component|auto_generated|ram_block1a391\ & ( 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a455\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a423\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a455\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a487\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a391\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\);

-- Location: M10K_X41_Y19_N0
\inst2|altsyncram_component|auto_generated|ram_block1a326\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a326_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y22_N0
\inst2|altsyncram_component|auto_generated|ram_block1a262\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a262_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\inst2|altsyncram_component|auto_generated|ram_block1a294\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a294_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\inst2|altsyncram_component|auto_generated|ram_block1a358\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a358_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a358_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y19_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a295\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a359\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a263\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a327\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a295\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a359\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a263\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a327\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a295\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a359\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a263\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a327\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a295\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a359\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a263\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a327\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a327\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a263\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a295\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a359\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\);

-- Location: M10K_X38_Y18_N0
\inst2|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\inst2|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\inst2|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\inst2|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y19_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a71\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a103\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a7\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a39\))) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a71\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a103\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a7\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a39\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a71\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a103\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a7\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a39\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a71\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a103\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a7\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a39\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y19_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~1_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~3_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~2_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X40_Y19_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a198~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a326~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a454~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a198~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a326~portadataout\ & 
-- ((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a454~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a198~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # (\inst2|altsyncram_component|auto_generated|ram_block1a326~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a454~portadataout\ & \inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a198~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a326~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a454~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a326~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a454~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X39_Y19_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a358~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a230~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a486~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a358~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a230~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a486~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a358~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a230~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a486~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a358~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a230~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a486~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a486~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a358~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X40_Y19_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a422~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a294~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a166~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a422~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a294~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a166~portadataout\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a422~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a294~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a166~portadataout\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a422~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a294~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a166~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a422~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a294~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y19_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a390~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # (\inst2|altsyncram_component|auto_generated|ram_block1a134~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a262~portadataout\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a390~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # (\inst2|altsyncram_component|auto_generated|ram_block1a134~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & \inst2|altsyncram_component|auto_generated|ram_block1a262~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a390~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a262~portadataout\) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a390~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & \inst2|altsyncram_component|auto_generated|ram_block1a262~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a262~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a390~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y19_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~3_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~1_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\);

-- Location: M10K_X26_Y11_N0
\inst2|altsyncram_component|auto_generated|ram_block1a452\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a452_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y14_N0
\inst2|altsyncram_component|auto_generated|ram_block1a420\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a420_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a420_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\inst2|altsyncram_component|auto_generated|ram_block1a484\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a484_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a484_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y4_N0
\inst2|altsyncram_component|auto_generated|ram_block1a388\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a388_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a388_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y10_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a485\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a389\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a421\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a453\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a485\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a389\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a421\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a453\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a485\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a389\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a421\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a453\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a485\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a389\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a421\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a453\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a453\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a421\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a485\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a389\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\);

-- Location: M10K_X26_Y13_N0
\inst2|altsyncram_component|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\inst2|altsyncram_component|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\inst2|altsyncram_component|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\inst2|altsyncram_component|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y10_N42
\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a197\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a229\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a133\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a165\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a197\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a229\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a133\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a165\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a197\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a229\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst2|altsyncram_component|auto_generated|ram_block1a133\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & \inst2|altsyncram_component|auto_generated|ram_block1a165\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a197\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a229\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a133\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a165\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a133\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a165\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a197\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a229\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\);

-- Location: M10K_X26_Y16_N0
\inst2|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\inst2|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\inst2|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y3_N0
\inst2|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y10_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a5\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a101\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a37\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a69\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a5\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a101\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a37\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a69\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a5\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a101\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a37\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a69\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a5\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a101\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a37\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a69\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a69\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a37\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a5\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a101\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y6_N0
\inst2|altsyncram_component|auto_generated|ram_block1a324\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a324_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y8_N0
\inst2|altsyncram_component|auto_generated|ram_block1a260\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a260_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y5_N0
\inst2|altsyncram_component|auto_generated|ram_block1a292\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a292_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\inst2|altsyncram_component|auto_generated|ram_block1a356\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a356_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a356_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y10_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a293\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a357\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a261\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a325\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a293\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a357\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a261\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a325\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a293\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a357\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a261\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a325\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a293\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a357\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a261\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a325\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a325\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a261\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a293\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a357\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X25_Y10_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ & ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ & ( 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~3_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~1_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X25_Y10_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a420~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a292~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a164~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a420~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a292~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a164~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a420~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a292~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a164~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a420~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a292~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a164~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a420~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a292~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X25_Y10_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a388~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a260~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a132~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a388~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a260~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\inst2|altsyncram_component|auto_generated|ram_block1a132~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a388~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a260~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a132~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a388~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a260~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a132~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a260~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a388~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X25_Y10_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a324~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a196~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a452~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a324~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a196~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a452~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a324~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a196~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a452~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a324~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a196~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a452~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a452~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a324~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X25_Y10_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a356~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a484~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a356~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a484~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a356~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a484~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a356~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a484~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a484~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a356~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X25_Y10_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~1_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~0_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~2_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~3_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\);

-- Location: M10K_X49_Y16_N0
\inst2|altsyncram_component|auto_generated|ram_block1a322\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a322_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\inst2|altsyncram_component|auto_generated|ram_block1a354\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a354_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a354_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\inst2|altsyncram_component|auto_generated|ram_block1a258\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a258_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\inst2|altsyncram_component|auto_generated|ram_block1a290\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a290_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y15_N15
\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a259\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a291\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a323\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a355\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a259\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a291\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a323\))) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a355\)))) ) ) ) # ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a259\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a291\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a323\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a355\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a259\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a291\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a323\)) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a355\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a323\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a355\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a259\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a291\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\);

-- Location: M10K_X58_Y9_N0
\inst2|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\inst2|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\inst2|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\inst2|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y15_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a35\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a67\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a3\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a99\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a35\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a67\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a3\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a99\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a35\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a67\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a3\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a99\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a35\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a67\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a3\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a99\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\);

-- Location: M10K_X58_Y14_N0
\inst2|altsyncram_component|auto_generated|ram_block1a482\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a482_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a482_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\inst2|altsyncram_component|auto_generated|ram_block1a450\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a450_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\inst2|altsyncram_component|auto_generated|ram_block1a418\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a418_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a418_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\inst2|altsyncram_component|auto_generated|ram_block1a386\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a386_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a386_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y15_N36
\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a419\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a387\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a451\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a483\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a419\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a387\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a451\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a483\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a419\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a387\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a451\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a483\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a419\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a387\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a451\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a483\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a483\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a451\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a419\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a387\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\);

-- Location: M10K_X49_Y17_N0
\inst2|altsyncram_component|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\inst2|altsyncram_component|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\inst2|altsyncram_component|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y20_N0
\inst2|altsyncram_component|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y15_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a227\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a163\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a131\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a195\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a227\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a163\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|ram_block1a131\) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a195\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a227\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a163\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & \inst2|altsyncram_component|auto_generated|ram_block1a131\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|ram_block1a195\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a227\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a163\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a131\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a195\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a195\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a131\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a227\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a163\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X57_Y15_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ & ( 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~0_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~3_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~1_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X57_Y14_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a130~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a386~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a258~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a130~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a386~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a258~portadataout\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a130~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a386~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a258~portadataout\))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a130~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a386~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a258~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a258~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a386~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y14_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a354~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # (\inst2|altsyncram_component|auto_generated|ram_block1a482~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a354~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a482~portadataout\ & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a354~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a482~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a354~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & \inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a482~portadataout\ & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a482~portadataout\,
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a354~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X57_Y14_N0
\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a418~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a290~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a418~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a290~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a418~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a290~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a418~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a290~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a290~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a418~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X57_Y14_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a194~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a322~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a450~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a194~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a322~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a450~portadataout\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a194~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a322~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a450~portadataout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a194~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a322~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a450~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a450~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a322~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X57_Y14_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~3_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~1_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\);

-- Location: M10K_X41_Y27_N0
\inst2|altsyncram_component|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2146w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\inst2|altsyncram_component|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2156w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y28_N0
\inst2|altsyncram_component|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2136w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\inst2|altsyncram_component|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2166w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y25_N39
\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a129\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a225\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a193\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst2|altsyncram_component|auto_generated|ram_block1a161\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a129\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a225\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a193\ & 
-- \inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a161\))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a129\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a225\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst2|altsyncram_component|auto_generated|ram_block1a193\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a161\ & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a129\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a225\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a193\ 
-- & \inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a161\ & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a161\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a193\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a129\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a225\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y22_N0
\inst2|altsyncram_component|auto_generated|ram_block1a320\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2197w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a320_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y25_N0
\inst2|altsyncram_component|auto_generated|ram_block1a288\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2187w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a288_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y29_N0
\inst2|altsyncram_component|auto_generated|ram_block1a256\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2176w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a256_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\inst2|altsyncram_component|auto_generated|ram_block1a352\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2207w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a352_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a352_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y25_N6
\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a257\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a353\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a321\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a289\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a257\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a353\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a321\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst2|altsyncram_component|auto_generated|ram_block1a289\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a257\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a353\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a321\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst2|altsyncram_component|auto_generated|ram_block1a289\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a257\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a353\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (\inst2|altsyncram_component|auto_generated|ram_block1a321\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a289\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a321\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a289\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a257\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a353\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\);

-- Location: M10K_X38_Y25_N0
\inst2|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2089w\(3),
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y23_N0
\inst2|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2126w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\inst2|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2106w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y28_N0
\inst2|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2116w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y25_N27
\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a33\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a65\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|ram_block1a1\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|ram_block1a97\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a33\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a65\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a1\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a97\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a33\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a65\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|ram_block1a1\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & \inst2|altsyncram_component|auto_generated|ram_block1a97\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a33\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a65\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|ram_block1a1\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \inst2|altsyncram_component|auto_generated|ram_block1a97\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y24_N0
\inst2|altsyncram_component|auto_generated|ram_block1a384\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2217w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a384_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\inst2|altsyncram_component|auto_generated|ram_block1a416\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2227w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a416_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a416_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y23_N0
\inst2|altsyncram_component|auto_generated|ram_block1a480\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2247w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a480_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a480_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\inst2|altsyncram_component|auto_generated|ram_block1a448\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "file.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst2|altsyncram:altsyncram_component|altsyncram_flh1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK~inputCLKENA0_outclk\,
	ena0 => \inst2|altsyncram_component|auto_generated|rden_decode|w_anode2237w[3]~0_combout\,
	portaaddr => \inst2|altsyncram_component|auto_generated|ram_block1a448_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y25_N18
\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a481\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a449\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a385\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a417\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a481\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a449\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a385\)) 
-- # (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a417\))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a481\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a449\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a385\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a417\))))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a481\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a449\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst2|altsyncram_component|auto_generated|ram_block1a385\)) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst2|altsyncram_component|auto_generated|ram_block1a417\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a385\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a417\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a481\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a449\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X40_Y25_N54
\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # (\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~1_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~2_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~0_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~3_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X40_Y25_N30
\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a256~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a128~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a384~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a256~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a128~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a384~portadataout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a256~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a128~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a384~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a256~portadataout\ & ( (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((\inst2|altsyncram_component|auto_generated|ram_block1a128~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a384~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a384~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a256~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y25_N12
\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a480~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst2|altsyncram_component|auto_generated|ram_block1a224~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # (\inst2|altsyncram_component|auto_generated|ram_block1a352~portadataout\))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a480~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst2|altsyncram_component|auto_generated|ram_block1a224~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a352~portadataout\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a480~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \inst2|altsyncram_component|auto_generated|ram_block1a224~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))) # 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a352~portadataout\))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a480~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & \inst2|altsyncram_component|auto_generated|ram_block1a224~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|ram_block1a352~portadataout\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a352~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a480~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X40_Y25_N45
\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a288~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a416~portadataout\ & ( 
-- ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst2|altsyncram_component|auto_generated|ram_block1a160~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a288~portadataout\ & ( 
-- \inst2|altsyncram_component|auto_generated|ram_block1a416~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a160~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a288~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a416~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a160~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a288~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a416~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a160~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a288~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a416~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y25_N48
\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ = ( \inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a448~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\inst2|altsyncram_component|auto_generated|ram_block1a192~portadataout\)))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (((\inst2|altsyncram_component|auto_generated|ram_block1a320~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( \inst2|altsyncram_component|auto_generated|ram_block1a448~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a192~portadataout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\inst2|altsyncram_component|auto_generated|ram_block1a320~portadataout\)) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|ram_block1a448~portadataout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\inst2|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a192~portadataout\)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst2|altsyncram_component|auto_generated|ram_block1a320~portadataout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( !\inst2|altsyncram_component|auto_generated|ram_block1a448~portadataout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst2|altsyncram_component|auto_generated|ram_block1a192~portadataout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(3) & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst2|altsyncram_component|auto_generated|ram_block1a320~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	datad => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a320~portadataout\,
	datae => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	dataf => \inst2|altsyncram_component|auto_generated|ALT_INV_ram_block1a448~portadataout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X40_Y25_N24
\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\ = ( \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ & ( 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\))) # 
-- (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ & ( \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ & (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\)))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ & ( 
-- !\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ & ( (!\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ & 
-- (!\inst2|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst2|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst2|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~3_combout\,
	datae => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~1_combout\,
	dataf => \inst2|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\);

-- Location: FF_X40_Y40_N43
\inst5|ir_reg|reg_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w29_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(29));

-- Location: FF_X40_Y40_N25
\inst5|ir_reg|reg_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w28_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(28));

-- Location: FF_X39_Y33_N50
\inst5|ir_reg|reg_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w27_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(27));

-- Location: FF_X39_Y33_N25
\inst5|ir_reg|reg_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w26_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(26));

-- Location: FF_X50_Y31_N14
\inst5|ir_reg|reg_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w25_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(25));

-- Location: FF_X50_Y31_N49
\inst5|ir_reg|reg_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w24_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(24));

-- Location: FF_X25_Y25_N26
\inst5|ir_reg|reg_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(15));

-- Location: FF_X25_Y25_N49
\inst5|ir_reg|reg_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(14));

-- Location: FF_X46_Y5_N7
\inst5|ir_reg|reg_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(13));

-- Location: FF_X46_Y5_N13
\inst5|ir_reg|reg_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(12));

-- Location: FF_X70_Y22_N49
\inst5|ir_reg|reg_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(11));

-- Location: FF_X70_Y22_N31
\inst5|ir_reg|reg_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(10));

-- Location: FF_X39_Y10_N25
\inst5|ir_reg|reg_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(9));

-- Location: FF_X39_Y10_N56
\inst5|ir_reg|reg_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(8));

-- Location: FF_X39_Y19_N25
\inst5|ir_reg|reg_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(7));

-- Location: FF_X40_Y19_N25
\inst5|ir_reg|reg_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(6));

-- Location: FF_X25_Y10_N25
\inst5|ir_reg|reg_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(5));

-- Location: FF_X25_Y10_N7
\inst5|ir_reg|reg_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(4));

-- Location: FF_X57_Y15_N19
\inst5|ir_reg|reg_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(3));

-- Location: FF_X57_Y14_N7
\inst5|ir_reg|reg_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(2));

-- Location: FF_X40_Y25_N55
\inst5|ir_reg|reg_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(1));

-- Location: FF_X40_Y25_N25
\inst5|ir_reg|reg_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputCLKENA0_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\,
	sclr => \reset~input_o\,
	ena => \inst5|ir_reg|reg_out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|ir_reg|reg_out\(0));

-- Location: IOIBUF_X10_Y81_N92
\reset_alu~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_alu,
	o => \reset_alu~input_o\);

-- Location: IOIBUF_X14_Y81_N18
\clr_z_flag~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clr_z_flag,
	o => \clr_z_flag~input_o\);

-- Location: IOIBUF_X89_Y4_N44
\alu_op[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_alu_op(2),
	o => \alu_op[2]~input_o\);

-- Location: IOIBUF_X34_Y0_N58
\alu_op[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_alu_op(1),
	o => \alu_op[1]~input_o\);

-- Location: IOIBUF_X24_Y81_N18
\alu_op[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_alu_op(0),
	o => \alu_op[0]~input_o\);

-- Location: IOIBUF_X88_Y0_N2
\rf_reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rf_reset,
	o => \rf_reset~input_o\);

-- Location: IOIBUF_X12_Y0_N52
\rf_ld~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rf_ld,
	o => \rf_ld~input_o\);

-- Location: IOIBUF_X38_Y81_N52
\sel_data_in~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sel_data_in,
	o => \sel_data_in~input_o\);

-- Location: IOIBUF_X62_Y0_N52
\data_sel~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_sel,
	o => \data_sel~input_o\);

-- Location: IOIBUF_X36_Y81_N1
\wren~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wren,
	o => \wren~input_o\);

-- Location: IOIBUF_X28_Y81_N35
\addr_reg_ld~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr_reg_ld,
	o => \addr_reg_ld~input_o\);

-- Location: IOIBUF_X32_Y81_N18
\addr_reg_reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr_reg_reset,
	o => \addr_reg_reset~input_o\);

-- Location: IOIBUF_X78_Y0_N1
\stack_reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_stack_reset,
	o => \stack_reset~input_o\);

-- Location: IOIBUF_X80_Y0_N18
\stack_func[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_stack_func(1),
	o => \stack_func[1]~input_o\);

-- Location: IOIBUF_X14_Y0_N52
\stack_func[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_stack_func(0),
	o => \stack_func[0]~input_o\);

-- Location: IOIBUF_X4_Y81_N52
\data_mem_sel[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_mem_sel(1),
	o => \data_mem_sel[1]~input_o\);

-- Location: IOIBUF_X70_Y0_N52
\data_mem_sel[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_mem_sel(0),
	o => \data_mem_sel[0]~input_o\);

-- Location: IOIBUF_X36_Y81_N35
\rb_sel[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rb_sel(1),
	o => \rb_sel[1]~input_o\);

-- Location: IOIBUF_X14_Y81_N35
\rb_sel[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rb_sel(0),
	o => \rb_sel[0]~input_o\);

-- Location: MLABCELL_X8_Y6_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


