$date
	Sat Aug 21 18:10:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_reg4_1to4 $end
$var wire 32 ! o [31:0] $end
$var reg 32 " aux [31:0] $end
$var reg 1 # clk $end
$var reg 8 $ i [7:0] $end
$var reg 1 % read $end
$var reg 1 & resetn $end
$var integer 32 ' index [31:0] $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 8 ( i [7:0] $end
$var wire 1 % read $end
$var wire 1 & resetn $end
$var reg 32 ) aux [31:0] $end
$var reg 3 * counter [2:0] $end
$var reg 32 + o [31:0] $end
$var integer 32 , index [31:0] $end
$upscope $end
$scope task enableRead $end
$upscope $end
$scope task enableResetn $end
$upscope $end
$scope task test_read $end
$upscope $end
$scope task test_resetn $end
$upscope $end
$scope task test_setInput $end
$var reg 8 - inn [7:0] $end
$var integer 32 . indexx [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
bx ,
bx +
b0 *
bx )
b0 (
bx '
x&
x%
b0 $
0#
bx00000000 "
bx !
$end
#10000
b1 *
bx00000000 )
1%
1#
#20000
bx0000000100000000 "
b1 $
b1 (
b1 .
b1 -
0%
0#
#30000
b10 *
bx0000000100000000 )
1%
1#
#40000
bx000000100000000100000000 "
b10 $
b10 (
b10 .
b10 -
0%
0#
#50000
b11 *
bx000000100000000100000000 )
1%
1#
#60000
b11000000100000000100000000 "
b11 $
b11 (
b11 .
b11 -
0%
0#
#70000
b11000000100000000100000000 !
b11000000100000000100000000 +
b100 ,
b0 *
b11000000100000000100000000 )
1%
1#
#80000
0%
0#
#82000
b100 '
