{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542300012996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542300013006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 00:40:12 2018 " "Processing started: Fri Nov 16 00:40:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542300013006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542300013006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta class04_TLV5618A -c class04_TLV5618A " "Command: quartus_sta class04_TLV5618A -c class04_TLV5618A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542300013007 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1542300013180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1542300013486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542300013525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542300013525 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "class04_TLV5618A.sdc " "Synopsys Design Constraints File file not found: 'class04_TLV5618A.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542300013673 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542300013674 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequencydivider:frequencydivider1\|fclk frequencydivider:frequencydivider1\|fclk " "create_clock -period 1.000 -name frequencydivider:frequencydivider1\|fclk frequencydivider:frequencydivider1\|fclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542300013675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542300013675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " "create_clock -period 1.000 -name BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542300013675 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542300013675 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542300013677 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542300013678 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542300013678 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1542300013690 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542300013720 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542300013720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.120 " "Worst-case setup slack is -4.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.120            -397.341 clk  " "   -4.120            -397.341 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.923             -44.353 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "   -2.923             -44.353 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.722            -129.420 frequencydivider:frequencydivider1\|fclk  " "   -2.722            -129.420 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542300013728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 frequencydivider:frequencydivider1\|fclk  " "    0.432               0.000 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "    0.452               0.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542300013738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542300013745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542300013752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -218.615 clk  " "   -3.000            -218.615 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -104.090 frequencydivider:frequencydivider1\|fclk  " "   -1.487            -104.090 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -41.636 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "   -1.487             -41.636 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300013758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542300013758 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542300013821 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542300013821 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542300013830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542300013846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542300014023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542300014120 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542300014139 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542300014139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.808 " "Worst-case setup slack is -3.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.808            -358.815 clk  " "   -3.808            -358.815 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.709             -38.766 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "   -2.709             -38.766 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.550            -116.347 frequencydivider:frequencydivider1\|fclk  " "   -2.550            -116.347 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542300014149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.381 " "Worst-case hold slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 frequencydivider:frequencydivider1\|fclk  " "    0.381               0.000 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "    0.402               0.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542300014161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542300014171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542300014183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -218.615 clk  " "   -3.000            -218.615 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -104.090 frequencydivider:frequencydivider1\|fclk  " "   -1.487            -104.090 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -41.636 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "   -1.487             -41.636 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542300014193 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542300014273 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542300014273 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542300014282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542300014378 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542300014380 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542300014380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.187 " "Worst-case setup slack is -1.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187             -96.008 clk  " "   -1.187             -96.008 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686              -4.807 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "   -0.686              -4.807 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.625             -19.252 frequencydivider:frequencydivider1\|fclk  " "   -0.625             -19.252 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542300014389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 clk  " "    0.130               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 frequencydivider:frequencydivider1\|fclk  " "    0.178               0.000 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "    0.186               0.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542300014399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542300014409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542300014418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -157.320 clk  " "   -3.000            -157.320 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -70.000 frequencydivider:frequencydivider1\|fclk  " "   -1.000             -70.000 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "   -1.000             -28.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542300014427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542300014427 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542300014503 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542300014503 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542300014805 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542300014806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542300014898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 00:40:14 2018 " "Processing ended: Fri Nov 16 00:40:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542300014898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542300014898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542300014898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542300014898 ""}
