The multiplier circuit is based on the add shift algorithm. The main advantage of the array multiplier is itâ€™s simple in design and regular in shape. The disadvantage of an array multiplier is the delay is high and high power consumption.
## Logic Diagram:
![logic-diagram](https://github.com/VinayakPrakashh/FPGA/assets/101159818/c9da52fa-e4d6-4b6f-9137-956ce9dc8864)
## Schematic Diagram:
![Screenshot 2024-03-19 193820](https://github.com/VinayakPrakashh/FPGA/assets/101159818/83959f18-2d6a-4ed0-8d39-793abfa97923)
