# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SHA3.srcs/sources_1/new/Message_Prepare.vhd" \
"../../../../SHA3.srcs/sources_1/new/Message_Prepare_tb.vhd" \

# Do not sort compile order
nosort
