#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 18 01:07:55 2019
# Process ID: 3462
# Current directory: /home/petr/Projects/zedboard/wrk/axitest_v10/tcl
# Command line: vivado -mode batch -source axitest_batch.tcl
# Log file: /home/petr/Projects/zedboard/wrk/axitest_v10/tcl/vivado.log
# Journal file: /home/petr/Projects/zedboard/wrk/axitest_v10/tcl/vivado.jou
#-----------------------------------------------------------
source axitest_batch.tcl
# set outputDir ../vivado_axitest/_output             
# file mkdir $outputDir
# set_part xc7z020clg484-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7z020clg484-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl -vhdl2008 ../src/hdl/top_modules/top_axitest_zdb.vhd
# read_vhdl -vhdl2008 ../src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd
# read_vhdl -vhdl2008 ../src/hdl/axi_spi_engine/axi_four_reg_v1_0.vhd
# read_vhdl -vhdl2008 ../src/hdl/utils/spi_tx_engine.vhd
# read_vhdl -vhdl2008 ../src/hdl/utils/dividerXbit.vhd
# read_vhdl -vhdl2008 ../src/hdl/utils/reset_a2s.vhd
# read_ip ../src/ip/jtag_axi_0/jtag_axi_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip'.
# read_ip ../src/ip/ila_0/ila_0.xci
# read_xdc ../src/constr/zdb_master.xdc
# read_xdc ../src/constr/debug.xdc
# synth_design -top top_axitest_zdb
Command: synth_design -top top_axitest_zdb
Starting synth_design
Using part: xc7z020clg484-1
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/jtag_axi_0/jtag_axi_0.xci
/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/ila_0/ila_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/ila_0/ila_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1366.352 ; gain = 81.895 ; free physical = 3838 ; free virtual = 7173
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_axitest_zdb' [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/top_modules/top_axitest_zdb.vhd:49]
INFO: [Synth 8-638] synthesizing module 'reset_a2s' [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/utils/reset_a2s.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'reset_a2s' (1#1) [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/utils/reset_a2s.vhd:16]
INFO: [Synth 8-638] synthesizing module 'axi_four_reg_v1_0' [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/axi_spi_engine/axi_four_reg_v1_0.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M_SPI_CLK_DIV bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_four_reg_v1_0_S_AXI' declared at '/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd:5' bound to instance 'axi_four_reg_v1_0_S_AXI_inst' of component 'axi_four_reg_v1_0_S_AXI' [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/axi_spi_engine/axi_four_reg_v1_0.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_four_reg_v1_0_S_AXI' [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd:228]
INFO: [Synth 8-226] default block is never used [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd:358]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_four_reg_v1_0_S_AXI' (2#1) [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd:91]
INFO: [Synth 8-638] synthesizing module 'dividerXbit' [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/utils/dividerXbit.vhd:18]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dividerXbit' (3#1) [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/utils/dividerXbit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'spi_tx_engine' [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/utils/spi_tx_engine.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'spi_tx_engine' (4#1) [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/utils/spi_tx_engine.vhd:42]
WARNING: [Synth 8-3848] Net spi_ss in module/entity axi_four_reg_v1_0 does not have driver. [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/axi_spi_engine/axi_four_reg_v1_0.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'axi_four_reg_v1_0' (5#1) [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/axi_spi_engine/axi_four_reg_v1_0.vhd:87]
INFO: [Synth 8-6157] synthesizing module 'jtag_axi_0' [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/realtime/jtag_axi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'jtag_axi_0' (6#1) [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/realtime/jtag_axi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (7#1) [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_four_reg_v1_0_int1'. This will prevent further optimization [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/top_modules/top_axitest_zdb.vhd:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_1'. This will prevent further optimization [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/top_modules/top_axitest_zdb.vhd:159]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reset_a2s_1'. This will prevent further optimization [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/top_modules/top_axitest_zdb.vhd:86]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'jtag_to_axil_inst'. This will prevent further optimization [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/top_modules/top_axitest_zdb.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'top_axitest_zdb' (8#1) [/home/petr/Projects/zedboard/wrk/axitest_v10/src/hdl/top_modules/top_axitest_zdb.vhd:49]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port spi_ss[2]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port spi_ss[1]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port spi_ss[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.977 ; gain = 127.520 ; free physical = 3842 ; free virtual = 7185
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.977 ; gain = 127.520 ; free physical = 3842 ; free virtual = 7185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.977 ; gain = 127.520 ; free physical = 3842 ; free virtual = 7185
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/jtag_axi_0/jtag_axi_0/jtag_axi_0_in_context.xdc] for cell 'jtag_to_axil_inst'
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/jtag_axi_0/jtag_axi_0/jtag_axi_0_in_context.xdc] for cell 'jtag_to_axil_inst'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_1'
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_1'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/constr/zdb_master.xdc]
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/constr/zdb_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/petr/Projects/zedboard/wrk/axitest_v10/src/constr/zdb_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_axitest_zdb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_axitest_zdb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/constr/debug.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.SPI_BUSWIDTH' because the property does not exist. [/home/petr/Projects/zedboard/wrk/axitest_v10/src/constr/debug.xdc:5]
Resolution: Create this property using create_property command before setting it.
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/constr/debug.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/petr/Projects/zedboard/wrk/axitest_v10/src/constr/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_axitest_zdb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_axitest_zdb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1748.938 ; gain = 0.000 ; free physical = 3602 ; free virtual = 6940
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1748.938 ; gain = 464.480 ; free physical = 3678 ; free virtual = 7011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1748.938 ; gain = 464.480 ; free physical = 3678 ; free virtual = 7011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for jtag_to_axil_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_0_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1748.938 ; gain = 464.480 ; free physical = 3676 ; free virtual = 7013
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'main_fsm_reg' in module 'spi_tx_engine'
INFO: [Synth 8-5544] ROM "spi_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_mosi" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_tready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_register" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              m_spi_idle |                               00 |                               00
           m_spi_data_in |                               01 |                               01
                m_spi_tx |                               10 |                               10
            m_spi_tx_end |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_fsm_reg' using encoding 'sequential' in module 'spi_tx_engine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1748.938 ; gain = 464.480 ; free physical = 3667 ; free virtual = 7005
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reset_a2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_four_reg_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module dividerXbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module spi_tx_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port spi_ss[2]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port spi_ss[1]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port spi_ss[0]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_four_reg_v1_0_int1/\axi_four_reg_v1_0_S_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_four_reg_v1_0_int1/\axi_four_reg_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_four_reg_v1_0_int1/\axi_four_reg_v1_0_S_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_four_reg_v1_0_S_AXI_inst/aw_en_reg) is unused and will be removed from module axi_four_reg_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_four_reg_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module axi_four_reg_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_four_reg_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module axi_four_reg_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_four_reg_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module axi_four_reg_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_four_reg_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module axi_four_reg_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_four_reg_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module axi_four_reg_v1_0.
WARNING: [Synth 8-3332] Sequential element (axi_four_reg_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module axi_four_reg_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1748.938 ; gain = 464.480 ; free physical = 3652 ; free virtual = 6995
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1748.938 ; gain = 464.480 ; free physical = 3528 ; free virtual = 6867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1748.938 ; gain = 464.480 ; free physical = 3528 ; free virtual = 6867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1749.945 ; gain = 465.488 ; free physical = 3524 ; free virtual = 6867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1749.945 ; gain = 465.488 ; free physical = 3524 ; free virtual = 6867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1749.945 ; gain = 465.488 ; free physical = 3524 ; free virtual = 6867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1749.945 ; gain = 465.488 ; free physical = 3524 ; free virtual = 6867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1749.945 ; gain = 465.488 ; free physical = 3524 ; free virtual = 6867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1749.945 ; gain = 465.488 ; free physical = 3524 ; free virtual = 6867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1749.945 ; gain = 465.488 ; free physical = 3524 ; free virtual = 6867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |jtag_axi_0    |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |ila_0      |     1|
|2     |jtag_axi_0 |     1|
|3     |BUFG       |     1|
|4     |LUT1       |     3|
|5     |LUT2       |     5|
|6     |LUT3       |    13|
|7     |LUT4       |    22|
|8     |LUT5       |     6|
|9     |LUT6       |    33|
|10    |FDCE       |    15|
|11    |FDPE       |     2|
|12    |FDRE       |   172|
|13    |FDSE       |     2|
|14    |IBUF       |     2|
|15    |OBUF       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   395|
|2     |  reset_a2s_1                    |reset_a2s               |     2|
|3     |  axi_four_reg_v1_0_int1         |axi_four_reg_v1_0       |   271|
|4     |    axi_four_reg_v1_0_S_AXI_inst |axi_four_reg_v1_0_S_AXI |   229|
|5     |    dividerXbit_1                |dividerXbit             |     8|
|6     |    spi_tx_engine_1              |spi_tx_engine           |    34|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1749.945 ; gain = 465.488 ; free physical = 3524 ; free virtual = 6867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1749.945 ; gain = 128.527 ; free physical = 3582 ; free virtual = 6925
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1749.953 ; gain = 465.488 ; free physical = 3585 ; free virtual = 6928
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/jtag_axi_0/jtag_axi_0.dcp' for cell 'jtag_to_axil_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/ila_0/ila_0.dcp' for cell 'ila_0_1'
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_0_1 UUID: 072396ed-f1be-512b-a261-96ccd288a186 
INFO: [Chipscope 16-324] Core: jtag_to_axil_inst UUID: dcfd6c69-4367-5204-8661-876558b5d274 
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/jtag_axi_0/constraints/jtag_axi.xdc] for cell 'jtag_to_axil_inst/U0'
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/jtag_axi_0/constraints/jtag_axi.xdc] for cell 'jtag_to_axil_inst/U0'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0_1/U0'
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0_1/U0'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_1/U0'
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_1/U0'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/constr/zdb_master.xdc]
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/constr/zdb_master.xdc]
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/constr/debug.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.SPI_BUSWIDTH' because the property does not exist. [/home/petr/Projects/zedboard/wrk/axitest_v10/src/constr/debug.xdc:5]
Resolution: Create this property using create_property command before setting it.
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/constr/debug.xdc]
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 156 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 108 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 29 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 2222.172 ; gain = 937.820 ; free physical = 3238 ; free virtual = 6577
# write_debug_probes -force $outputDir/axitest.ltx
# write_checkpoint -force $outputDir/post_synth
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3236 ; free virtual = 6576
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/zedboard/wrk/axitest_v10/vivado_axitest/_output/post_synth.dcp' has been generated.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3229 ; free virtual = 6572

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d031ae95

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3228 ; free virtual = 6571

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/dbg_hub_CV.0/out/xsdbm.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/dbg_hub_CV.0/out/xsdbm.xdc:13]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/dbg_hub_CV.0/out/xsdbm.xdc:18]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/dbg_hub_CV.0/out/xsdbm.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/dbg_hub_CV.0/out/xsdbm.xdc:21]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/dbg_hub_CV.0/out/xsdbm.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/dbg_hub_CV.0/out/xsdbm.xdc:26]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/dbg_hub_CV.0/out/xsdbm.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/dbg_hub_CV.0/out/xsdbm.xdc:34]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/petr/Projects/zedboard/wrk/axitest_v10/tcl/.Xil/Vivado-3462-petr-rugg/dbg_hub_CV.0/out/xsdbm.xdc:37]
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3206 ; free virtual = 6548
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1790e32e7

Time (s): cpu = 00:01:24 ; elapsed = 00:02:23 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3206 ; free virtual = 6548

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 202144cd0

Time (s): cpu = 00:01:24 ; elapsed = 00:02:24 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3209 ; free virtual = 6552
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1e7447e54

Time (s): cpu = 00:01:25 ; elapsed = 00:02:24 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3209 ; free virtual = 6552
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells

Phase 4 Sweep
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, GCLK_IBUF_inst, from the path connected to top-level port: GCLK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Phase 4 Sweep | Checksum: 1698d1ce9

Time (s): cpu = 00:01:25 ; elapsed = 00:02:24 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3209 ; free virtual = 6552
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 408 cells

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG GCLK_IBUF_1_BUFG_inst to drive 2784 load(s) on clock net GCLK_IBUF_1_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1dda7dc8d

Time (s): cpu = 00:01:25 ; elapsed = 00:02:25 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3206 ; free virtual = 6553
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 15141e33d

Time (s): cpu = 00:01:26 ; elapsed = 00:02:25 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3206 ; free virtual = 6553
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 15141e33d

Time (s): cpu = 00:01:26 ; elapsed = 00:02:25 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3206 ; free virtual = 6553
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3206 ; free virtual = 6553
Ending Logic Optimization Task | Checksum: 15141e33d

Time (s): cpu = 00:01:26 ; elapsed = 00:02:25 . Memory (MB): peak = 2254.188 ; gain = 0.000 ; free physical = 3206 ; free virtual = 6553

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.946 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 13 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 15 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 21504c02d

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3181 ; free virtual = 6528
Ending Power Optimization Task | Checksum: 21504c02d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2495.293 ; gain = 241.105 ; free physical = 3189 ; free virtual = 6536

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21504c02d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3189 ; free virtual = 6536
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 3 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:34 ; elapsed = 00:02:30 . Memory (MB): peak = 2495.293 ; gain = 241.105 ; free physical = 3189 ; free virtual = 6536
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/jtag_axi_0/constraints/jtag_axi_0_impl.xdc] from IP /home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/jtag_axi_0/jtag_axi_0.xci
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/jtag_axi_0/constraints/jtag_axi_0_impl.xdc] for cell 'jtag_to_axil_inst/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/jtag_axi_0/constraints/jtag_axi_0_impl.xdc:69]
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest_v10/src/ip/jtag_axi_0/constraints/jtag_axi_0_impl.xdc] for cell 'jtag_to_axil_inst/U0'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3185 ; free virtual = 6531
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14840348e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3185 ; free virtual = 6531
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3192 ; free virtual = 6538

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10bda9f4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3186 ; free virtual = 6533

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1493ab22a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3178 ; free virtual = 6525

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1493ab22a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3178 ; free virtual = 6525
Phase 1 Placer Initialization | Checksum: 1493ab22a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3178 ; free virtual = 6525

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1feda2e48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3173 ; free virtual = 6519

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3169 ; free virtual = 6511

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1eb0c6cc1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3169 ; free virtual = 6511
Phase 2 Global Placement | Checksum: 1e337f2c7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3171 ; free virtual = 6513

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e337f2c7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3171 ; free virtual = 6513

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24a72dbde

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3170 ; free virtual = 6512

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c5ab1f0e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3170 ; free virtual = 6512

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2105e9797

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3166 ; free virtual = 6512

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f9f87145

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3162 ; free virtual = 6509

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f41eff1c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3162 ; free virtual = 6509

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f41eff1c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3162 ; free virtual = 6509
Phase 3 Detail Placement | Checksum: 1f41eff1c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3162 ; free virtual = 6509

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ffe7d74d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: ffe7d74d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3158 ; free virtual = 6505
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.825. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fe45f9a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3158 ; free virtual = 6505
Phase 4.1 Post Commit Optimization | Checksum: fe45f9a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3158 ; free virtual = 6505

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fe45f9a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3159 ; free virtual = 6506

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fe45f9a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3159 ; free virtual = 6506

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b5d95b68

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3159 ; free virtual = 6506
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b5d95b68

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3159 ; free virtual = 6506
Ending Placer Task | Checksum: 18a2a6234

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3172 ; free virtual = 6519
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3172 ; free virtual = 6519
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3158 ; free virtual = 6514
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/zedboard/wrk/axitest_v10/vivado_axitest/_output/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 92be8518 ConstDB: 0 ShapeSum: f76bdd1c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bb843fa7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3029 ; free virtual = 6375
Post Restoration Checksum: NetGraph: 293f2ab3 NumContArr: 924514f4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bb843fa7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3033 ; free virtual = 6376

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bb843fa7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3014 ; free virtual = 6360

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bb843fa7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3014 ; free virtual = 6360
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f43654c0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3000 ; free virtual = 6346
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.794 | TNS=0.000  | WHS=-0.150 | THS=-23.029|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 22808f4f8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3000 ; free virtual = 6346
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.794 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 22808f4f8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3000 ; free virtual = 6346
Phase 2 Router Initialization | Checksum: 22808f4f8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3000 ; free virtual = 6346

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f2b11a87

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3001 ; free virtual = 6347

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 308
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.544 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a2ee4dde

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2999 ; free virtual = 6346

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.543 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d733ea75

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2999 ; free virtual = 6346
Phase 4 Rip-up And Reroute | Checksum: d733ea75

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2999 ; free virtual = 6346

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d733ea75

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2999 ; free virtual = 6346

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d733ea75

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2999 ; free virtual = 6346
Phase 5 Delay and Skew Optimization | Checksum: d733ea75

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2999 ; free virtual = 6346

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1216fcb03

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2999 ; free virtual = 6346
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.692 | TNS=0.000  | WHS=0.105  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1216fcb03

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2999 ; free virtual = 6346
Phase 6 Post Hold Fix | Checksum: 1216fcb03

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2999 ; free virtual = 6346

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.73703 %
  Global Horizontal Routing Utilization  = 1.18484 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1216fcb03

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2999 ; free virtual = 6346

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1216fcb03

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2998 ; free virtual = 6345

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f45c20d8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2998 ; free virtual = 6345

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.692 | TNS=0.000  | WHS=0.105  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f45c20d8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 2998 ; free virtual = 6345
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3018 ; free virtual = 6365

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3018 ; free virtual = 6365
# write_checkpoint -force $outputDir/post_route
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3003 ; free virtual = 6362
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/zedboard/wrk/axitest_v10/vivado_axitest/_output/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_timing -max_paths 100 -path_type summary -slack_lesser_than 0 -file $outputDir/post_route_setup_timing_violations.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-72] No paths found.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2495.293 ; gain = 0.000 ; free physical = 3020 ; free virtual = 6363
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file ../vivado_axitest/_output/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file ../vivado_axitest/_output/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/petr/Projects/zedboard/wrk/axitest_v10/vivado_axitest/_output/post_imp_drc.rpt.
report_drc completed successfully
# write_vhdl -force $outputDir/DAC_test.vhd
# write_xdc -no_fixed_only -force $outputDir/axitest_impl.xdc
# write_bitstream -force $outputDir/axitest.bit
Command: write_bitstream -force ../vivado_axitest/_output/axitest.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 43 net(s) have no routable loads. The problem bus(es) and/or net(s) are jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0]... and (the first 15 of 41 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 3 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 23629920 bits.
Writing bitstream ../vivado_axitest/_output/axitest.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2742.625 ; gain = 247.332 ; free physical = 2987 ; free virtual = 6330
# write_checkpoint -force $outputDir/write_bitstream_done
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2742.625 ; gain = 0.000 ; free physical = 2971 ; free virtual = 6330
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/zedboard/wrk/axitest_v10/vivado_axitest/_output/write_bitstream_done.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 18 01:12:49 2019...
