<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1025" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1025{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1025{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1025{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1025{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1025{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1025{left:360px;bottom:714px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1025{left:70px;bottom:601px;letter-spacing:0.11px;}
#t8_1025{left:70px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t9_1025{left:70px;bottom:560px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_1025{left:70px;bottom:543px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#tb_1025{left:70px;bottom:526px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_1025{left:70px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_1025{left:70px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#te_1025{left:70px;bottom:462px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_1025{left:70px;bottom:445px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_1025{left:70px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#th_1025{left:70px;bottom:404px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ti_1025{left:70px;bottom:381px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_1025{left:70px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#tk_1025{left:70px;bottom:348px;letter-spacing:-0.15px;}
#tl_1025{left:70px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_1025{left:70px;bottom:308px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_1025{left:70px;bottom:268px;letter-spacing:0.12px;}
#to_1025{left:70px;bottom:244px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tp_1025{left:91px;bottom:225px;letter-spacing:-0.13px;}
#tq_1025{left:164px;bottom:225px;letter-spacing:-0.13px;}
#tr_1025{left:91px;bottom:207px;letter-spacing:-0.13px;}
#ts_1025{left:91px;bottom:189px;letter-spacing:-0.13px;}
#tt_1025{left:91px;bottom:170px;letter-spacing:-0.13px;}
#tu_1025{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tv_1025{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tw_1025{left:393px;bottom:1065px;letter-spacing:-0.11px;}
#tx_1025{left:393px;bottom:1050px;letter-spacing:-0.09px;}
#ty_1025{left:431px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#tz_1025{left:431px;bottom:1050px;letter-spacing:-0.12px;}
#t10_1025{left:431px;bottom:1034px;letter-spacing:-0.15px;}
#t11_1025{left:504px;bottom:1065px;letter-spacing:-0.12px;}
#t12_1025{left:504px;bottom:1050px;letter-spacing:-0.12px;}
#t13_1025{left:504px;bottom:1034px;letter-spacing:-0.17px;}
#t14_1025{left:576px;bottom:1065px;letter-spacing:-0.12px;}
#t15_1025{left:75px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t16_1025{left:162px;bottom:1018px;}
#t17_1025{left:75px;bottom:990px;letter-spacing:-0.15px;}
#t18_1025{left:71px;bottom:828px;letter-spacing:-0.14px;}
#t19_1025{left:70px;bottom:809px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t1a_1025{left:646px;bottom:816px;}
#t1b_1025{left:660px;bottom:809px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t1c_1025{left:85px;bottom:792px;letter-spacing:-0.12px;}
#t1d_1025{left:85px;bottom:775px;letter-spacing:-0.11px;}
#t1e_1025{left:213px;bottom:782px;}
#t1f_1025{left:228px;bottom:775px;letter-spacing:-0.12px;}
#t1g_1025{left:393px;bottom:1011px;letter-spacing:-0.14px;}
#t1h_1025{left:431px;bottom:1011px;letter-spacing:-0.11px;}
#t1i_1025{left:504px;bottom:1011px;letter-spacing:-0.15px;}
#t1j_1025{left:576px;bottom:1011px;letter-spacing:-0.11px;}
#t1k_1025{left:576px;bottom:995px;letter-spacing:-0.12px;}
#t1l_1025{left:75px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_1025{left:75px;bottom:946px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1n_1025{left:393px;bottom:967px;letter-spacing:-0.14px;}
#t1o_1025{left:431px;bottom:967px;letter-spacing:-0.11px;}
#t1p_1025{left:504px;bottom:967px;letter-spacing:-0.15px;}
#t1q_1025{left:576px;bottom:967px;letter-spacing:-0.11px;}
#t1r_1025{left:576px;bottom:950px;letter-spacing:-0.12px;}
#t1s_1025{left:75px;bottom:923px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_1025{left:75px;bottom:901px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1u_1025{left:393px;bottom:923px;letter-spacing:-0.17px;}
#t1v_1025{left:431px;bottom:923px;letter-spacing:-0.14px;}
#t1w_1025{left:504px;bottom:923px;letter-spacing:-0.19px;}
#t1x_1025{left:576px;bottom:923px;letter-spacing:-0.11px;}
#t1y_1025{left:576px;bottom:906px;letter-spacing:-0.12px;}
#t1z_1025{left:75px;bottom:878px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_1025{left:75px;bottom:857px;letter-spacing:-0.15px;}
#t21_1025{left:393px;bottom:878px;letter-spacing:-0.17px;}
#t22_1025{left:431px;bottom:878px;letter-spacing:-0.13px;}
#t23_1025{left:504px;bottom:878px;letter-spacing:-0.17px;}
#t24_1025{left:576px;bottom:878px;letter-spacing:-0.11px;}
#t25_1025{left:576px;bottom:862px;letter-spacing:-0.12px;}
#t26_1025{left:90px;bottom:693px;letter-spacing:-0.14px;}
#t27_1025{left:201px;bottom:693px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t28_1025{left:376px;bottom:693px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t29_1025{left:551px;bottom:693px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2a_1025{left:726px;bottom:693px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2b_1025{left:99px;bottom:668px;letter-spacing:-0.21px;}
#t2c_1025{left:184px;bottom:668px;letter-spacing:-0.12px;}
#t2d_1025{left:367px;bottom:668px;letter-spacing:-0.12px;}
#t2e_1025{left:572px;bottom:668px;letter-spacing:-0.15px;}
#t2f_1025{left:747px;bottom:668px;letter-spacing:-0.11px;}
#t2g_1025{left:95px;bottom:644px;letter-spacing:-0.16px;}
#t2h_1025{left:190px;bottom:644px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2i_1025{left:372px;bottom:644px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2j_1025{left:542px;bottom:644px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2k_1025{left:747px;bottom:644px;letter-spacing:-0.12px;}

.s1_1025{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1025{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1025{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1025{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1025{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1025{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1025{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1025{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1025{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.sa_1025{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1025" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1025Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1025" style="-webkit-user-select: none;"><object width="935" height="1210" data="1025/1025.svg" type="image/svg+xml" id="pdf1025" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1025" class="t s1_1025">PHADDSW—Packed Horizontal Add and Saturate </span>
<span id="t2_1025" class="t s2_1025">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1025" class="t s1_1025">Vol. 2B </span><span id="t4_1025" class="t s1_1025">4-291 </span>
<span id="t5_1025" class="t s3_1025">PHADDSW—Packed Horizontal Add and Saturate </span>
<span id="t6_1025" class="t s4_1025">Instruction Operand Encoding </span>
<span id="t7_1025" class="t s4_1025">Description </span>
<span id="t8_1025" class="t s5_1025">(V)PHADDSW adds two adjacent signed 16-bit integers horizontally from the source and destination operands and </span>
<span id="t9_1025" class="t s5_1025">saturates the signed results; packs the signed, saturated 16-bit results to the destination operand (first operand) </span>
<span id="ta_1025" class="t s5_1025">When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a </span>
<span id="tb_1025" class="t s5_1025">general-protection exception (#GP) will be generated. </span>
<span id="tc_1025" class="t s5_1025">Legacy SSE version: Both operands can be MMX registers. The second source operand can be an MMX register or </span>
<span id="td_1025" class="t s5_1025">a 64-bit memory location. </span>
<span id="te_1025" class="t s5_1025">128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source </span>
<span id="tf_1025" class="t s5_1025">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding YMM destina- </span>
<span id="tg_1025" class="t s5_1025">tion register remain unchanged. </span>
<span id="th_1025" class="t s5_1025">In 64-bit mode, use the REX prefix to access additional registers. </span>
<span id="ti_1025" class="t s5_1025">VEX.128 encoded version: The first source and destination operands are XMM registers. The second source </span>
<span id="tj_1025" class="t s5_1025">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the destination YMM register are </span>
<span id="tk_1025" class="t s5_1025">zeroed. </span>
<span id="tl_1025" class="t s5_1025">VEX.256 encoded version: The first source and destination operands are YMM registers. The second source </span>
<span id="tm_1025" class="t s5_1025">operand can be an YMM register or a 256-bit memory location. </span>
<span id="tn_1025" class="t s4_1025">Operation </span>
<span id="to_1025" class="t s6_1025">PHADDSW (With 64-bit Operands) </span>
<span id="tp_1025" class="t s7_1025">mm1[15-0] </span><span id="tq_1025" class="t s7_1025">= SaturateToSignedWord((mm1[31-16] + mm1[15-0]); </span>
<span id="tr_1025" class="t s7_1025">mm1[31-16] = SaturateToSignedWord(mm1[63-48] + mm1[47-32]); </span>
<span id="ts_1025" class="t s7_1025">mm1[47-32] = SaturateToSignedWord(mm2/m64[31-16] + mm2/m64[15-0]); </span>
<span id="tt_1025" class="t s7_1025">mm1[63-48] = SaturateToSignedWord(mm2/m64[63-48] + mm2/m64[47-32]); </span>
<span id="tu_1025" class="t s6_1025">Opcode/ </span>
<span id="tv_1025" class="t s6_1025">Instruction </span>
<span id="tw_1025" class="t s6_1025">Op/ </span>
<span id="tx_1025" class="t s6_1025">En </span>
<span id="ty_1025" class="t s6_1025">64/32 bit </span>
<span id="tz_1025" class="t s6_1025">Mode </span>
<span id="t10_1025" class="t s6_1025">Support </span>
<span id="t11_1025" class="t s6_1025">CPUID </span>
<span id="t12_1025" class="t s6_1025">Feature </span>
<span id="t13_1025" class="t s6_1025">Flag </span>
<span id="t14_1025" class="t s6_1025">Description </span>
<span id="t15_1025" class="t s7_1025">NP 0F 38 03 /r </span>
<span id="t16_1025" class="t s8_1025">1 </span>
<span id="t17_1025" class="t s7_1025">PHADDSW mm1, mm2/m64 </span>
<span id="t18_1025" class="t s9_1025">NOTES: </span>
<span id="t19_1025" class="t s7_1025">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t1a_1025" class="t sa_1025">® </span>
<span id="t1b_1025" class="t s7_1025">64 and IA-32 Architectures Soft- </span>
<span id="t1c_1025" class="t s7_1025">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="t1d_1025" class="t s7_1025">Registers,” in the Intel </span>
<span id="t1e_1025" class="t sa_1025">® </span>
<span id="t1f_1025" class="t s7_1025">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t1g_1025" class="t s7_1025">RM </span><span id="t1h_1025" class="t s7_1025">V/V </span><span id="t1i_1025" class="t s7_1025">SSSE3 </span><span id="t1j_1025" class="t s7_1025">Add 16-bit signed integers horizontally, pack </span>
<span id="t1k_1025" class="t s7_1025">saturated integers to mm1. </span>
<span id="t1l_1025" class="t s7_1025">66 0F 38 03 /r </span>
<span id="t1m_1025" class="t s7_1025">PHADDSW xmm1, xmm2/m128 </span>
<span id="t1n_1025" class="t s7_1025">RM </span><span id="t1o_1025" class="t s7_1025">V/V </span><span id="t1p_1025" class="t s7_1025">SSSE3 </span><span id="t1q_1025" class="t s7_1025">Add 16-bit signed integers horizontally, pack </span>
<span id="t1r_1025" class="t s7_1025">saturated integers to xmm1. </span>
<span id="t1s_1025" class="t s7_1025">VEX.128.66.0F38.WIG 03 /r </span>
<span id="t1t_1025" class="t s7_1025">VPHADDSW xmm1, xmm2, xmm3/m128 </span>
<span id="t1u_1025" class="t s7_1025">RVM </span><span id="t1v_1025" class="t s7_1025">V/V </span><span id="t1w_1025" class="t s7_1025">AVX </span><span id="t1x_1025" class="t s7_1025">Add 16-bit signed integers horizontally, pack </span>
<span id="t1y_1025" class="t s7_1025">saturated integers to xmm1. </span>
<span id="t1z_1025" class="t s7_1025">VEX.256.66.0F38.WIG 03 /r </span>
<span id="t20_1025" class="t s7_1025">VPHADDSW ymm1, ymm2, ymm3/m256 </span>
<span id="t21_1025" class="t s7_1025">RVM </span><span id="t22_1025" class="t s7_1025">V/V </span><span id="t23_1025" class="t s7_1025">AVX2 </span><span id="t24_1025" class="t s7_1025">Add 16-bit signed integers horizontally, pack </span>
<span id="t25_1025" class="t s7_1025">saturated integers to ymm1. </span>
<span id="t26_1025" class="t s6_1025">Op/En </span><span id="t27_1025" class="t s6_1025">Operand 1 </span><span id="t28_1025" class="t s6_1025">Operand 2 </span><span id="t29_1025" class="t s6_1025">Operand 3 </span><span id="t2a_1025" class="t s6_1025">Operand 4 </span>
<span id="t2b_1025" class="t s7_1025">RM </span><span id="t2c_1025" class="t s7_1025">ModRM:reg (r, w) </span><span id="t2d_1025" class="t s7_1025">ModRM:r/m (r) </span><span id="t2e_1025" class="t s7_1025">N/A </span><span id="t2f_1025" class="t s7_1025">N/A </span>
<span id="t2g_1025" class="t s7_1025">RVM </span><span id="t2h_1025" class="t s7_1025">ModRM:reg (w) </span><span id="t2i_1025" class="t s7_1025">VEX.vvvv (r) </span><span id="t2j_1025" class="t s7_1025">ModRM:r/m (r) </span><span id="t2k_1025" class="t s7_1025">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
