
AVRASM ver. 2.1.52  D:\Workspace\Alarmclock\Alarmclock\Alarm Clock\Alarm Clock\Alarm Clock.asm Wed Apr 15 12:23:49 2015

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Studio 6.0\extensions\Atmel\AVRAssembler\2.1.51.64\AvrAssembler/Include\m32def.inc'
D:\Workspace\Alarmclock\Alarmclock\Alarm Clock\Alarm Clock\Alarm Clock.asm(8): Including file 'C:\Program Files (x86)\Atmel\Atmel Studio 6.0\extensions\Atmel\AVRAssembler\2.1.51.64\AvrAssembler/Include\m32def.inc'
                 
                 /*
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega32.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m32def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega32
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega32
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M32DEF_INC_
                 #define _M32DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega32
                 #pragma AVRPART ADMIN PART_NAME ATmega32
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x95
                 .equ	SIGNATURE_002	= 0x02
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	OCR0	= 0x3c
                 .equ	GICR	= 0x3b
                 .equ	GIFR	= 0x3a
                 .equ	TIMSK	= 0x39
                 .equ	TIFR	= 0x38
                 .equ	SPMCR	= 0x37
                 .equ	TWCR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OSCCAL	= 0x31
                 .equ	OCDR	= 0x31
                 .equ	SFIOR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	ASSR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	UBRRH	= 0x20
                 .equ	UCSRC	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTA	= 0x1b
                 .equ	DDRA	= 0x1a
                 .equ	PINA	= 0x19
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR	= 0x0c
                 .equ	UCSRA	= 0x0b
                 .equ	UCSRB	= 0x0a
                 .equ	UBRRL	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCH	= 0x05
                 .equ	ADCL	= 0x04
                 .equ	TWDR	= 0x03
                 .equ	TWAR	= 0x02
                 .equ	TWSR	= 0x01
                 .equ	TWBR	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDTOE	= 4	; RW
                 .equ	WDDE	= WDTOE	; For compatibility
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; GICR - General Interrupt Control Register
                 .equ	GIMSK	= GICR	; For compatibility
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                 
                 ; GIFR - General Interrupt Flag Register
                 .equ	INTF2	= 5	; External Interrupt Flag 2
                 .equ	INTF0	= 6	; External Interrupt Flag 0
                 .equ	INTF1	= 7	; External Interrupt Flag 1
                 
                 ; MCUCR - General Interrupt Control Register
                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TCCR0 - Timer/Counter Control Register
                 .equ	CS00	= 0	; Clock Select 1
                 .equ	CS01	= 1	; Clock Select 1
                 .equ	CS02	= 2	; Clock Select 2
                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                 .equ	CTC0	= WGM01	; For compatibility
                 .equ	COM00	= 4	; Compare match Output Mode 0
                 .equ	COM01	= 5	; Compare Match Output Mode 1
                 .equ	WGM00	= 6	; Waveform Generation Mode
                 .equ	PWM0	= WGM00	; For compatibility
                 .equ	FOC0	= 7	; Force Output Compare
                 
                 ; TCNT0 - Timer/Counter Register
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0 - Output Compare Register
                 .equ	OCR0_0	= 0	; 
                 .equ	OCR0_1	= 1	; 
                 .equ	OCR0_2	= 2	; 
                 .equ	OCR0_3	= 3	; 
                 .equ	OCR0_4	= 4	; 
                 .equ	OCR0_5	= 5	; 
                 .equ	OCR0_6	= 6	; 
                 .equ	OCR0_7	= 7	; 
                 
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0	= 1	; Output Compare Flag 0
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 ; TCCR2 - Timer/Counter2 Control Register
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM21	= 3	; Clear Timer/Counter2 on Compare Match
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Output Mode bit 0
                 .equ	COM21	= 5	; Compare Output Mode bit 1
                 .equ	WGM20	= 6	; Pulse Width Modulator Enable
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2 - Timer/Counter2 Output Compare Register
                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	FOC1B	= 2	; Force Output Compare 1B
                 .equ	FOC1A	= 3	; Force Output Compare 1A
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	CTC1	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** USART ************************
                 ; UDR - USART I/O Data Register
                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSRA - USART Control and Status Register A
                 .equ	USR	= UCSRA	; For compatibility
                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                 .equ	U2X	= 1	; Double the USART transmission speed
                 .equ	UPE	= 2	; Parity Error
                 .equ	PE	= UPE	; For compatibility
                 .equ	DOR	= 3	; Data overRun
                 .equ	FE	= 4	; Framing Error
                 .equ	UDRE	= 5	; USART Data Register Empty
                 .equ	TXC	= 6	; USART Transmitt Complete
                 .equ	RXC	= 7	; USART Receive Complete
                 
                 ; UCSRB - USART Control and Status Register B
                 .equ	UCR	= UCSRB	; For compatibility
                 .equ	TXB8	= 0	; Transmit Data Bit 8
                 .equ	RXB8	= 1	; Receive Data Bit 8
                 .equ	UCSZ2	= 2	; Character Size
                 .equ	CHR9	= UCSZ2	; For compatibility
                 .equ	TXEN	= 3	; Transmitter Enable
                 .equ	RXEN	= 4	; Receiver Enable
                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSRC - USART Control and Status Register C
                 .equ	UCPOL	= 0	; Clock Polarity
                 .equ	UCSZ0	= 1	; Character Size
                 .equ	UCSZ1	= 2	; Character Size
                 .equ	USBS	= 3	; Stop Bit Select
                 .equ	UPM0	= 4	; Parity Mode Bit 0
                 .equ	UPM1	= 5	; Parity Mode Bit 1
                 .equ	UMSEL	= 6	; USART Mode Select
                 .equ	URSEL	= 7	; Register Select
                 
                 .equ	UBRRHI	= UBRRH	; For compatibility
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                 .equ	ADFR	= ADATE	; For compatibility
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; SFIOR - Special Function IO Register
                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 .equ	SM0	= 4	; Sleep Mode Select
                 .equ	SM1	= 5	; Sleep Mode Select
                 .equ	SM2	= 6	; Sleep Mode Select
                 .equ	SE	= 7	; Sleep Enable
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	MCUSR	= MCUCSR	; For compatibility
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; SFIOR - Special Function IO Register
                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1&0
                 .equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PUD	= 2	; Pull-up Disable
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCR - Store Program Memory Control Register
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write secion read enable
                 .equ	ASRE	= RWWSRE	; For compatibility
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	ASB	= RWWSB	; For compatibility
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler bits
                 .equ	TWPS1	= 1	; TWI Prescaler bits
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                 .equ	IOEND	= 0x003f
                 .equ	SRAM_START	= 0x0060
                 .equ	SRAM_SIZE	= 2048
                 .equ	RAMEND	= 0x085f
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x03ff
                 .equ	EEPROMEND	= 0x03ff
                 .equ	EEADRBITS	= 10
                 #pragma AVRPART MEMORY PROG_FLASH 32768
                 #pragma AVRPART MEMORY EEPROM 1024
                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0x3800
                 .equ	NRWW_STOP_ADDR	= 0x3fff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0x37ff
                 .equ	PAGESIZE	= 64
                 .equ	FIRSTBOOTSTART	= 0x3f00
                 .equ	SECONDBOOTSTART	= 0x3e00
                 .equ	THIRDBOOTSTART	= 0x3c00
                 .equ	FOURTHBOOTSTART	= 0x3800
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                 .equ	OC2addr	= 0x0008	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x000a	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x000c	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x000e	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x0010	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x0012	; Timer/Counter1 Overflow
                 .equ	OC0addr	= 0x0014	; Timer/Counter0 Compare Match
                 .equ	OVF0addr	= 0x0016	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0018	; Serial Transfer Complete
                 .equ	URXCaddr	= 0x001a	; USART, Rx Complete
                 .equ	UDREaddr	= 0x001c	; USART Data Register Empty
                 .equ	UTXCaddr	= 0x001e	; USART, Tx Complete
                 .equ	ADCCaddr	= 0x0020	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x0022	; EEPROM Ready
                 .equ	ACIaddr	= 0x0024	; Analog Comparator
                 .equ	TWIaddr	= 0x0026	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                 
                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                 
                 #endif  /* _M32DEF_INC_ */
                 
                 
                  * Alarm_Clock.asm
                  *
                  *  Created: 10-4-2015 16:02:57
                  *   Author: Rick
                  */ 
                 
                  .include "m32def.inc"
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega32.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m32def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega32
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega32
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M32DEF_INC_
                 
                 #endif  /* _M32DEF_INC_ */
                 
                 
                  .def parts	= r15		; Parts of a second
                  .def secs = r16		; Seconds count
                  .def mins = r17		; Minutes count
                  .def hours = r18		; Hours count
                 
                  .def temp = r19		; Save temporary values
                  .def temp2 = r20		; Save secondairy temp values
                 
                  .def alarmsecs = r21	; Seconds alarm is set on
                  .def alarmmins = r22	; Minutes alarm is set on
                  .def alarmhours = r23  ; Hours alarm is set on
                 
                  .def state = r24		; Stores diffrents display states
                  .def setting = r25		; Stores the button settings
                 
                  .org 0x0000			; On reset 
000000 c00e       rjmp init				; Jump to init
                 
                  .org OC1Aaddr			; On internalinterupt
00000e c025       rjmp TIMER1_COMP_ISR	; Call the Interupt Service Routine: TIMER1_COMP_ISR
                 
                  ; Init program
                  ; Load 0 for default values
                  init:
00000f e000       ldi secs, 0
000010 e010       ldi mins, 0
000011 e020       ldi hours, 0
                 
000012 e050       ldi alarmsecs, 0
000013 e060       ldi alarmmins, 0
000014 e070       ldi alarmhours, 0
                 
000015 e080       ldi state, 0x00			
000016 e291       ldi setting, 0b00100001	
                 
                  ; Init stackpointer
000017 e038       ldi temp, high(RAMEND)	; Load the high value for the stackpointer
000018 bf3e       out SPH, temp			; Output high value for the stackpointer
000019 e53f       ldi temp, low(RAMEND)	; Load the low value for the stackpointer
00001a bf3d       out SPL, temp			; Output low value for the stackpointer
                 
                  ; Init timer settings
                  ; Crystal Hz = 11059200
                  ; Prescaler 256 so 256/11059200 = 0.00002314814
                  ; We need 1 sec so, 1/0.00002314814 = 43200~
                  ; 43200 is the value we need to give to the timer to get 1 sec
                  ; But 1 second is to slow when we need to adjust the time
                  ; So we are dividing the time by 4, every 1/4th of a second it will call the timer
                  ; The value will be 10800 for 1/4 of a second
                 
00001b e23a       ldi temp, high(10800)	; Load the high value for the timer 
00001c bd3b       out OCR1AH, temp		; Output high value for the timer
00001d e330       ldi temp, low(10800)	; Load the low value for the timer
00001e bd3a       out OCR1AL, temp		; Output low value for the timer
                 
                  ; Set prescaler and timer to CTC mode
00001f e03c       ldi temp, (1 << CS12) | (1 << WGM12)		; Set prescaler to 256 and timer to CTC mode
000020 bd3e       out TCCR1B, temp							; Output settings for the prescaler and timer mode
                 
000021 e130       ldi temp, (1 << OCIE1A)					; Enable timer interupt 
000022 bf39       out TIMSK, temp							; Output the interupt enable
                 
                  ; Init switches and external interupt
000023 2733       clr temp
000024 bb31       out DDRD, temp								; Use switches as input
                 
                  ; External interupt settings
000025 e038       ldi temp, (1 << ISC11)						; Use falling edge to generate an interupt
000026 bf35       out MCUCR, temp							; Output these settings
                 
                  ; Enable external interupt					
000027 ec30       ldi temp, (1 << INT1) | (1 << INT0)		; Enable INT1 and INT0
000028 bf3b       out GICR, temp								; Output these settings
                 
000029 9478       sei										; Enable all interupts
                 
                  ; Init reciever / transmitter
00002a 2733       clr temp									; Clear temp so the value is 0x00
00002b bd30       out UBRRH, temp							; Output high value
00002c e233       ldi temp, 35								; Load 35 into temp
00002d b939       out UBRRL, temp							; Output low value
                 
00002e e138       ldi temp, (1 << RXEN) | (1 << TXEN)		; Enable receiver/tranmitter
00002f b93a       out UCSRB, temp							; Output these settings
                 
000030 e83e       ldi temp, (1 << URSEL) | (1 << USBS) | (3 << UCSZ0) ; Frameformat: 8data, 2stop bit
000031 bd30       out UCSRC, temp
000032 e030       ldi temp, 0x00
                 
                  loop:
000033 cfff      	rjmp loop			; Wait for interupts
                  
                  ; Internal interupt
                  TIMER1_COMP_ISR:				; ISR wordt elke seconde aangeroepen
000034 e830      	ldi temp, 0x80				; Load 0x80 in to temp
000035 d006      	rcall transmit				; Send 0x80 to the display to remove so far send bytes
000036 d0c8      	rcall checkSwitches			; Listen to the switches
000037 d04d      	rcall displayTime			; Display the time/timesettings
000038 d00e      	rcall sendTime				; Handle the time on the display
000039 d050      	rcall checkAlarm			; Check if the alarm should go off
00003a d008      	rcall sendState				; Send the state of the 7th byte
00003b 9518      	reti						; Return from interupt
                  
                  ; Transmit data
                  transmit:
00003c 9b5d          sbis UCSRA, UDRE	; wait for an empty transmit buffer 
00003d cffe      	rjmp transmit		; This is skipped when UDRE flag is cleared, if not then it jumps back to transmit
00003e b93c      	out UDR, temp		; Send the temp date over Tx
00003f 9508      	ret					; Return from subroutine
                  
                  updateState:
000040 e036      	ldi temp, 0b00000110	; Load 6 into temp
000041 2783      	eor state, temp			; Preform an exlusive OR 
000042 9508      	ret
                  
                  sendState:				
000043 dffc      	rcall updateState		; Before the state is send it has to be updated		
000044 2f38      	mov temp, state			; Copy the state to temp so it can be send away with transmit
000045 dff6      	rcall transmit			; Send the state to the device
000046 9508      	ret
                  
                  sendTime:
000047 3290      	cpi setting, 32		; Check if the 5 bit is set in setting
000048 f43c      	brge setTime		; If its equal or greater then the time needs to be set
000049 2f32      	mov temp, hours		; Copy hours into temp
00004a d07d      	rcall splitNumber	; Separate the numbers and send them to display
00004b 2f31      	mov temp, mins		; Copy minutes into temp
00004c d07b      	rcall splitNumber	; Separate the numbers and send them to display
00004d 2f30      	mov temp, secs		; Copy seconds into temp
00004e d079      	rcall splitNumber	; Separate the numbers and send them to display
00004f 9508      	ret
                  
                  ; Time configuring subroutines
                  setTime:
000050 fd90      	sbrc setting, 0			; Check if the 0 bit is cleared
000051 c009      	rjmp adjustSecs			; Jump to the adjust seconds routine
000052 fd91      	sbrc setting, 1			; Check if the 1 bit is cleared 
000053 c00f      	rjmp adjustMins			; Jump to the adjust minutes routine
000054 fd92      	sbrc setting, 2			; Check if the 2 bit is cleared
000055 c016      	rjmp adjustHours		; Jump to the adjust hours routine
000056 fd93      	sbrc setting, 3			; Check if the 3 bit is cleared
000057 c01c      	rjmp adjustAlarmMins	; Jump to the adjust alarm minutes routine
000058 fd94      	sbrc setting, 4			; Check if the 4 bit is cleared
000059 c023      	rjmp adjustAlarmHours
00005a 9508      	ret
                 
                  adjustSecs:
00005b e030      	ldi temp, 0				; Load 0 into temp
00005c dfdf      	rcall transmit			; Send empty byte away left hour (i.e. Blink once)
00005d dfde      	rcall transmit			; Send empty byte away right hour (i.e. Blink once)
00005e dfdd      	rcall transmit			; Send empty byte away left min (i.e. Blink once)
00005f dfdc      	rcall transmit			; Send empty byte away right min (i.e. Blink once)
000060 2f30      	mov temp, secs			; Load seconds into temp
000061 d066      	rcall splitNumber		; Send the seconds away
000062 9508      	ret
                 
                  adjustMins:
000063 e030      	ldi temp, 0				; Load 0 into temp
000064 dfd7      	rcall transmit			; Send empty byte away left hour (i.e. Blink once)
000065 dfd6      	rcall transmit			; Send empty byte away right hour (i.e. Blink once)
000066 2f31      	mov temp, mins			; Load the minutes into temp
000067 d060      	rcall splitNumber		; Send the minutes away
000068 e030      	ldi temp, 0				; Load 0 into temp
000069 dfd2      	rcall transmit			; Send empty byte away left sec (i.e. Blink once)
00006a dfd1      	rcall transmit			; Send empty byte away right sec (i.e. Blink once)
00006b 9508      	ret			
                 
                  adjustHours:
00006c 2f32      	mov temp, hours			; Load the hours into temp
00006d d05a      	rcall splitNumber		; rcall splitnumber
00006e e030      	ldi temp, 0				; Load 0 into temp
00006f dfcc      	rcall transmit			; Send empty byte away left min (i.e. Blink once)
000070 dfcb      	rcall transmit			; Send empty byte away right min (i.e. Blink once)
000071 dfca      	rcall transmit			; Send empty byte away left sec (i.e. Blink once)
000072 dfc9      	rcall transmit			; Send empty byte away right sec (i.e. Blink once)
000073 9508      	ret
                 
                  adjustAlarmMins:
000074 e030      	ldi temp, 0				; Load 0 into temp
000075 dfc6      	rcall transmit			; Send empty byte away left hour (i.e. Blink once)
000076 dfc5      	rcall transmit			; Send empty byte away right hour (i.e. Blink once)
000077 2f36      	mov temp, alarmmins		; Load the alarmminutes into temp
000078 d04f      	rcall splitNumber		; Send the alarmminutes away
000079 e030      	ldi temp, 0				; Load 0 into temp
00007a dfc1      	rcall transmit			; Send empty byte away left sec (i.e. Blink once)
00007b dfc0      	rcall transmit			; Send empty byte away right sec (i.e. Blink once)
00007c 9508      	ret		
                 
                  adjustAlarmHours:
00007d 2f37      	mov temp, alarmhours	; Load the hours into temp
00007e d049      	rcall splitNumber		; rcall splitnumber
00007f e030      	ldi temp, 0				; Load 0 into temp
000080 dfbb      	rcall transmit			; Send empty byte away left min (i.e. Blink once)
000081 dfba      	rcall transmit			; Send empty byte away right min (i.e. Blink once)
000082 dfb9      	rcall transmit			; Send empty byte away left sec (i.e. Blink once)
000083 dfb8      	rcall transmit			; Send empty byte away right sec (i.e. Blink once)
000084 9508      	ret
                 
                  displayTime:
000085 3098      	cpi setting, 8		; Check if setting is equal to 8 (3rd bit)
000086 f078      	brlo incTime		; If its lower than 8 continue with increasing the time
000087 e130      	ldi temp, 16		; Load 4th bit into temp
000088 2793      	eor setting, temp	; Exclusive OR setting with temp to get the right output
000089 9508      	ret
                 
                  checkAlarm:
00008a ff80      	sbrs state, 0			; Check if alarm alarm is set
00008b c007      	rjmp noAlarm			; If not been set jump to noAlarm
00008c 1705      	cp secs, alarmsecs		; Check if the current seconds match the set seconds of the alarm
00008d f429      	brne noAlarm			; If not equal jump to noAlarm
00008e 1716      	cp mins, alarmmins		; Check if the current minutes match the set minutes of the alarm
00008f f419      	brne noAlarm			; If not equal jump to noAlarm
000090 1727      	cp hours, alarmhours	; Check if the current hours match the set hours of the alarm
000091 f409      	brne noAlarm			; If not equal jump to noAlarm
000092 d001      	rcall soundAlarm		; If eveything passes then sound the alarm
                 	
                  noAlarm:		
000093 9508      	ret						; Alarm should not go off, return from interupt
                 
                  soundAlarm:
000094 6088      	sbr state, 0b0001000	; Set 3 bits in the state register (toggle alarm buzzer)
000095 9508      	ret						
                 
                  ; Increase time subroutines
                  ; These routines manage the timetable's 
                  incTime:
000096 e040      	ldi temp2, 0		; Load 0 for comparison
000097 d007      	rcall incParts		; Increase the parts to make a whole second after 4 interupts
000098 1334      	cpse temp, temp2	; Skip next part if temp isnt 1 (i.e. parts have not reached 4)
000099 d00d      	rcall incSecs		; Increase seconds
00009a 1334      	cpse temp, temp2	; Skip next part if temp isnt 1 (i.e. seconds have not reached 60)
00009b d012      	rcall incMins		; Increase minutes
00009c 1334      	cpse temp, temp2	; Skip next part if temp isnt 1 (i.e. minutes have not reached 60)
00009d d017      	rcall incHours		; Increase hours
00009e 9508      	ret
                 
                  incParts:
00009f 94f3      	inc parts			; Increment the parts with 1
0000a0 2d3f      	mov temp, parts		; Copy the parts into temp
0000a1 3034      	cpi temp, 4			; Check if parts equals 4 (4 times a part equals one second(interupt timing))
0000a2 e030      	ldi temp, 0			; Clear temp
0000a3 f411      	brne nextPart		; If not equal continue with counting parts
0000a4 24ff      	clr parts			; Clear parts when it reached 4
0000a5 e031      	ldi temp, 1			; Load temp with 1 for incTime
                 
                  nextPart:
0000a6 9508          ret					; Return from subroutine				
                 
                  incSecs:
0000a7 e030      	ldi temp, 0			; Load 0 into temp for resetting secs when needed
0000a8 9503      	inc secs			; Increment seconds with one
0000a9 330c      	cpi secs, 60		; Check if seconds reached 60
0000aa f411      	brne nextSec		; Branch if secs not equal to 60 to skip clearing
0000ab 2700      	clr secs			; Clear secs (We reached 60)
0000ac e031      	ldi temp, 1			; Load with 1 for incTime
                  
                  nextSec:
0000ad 9508      	ret					; Return from subroutine
                 
                  incMins:
0000ae e030      	ldi temp, 0			; Load 0 to clear temp
0000af 9513      	inc mins			; Increment minutes with one
0000b0 331c      	cpi mins, 60		; Check if minutes reached 60
0000b1 f411      	brne nextMin		; Branch if mins not equal to 60 to skip clearing
0000b2 2711      	clr mins			; Clear minutes (We reached 60)
0000b3 e031      	ldi temp, 1			; Load with 1 for incTime
                 
                  nextMin:
0000b4 9508      	ret					; Return from subroutine
                 
                   incHours:
0000b5 e030      	ldi temp, 0			; Load 0 to clear temp
0000b6 9523      	inc hours			; Increment hours with one
0000b7 3128      	cpi hours, 24		; Check if hours reached 24
0000b8 f411      	brne nextHour		; Branch if hours not equal to 24 to skip clearing
0000b9 2722      	clr hours			; Clear hours (We reached 24)
0000ba e031      	ldi temp, 1			; Load with 1 for incTime
                 
                  nextHour:
0000bb 9508      	ret					; Return from subroutine
                 
                  incAlarmMins:
0000bc e030      	ldi temp, 0			; Load 0 to clear temp
0000bd 9563      	inc alarmmins		; Increment alarm minutes with one
0000be 336c      	cpi alarmmins, 60	; Check if alarm minutes reached 60
0000bf f409      	brne nextAlarmMin	; Branch if alarm mins not equal to 60 to skip clearing
0000c0 2766      	clr alarmmins		; Clear alarm minutes (We reached 60)
                 
                  nextAlarmMin:
0000c1 9508      	ret					; Return from subroutine
                 
                  incAlarmHours:
0000c2 e030      	ldi temp, 0				; Load 0 to clear temp
0000c3 9573      	inc alarmhours			; Increment alarm hours with one
0000c4 3178      	cpi alarmhours, 24		; Check if alarm hours reached 24
0000c5 f409      	brne nextAlarmHour		; Branch if alarm hours not equal to 24 to skip clearing
0000c6 2777      	clr alarmhours			; Clear alarm hours (We reached 24)
                 
                  nextAlarmHour:
0000c7 9508      	ret					; Return from subroutine
                 
                  ; Split number subroutine
                  ; This routine splits the number into 2 parts that are 0 through 9 (i.e. 43 = 4 and 3)
                  splitNumber:			
0000c8 2f43      	mov temp2, temp			; Copy temp to temp2 for
0000c9 2733      	clr temp				; Empty temp
                 
                 	splitting:		
0000ca 304a      		cpi temp2, 10			; Check if temp2 equals to 10
0000cb f018      		brlo sendNumberPart		; If lower than 10 jump to sendNumberPart
0000cc 504a      		subi temp2, 10			; subtract 10 from temp 2
0000cd 9533      		inc temp				; Increment temp by one (i.e. 10th of a number)
0000ce cffb      		rjmp splitting			; Jump back to splitting to continue splitting of number (i.e. /10)
                 
                 	sendNumberPart:
0000cf d003      		rcall sendNumber		; Send the number currently in temp (the number devided by 10)
0000d0 2f34      		mov temp, temp2			; Copy temp2 to temp (the number lower than 10)
0000d1 d001      		rcall sendNumber		; Send the number to display
                 
0000d2 9508      	ret
                  
                  ; Send number subroutine
                  ; This routine generates the segments to show on the display
                  ; Also calls transmit to send it to the display
                  sendNumber:
0000d3 3030      	cpi temp, 0				; Check if temp equals 0
0000d4 f411      	brne numberOne			; If temp is not 0 continue with 1
0000d5 e737      	ldi temp, 0b01110111	; Load segments for 0 into temp
0000d6 c026      	rjmp numberDone			; Jump to numberDone if this is te right number	
                 
                 	numberOne:
0000d7 3031      		cpi temp, 1				; Check if temp equals 1
0000d8 f411      		brne numberTwo			; If temp is not 1 continue with 2
0000d9 e234      		ldi temp, 0b00100100	; Load the segments for 1 into temp
0000da c022      		rjmp numberDone			; Jump to numberDone if this is te right number	
                 
                 	numberTwo:
0000db 3032      		cpi temp, 2				; Check if temp equals 2
0000dc f411      		brne numberThree		; If temp is not 2 continue with 3
0000dd e53d      		ldi temp, 0b01011101	; Load the segments for 2 into temp
0000de c01e      		rjmp numberDone			; Jump to numberDone if this is te right number	
                 
                 	numberThree:
0000df 3033      		cpi temp, 3				; Check if temp equals 3
0000e0 f411      		brne numberFour			; If temp is not 3 continue with 4
0000e1 e63d      		ldi temp, 0b01101101	; Load the segments for 3 into temp
0000e2 c01a      		rjmp numberDone			; Jump to numberDone if this is te right number	
                 
                 	numberFour:
0000e3 3034      		cpi temp, 4				; Check if temp equals 4
0000e4 f411      		brne numberFive			; If temp is not 4 continue with 5
0000e5 e23e      		ldi temp, 0b00101110	; Load the segments for 4 into temp
0000e6 c016      		rjmp numberDone			; Jump to numberDone if this is te right number	
                 	
                 	numberFive:			
0000e7 3035      		cpi temp, 5				; Check if temp equals 5
0000e8 f411      		brne numberSix			; If temp is not 5 continue with 6
0000e9 e63b      		ldi temp, 0b01101011	; Load the segments for 6 into temp
0000ea c012      		rjmp numberDone			; Jump to numberDone if this is te right number
                 
                 	numberSix:				
0000eb 3036      		cpi temp, 6				; Check if temp equals 6
0000ec f411      		brne numberSeven		; If temp is not 6 continue with 7
0000ed e73b      		ldi temp, 0b01111011	; Load the segments for 6 into temp
0000ee c00e      		rjmp numberDone			; Jump to numberDone if this is te right number
                 	
                 	numberSeven:
0000ef 3037      		cpi temp, 7				; Check if temp equals 7
0000f0 f411      		brne numberEight		; If temp is not 7 continue with 8
0000f1 e235      		ldi temp, 0b00100101	; Load the segments for 7 into temp	
0000f2 c00a      		rjmp numberDone			; Jump to numberDone if this is te right number
                 
                 	numberEight:
0000f3 3038      		cpi temp, 8				; Check if temp equals 8
0000f4 f411      		brne numberNine			; If temp is not 8 continue with 9
0000f5 e73f      		ldi temp, 0b01111111	; Load the segments for 8 into temp
0000f6 c006      		rjmp numberDone			; Jump to numberDone if this is te right number
                 
                 	numberNine:
0000f7 3039      		cpi temp, 9				; Check if temp equals 9
0000f8 f411      		brne numberClear		; If temp is not 9 go to numberTen
0000f9 e63f      		ldi temp, 0b01101111	; Load the segments for 9 into temp
0000fa c002      		rjmp numberDone			; Jump to numberDone if this is te right number
                 
                 	numberClear:
0000fb e030      		ldi temp, 0b00000000	; Send nothing to indicate something goes wrong
0000fc c000      		rjmp numberDone			; Jump to numberDone 	
                 
                  numberDone:
0000fd df3e      	rcall transmit			; Tranmit segment with the right bytes
0000fe 9508      	ret
                 	
                  ; Switch routines
                  ; External input will be done by these routines	
                  checkSwitches:
0000ff b339      	in temp, PINA			; Read port A as input (Switches)
000100 3f3e      	cpi temp, 0xfe			; Check if switch 0 is pressed
000101 f049      	breq switchZero			; Branch to switch 0 subroutine
000102 3f3d      	cpi temp, 0xfd			; Check if switch 1 is pressed
000103 f0f9      	breq switchOne			; Branch to switch 1 subroutine
000104 9508      	ret
                 
                  alarmOff:
000105 7f86      	cbr state, 0b00001001	; Turn all bits off to make the alarm stop
000106 9508      	ret
                 
                  toggleAlarm:
000107 e031      	ldi temp, 0b00000001	; Load the indicator bit
000108 ff83      	sbrs state, 3			; Check if the alarm is sounding or not
000109 2783      	eor state, temp			; Skip if the alarm is sounder else turn off the indicator bit
00010a 9508      	ret				
                 
                  switchZero:
00010b dff9      	rcall alarmOff				; Turn off the alarm when its sounding
00010c ff95      	sbrs setting, 5				; Check if the first 2 bits are set 
00010d 9508      	ret							; If set then return from subroutine
00010e fd90      	sbrc setting, 0 			; Check if the 0 bit is cleared
00010f c009      	rjmp buttonIncSecs			; If its not cleared increase seconds
000110 fd91      	sbrc setting, 1				; Check if the 1 bit is cleared 
000111 c009      	rjmp buttonIncMins			; If its not cleared increase minutes
000112 fd92      	sbrc setting, 2				; Check if the 2 bit is cleared
000113 c009      	rjmp buttonIncHours			; If its not cleared increase hours
000114 fd93      	sbrc setting, 3				; Check if the 3 bit is cleared
000115 c009      	rjmp buttonIncAlarmMins		; If its not cleared increase alarm minutes
000116 fd94      	sbrc setting, 4				; Check if the 4 bit is cleared 
000117 c009      	rjmp buttonIncAlarmHours	; If its not cleared increase alarm hours
000118 9508      	ret
                 
                  buttonIncSecs:
000119 df8d      	rcall incSecs			; Increase seconds by calling the incSec routine
00011a 9508      	ret
                  
                  buttonIncMins:
00011b df92      	rcall incMins			; Increase minutes by calling the incMins routine
00011c 9508      	ret
                 
                  buttonIncHours:
00011d df97      	rcall incHours			; Increase hours by calling the incHours routine
00011e 9508      	ret
                 
                  buttonIncAlarmMins:		
00011f df9c      	rcall incAlarmMins		; Increase alarm minutes by calling the incAlarmMins routine
000120 9508      	ret
                 
                  buttonIncAlarmHours:
000121 dfa0      	rcall incAlarmHours		; Increase alarm hours by calling the incAlarmHours routine
000122 9508      	ret
                 
                  switchOne:					
000123 fd93      	sbrc setting, 3		    ; Check if the first 2 bits are cleared
000124 c002      	rjmp checkSetting		; Jump to the checkSetting routine
000125 dfe1      	rcall toggleAlarm		; Toggle the alarm on/off
000126 9508      	ret
                 
                  checkSetting:
000127 fd90      	sbrc setting, 0					; Check if the 0 bit is cleared
000128 c009      	rjmp secsJumpMins				; Jump from seconds to minutes
000129 fd91      	sbrc setting, 1					; Check if the 1st bit is cleared 
00012a c00a      	rjmp minsJumpHours				; Jump from minutes to hours
00012b fd92      	sbrc setting, 2					; Check if the 2nd bit is cleared
00012c c00b      	rjmp hoursJumpAlarmMins			; Jump from hours to alarm minutes
00012d fd93      	sbrc setting, 3					; Check if the 4th bit is cleared
00012e c00c      	rjmp alarmMinsJumpAlarmHours	; Jump from alarm minutes to alarm hours
00012f fd94      	sbrc setting, 4					; Check if the 5th bit is cleared
000130 c00d      	rjmp alarmHoursJumpStart		; Finish hours and start the clock
000131 9508      	ret
                  
                  secsJumpMins:
000132 e033      	ldi temp, 0b00000011	; Load 3 into temp, turn bit 0 off and bit 1 on with EOR
000133 2793      	eor setting, temp		; Preform a Exclusive OR to get the right bits set
000134 9508      	ret
                 
                  minsJumpHours:
000135 e036      	ldi temp, 0b00000110	; Load 6 into temp, turn bit 1 off and bit 2 on with EOR
000136 2793      	eor setting, temp		; Preform a exclusive OR to get the right bits set
000137 9508      	ret
                 
                  hoursJumpAlarmMins:
000138 e03c      	ldi temp, 0b00001100	; Load the 3rd and 5th bit into temp to turn off bit 3 and turn on bit 5
000139 2793      	eor setting, temp		; Preform a exclusive OR to get the right bits set
00013a 9508      	ret
                 
                  alarmMinsJumpAlarmHours:
00013b e138      	ldi temp, 0b00011000	; Load the 5th and 6th bit into temp to turn off bit 5 and turn on bit 6
00013c 2793      	eor setting, temp
00013d 9508      	ret
                 
                  alarmHoursJumpStart:
00013e e090      	ldi setting, 0b00000000	; Load 0 into setting to stop setting time and alarm and let the clock run


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega32" register use summary:
r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   3 
r16:   7 r17:   7 r18:   7 r19: 102 r20:   8 r21:   2 r22:   6 r23:   6 
r24:   8 r25:  26 r26:   0 r27:   0 r28:   0 r29:   0 r30:   0 r31:   0 
x  :   0 y  :   0 z  :   0 
Registers used: 11 out of 35 (31.4%)

"ATmega32" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   2 brge  :   1 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 
brne  :  19 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   0 cbr   :   1 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   9 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   3 cpc   :   0 
cpi   :  21 cpse  :   3 dec   :   0 eor   :   7 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 inc   :   7 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  58 lds   :   0 lpm   :   0 lsl   :   0 
lsr   :   0 mov   :  12 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  14 pop   :   0 
push  :   0 rcall :  51 ret   :  39 reti  :   1 rjmp  :  33 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   1 
sbiw  :   0 sbr   :   1 sbrc  :  16 sbrs  :   3 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   0 subi  :   1 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 25 out of 113 (22.1%)

"ATmega32" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000280    614      0    614   32768   1.9%
[.dseg] 0x000060 0x000060      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
