ISim log file
Running: /media/sf_SharedWork/mmips/workspace/testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /media/sf_SharedWork/mmips/workspace/testbench_isim_beh.wdb 
ISim P.28xd (signature 0x54af6ca1)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Finished in     2106060 cycles

Stopped at time : 210606101 ns : File "/media/sf_SharedWork/mmips/verilog/testbench.v" Line 132
# exit 0
