Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Thu Oct 22 18:36:45 2020
| Host         : DESKTOP-7MFM3D9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_lab9_timing_summary_routed.rpt -pb top_lab9_timing_summary_routed.pb -rpx top_lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.638        0.000                      0                    8        0.430        0.000                      0                    8        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.638        0.000                      0                    8        0.430        0.000                      0                    8        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 my_register0/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.623ns (37.472%)  route 2.708ns (62.528%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    my_register0/CLK
    SLICE_X1Y12          FDCE                                         r  my_register0/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  my_register0/Q_reg[2]/Q
                         net (fo=3, routed)           1.043     6.655    my_register0/Q[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  my_register0/__5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.779    my_alu/S[2]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.177 r  my_alu/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    my_alu/__5_carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.399 r  my_alu/__5_carry__0/O[0]
                         net (fo=1, routed)           0.858     8.256    my_register0/data0[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.299     8.555 r  my_register0/Q[4]_i_2/O
                         net (fo=1, routed)           0.807     9.363    my_register0/Q[4]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.124     9.487 r  my_register0/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     9.487    my_register1/D[4]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.031    15.125    my_register1/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 my_register0/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.747ns (41.296%)  route 2.483ns (58.704%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    my_register0/CLK
    SLICE_X1Y12          FDCE                                         r  my_register0/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  my_register0/Q_reg[2]/Q
                         net (fo=3, routed)           1.043     6.655    my_register0/Q[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  my_register0/__5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.779    my_alu/S[2]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.177 r  my_alu/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    my_alu/__5_carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.490 r  my_alu/__5_carry__0/O[3]
                         net (fo=1, routed)           0.641     8.131    my_register0/data0[7]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.306     8.437 r  my_register0/Q[7]_i_2/O
                         net (fo=1, routed)           0.799     9.236    my_register0/Q[7]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.150     9.386 r  my_register0/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     9.386    my_register1/D[7]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.075    15.169    my_register1/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 my_register0/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.739ns (43.082%)  route 2.298ns (56.918%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    my_register0/CLK
    SLICE_X1Y12          FDCE                                         r  my_register0/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  my_register0/Q_reg[2]/Q
                         net (fo=3, routed)           1.043     6.655    my_register0/Q[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  my_register0/__5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.779    my_alu/S[2]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.177 r  my_alu/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    my_alu/__5_carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.511 r  my_alu/__5_carry__0/O[1]
                         net (fo=1, routed)           0.415     7.926    my_register0/data0[5]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.303     8.229 r  my_register0/Q[5]_i_2/O
                         net (fo=1, routed)           0.839     9.068    my_register0/Q[5]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.124     9.192 r  my_register0/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     9.192    my_register1/D[5]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.032    15.126    my_register1/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 my_register0/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.390ns (35.781%)  route 2.495ns (64.219%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    my_register0/CLK
    SLICE_X1Y12          FDCE                                         r  my_register0/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  my_register0/Q_reg[2]/Q
                         net (fo=3, routed)           1.043     6.655    my_register0/Q[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  my_register0/__5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.779    my_alu/S[2]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.131 r  my_alu/__5_carry/O[3]
                         net (fo=1, routed)           0.641     7.772    my_register0/data0[3]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.306     8.078 r  my_register0/Q[3]_i_2/O
                         net (fo=1, routed)           0.810     8.888    my_register0/Q[3]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.152     9.040 r  my_register0/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     9.040    my_register1/D[3]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.075    15.169    my_register1/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 my_register0/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.254ns (34.430%)  route 2.388ns (65.570%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    my_register0/CLK
    SLICE_X1Y12          FDCE                                         r  my_register0/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  my_register0/Q_reg[2]/Q
                         net (fo=3, routed)           1.043     6.655    my_register0/Q[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  my_register0/__5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.779    my_alu/S[2]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.027 r  my_alu/__5_carry/O[2]
                         net (fo=1, routed)           0.408     7.434    my_register0/data0[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.302     7.736 r  my_register0/Q[2]_i_2/O
                         net (fo=1, routed)           0.937     8.673    my_register0/Q[2]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.124     8.797 r  my_register0/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.797    my_register1/D[2]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.031    15.125    my_register1/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 my_register0/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 1.639ns (45.779%)  route 1.941ns (54.221%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    my_register0/CLK
    SLICE_X1Y12          FDCE                                         r  my_register0/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  my_register0/Q_reg[2]/Q
                         net (fo=3, routed)           1.043     6.655    my_register0/Q[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.779 r  my_register0/__5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.779    my_alu/S[2]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.177 r  my_alu/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    my_alu/__5_carry_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.416 r  my_alu/__5_carry__0/O[2]
                         net (fo=1, routed)           0.341     7.757    my_register0/data0[6]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.302     8.059 r  my_register0/Q[6]_i_2/O
                         net (fo=1, routed)           0.557     8.616    my_register0/Q[6]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.120     8.736 r  my_register0/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     8.736    my_register1/D[6]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.075    15.169    my_register1/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 my_register0/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 1.459ns (41.424%)  route 2.063ns (58.576%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    my_register0/CLK
    SLICE_X0Y12          FDCE                                         r  my_register0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  my_register0/Q_reg[0]/Q
                         net (fo=3, routed)           0.683     6.295    my_alu/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.843 r  my_alu/__5_carry/O[1]
                         net (fo=1, routed)           0.581     7.424    my_register0/data0[1]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.303     7.727 r  my_register0/Q[1]_i_2/O
                         net (fo=1, routed)           0.798     8.525    my_register0/Q[1]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.152     8.677 r  my_register0/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     8.677    my_register1/D[1]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.075    15.169    my_register1/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.774ns  (required time - arrival time)
  Source:                 my_register0/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 1.250ns (39.141%)  route 1.944ns (60.859%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.155    my_register0/CLK
    SLICE_X0Y12          FDCE                                         r  my_register0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  my_register0/Q_reg[0]/Q
                         net (fo=3, routed)           0.683     6.295    my_alu/S[0]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.666 r  my_alu/__5_carry/O[0]
                         net (fo=1, routed)           0.858     7.523    my_register0/data0[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.299     7.822 r  my_register0/Q[0]_i_2/O
                         net (fo=1, routed)           0.403     8.225    my_register0/Q[0]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.124     8.349 r  my_register0/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     8.349    my_register1/D[0]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.514    14.855    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.029    15.123    my_register1/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  6.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 my_register0/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.231ns (43.182%)  route 0.304ns (56.818%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.475    my_register0/CLK
    SLICE_X0Y12          FDCE                                         r  my_register0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  my_register0/Q_reg[0]/Q
                         net (fo=3, routed)           0.162     1.779    my_register0/Q[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  my_register0/Q[0]_i_2/O
                         net (fo=1, routed)           0.142     1.965    my_register0/Q[0]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     2.010 r  my_register0/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.010    my_register1/D[0]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.091     1.580    my_register1/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 my_register0/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.230ns (39.153%)  route 0.357ns (60.847%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.475    my_register0/CLK
    SLICE_X0Y12          FDCE                                         r  my_register0/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  my_register0/Q_reg[1]/Q
                         net (fo=3, routed)           0.078     1.694    my_register0/Q[1]
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.739 r  my_register0/Q[1]_i_2/O
                         net (fo=1, routed)           0.279     2.019    my_register0/Q[1]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.044     2.063 r  my_register0/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.063    my_register1/D[1]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[1]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.107     1.596    my_register1/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 my_register0/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.231ns (37.159%)  route 0.391ns (62.841%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.475    my_register0/CLK
    SLICE_X0Y12          FDCE                                         r  my_register0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  my_register0/Q_reg[3]/Q
                         net (fo=3, routed)           0.110     1.727    my_register0/Q[3]
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.772 r  my_register0/Q[3]_i_2/O
                         net (fo=1, routed)           0.280     2.052    my_register0/Q[3]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     2.097 r  my_register0/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.097    my_register1/D[3]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.107     1.596    my_register1/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 my_register0/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.231ns (37.291%)  route 0.388ns (62.709%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.474    my_register0/CLK
    SLICE_X0Y13          FDCE                                         r  my_register0/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  my_register0/Q_reg[4]/Q
                         net (fo=3, routed)           0.111     1.726    my_register0/Q[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.771 r  my_register0/Q[4]_i_2/O
                         net (fo=1, routed)           0.277     2.049    my_register0/Q[4]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     2.094 r  my_register0/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.094    my_register1/D[4]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[4]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.092     1.581    my_register1/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 my_register0/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.229ns (34.260%)  route 0.439ns (65.740%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.474    my_register0/CLK
    SLICE_X0Y13          FDCE                                         r  my_register0/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  my_register0/Q_reg[7]/Q
                         net (fo=3, routed)           0.165     1.781    my_register0/Q[7]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  my_register0/Q[7]_i_2/O
                         net (fo=1, routed)           0.274     2.100    my_register0/Q[7]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.043     2.143 r  my_register0/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.143    my_register1/D[7]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[7]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.107     1.596    my_register1/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 my_register0/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.231ns (34.125%)  route 0.446ns (65.875%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.474    my_register0/CLK
    SLICE_X0Y13          FDCE                                         r  my_register0/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  my_register0/Q_reg[5]/Q
                         net (fo=3, routed)           0.162     1.777    my_register0/Q[5]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.822 r  my_register0/Q[5]_i_2/O
                         net (fo=1, routed)           0.284     2.106    my_register0/Q[5]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     2.151 r  my_register0/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.151    my_register1/D[5]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[5]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.092     1.581    my_register1/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 my_register0/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.237ns (29.139%)  route 0.576ns (70.861%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.475    my_register0/CLK
    SLICE_X1Y12          FDCE                                         r  my_register0/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  my_register0/Q_reg[6]/Q
                         net (fo=3, routed)           0.377     1.993    my_register0/Q[6]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     2.038 r  my_register0/Q[6]_i_2/O
                         net (fo=1, routed)           0.200     2.237    my_register0/Q[6]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.051     2.288 r  my_register0/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.288    my_register1/D[6]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[6]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.107     1.596    my_register1/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 my_register0/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_register1/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.566%)  route 0.892ns (79.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.592     1.475    my_register0/CLK
    SLICE_X1Y12          FDCE                                         r  my_register0/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  my_register0/Q_reg[2]/Q
                         net (fo=3, routed)           0.563     2.179    my_register0/Q[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     2.224 r  my_register0/Q[2]_i_2/O
                         net (fo=1, routed)           0.329     2.553    my_register0/Q[2]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     2.598 r  my_register0/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.598    my_register1/D[2]
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.861     1.988    my_register1/CLK
    SLICE_X1Y14          FDCE                                         r  my_register1/Q_reg[2]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.092     1.581    my_register1/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  1.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    my_register0/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    my_register0/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    my_register0/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    my_register0/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    my_register0/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    my_register0/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    my_register0/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    my_register0/Q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    my_register1/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    my_register0/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    my_register0/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    my_register0/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    my_register0/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    my_register0/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    my_register0/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    my_register0/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    my_register0/Q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    my_register1/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    my_register1/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    my_register0/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    my_register0/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    my_register0/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    my_register0/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    my_register0/Q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    my_register0/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    my_register0/Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    my_register0/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    my_register0/Q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    my_register0/Q_reg[4]/C



