Error: Library Compiler executable path is not set. (PT-063)
setting auto_restore_mw_cel_lib_setup true
pt_shell> o
setting top_design to: 
ORCA_TOP
pt_shell> source ../scripts/dmsa.tcl
Launching 14 Distributed Worker(s)
   1] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   2] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   3] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   4] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   5] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   6] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   7] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   8] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

   9] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  10] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  11] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  12] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  13] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  14] Launched : ssh mo /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/bin/pt_shell \
                  -slv_type dmsa_slv -max_cores 4

  ---------------------------------------------------------------------------
  Distributed farm creation timeout   : 21600 seconds
  Waiting for  14 (of  14) workers    : Sun May 21 00:12:01 2023
  Waiting for   0 (of  14) workers    : Sun May 21 00:12:11 2023
  ---------------------------------------------------------------------------

****************************************
Report : host_usage
Version: O-2018.06
Date   : Sun May 21 00:12:12 2023
****************************************

  Options Name          Host Name    Num Processes           Protocol
  --------------------------------------------------------------------
  my_opts1              mo           14                      auto

  Options Name     #    Host Name    Job ID    Process ID    Status
  --------------------------------------------------------------------
  my_opts1         1    mo           -         5482          ONLINE
                   2    mo           -         5479          ONLINE
                   3    mo           -         5494          ONLINE
                   4    mo           -         5480          ONLINE
                   5    mo           -         5488          ONLINE
                   6    mo           -         5483          ONLINE
                   7    mo           -         5484          ONLINE
                   8    mo           -         5478          ONLINE
                   9    mo           -         5680          ONLINE
                   10   mo           -         5678          ONLINE
                   11   mo           -         5676          ONLINE
                   12   mo           -         5681          ONLINE
                   13   mo           -         5682          ONLINE
                   14   mo           -         5679          ONLINE

  Usage limits (cores)

  Options Name     #                                         Effective
  --------------------------------------------------------------------
  (local process)  -                                         4
  my_opts1         1                                         4
                   2                                         4
                   3                                         4
                   4                                         4
                   5                                         4
                   6                                         4
                   7                                         4
                   8                                         4
                   9                                         4
                   10                                        4
                   11                                        4
                   12                                        4
                   13                                        4
                   14                                        4
  --------------------------------------------------------------------
  Total                                                      56

pt_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Sun May 21 00:12:20 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Warning: The variable 'search_path' contains a directory '/home/ramadugu/Documents/fresh'/final_prj-team_10-master/' that could not be resolved to an absolute path. (DIST-006)
Information: Checked out license 'PrimeTime' (PT-019)
Information: Checked out license 'PrimeTime' (PT-019)
Information: Checked out license 'PrimeTime' (PT-019)
Information: Checked out license 'PrimeTime' (PT-019)
Information: Checked out license 'PrimeTime' (PT-019)
Information: Checked out license 'PrimeTime' (PT-019)
Information: Checked out license 'PrimeTime' (PT-019)
Started    : Command execution in scenario 'test_fastslow'
Information: Checked out license 'PrimeTime' (PT-019)
Information: Checked out license 'PrimeTime' (PT-019)
Information: Checked out license 'PrimeTime' (PT-019)
Information: Checked out license 'PrimeTime' (PT-019)
Information: Checked out license 'PrimeTime' (PT-019)
Started    : Command execution in scenario 'stuck_at_capture'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'aocv'
Started    : Command execution in scenario 'atspeed_capture'
Sourcing   : Scenario specific data files to setup scenario 'test_fastslow'
Sourcing   : Scenario specific data files to setup scenario 'func_slowfast'
Sourcing   : Scenario specific data files to setup scenario 'stuck_at_capture'
Sourcing   : Scenario specific data files to setup scenario 'atspeed_capture'
Sourcing   : Scenario specific data files to setup scenario 'test_best'
Sourcing   : Scenario specific data files to setup scenario 'func_max'
Sourcing   : Scenario specific data files to setup scenario 'atspeed_shift'
Sourcing   : Scenario specific data files to setup scenario 'func_min'
Sourcing   : Scenario specific data files to setup scenario 'stuck_at_shift'
Sourcing   : Scenario specific data files to setup scenario 'aocv'
Sourcing   : Scenario specific data files to setup scenario 'test_slowfast'
Sourcing   : Scenario specific data files to setup scenario 'test_worst'
Sourcing   : Scenario specific data files to setup scenario 'func_fastslow'
Failed     : Command execution in scenario 'stuck_at_capture'
Failed     : Command execution in scenario 'atspeed_capture'
Failed     : Command execution in scenario 'stuck_at_capture'
Failed     : Command execution in scenario 'atspeed_capture'
Information: Checked out license 'PrimeTime-SI' (PT-019)
Information: Checked out license 'PrimePower' (PT-019)
Information: Checked out license 'PrimeTime-SI' (PT-019)
Information: Checked out license 'PrimeTime-SI' (PT-019)
Information: Checked out license 'PrimePower' (PT-019)
Information: Checked out license 'PrimePower' (PT-019)
Information: Checked out license 'PrimeTime-SI' (PT-019)
Information: Checked out license 'PrimePower' (PT-019)
Information: Checked out license 'PrimeTime-SI' (PT-019)
Information: Checked out license 'PrimePower' (PT-019)
Information: Checked out license 'PrimeTime-SI' (PT-019)
Information: Checked out license 'PrimeTime-SI' (PT-019)
Information: Checked out license 'PrimeTime-SI' (PT-019)
Information: Checked out license 'PrimePower' (PT-019)
Information: Checked out license 'PrimePower' (PT-019)
Information: Checked out license 'PrimeTime-SI' (PT-019)
Information: Checked out license 'PrimePower' (PT-019)
Information: Checked out license 'PrimeTime-SI' (PT-019)
Information: Checked out license 'PrimePower' (PT-019)
Information: Checked out license 'PrimeTime-SI' (PT-019)
Information: Checked out license 'PrimePower' (PT-019)
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'aocv'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'func_min'
-----------------------------------
End of Master/Slave Task Processing

Error: Errors detected during master/slave task processing. (MS-016)

  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.950

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                           0.000      0.000
  clock network delay (propagated)                       1.234      1.234
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                         0.000      1.234 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                         1.098      2.332 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)             0.261      2.593 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                         1.240      3.833 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                          0.633      4.466 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                       0.319      4.785 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                         0.277      5.062 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                        0.580      5.641 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                        0.277      5.918 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                        0.491      6.409 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                       0.360      6.769 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                        0.486      7.254 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                       0.691      7.945 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                         0.000      7.945 f
  data arrival time                                                 7.945

  clock SYS_2x_CLK (rise edge)                           2.400      2.400
  clock network delay (propagated)                       1.030      3.430
  clock reconvergence pessimism                          0.086      3.516
  clock uncertainty                                     -0.100      3.416
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                    3.416 r
  library setup time                                    -1.420      1.996
  data required time                                                1.996
  ------------------------------------------------------------------------------
  data required time                                                1.996
  data arrival time                                                -7.945
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -5.949


0
pt_shell> report_timing  -nworst 100
****************************************
Report : timing
        -path_type full
        -delay_type max
        -nworst 100
        -slack_lesser_than 0.00
        -max_paths 100
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Sun May 21 00:13:59 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Warning: The variable 'search_path' contains a directory '/home/ramadugu/Documents/fresh'/final_prj-team_10-master/' that could not be resolved to an absolute path. (DIST-006)
Started    : Command execution in scenario 'stuck_at_capture'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'atspeed_capture'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'aocv'
Started    : Command execution in scenario 'func_max'
Failed     : Command execution in scenario 'stuck_at_capture'
Failed     : Command execution in scenario 'stuck_at_capture'
Failed     : Command execution in scenario 'atspeed_capture'
Succeeded  : Command execution in scenario 'test_fastslow'
Failed     : Command execution in scenario 'atspeed_capture'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'aocv'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'func_slowfast'
-----------------------------------
End of Master/Slave Task Processing

Error: Errors detected during master/slave task processing. (MS-016)

  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                          1.10       2.33 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)              0.26       2.59 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          1.24       3.83 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       4.47 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.78 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       5.06 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.64 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.92 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       6.41 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       6.77 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       7.25 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       7.95 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       7.95 f
  data arrival time                                                  7.95

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -7.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -5.95


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX2_HVT)
                                                          1.02       2.25 r
  I_RISC_CORE/HFSINV_224_1790/Y (INVX8_RVT)               0.10       2.35 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          1.12       3.47 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       4.10 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.42 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       4.70 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.28 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.56 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       6.05 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       6.41 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       6.89 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       7.58 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       7.58 f
  data arrival time                                                  7.58

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -7.58
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -5.59


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX2_HVT)
                                                          1.02       2.25 r
  I_RISC_CORE/HFSINV_252_1793/Y (INVX8_LVT)              -0.02       2.23 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          1.23       3.46 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       4.10 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.41 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       4.69 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.27 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.55 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       6.04 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       6.40 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       6.88 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       7.57 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       7.57 f
  data arrival time                                                  7.57

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -7.57
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -5.58


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/QN (SDFFX1_HVT)
                                                          1.02       2.25 r
  I_RISC_CORE/HFSINV_249_1791/Y (INVX8_RVT)               0.10       2.35 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          0.98       3.33 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       3.96 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.28 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       4.56 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.14 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.41 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       5.90 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       6.26 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       6.75 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       7.44 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       7.44 f
  data arrival time                                                  7.44

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -7.44
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -5.44


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                          0.94       2.17 r
  I_RISC_CORE/U1367/Y (NBUFFX4_HVT)                       0.49       2.66 r
  I_RISC_CORE/U175/Y (NAND4X0_HVT)                        0.59       3.24 f
  I_RISC_CORE/HFSBUF_2_1688/Y (NBUFFX2_HVT)               0.54       3.78 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.39       4.17 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.75 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.03 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       5.52 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.88 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       6.37 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       7.06 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       7.06 f
  data arrival time                                                  7.06

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -7.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -5.06


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                          1.00       2.24 f
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)              0.27       2.51 r
  I_RISC_CORE/U175/Y (NAND4X0_HVT)                        0.53       3.03 f
  I_RISC_CORE/HFSBUF_2_1688/Y (NBUFFX2_HVT)               0.54       3.57 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.39       3.96 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.54 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.82 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       5.31 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.67 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       6.16 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.85 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.85 f
  data arrival time                                                  6.85

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.85
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.85


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.22       1.22
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                     0.00       1.22 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                       1.20       2.42 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                         0.36       2.78 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.21       2.99 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       3.24 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       3.26 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       3.66 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.94 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.51 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.79 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       5.28 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.64 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       6.13 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.82 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.82 f
  data arrival time                                                  6.82

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.82
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.82


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX2_HVT)
                                                          1.26       2.49 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.84       3.33 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       3.65 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.93 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.51 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.79 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       5.28 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.64 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       6.12 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.81 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.81 f
  data arrival time                                                  6.81

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.81
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.82


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.22       1.22
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                     0.00       1.22 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                       1.34       2.56 r
  I_RISC_CORE/U161/Y (AO21X1_HVT)                         0.32       2.88 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       3.03 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       3.25 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       3.60 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.88 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.46 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.73 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       5.23 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.59 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       6.07 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.76 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.76 f
  data arrival time                                                  6.76

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.76
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.77


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX2_HVT)
                                                          0.91       2.15 f
  I_RISC_CORE/HFSINV_224_1790/Y (INVX8_RVT)               0.20       2.35 r
  I_RISC_CORE/U175/Y (NAND4X0_HVT)                        0.57       2.91 f
  I_RISC_CORE/HFSBUF_2_1688/Y (NBUFFX2_HVT)               0.54       3.45 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.39       3.84 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.42 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.70 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       5.19 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.55 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       6.04 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.73 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.73 f
  data arrival time                                                  6.73

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.73
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.73


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.03       1.03
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                          0.00       1.03 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                          1.56       2.59 r
  I_RISC_CORE/U169/Y (AND2X2_HVT)                         0.57       3.17 r
  I_RISC_CORE/U205/Y (NAND3X0_HVT)                        0.73       3.89 f
  I_RISC_CORE/HFSINV_356_484/Y (INVX0_HVT)                0.63       4.52 r
  I_RISC_CORE/U493/Y (NAND4X0_HVT)                        0.63       5.16 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.81       5.97 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.66 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.66 f
  data arrival time                                                  6.66

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.08       3.51
  clock uncertainty                                      -0.10       3.41
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.41 r
  library setup time                                     -1.42       1.99
  data required time                                                 1.99
  ------------------------------------------------------------------------------
  data required time                                                 1.99
  data arrival time                                                 -6.66
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                          1.10       2.33 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)              0.26       2.59 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          1.24       3.83 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       4.47 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.78 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       5.06 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.64 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.92 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.21       6.13 f
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.21       6.34 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.71       7.05 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       7.05 r
  data arrival time                                                  7.05

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -7.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.62


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX2_HVT)
                                                          1.26       2.49 f
  I_RISC_CORE/U176/Y (NOR2X2_HVT)                         0.64       3.14 r
  I_RISC_CORE/U177/Y (NAND4X0_RVT)                        0.21       3.35 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.35       3.70 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.28 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.55 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       5.05 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.41 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.89 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.58 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.58 f
  data arrival time                                                  6.58

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.58
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.59


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                          0.94       2.17 r
  I_RISC_CORE/U162/Y (AND2X1_LVT)                         0.13       2.30 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.15       2.46 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.26       2.72 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.97 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.99 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       3.39 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.66 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.24 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.52 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       5.01 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.37 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.86 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.55 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.55 f
  data arrival time                                                  6.55

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.55
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.55


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.03       1.03
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                          0.00       1.03 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                          1.35       2.38 r
  I_RISC_CORE/U169/Y (AND2X2_HVT)                         0.64       3.02 r
  I_RISC_CORE/U205/Y (NAND3X0_HVT)                        0.73       3.74 f
  I_RISC_CORE/HFSINV_356_484/Y (INVX0_HVT)                0.63       4.38 r
  I_RISC_CORE/U493/Y (NAND4X0_HVT)                        0.63       5.01 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.81       5.82 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.51 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.51 f
  data arrival time                                                  6.51

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.08       3.51
  clock uncertainty                                      -0.10       3.41
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.41 r
  library setup time                                     -1.42       1.99
  data required time                                                 1.99
  ------------------------------------------------------------------------------
  data required time                                                 1.99
  data arrival time                                                 -6.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.53


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                          0.82       2.05 f
  I_RISC_CORE/U162/Y (AND2X1_LVT)                         0.25       2.30 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.13       2.43 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.25       2.68 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.93 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.96 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       3.35 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.63 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.21 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.49 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.98 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.34 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.82 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.51 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.51 f
  data arrival time                                                  6.51

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.51
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.52


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX2_HVT)
                                                          0.92       2.15 f
  I_RISC_CORE/HFSINV_252_1793/Y (INVX8_LVT)               0.13       2.28 r
  I_RISC_CORE/U175/Y (NAND4X0_HVT)                        0.41       2.69 f
  I_RISC_CORE/HFSBUF_2_1688/Y (NBUFFX2_HVT)               0.54       3.23 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.39       3.62 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.20 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.48 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.97 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.33 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.81 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.50 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.50 f
  data arrival time                                                  6.50

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.51


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/Q (SDFFX1_HVT)
                                                          1.08       2.32 f
  I_RISC_CORE/ZBUF_2_inst_53663/Y (NBUFFX8_HVT)           0.30       2.62 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.28       2.90 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.92 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       3.32 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.59 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.17 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.45 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.94 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.30 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.79 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.48 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.48 f
  data arrival time                                                  6.48

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.48
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.48


  Startpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.22       1.22
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)
                                                          0.00       1.22 r
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/QN (SDFFARX1_HVT)
                                                          0.89       2.11 r
  I_RISC_CORE/U51/Y (INVX0_HVT)                           0.23       2.34 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.20       2.53 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.78 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.81 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       3.20 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.48 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.06 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.34 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.83 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.19 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.67 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.36 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.36 f
  data arrival time                                                  6.36

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.36
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.37


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                          0.94       2.17 r
  I_RISC_CORE/U162/Y (AND2X1_LVT)                         0.13       2.30 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.15       2.46 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.16       2.61 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.84 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       3.18 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.46 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.04 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.32 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.81 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.17 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.65 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.34 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.34 f
  data arrival time                                                  6.34

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.34
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.35


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                          0.82       2.05 f
  I_RISC_CORE/U162/Y (AND2X1_LVT)                         0.25       2.30 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.13       2.43 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       2.58 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.81 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       3.16 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.43 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.01 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.29 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.78 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.14 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.63 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.32 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.32 f
  data arrival time                                                  6.32

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.32


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                          1.10       2.33 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)              0.26       2.59 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          1.24       3.83 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       4.47 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.78 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       5.06 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.64 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.92 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.83       6.74 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.74 r
  data arrival time                                                  6.74

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.74
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.31


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                          1.00       2.24 f
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)              0.27       2.51 r
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          0.78       3.29 r
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.38       3.67 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.26       3.93 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       4.13 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       4.41 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.69 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       5.11 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       5.53 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       6.01 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       6.74 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.74 r
  data arrival time                                                  6.74

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.74
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.31


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/Q (SDFFX1_HVT)
                                                          1.00       2.23 r
  I_RISC_CORE/ZBUF_2_inst_53663/Y (NBUFFX8_HVT)           0.31       2.54 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.79 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       3.14 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.41 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.99 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.27 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.76 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.12 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.61 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.30 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.30 f
  data arrival time                                                  6.30

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.30
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.30


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.03       1.03
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                          0.00       1.03 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                          1.56       2.59 r
  I_RISC_CORE/U169/Y (AND2X2_HVT)                         0.57       3.17 r
  I_RISC_CORE/U179/Y (NAND2X0_HVT)                        0.33       3.50 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.47       3.96 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.24 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.73 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.09 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.58 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.27 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.27 f
  data arrival time                                                  6.27

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.08       3.51
  clock uncertainty                                      -0.10       3.41
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.41 r
  library setup time                                     -1.42       1.99
  data required time                                                 1.99
  ------------------------------------------------------------------------------
  data required time                                                 1.99
  data arrival time                                                 -6.27
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.28


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFX2_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/QN (SDFFX2_RVT)
                                                          0.37       1.60 r
  I_RISC_CORE/U163/Y (AND2X1_HVT)                         0.36       1.96 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.22       2.18 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.26       2.44 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.70 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.72 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       3.11 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.39 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.97 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.25 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.74 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.10 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.58 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.28 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.28 f
  data arrival time                                                  6.28

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.28
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.28


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX2_HVT)
                                                          1.02       2.25 r
  I_RISC_CORE/HFSINV_224_1790/Y (INVX8_RVT)               0.10       2.35 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          1.12       3.47 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       4.10 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.42 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       4.70 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.28 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.56 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.21       5.77 f
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.21       5.98 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.71       6.69 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.69 r
  data arrival time                                                  6.69

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.69
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.26


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                          0.35       1.59 f
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                        0.20       1.79 r
  I_RISC_CORE/U465/Y (INVX1_HVT)                          0.11       1.90 f
  I_RISC_CORE/U166/Y (AND2X1_LVT)                         0.14       2.04 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.12       2.16 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.25       2.41 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.67 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.69 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       3.09 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.36 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.94 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.22 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.71 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.07 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.56 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.25 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.25 f
  data arrival time                                                  6.25

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.25
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.25


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX2_HVT)
                                                          1.02       2.25 r
  I_RISC_CORE/HFSINV_252_1793/Y (INVX8_LVT)              -0.02       2.23 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          1.23       3.46 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       4.10 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.41 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       4.69 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.27 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.55 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.21       5.76 f
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.21       5.97 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.71       6.68 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.68 r
  data arrival time                                                  6.68

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.25


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                          0.37       1.60 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                        0.13       1.73 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                          0.10       1.84 r
  I_RISC_CORE/U166/Y (AND2X1_LVT)                         0.11       1.94 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.19       2.13 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.26       2.39 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.65 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.67 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       3.07 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.34 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.92 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.20 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.69 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.05 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.54 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.23 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.23 f
  data arrival time                                                  6.23

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.23


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                          1.28       2.51 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.53       3.04 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.32 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.90 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.17 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.67 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.03 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.51 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.20 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.20 f
  data arrival time                                                  6.20

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.21


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFX2_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/QN (SDFFX2_RVT)
                                                          0.36       1.60 f
  I_RISC_CORE/U163/Y (AND2X1_HVT)                         0.33       1.93 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.18       2.11 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.25       2.36 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.62 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.64 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       3.04 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.31 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.89 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.17 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.66 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       5.02 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.51 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.20 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.20 f
  data arrival time                                                  6.20

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.20


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/CLK (SDFFX1_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/Q (SDFFX1_RVT)
                                                          0.44       1.68 f
  I_RISC_CORE/U57/Y (NBUFFX4_HVT)                         0.25       1.93 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.74       2.67 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       2.99 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.27 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.85 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.12 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.61 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.97 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.46 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.15 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.15 f
  data arrival time                                                  6.15

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.15
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.15


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFX1_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/QN (SDFFX1_LVT)
                                                          0.23       1.46 r
  I_RISC_CORE/U163/Y (AND2X1_HVT)                         0.36       1.83 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.22       2.05 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.26       2.31 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.56 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.58 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.98 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.26 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.84 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.11 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.60 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.96 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.45 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.14 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.14 f
  data arrival time                                                  6.14

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.14
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.14


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.03       1.03
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                          0.00       1.03 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                          1.35       2.38 r
  I_RISC_CORE/U169/Y (AND2X2_HVT)                         0.64       3.02 r
  I_RISC_CORE/U179/Y (NAND2X0_HVT)                        0.33       3.35 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.47       3.81 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.09 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.58 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.94 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.43 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.12 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.12 f
  data arrival time                                                  6.12

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.08       3.51
  clock uncertainty                                      -0.10       3.41
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.41 r
  library setup time                                     -1.42       1.99
  data required time                                                 1.99
  ------------------------------------------------------------------------------
  data required time                                                 1.99
  data arrival time                                                 -6.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.13


  Startpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.22       1.22
  I_RISC_CORE/R_30/CLK (SDFFASX1_LVT)                     0.00       1.22 r
  I_RISC_CORE/R_30/Q (SDFFASX1_LVT)                       0.36       1.58 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                         0.49       2.08 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.21       2.28 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.54 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.56 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.95 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.23 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.81 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.09 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.58 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.94 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.42 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.12 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.12 f
  data arrival time                                                  6.12

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.12
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.12


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/QN (SDFFX1_HVT)
                                                          1.02       2.25 r
  I_RISC_CORE/HFSINV_249_1791/Y (INVX8_RVT)               0.10       2.35 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          0.98       3.33 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       3.96 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.28 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       4.56 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.14 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.41 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.21       5.63 f
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.21       5.83 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.71       6.55 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.55 r
  data arrival time                                                  6.55

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.55
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.11


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX2_HVT)
                                                          0.91       2.15 f
  I_RISC_CORE/HFSINV_224_1790/Y (INVX8_RVT)               0.20       2.35 r
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          0.73       3.08 r
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.38       3.46 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.26       3.72 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.91 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       4.19 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.48 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.90 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       5.31 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.79 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       6.52 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.52 r
  data arrival time                                                  6.52

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.52
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.09


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                          0.82       2.05 f
  I_RISC_CORE/U1367/Y (NBUFFX4_HVT)                       0.47       2.53 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.92 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.20 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.78 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.05 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.54 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.90 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.39 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.08 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.08 f
  data arrival time                                                  6.08

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.08


  Startpoint: I_RISC_CORE/R_31
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.22       1.22
  I_RISC_CORE/R_31/CLK (SDFFARX1_LVT)                     0.00       1.22 r
  I_RISC_CORE/R_31/Q (SDFFARX1_LVT)                       0.35       1.57 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                         0.47       2.03 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.21       2.24 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.49 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.52 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.91 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.19 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.77 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.05 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.54 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.90 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.38 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.07 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.07 f
  data arrival time                                                  6.07

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.08


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFX2_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/QN (SDFFX2_RVT)
                                                          0.37       1.60 r
  I_RISC_CORE/U163/Y (AND2X1_HVT)                         0.36       1.96 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.22       2.18 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.16       2.34 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.56 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.91 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.19 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.77 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.05 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.54 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.90 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.38 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.07 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.07 f
  data arrival time                                                  6.07

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.08


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_LVT)
                                                          0.21       1.45 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                        0.12       1.57 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                          0.10       1.68 r
  I_RISC_CORE/U166/Y (AND2X1_LVT)                         0.11       1.78 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.19       1.98 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.26       2.24 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.49 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.51 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.91 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.18 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.76 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.04 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.53 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.89 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.38 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.07 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.07 f
  data arrival time                                                  6.07

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.07


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX2_HVT)
                                                          0.92       2.15 f
  I_RISC_CORE/HFSINV_252_1793/Y (INVX8_LVT)               0.13       2.28 r
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          0.77       3.05 r
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.38       3.43 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.26       3.70 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.89 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       4.17 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.45 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.87 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       5.29 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.77 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       6.50 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.50 r
  data arrival time                                                  6.50

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.50
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.07


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_LVT)
                                                          0.20       1.44 f
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                        0.17       1.60 r
  I_RISC_CORE/U465/Y (INVX1_HVT)                          0.11       1.72 f
  I_RISC_CORE/U166/Y (AND2X1_LVT)                         0.14       1.86 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.12       1.98 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.25       2.23 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.48 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.51 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.90 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.18 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.76 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.03 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.53 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.89 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.37 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.06 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.06 f
  data arrival time                                                  6.06

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.07


  Startpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.22       1.22
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)
                                                          0.00       1.22 r
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/QN (SDFFARX1_HVT)
                                                          0.74       1.96 f
  I_RISC_CORE/U51/Y (INVX0_HVT)                           0.22       2.19 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.14       2.33 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.55 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.90 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.18 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.76 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.03 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.52 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.88 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.37 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.06 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.06 f
  data arrival time                                                  6.06

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.07


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/QN (SDFFX1_HVT)
                                                          0.92       2.15 f
  I_RISC_CORE/HFSINV_249_1791/Y (INVX8_RVT)               0.20       2.36 r
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          0.69       3.05 r
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.38       3.42 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.26       3.69 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.88 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       4.16 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.45 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.87 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       5.28 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.76 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       6.49 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.49 r
  data arrival time                                                  6.49

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.06


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                          0.35       1.59 f
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                        0.20       1.79 r
  I_RISC_CORE/U465/Y (INVX1_HVT)                          0.11       1.90 f
  I_RISC_CORE/U166/Y (AND2X1_LVT)                         0.14       2.04 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.12       2.16 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       2.32 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.54 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.89 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.17 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.75 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.02 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.51 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.87 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.36 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.05 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.05 f
  data arrival time                                                  6.05

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.05


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFX1_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/QN (SDFFX1_RVT)
                                                          0.37       1.60 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                        0.13       1.73 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                          0.10       1.84 r
  I_RISC_CORE/U166/Y (AND2X1_LVT)                         0.11       1.94 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.19       2.13 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.16       2.29 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.51 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.86 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.14 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.72 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.00 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.49 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.85 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.33 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.02 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.02 f
  data arrival time                                                  6.02

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.03


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFX1_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/QN (SDFFX1_LVT)
                                                          0.22       1.46 f
  I_RISC_CORE/U163/Y (AND2X1_HVT)                         0.30       1.76 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.18       1.94 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.25       2.19 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.44 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.47 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.86 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.14 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.72 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.99 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.48 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.84 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.33 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.02 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.02 f
  data arrival time                                                  6.02

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.02


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFX2_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/QN (SDFFX2_RVT)
                                                          0.36       1.60 f
  I_RISC_CORE/U163/Y (AND2X1_HVT)                         0.33       1.93 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.18       2.11 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       2.27 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.49 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.84 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.12 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.70 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.97 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.46 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.82 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.31 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       6.00 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.00 f
  data arrival time                                                  6.00

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -6.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.00


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFX2_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFX2_LVT)
                                                          0.38       1.61 r
  I_RISC_CORE/U166/Y (AND2X1_LVT)                         0.08       1.70 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.19       1.89 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.26       2.15 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.40 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.42 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.82 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.10 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.68 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.95 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.44 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.80 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.29 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.98 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.98 f
  data arrival time                                                  5.98

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.98
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.98


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/Q (SDFFX1_HVT)
                                                          1.00       2.23 r
  I_RISC_CORE/ZBUF_2_inst_53663/Y (NBUFFX8_HVT)           0.31       2.54 r
  I_RISC_CORE/U177/Y (NAND4X0_RVT)                        0.20       2.74 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.35       3.09 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.67 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.95 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.44 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.80 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.29 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.98 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.98 f
  data arrival time                                                  5.98

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.98
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.98


  Startpoint: I_RISC_CORE/R_31
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.22       1.22
  I_RISC_CORE/R_31/CLK (SDFFARX1_LVT)                     0.00       1.22 r
  I_RISC_CORE/R_31/Q (SDFFARX1_LVT)                       0.40       1.62 r
  I_RISC_CORE/U161/Y (AO21X1_HVT)                         0.46       2.08 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       2.24 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.46 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.81 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.09 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.67 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.94 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.43 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.79 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.28 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.97 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.97 f
  data arrival time                                                  5.97

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.97
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.97


  Startpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.22       1.22
  I_RISC_CORE/R_30/CLK (SDFFASX1_LVT)                     0.00       1.22 r
  I_RISC_CORE/R_30/Q (SDFFASX1_LVT)                       0.39       1.61 r
  I_RISC_CORE/U161/Y (AO21X1_HVT)                         0.47       2.08 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       2.23 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.46 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.81 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.08 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.66 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.94 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.43 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.79 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.28 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.97 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.97 f
  data arrival time                                                  5.97

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.97
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.97


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/CLK (SDFFX2_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/QN (SDFFX2_RVT)
                                                          0.37       1.60 f
  I_RISC_CORE/U162/Y (AND2X1_LVT)                         0.15       1.75 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.13       1.88 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.25       2.13 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.38 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.41 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.80 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.08 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.66 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.93 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.43 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.79 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.27 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.96 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.97


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/CLK (SDFFX2_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/QN (SDFFX2_RVT)
                                                          0.37       1.61 r
  I_RISC_CORE/U162/Y (AND2X1_LVT)                         0.09       1.70 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.15       1.85 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.26       2.12 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.37 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.39 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.79 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.06 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.64 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.92 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.41 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.77 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.26 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.95 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.95 f
  data arrival time                                                  5.95

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.95


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX2_HVT)
                                                          1.02       2.25 r
  I_RISC_CORE/HFSINV_224_1790/Y (INVX8_RVT)               0.10       2.35 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          1.12       3.47 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       4.10 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.42 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       4.70 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.28 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.56 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.83       6.38 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.38 r
  data arrival time                                                  6.38

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.38
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.95


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFX1_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/QN (SDFFX1_LVT)
                                                          0.23       1.46 r
  I_RISC_CORE/U163/Y (AND2X1_HVT)                         0.36       1.83 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.22       2.05 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.16       2.20 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.43 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.78 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.05 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.63 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.91 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.40 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.76 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.25 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.94 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.94 f
  data arrival time                                                  5.94

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.94


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX2_HVT)
                                                          1.02       2.25 r
  I_RISC_CORE/HFSINV_252_1793/Y (INVX8_LVT)              -0.02       2.23 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          1.23       3.46 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       4.10 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.41 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       4.69 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.27 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.55 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.83       6.37 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.37 r
  data arrival time                                                  6.37

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.37
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.94


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/CLK (SDFFX1_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/Q (SDFFX1_RVT)
                                                          0.44       1.68 f
  I_RISC_CORE/U57/Y (NBUFFX4_HVT)                         0.25       1.93 f
  I_RISC_CORE/U176/Y (NOR2X2_HVT)                         0.54       2.46 r
  I_RISC_CORE/U177/Y (NAND4X0_RVT)                        0.21       2.67 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.35       3.03 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.61 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.88 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.37 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.73 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.22 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.91 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.91 f
  data arrival time                                                  5.91

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.91
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.91


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.22       1.22
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                     0.00       1.22 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                       1.34       2.56 r
  I_RISC_CORE/U161/Y (AO21X1_HVT)                         0.32       2.88 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       3.03 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       3.25 f
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.05       3.30 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.23       3.53 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.72 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       4.00 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.28 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.71 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       5.12 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.60 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       6.33 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.33 r
  data arrival time                                                  6.33

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.33
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.90


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFX2_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFX2_LVT)
                                                          0.34       1.57 f
  I_RISC_CORE/U166/Y (AND2X1_LVT)                         0.10       1.67 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.12       1.78 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.25       2.04 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.29 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.31 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.71 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       2.98 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.56 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.84 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.33 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.69 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.18 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.87 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.87 f
  data arrival time                                                  5.87

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.87
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.87


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_LVT)
                                                          0.20       1.44 f
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                        0.17       1.60 r
  I_RISC_CORE/U465/Y (INVX1_HVT)                          0.11       1.72 f
  I_RISC_CORE/U166/Y (AND2X1_LVT)                         0.14       1.86 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.12       1.98 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       2.13 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.36 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.70 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       2.98 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.56 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.84 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.33 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.69 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.17 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.87 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.87 f
  data arrival time                                                  5.87

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.87
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.87


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_LVT)
                                                          0.21       1.45 r
  I_RISC_CORE/U164/Y (NAND2X1_LVT)                        0.12       1.57 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                          0.10       1.68 r
  I_RISC_CORE/U166/Y (AND2X1_LVT)                         0.11       1.78 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.19       1.98 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.16       2.13 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.36 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.70 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       2.98 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.56 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.84 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.33 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.69 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.17 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.86 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.86 f
  data arrival time                                                  5.86

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.86
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.87


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFX2_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/QN (SDFFX2_LVT)
                                                          0.28       1.51 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.23       1.74 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.26       2.00 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.26 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.28 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.67 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       2.95 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.53 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.81 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.30 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.66 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.14 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.83 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.83 f
  data arrival time                                                  5.83

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.83
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.84


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.22       1.22
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                     0.00       1.22 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                       1.20       2.42 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                         0.36       2.78 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.21       2.99 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       3.24 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.22       3.46 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.66 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       3.94 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.22 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.64 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       5.06 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.53 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       6.27 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.27 r
  data arrival time                                                  6.27

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.27
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.83


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFX1_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/QN (SDFFX1_LVT)
                                                          0.22       1.46 f
  I_RISC_CORE/U163/Y (AND2X1_HVT)                         0.30       1.76 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.18       1.94 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       2.09 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.31 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.66 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       2.94 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.52 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.80 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.29 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.65 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.13 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.82 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.82 f
  data arrival time                                                  5.82

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.82
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.83


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/QN (SDFFX1_HVT)
                                                          1.02       2.25 r
  I_RISC_CORE/HFSINV_249_1791/Y (INVX8_RVT)               0.10       2.35 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          0.98       3.33 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       3.96 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.28 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       4.56 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.14 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.41 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.83       6.24 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.24 r
  data arrival time                                                  6.24

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.24
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.81


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/QN (SDFFX1_HVT)
                                                          0.92       2.15 f
  I_RISC_CORE/HFSINV_290_1726/Y (INVX8_RVT)               0.20       2.36 r
  I_RISC_CORE/U177/Y (NAND4X0_RVT)                        0.20       2.56 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.35       2.91 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.49 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.77 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.26 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.62 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.10 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.79 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.79 f
  data arrival time                                                  5.79

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.79
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.80


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFX2_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFX2_LVT)
                                                          0.38       1.61 r
  I_RISC_CORE/U166/Y (AND2X1_LVT)                         0.08       1.70 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.19       1.89 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.16       2.04 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.27 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.62 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       2.89 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.47 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.75 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.24 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.60 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.09 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.78 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.78 f
  data arrival time                                                  5.78

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.78
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.78


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFX2_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/QN (SDFFX2_LVT)
                                                          0.27       1.50 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.18       1.69 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.25       1.94 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.19 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       2.21 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       2.61 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       2.89 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.47 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.74 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.23 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.59 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.08 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.77 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.77 f
  data arrival time                                                  5.77

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.77
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.77


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/CLK (SDFFX2_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/QN (SDFFX2_RVT)
                                                          0.37       1.60 f
  I_RISC_CORE/U162/Y (AND2X1_LVT)                         0.15       1.75 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.13       1.88 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       2.03 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.26 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.61 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       2.88 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.46 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.74 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.23 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.59 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.07 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.77 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.77 f
  data arrival time                                                  5.77

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.77
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.77


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/QN (SDFFX1_HVT)
                                                          0.92       2.15 f
  I_RISC_CORE/HFSINV_249_1791/Y (INVX8_RVT)               0.20       2.36 r
  I_RISC_CORE/U177/Y (NAND4X0_RVT)                        0.16       2.51 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.35       2.87 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.44 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.72 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.21 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.57 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.06 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.75 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.75 f
  data arrival time                                                  5.75

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.75
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.75


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/CLK (SDFFX2_RVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/QN (SDFFX2_RVT)
                                                          0.37       1.61 r
  I_RISC_CORE/U162/Y (AND2X1_LVT)                         0.09       1.70 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.15       1.85 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.16       2.01 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.23 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.58 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       2.86 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.44 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.72 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.21 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.57 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       5.05 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.74 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.74 f
  data arrival time                                                  5.74

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.74
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.75


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                          0.94       2.17 r
  I_RISC_CORE/U1367/Y (NBUFFX4_HVT)                       0.49       2.66 r
  I_RISC_CORE/U175/Y (NAND4X0_HVT)                        0.59       3.24 f
  I_RISC_CORE/HFSBUF_2_1688/Y (NBUFFX2_HVT)               0.54       3.78 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.39       4.17 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.75 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.03 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.21       5.24 f
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.21       5.45 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.71       6.16 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.16 r
  data arrival time                                                  6.16

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.16
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.73


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFX2_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFX2_LVT)
                                                          0.34       1.57 f
  I_RISC_CORE/U166/Y (AND2X1_LVT)                         0.10       1.67 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.12       1.78 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       1.94 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.16 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.51 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       2.79 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.37 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.64 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.13 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.49 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       4.98 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.67 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.67 f
  data arrival time                                                  5.67

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.67
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.68


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                          1.00       2.24 f
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)              0.27       2.51 r
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          0.78       3.29 r
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.38       3.67 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.26       3.93 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       4.13 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       4.41 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.69 f
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.22       4.91 r
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.26       5.17 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.50       5.67 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.67 f
  data arrival time                                                  5.67

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.67
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.67


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFX2_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/QN (SDFFX2_LVT)
                                                          0.28       1.51 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.23       1.74 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.16       1.90 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.12 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.47 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       2.75 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.33 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.60 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.10 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.46 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       4.94 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.63 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.63 f
  data arrival time                                                  5.63

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.63
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.64


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/QN (SDFFX1_HVT)
                                                          1.02       2.25 r
  I_RISC_CORE/HFSINV_290_1726/Y (INVX8_RVT)               0.10       2.35 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.36       2.71 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.29 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.56 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.05 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.41 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       4.90 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.59 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.59 f
  data arrival time                                                  5.59

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.59
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.59


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                          1.10       2.33 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)              0.26       2.59 f
  I_RISC_CORE/U175/Y (NAND4X0_HVT)                        0.24       2.83 r
  I_RISC_CORE/HFSBUF_2_1688/Y (NBUFFX2_HVT)               0.32       3.16 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.26       3.41 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       3.69 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.98 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.40 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       4.81 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.29 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       6.02 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.02 r
  data arrival time                                                  6.02

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.59


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                          1.00       2.24 f
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)              0.27       2.51 r
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          0.78       3.29 r
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.38       3.67 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.26       3.93 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       4.13 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       4.41 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.69 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.89       5.58 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.58 f
  data arrival time                                                  5.58

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.58
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.59


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFX2_LVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/QN (SDFFX2_LVT)
                                                          0.27       1.50 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.18       1.69 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       1.84 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.06 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       2.41 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       2.69 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       3.27 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.55 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       4.04 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       4.40 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       4.88 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.57 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.57 f
  data arrival time                                                  5.57

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.57
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.58


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                          0.94       2.17 r
  I_RISC_CORE/U162/Y (AND2X1_LVT)                         0.13       2.30 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.15       2.46 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.26       2.72 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.97 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.22       3.19 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.39 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       3.67 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.95 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.37 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       4.79 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.26 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       6.00 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       6.00 r
  data arrival time                                                  6.00

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -6.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.56


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX2_HVT)
                                                          1.19       2.42 r
  I_RISC_CORE/U176/Y (NOR2X2_HVT)                         0.54       2.96 f
  I_RISC_CORE/U177/Y (NAND4X0_RVT)                        0.17       3.13 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.25       3.38 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       3.66 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.94 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.36 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       4.78 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.26 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       5.99 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.99 r
  data arrival time                                                  5.99

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -5.99
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.56


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX2_HVT)
                                                          1.19       2.42 r
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.49       2.91 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.26       3.17 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.37 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       3.65 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.93 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.35 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       4.77 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.25 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       5.98 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.98 r
  data arrival time                                                  5.98

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -5.98
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.55


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                          0.82       2.05 f
  I_RISC_CORE/U162/Y (AND2X1_LVT)                         0.25       2.30 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.13       2.43 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.25       2.68 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.93 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.22       3.16 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.35 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       3.63 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.91 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.34 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       4.75 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.23 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       5.96 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.96 r
  data arrival time                                                  5.96

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -5.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.53


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                          1.00       2.24 f
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)              0.27       2.51 r
  I_RISC_CORE/U175/Y (NAND4X0_HVT)                        0.53       3.03 f
  I_RISC_CORE/HFSBUF_2_1688/Y (NBUFFX2_HVT)               0.54       3.57 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.39       3.96 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.54 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.82 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.21       5.03 f
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.21       5.24 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.71       5.95 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.95 r
  data arrival time                                                  5.95

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -5.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.52


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                          0.82       2.05 f
  I_RISC_CORE/U1367/Y (NBUFFX4_HVT)                       0.47       2.53 f
  I_RISC_CORE/U175/Y (NAND4X0_HVT)                        0.21       2.74 r
  I_RISC_CORE/HFSBUF_2_1688/Y (NBUFFX2_HVT)               0.32       3.07 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.26       3.32 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       3.60 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.89 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.31 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       4.72 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.20 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       5.93 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.93 r
  data arrival time                                                  5.93

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -5.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.50


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.22       1.22
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                     0.00       1.22 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                       1.20       2.42 f
  I_RISC_CORE/U161/Y (AO21X1_HVT)                         0.36       2.78 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.21       2.99 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       3.24 r
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.02       3.26 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.39       3.66 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.94 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.51 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.79 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.21       5.00 f
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.21       5.21 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.71       5.92 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.92 r
  data arrival time                                                  5.92

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -5.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.49


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/Q (SDFFX1_HVT)
                                                          1.08       2.32 f
  I_RISC_CORE/ZBUF_2_inst_53663/Y (NBUFFX8_HVT)           0.30       2.62 f
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.28       2.90 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.22       3.12 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.31 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       3.59 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.88 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.30 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       4.72 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.19 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       5.92 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.92 r
  data arrival time                                                  5.92

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -5.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.49


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX2_HVT)
                                                          1.26       2.49 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.84       3.33 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       3.65 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.93 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.51 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.79 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.21       5.00 f
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.21       5.21 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.71       5.92 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.92 r
  data arrival time                                                  5.92

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -5.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.49


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.03       1.03
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)
                                                          0.00       1.03 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/QN (SDFFARX2_HVT)
                                                          0.98       2.01 r
  I_RISC_CORE/U205/Y (NAND3X0_HVT)                        0.69       2.70 f
  I_RISC_CORE/HFSINV_356_484/Y (INVX0_HVT)                0.63       3.33 r
  I_RISC_CORE/U493/Y (NAND4X0_HVT)                        0.63       3.97 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.81       4.78 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       5.47 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.47 f
  data arrival time                                                  5.47

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.08       3.51
  clock uncertainty                                      -0.10       3.41
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.41 r
  library setup time                                     -1.42       1.99
  data required time                                                 1.99
  ------------------------------------------------------------------------------
  data required time                                                 1.99
  data arrival time                                                 -5.47
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.48


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                          0.94       2.17 r
  I_RISC_CORE/U162/Y (AND2X1_LVT)                         0.13       2.30 r
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.15       2.46 f
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.16       2.61 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.84 f
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.05       2.89 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.23       3.11 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.30 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       3.58 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.87 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.29 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       4.71 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.18 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       5.91 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.91 r
  data arrival time                                                  5.91

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -5.91
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.48


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX2_HVT)
                                                          0.91       2.15 f
  I_RISC_CORE/HFSINV_224_1790/Y (INVX8_RVT)               0.20       2.35 r
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          0.73       3.08 r
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.38       3.46 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.26       3.72 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.91 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       4.19 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.48 f
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.22       4.69 r
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.26       4.95 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.50       5.45 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.45 f
  data arrival time                                                  5.45

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.45
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.46


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                          0.82       2.05 f
  I_RISC_CORE/U162/Y (AND2X1_LVT)                         0.25       2.30 f
  I_RISC_CORE/U167/Y (NAND4X0_RVT)                        0.13       2.43 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       2.58 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       2.81 f
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.05       2.86 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.23       3.08 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.28 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       3.56 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.84 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.26 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       4.68 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.16 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       5.89 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.89 r
  data arrival time                                                  5.89

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -5.89
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.46


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/Q (SDFFX1_HVT)
                                                          1.00       2.23 r
  I_RISC_CORE/ZBUF_2_inst_53663/Y (NBUFFX8_HVT)           0.31       2.54 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.25       2.79 f
  I_RISC_CORE/U1350/Y (INVX1_LVT)                         0.05       2.84 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.23       3.06 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.26 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       3.54 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.82 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.24 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       4.66 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.14 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       5.87 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.87 r
  data arrival time                                                  5.87

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -5.87
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.44


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.22       1.22
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                     0.00       1.22 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                       1.34       2.56 r
  I_RISC_CORE/U161/Y (AO21X1_HVT)                         0.32       2.88 r
  I_RISC_CORE/U168/Y (MUX21X1_LVT)                        0.15       3.03 r
  I_RISC_CORE/U170/Y (NAND2X2_RVT)                        0.22       3.25 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.35       3.60 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       3.88 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       4.46 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.73 r
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.21       4.95 f
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.21       5.16 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.71       5.87 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.87 r
  data arrival time                                                  5.87

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -0.98       2.43
  data required time                                                 2.43
  ------------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -5.87
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.43


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX2_HVT)
                                                          0.92       2.15 f
  I_RISC_CORE/HFSINV_252_1793/Y (INVX8_LVT)               0.13       2.28 r
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          0.77       3.05 r
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.38       3.43 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.26       3.70 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.89 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       4.17 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.45 f
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.22       4.67 r
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.26       4.93 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.50       5.43 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.43 f
  data arrival time                                                  5.43

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.43
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.43


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_695632305/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.03       1.03
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                          0.00       1.03 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                          1.36       2.40 f
  I_RISC_CORE/U169/Y (AND2X2_HVT)                         0.51       2.91 f
  I_RISC_CORE/U179/Y (NAND2X0_HVT)                        0.29       3.19 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.33       3.52 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       3.80 f
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.42       4.22 f
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.42       4.64 r
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.48       5.12 r
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.73       5.85 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.85 r
  data arrival time                                                  5.85

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.08       3.51
  clock uncertainty                                      -0.10       3.41
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.41 r
  library setup time                                     -0.98       2.42
  data required time                                                 2.42
  ------------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -5.85
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.43


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.23       1.23
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/QN (SDFFX1_HVT)
                                                          0.92       2.15 f
  I_RISC_CORE/HFSINV_249_1791/Y (INVX8_RVT)               0.20       2.36 r
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          0.69       3.05 r
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.38       3.42 r
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.26       3.69 r
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.19       3.88 r
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.28       4.16 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       4.45 f
  I_RISC_CORE/U1356/Y (INVX1_HVT)                         0.22       4.66 r
  I_RISC_CORE/U495/Y (NAND2X0_HVT)                        0.26       4.92 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.50       5.42 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       5.42 f
  data arrival time                                                  5.42

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.03       3.43
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                                     3.42 r
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -5.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.42


0
pt_shell> report_timing  -scenario atspeed_capture
Error: unknown option '-scenario' (CMD-010)
pt_shell> report_timing -group
Error: value not specified for option '-group' (CMD-008)
pt_shell> report_timing -group test_best/
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -group test_best/
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Sun May 21 00:16:42 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Warning: The variable 'search_path' contains a directory '/home/ramadugu/Documents/fresh'/final_prj-team_10-master/' that could not be resolved to an absolute path. (DIST-006)
Started    : Command execution in scenario 'atspeed_capture'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'aocv'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'stuck_at_capture'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'aocv'
Failed     : Command execution in scenario 'atspeed_capture'
Succeeded  : Command execution in scenario 'test_best'
Failed     : Command execution in scenario 'atspeed_capture'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'test_slowfast'
Failed     : Command execution in scenario 'stuck_at_capture'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'func_min'
Failed     : Command execution in scenario 'stuck_at_capture'
-----------------------------------
End of Master/Slave Task Processing

Error: Errors detected during master/slave task processing. (MS-016)

0
pt_shell> report_timing  -group PCI_CLK
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -group PCI_CLK
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Sun May 21 00:19:27 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Warning: The variable 'search_path' contains a directory '/home/ramadugu/Documents/fresh'/final_prj-team_10-master/' that could not be resolved to an absolute path. (DIST-006)
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'atspeed_capture'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'aocv'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'stuck_at_capture'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'func_fastslow'
Failed     : Command execution in scenario 'stuck_at_capture'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'aocv'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'atspeed_shift'
Failed     : Command execution in scenario 'stuck_at_capture'
Failed     : Command execution in scenario 'atspeed_capture'
Failed     : Command execution in scenario 'atspeed_capture'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'func_max'
-----------------------------------
End of Master/Slave Task Processing

Error: Errors detected during master/slave task processing. (MS-016)

  Startpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__14_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__30_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Last common pin: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594331292/Y
  Path Group: PCI_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                        0.81       0.81
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__14_/CLK (SDFFARX1_RVT)
                                                          0.00       0.81 r
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_6__14_/Q (SDFFARX1_RVT)
                                                          0.62       1.42 r
  I_PCI_TOP/ZBUF_373_inst_23738/Y (NBUFFX8_RVT)           0.16       1.58 r
  I_PCI_TOP/U4883/Y (AND2X1_HVT)                          0.40       1.98 r
  I_PCI_TOP/U4889/Y (XOR3X1_HVT)                          1.41       3.39 f
  I_PCI_TOP/U4924/CO (FADDX1_HVT)                         0.76       4.15 f
  I_PCI_TOP/U4901/S (FADDX1_HVT)                          1.21       5.36 r
  I_PCI_TOP/U4951/S (FADDX1_HVT)                          1.28       6.64 f
  I_PCI_TOP/U5290/CO (FADDX1_LVT)                         0.25       6.89 f
  I_PCI_TOP/U5289/CO (FADDX1_LVT)                         0.16       7.05 f
  I_PCI_TOP/U5288/CO (FADDX1_LVT)                         0.16       7.20 f
  I_PCI_TOP/U5287/CO (FADDX1_LVT)                         0.16       7.36 f
  I_PCI_TOP/U5286/S (FADDX1_LVT)                          0.16       7.52 f
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__30_/D (SDFFARX1_LVT)
                                                          0.00       7.52 f
  data arrival time                                                  7.52

  clock PCI_CLK (rise edge)                               7.50       7.50
  clock network delay (propagated)                        0.72       8.22
  clock reconvergence pessimism                           0.09       8.31
  clock uncertainty                                      -0.10       8.21
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__30_/CLK (SDFFARX1_LVT)      8.21 r
  library setup time                                     -0.37       7.84
  data required time                                                 7.84
  ------------------------------------------------------------------------------
  data required time                                                 7.84
  data arrival time                                                 -7.52
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.32


0
pt_shell> report_timing  -scenario atspeed_scan
Error: unknown option '-scenario' (CMD-010)
pt_shell> report_timing  -path ate_CLK
Error: value 'ate_CLK' for option '-path_type' is not valid.  Specify one of:
        full, full_clock, short, end, summary, full_clock_expanded (CMD-031)
pt_shell> report_timing  -path full_clock
****************************************
Report : timing
        -path_type full_clock
        -delay_type max
        -max_paths 1
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Sun May 21 00:23:24 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Warning: The variable 'search_path' contains a directory '/home/ramadugu/Documents/fresh'/final_prj-team_10-master/' that could not be resolved to an absolute path. (DIST-006)
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'aocv'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'atspeed_capture'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'stuck_at_capture'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'aocv'
Failed     : Command execution in scenario 'stuck_at_capture'
Succeeded  : Command execution in scenario 'atspeed_shift'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'func_fastslow'
Failed     : Command execution in scenario 'atspeed_capture'
Failed     : Command execution in scenario 'stuck_at_capture'
Failed     : Command execution in scenario 'atspeed_capture'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'func_slowfast'
-----------------------------------
End of Master/Slave Task Processing

Error: Errors detected during master/slave task processing. (MS-016)

  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock source latency                                    0.00       0.00
  sys_2x_clk (in)                                         0.00       0.00 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                         0.07       0.07 r
  cto_buf_33108/Y (NBUFFX2_LVT)                           0.06       0.13 r
  cto_buf_33105/Y (NBUFFX2_LVT)                           0.05       0.18 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                         0.06       0.24 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                          0.06       0.30 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                          0.06       0.36 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)     0.17       0.53 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                          0.06       0.59 r
  occ_int2/U3/Y (AO21X1_LVT)                              0.10       0.68 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)              0.08       0.76 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                       0.07       0.83 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)          0.09       0.91 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                          0.22       1.13 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                          0.11       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                          1.10       2.33 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)              0.26       2.59 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          1.24       3.83 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       4.47 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.78 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       5.06 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.64 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.92 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       6.41 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       6.77 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       7.25 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       7.95 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       7.95 f
  data arrival time                                                  7.95

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock source latency                                    0.00       2.40
  sys_2x_clk (in)                                         0.00       2.40 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                         0.06       2.47 r
  cto_buf_33108/Y (NBUFFX2_LVT)                           0.05       2.52 r
  cto_buf_33105/Y (NBUFFX2_LVT)                           0.05       2.57 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                         0.05       2.62 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                          0.05       2.67 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                          0.05       2.73 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)     0.16       2.89 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                          0.06       2.94 r
  occ_int2/U3/Y (AO21X1_LVT)                              0.09       3.03 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)              0.06       3.09 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                       0.06       3.15 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)          0.08       3.23 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                          0.20       3.43 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                          0.00       3.43 r
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -7.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -5.95


0
pt_shell> report_timing  -path_type min
Error: value 'min' for option '-path_type' is not valid.  Specify one of:
        full, full_clock, short, end, summary, full_clock_expanded (CMD-031)
pt_shell> report_timing  -path min
Error: value 'min' for option '-path_type' is not valid.  Specify one of:
        full, full_clock, short, end, summary, full_clock_expanded (CMD-031)
pt_shell> report_timing  -path_type min
Error: value 'min' for option '-path_type' is not valid.  Specify one of:
        full, full_clock, short, end, summary, full_clock_expanded (CMD-031)
pt_shell> report_timing  -path_type full_clock_expanded
****************************************
Report : timing
        -path_type full_clock_expanded
        -delay_type max
        -max_paths 1
        -sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Sun May 21 00:24:58 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Warning: The variable 'search_path' contains a directory '/home/ramadugu/Documents/fresh'/final_prj-team_10-master/' that could not be resolved to an absolute path. (DIST-006)
Started    : Command execution in scenario 'atspeed_capture'
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'atspeed_shift'
Started    : Command execution in scenario 'stuck_at_capture'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'aocv'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'stuck_at_shift'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'func_fastslow'
Started    : Command execution in scenario 'test_worst'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'func_min'
Succeeded  : Command execution in scenario 'atspeed_shift'
Failed     : Command execution in scenario 'stuck_at_capture'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'aocv'
Failed     : Command execution in scenario 'atspeed_capture'
Failed     : Command execution in scenario 'stuck_at_capture'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'func_fastslow'
Failed     : Command execution in scenario 'atspeed_capture'
Succeeded  : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'func_max'
-----------------------------------
End of Master/Slave Task Processing

Error: Errors detected during master/slave task processing. (MS-016)

  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_694432293/Y
  Path Group: SYS_2x_CLK
  Path Type: max
  Scenario: func_max
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock source latency                                    0.00       0.00
  sys_2x_clk (in)                                         0.00       0.00 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                         0.07       0.07 r
  cto_buf_33108/Y (NBUFFX2_LVT)                           0.06       0.13 r
  cto_buf_33105/Y (NBUFFX2_LVT)                           0.05       0.18 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                         0.06       0.24 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                          0.06       0.30 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                          0.06       0.36 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)     0.17       0.53 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                          0.06       0.59 r
  occ_int2/U3/Y (AO21X1_LVT)                              0.10       0.68 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)              0.08       0.76 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                       0.07       0.83 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)          0.09       0.91 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                          0.22       1.13 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y (NBUFFX16_LVT)
                                                          0.11       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                                          0.00       1.23 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                          1.10       2.33 r
  I_RISC_CORE/HFSINV_270_1792/Y (INVX16_HVT)              0.26       2.59 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                          1.24       3.83 f
  I_RISC_CORE/U81/Y (OR3X2_HVT)                           0.63       4.47 f
  I_RISC_CORE/U174/Y (AO221X1_RVT)                        0.32       4.78 f
  I_RISC_CORE/U72/Y (OA22X1_RVT)                          0.28       5.06 f
  I_RISC_CORE/U180/Y (NOR4X1_RVT)                         0.58       5.64 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                         0.28       5.92 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                         0.49       6.41 r
  I_RISC_CORE/U182/Y (NAND3X1_RVT)                        0.36       6.77 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                         0.49       7.25 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                        0.69       7.95 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX1_HVT)
                                                          0.00       7.95 f
  data arrival time                                                  7.95

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock source latency                                    0.00       2.40
  sys_2x_clk (in)                                         0.00       2.40 r
  cts_dlydt_32443/Y (NBUFFX4_LVT)                         0.06       2.47 r
  cto_buf_33108/Y (NBUFFX2_LVT)                           0.05       2.52 r
  cto_buf_33105/Y (NBUFFX2_LVT)                           0.05       2.57 r
  cts_dlydt_32442/Y (NBUFFX2_LVT)                         0.05       2.62 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y (NBUFFX2_LVT)
                                                          0.05       2.67 r
  occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y (NBUFFX2_LVT)
                                                          0.05       2.73 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)     0.16       2.89 r
  occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y (NBUFFX2_LVT)
                                                          0.06       2.94 r
  occ_int2/U3/Y (AO21X1_LVT)                              0.09       3.03 r
  occ_int2/cts_buf_696032309/Y (NBUFFX8_LVT)              0.06       3.09 r
  cts_buf_695632305/Y (NBUFFX2_LVT)                       0.06       3.15 r
  I_RISC_CORE/cts_buf_694432293/Y (NBUFFX16_LVT)          0.08       3.23 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                          0.20       3.43 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                          0.00       3.43 r
  clock reconvergence pessimism                           0.09       3.52
  clock uncertainty                                      -0.10       3.42
  library setup time                                     -1.42       2.00
  data required time                                                 2.00
  ------------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -7.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -5.95


0
pt_shell> 
pt_shell> current_scenario
{"func_max", "func_min", "test_best", "test_worst", "func_slowfast", "func_fastslow", "test_slowfast", "test_fastslow", "atspeed_capture", "atspeed_shift", "stuck_at_shift", "stuck_at_capture", "aocv"}
pt_shell> source ../scripts/atspeed_capture.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
Error: Command 'read_verilog' is disabled. (CMD-080)
Information: script '../scripts/atspeed_capture.tcl'
        stopped at line 11 due to error. (CMD-081)
Extended error info:

    while executing
"read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz"
 -- End Extended Error Info
pt_shell> exit
Maximum memory usage for distributed processes:
my_opts1        1   mo                 654.00 MB
                2   mo                 636.68 MB
                3   mo                 635.57 MB
                4   mo                 635.31 MB
                5   mo                 641.20 MB
                6   mo                 633.78 MB
                7   mo                 653.98 MB
                8   mo                 632.14 MB
                9   mo                 763.42 MB
                10  mo                 651.42 MB
                11  mo                 474.22 MB
                12  mo                 474.20 MB
                13  mo                 661.39 MB
                14  mo                 636.94 MB
CPU time usage for distributed processes:
my_opts1        1   mo                 120 seconds
                2   mo                 86 seconds
                3   mo                 83 seconds
                4   mo                 104 seconds
                5   mo                 103 seconds
                6   mo                 94 seconds
                7   mo                 117 seconds
                8   mo                 88 seconds
                9   mo                 2 seconds
                10  mo                 120 seconds
                11  mo                 3 seconds
                12  mo                 3 seconds
                13  mo                 125 seconds
                14  mo                 82 seconds
Elapsed time for distributed processes:
my_opts1        1   mo                 903 seconds
                2   mo                 902 seconds
                3   mo                 903 seconds
                4   mo                 903 seconds
                5   mo                 902 seconds
                6   mo                 903 seconds
                7   mo                 902 seconds
                8   mo                 903 seconds
                9   mo                 902 seconds
                10  mo                 902 seconds
                11  mo                 902 seconds
                12  mo                 902 seconds
                13  mo                 902 seconds
                14  mo                 902 seconds
Maximum memory usage for this session: 848.74 MB
CPU usage for this session: 2 seconds 
Elapsed time for this session: 927 seconds
Shutting down worker processes ...
 Shutdown Process 1
 Shutdown Process 2
 Shutdown Process 3
 Shutdown Process 4
 Shutdown Process 5
 Shutdown Process 6
 Shutdown Process 7
 Shutdown Process 8
 Shutdown Process 9
 Shutdown Process 10
 Shutdown Process 11
 Shutdown Process 12
 Shutdown Process 13
 Shutdown Process 14
Diagnostics summary: 15 errors, 6 warnings, 35 informationals

Thank you for using pt_shell!

