<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US8304663 - Wiring board and manufacturing method thereof - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_4ff636b3d23669b7103f3b3a3a18b4cd/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_4ff636b3d23669b7103f3b3a3a18b4cd__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Wiring board and manufacturing method thereof"><meta name="DC.contributor" content="Kohichi Ohsumi" scheme="inventor"><meta name="DC.contributor" content="Kyocera Slc Technologies Corporation" scheme="assignee"><meta name="DC.date" content="2008-5-30" scheme="dateSubmitted"><meta name="DC.description" content="In a wiring board, insulation layers and wiring conductors are alternately laminated, and a plurality of strip-shaped wiring conductors for connecting semiconductor elements are arranged side by side on the outermost insulation layer. Each of the wiring conductors partly has a connection pad to which the electrode terminals of the semiconductor elements are connected by flip-chip bonding. In the wiring board, a solder resist layer is deposited over the outermost insulation layer and the strip-shaped wiring conductors so as to have slit-shaped openings for exposing the upper surfaces of the connection pads. The solder resist layer fills up the space between the connection pads adjacent to each other and exposed within the slit-shaped openings."><meta name="DC.date" content="2012-11-6" scheme="issued"><meta name="DC.relation" content="JP:2006344664" scheme="references"><meta name="DC.relation" content="JP:2007096291" scheme="references"><meta name="DC.relation" content="JP:3420076" scheme="references"><meta name="DC.relation" content="JP:H01143392" scheme="references"><meta name="DC.relation" content="JP:H06152114" scheme="references"><meta name="DC.relation" content="JP:H0722735" scheme="references"><meta name="DC.relation" content="JP:H0923054" scheme="references"><meta name="DC.relation" content="US:20060012967:A1" scheme="references"><meta name="DC.relation" content="US:20090057919:A1" scheme="references"><meta name="DC.relation" content="US:7915718" scheme="references"><meta name="citation_patent_number" content="US:8304663"><meta name="citation_patent_application_number" content="US:12/155,151"><link rel="canonical" href="http://www.google.com/patents/US8304663"/><meta property="og:url" content="http://www.google.com/patents/US8304663"/><meta name="title" content="Patent US8304663 - Wiring board and manufacturing method thereof"/><meta name="description" content="In a wiring board, insulation layers and wiring conductors are alternately laminated, and a plurality of strip-shaped wiring conductors for connecting semiconductor elements are arranged side by side on the outermost insulation layer. Each of the wiring conductors partly has a connection pad to which the electrode terminals of the semiconductor elements are connected by flip-chip bonding. In the wiring board, a solder resist layer is deposited over the outermost insulation layer and the strip-shaped wiring conductors so as to have slit-shaped openings for exposing the upper surfaces of the connection pads. The solder resist layer fills up the space between the connection pads adjacent to each other and exposed within the slit-shaped openings."/><meta property="og:title" content="Patent US8304663 - Wiring board and manufacturing method thereof"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("ZWroU-DCF7LFsQTJoYKIBQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407291699.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("NLD"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("ZWroU-DCF7LFsQTJoYKIBQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407291699.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("NLD"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us8304663?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US8304663"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=PvGqBwABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS8304663&amp;usg=AFQjCNE4VTqKJGjdH8GJ4iPdRemMSxRrIA" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US8304663.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US8304663.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20080302563"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US8304663"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US8304663" style="display:none"><span itemprop="description">In a wiring board, insulation layers and wiring conductors are alternately laminated, and a plurality of strip-shaped wiring conductors for connecting semiconductor elements are arranged side by side on the outermost insulation layer. Each of the wiring conductors partly has a connection pad to which...</span><span itemprop="url">http://www.google.com/patents/US8304663?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US8304663 - Wiring board and manufacturing method thereof</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US8304663 - Wiring board and manufacturing method thereof" title="Patent US8304663 - Wiring board and manufacturing method thereof"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US8304663 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 12/155,151</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Nov 6, 2012</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">May 30, 2008</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">May 31, 2007</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US20080302563">US20080302563</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">12155151, </span><span class="patent-bibdata-value">155151, </span><span class="patent-bibdata-value">US 8304663 B2, </span><span class="patent-bibdata-value">US 8304663B2, </span><span class="patent-bibdata-value">US-B2-8304663, </span><span class="patent-bibdata-value">US8304663 B2, </span><span class="patent-bibdata-value">US8304663B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Kohichi+Ohsumi%22">Kohichi Ohsumi</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Kyocera+Slc+Technologies+Corporation%22">Kyocera Slc Technologies Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US8304663.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8304663.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8304663.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (10),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (22),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (2)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/8304663&usg=AFQjCNGRCtLCr5FCgGuHLq9XeqqMpd-E-Q">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D8304663&usg=AFQjCNE8RvOjAwRFyEXVg3racH0RPIjUJQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D8304663B2%26KC%3DB2%26FT%3DD&usg=AFQjCNHR-PlMVRa9FHcBWm2wJh5aupSEcQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT116550355" lang="EN" load-source="patent-office">Wiring board and manufacturing method thereof</invention-title></span><br><span class="patent-number">US 8304663 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA101616841" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">In a wiring board, insulation layers and wiring conductors are alternately laminated, and a plurality of strip-shaped wiring conductors for connecting semiconductor elements are arranged side by side on the outermost insulation layer. Each of the wiring conductors partly has a connection pad to which the electrode terminals of the semiconductor elements are connected by flip-chip bonding. In the wiring board, a solder resist layer is deposited over the outermost insulation layer and the strip-shaped wiring conductors so as to have slit-shaped openings for exposing the upper surfaces of the connection pads. The solder resist layer fills up the space between the connection pads adjacent to each other and exposed within the slit-shaped openings.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(13)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8304663B2/US08304663-20121106-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8304663B2/US08304663-20121106-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(4)</span></span></div><div class="patent-text"><div mxw-id="PCLM45965553" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A wiring board comprising:
<div class="claim-text">alternately laminated insulation layers and wiring conductors;</div>
<div class="claim-text">a plurality of strip-shaped wiring conductors for connecting semiconductor elements, arranged side by side on an outermost insulation layer, which is at a top side of the wiring board, each wiring conductor partly having a connection pad to which electrode terminals of one of the semiconductor elements are connected by flip-chip bonding; and</div>
<div class="claim-text">a solder resist layer deposited over the outermost insulation layer and the strip-shaped wiring conductors so as to have slit-shaped openings for exposing upper surfaces of the connection pads, wherein</div>
<div class="claim-text">the solder resist layer fills up a space between the connection pads adjacent to each other and exposed within the slit-shaped openings.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. The wiring board according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a width of each of the connection pads is 25 μm or less, and the space between the adjacent connection pads is 25 μm or less.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. The wiring board according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further having, on the outermost insulation layer, a plurality of side-by-side arranged wiring conductors having connection portions to which electrode terminals of another one of the semiconductor elements are connected by either one of a solder ball connection and a wire bond connection, the connection portions being independently exposed from the openings of the solder resist layer, wherein the plurality of strip-shaped conductors having the connection pads and the wiring conductors having connection portions are disposed on a same side of the outermost insulation layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. The wiring board according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, further having, on the outermost insulation layer, a plurality of side-by-side arranged wiring conductors having connection portions to which electrode terminals of another one of the semiconductor elements are connected by either one of a solder ball connection and a wire bond connection, the connection portions being independently exposed from the openings of the solder resist layer, wherein the plurality of strip-shaped conductors having the connection pads and the wiring conductors having connection portions are disposed on a same side of the outermost insulation layer. </div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES52319938" lang="EN" load-source="patent-office" class="description">
    <p num="p-0002">Priority is claimed to Japanese Patent Application No. 2007-146108 filed on May 31, 2007, the disclosure of which is incorporated by reference in its entirety.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0003">1. Field of the Invention</p>
    <p num="p-0004">The present invention relates to a wiring board and a manufacturing method thereof. More particularly, the present invention relates to a wiring board and a manufacturing method thereof which are suitable for mounting, for example, peripheral pad type semiconductor integrated circuit elements by flip-chip bonding.</p>
    <p num="p-0005">2. Description of Related Art</p>
    <p num="p-0006">Examples of semiconductor integrated circuit elements of related art include so-called peripheral pad type semiconductor integrated circuit elements with a large number of electrode terminals arranged along the outer periphery of one major surface thereof. An example of the method of mounting these semiconductor integrated circuit elements on a wiring board is a flip-chip bonding method. In the flip-chip bonding method, firstly, part of wiring conductors for connecting semiconductor elements mounted on a wiring board is exposed correspondingly to the arrangement of the electrode terminals of the semiconductor integrated circuit elements. Secondly, the exposed part of the wiring conductors for connecting the semiconductor elements is opposed to the electrode terminals of the semiconductor integrated circuit elements, and then electrically connected to each other through, for example, solder bumps.</p>
    <p num="p-0007">As shown in <figref idrefs="DRAWINGS">FIGS. 12-14</figref>, a wiring board <b>120</b> of related art (designated as prior art in the drawings) has a core insulation layer <b>103</b> provided with a core wiring conductor <b>102</b> extending over the upper and lower surfaces thereof. Buildup insulation layers <b>104</b> and buildup wiring conductors <b>105</b> are laminated alternately one upon another on the upper and lower surfaces of the core insulation layer <b>103</b>. A solder resist layer <b>106</b> is deposited over the uppermost surface of the laminate.</p>
    <p num="p-0008">A plurality of through-holes <b>107</b> extend between the upper and lower surfaces of the core insulation layer <b>103</b>. The core wiring conductor <b>102</b> is deposited over the upper and lower surfaces of the core insulation layer <b>103</b> and the inner surfaces of these through-holes <b>107</b>. A resin filler <b>108</b> fills the inside of these through-holes <b>107</b>. A plurality of via holes <b>109</b> are formed in the buildup insulation layers <b>104</b>, respectively. Buildup wiring conductors <b>105</b> are formed by deposition on the surfaces of the buildup insulation layers <b>104</b> and the inner surfaces of the via holes <b>109</b>, respectively.</p>
    <p num="p-0009">The part of these buildup wiring conductors <b>105</b>, which is deposited over the buildup insulation layer <b>104</b> as the outermost layer on the upper side of the wiring board <b>120</b>, constitutes wiring pattern portions <b>105</b>A. These wiring pattern portions <b>105</b>A are strip-shaped-wiring conductors partly having connection pads <b>105</b> <i>a </i>for connecting semiconductor elements, which are electrically connected through solder bumps <b>110</b> to the electrode terminals of the semiconductor integrated circuit elements <b>101</b> by flip-chip bonding. A plurality of the wiring pattern portions <b>105</b>A are arranged side by side in the shape of a strip.</p>
    <p num="p-0010">Among these wiring pattern portions <b>105</b>A, the semiconductor element connection pads <b>105</b> <i>a </i>are arranged side by side and exposed from the solder resist layer <b>106</b>. Electrode terminals <b>101</b> <i>a </i>of the semiconductor integrated circuit elements <b>101</b> are electrically connected through the solder bumps <b>110</b> to the exposed connection pads <b>105</b> <i>a. </i> </p>
    <p num="p-0011">On the other hand, the part of these buildup wiring conductors <b>105</b>, which is deposited on the buildup insulation layer <b>104</b> as the outermost layer on the lower side of the wiring board <b>120</b>, constitutes wiring pattern portions <b>105</b>B. These wiring pattern portions <b>105</b>B have connection pads <b>105</b> <i>b </i>for external connection to be electrically connected to the wiring conductor of an external electrical circuit board. A plurality of the wiring pattern portions <b>105</b>B are arranged side by side. Among these wiring pattern portions <b>105</b>B, the connection pads <b>105</b> <i>b </i>for external connection are exposed from the solder resist layer <b>106</b>. The wiring conductor of the external electrical circuit board is electrically connected through solder balls <b>111</b> to the exposed connection pads <b>105</b> <i>a. </i> </p>
    <p num="p-0012">The solder resist layer <b>106</b> protects the outermost buildup wiring conductor <b>105</b> and defines the connection pads <b>105</b> <i>a </i>for connecting semiconductor elements and the external connection pads <b>105</b> <i>b</i>. The solder resist layer <b>106</b> can be formed by laminating thermosetting resin paste or film having photosensitivity on the outermost buildup insulation layer <b>104</b> provided with the buildup wiring conductor <b>105</b>, and carrying out exposure and development so as to have openings for exposing the connection pads <b>105</b> <i>a </i>and <b>105</b> <i>b</i>, followed by curing.</p>
    <p num="p-0013">As shown in <figref idrefs="DRAWINGS">FIGS. 13 and 14</figref>, the solder resist layer <b>106</b> on the upper side has slit-shaped openings <b>106</b> <i>a </i>for collectively exposing the plurality of side-by-side arranged connection pads <b>105</b> <i>a</i>. The connection pads <b>105</b> <i>a </i>in a rectangular shape are defined by partially exposing the wiring pattern portions <b>105</b>A in the length corresponding to the width of the openings <b>106</b> <i>a. </i> </p>
    <p num="p-0014">In mounting the semiconductor integrated circuit elements on the wiring board <b>120</b> thus configured, firstly, the solder bumps <b>110</b> are preformed at the connection pads <b>105</b> <i>a </i>in order to bring about the engagement between the electrode terminals <b>101</b> <i>a </i>of the semiconductor integrated circuit elements <b>101</b> and the solder bumps <b>110</b>. Subsequently, the solder bumps <b>110</b> are melted by heating, so that the electrode terminals <b>101</b> <i>a </i>of the semiconductor integrated circuit elements <b>101</b> and the connection pads <b>105</b> <i>a </i>are electrically connected to each other through the solder bumps <b>110</b>. Thereafter, the semiconductor integrated circuit elements <b>101</b> are mounted on the wiring board <b>120</b> by applying underfill resin (not shown) composed of thermosetting resin such as epoxy resin into the space between the semiconductor integrated circuit elements <b>101</b> and the wiring board <b>120</b>.</p>
    <p num="p-0015">Hereat, to form the solder bumps <b>110</b> on the connection pads <b>105</b> <i>a</i>, in general, paste-like or granular solder is adhered to the surfaces of the connection pads <b>105</b> <i>a </i>exposed from the solder resist layer <b>106</b>. This is then heated to melt the solder, so that the melted solder is wet-spread over the exposed surfaces of the connection pads <b>105</b> <i>a</i>, and solder droplets are formed on the connection pads <b>105</b> <i>a </i>by the surface tension of the melted solder.</p>
    <p num="p-0016">Meanwhile, owing to the recent rapid high integration of the semiconductor integrated circuit elements <b>101</b>, the pitch between the electrode terminals <b>101</b> <i>a </i>in the semiconductor integrated circuit elements <b>101</b> has become extremely narrow (for example, 50 μm or less). The pitch between the connection pads <b>105</b> <i>a </i>to which the electrode terminals <b>101</b> <i>a </i>of the semiconductor integrated circuit elements <b>101</b> are connected by flip-chip bonding is correspondingly narrowed (for example, 50 μm or less). Further, there are also demands for an extremely narrow width W<b>1</b> of the connection pads <b>105</b> <i>a </i>(for example, 25 μm or less) and for an extremely narrow space W<b>2</b> between the adjacent connection pads <b>105</b> <i>a </i>(for example, 25 μm or less) (refer to <figref idrefs="DRAWINGS">FIG. 14</figref>).</p>
    <p num="p-0017">The narrow space W<b>2</b> between the adjacent connection pads <b>105</b> <i>a </i>causes the following problem. That is, in the above-mentioned manner that the paste-like or the granular solder is adhered onto the surfaces of the connection pads <b>105</b> <i>a</i>, and the solder is melted by heating, the melted solder is liable to be connected to the side surfaces of the adjacent connection pads <b>105</b> <i>a</i>. This causes an electrical short circuit between the adjacent connection pads <b>105</b> <i>a</i>, making it impossible to perform the normal operation of the mounted semiconductor integrated circuit elements <b>101</b>.</p>
    <p num="p-0018">For example, Japanese Patent No. 3420076 describes the board manufacturing method including the steps of forming solder bumps on connection pads having a large width by continuously forming wiring patterns and the connection pads, the wiring patterns having a smaller width dimension than the connection pads, and exposing the connection pads and the wiring patterns from solder resist, and then adhering the solder onto the exposed connection pads and the exposed wiring patterns, followed by heating to melt the solder. There is a description that this method ensures the formation of the solder bumps on the connection pads having a pitch of 70 to 120 μm.</p>
    <p num="p-0019">For further reduction of the pitch between the connection pads (for example, 50 μm or less), even with the above-mentioned method described in Japanese Patent No. 3420076, the melted solder tends to be connected to the side surfaces of the adjacent connection pads, which may cause an electrical short circuit between the adjacent connection pads.</p>
    <p num="p-0020">It can be considered that the solder resist layer <b>106</b> having independent openings corresponding to a plurality of side-by-side arranged connection pads <b>105</b> <i>a </i>is disposed so as to individually expose these connection pads <b>105</b> <i>a</i>. However, when the pitch between the connection pads <b>105</b> <i>a </i>is narrow and the space between the adjacent connection pads <b>105</b> <i>a </i>is extremely narrow, it is extremely difficult that the openings for exposing the plurality of side-by-side arranged connection pads <b>105</b> <i>a </i>with high position accuracy are independently disposed so as to correspond to these connection pads <b>105</b> <i>a</i>, respectively.</p>
    <p num="p-0021">The present applicant has proposed, in Japanese Unexamined Patent Publication No. 2006-344664, the wiring board in which conductive projections, to which the electrode terminals of semiconductor elements are flip-chip bonded, are disposed at a part on strip-shaped wiring conductors for connecting the semiconductor elements, and a solder resist layer is deposited so as to expose the upper surfaces of these conductive projections. In this wiring board, the solder resist layer fills up the space between the adjacent conductive projections, and the side surfaces of these conductive projections are not exposed largely. This suppresses that even when solder bumps are disposed on these conductive projections, the solder is spread over the space between the side surfaces of the adjacent conductive projections.</p>
    <p num="p-0022">However, for the wiring board proposed in the above Publication No. 2006-344664, it is necessary to additionally form the conductive projections on the part of the strip-shaped wiring conductors for connecting the semiconductor elements. There remains the problem that the manufacturing steps thereof are complicated and the manufacturing cost thereof is increased.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p num="p-0023">One advantage of the invention is to provide a wiring board of high-density wiring having excellent electrical connection reliability as well as a manufacturing method thereof, which enable to properly form solder bumps on individual connection pads for connecting semiconductor elements, without causing any electrical short circuit due to the solder between the adjacent connection pads, thus enabling to surely electrically connect the narrow-pitch electrode terminals of semiconductor integrated circuit elements and the corresponding connection pads.</p>
    <p num="p-0024">The intensive research of the present inventor has led to the present invention based on the following new finding. That is, a solder resist layer is deposited so as to fill up the space between the adjacent connection pads exposed within the slit-shaped openings of the solder resist layer, so that the solder is adhered onto these connection pads. The solder is then melted by heating. At this time, the solder is rejected by the surface of the solder resist layer, thereby enabling solder bumps to be properly formed on the individual connection pads, without causing any electrical short circuit due to the solder between the adjacent connection pads for connecting semiconductor elements. This achieves the wiring board of high-density wiring having excellent electrical connection reliability, which is capable of surely electrically connecting the narrow-pitch electrode terminals of semiconductor integrated circuit elements and the corresponding connection pads.</p>
    <p num="p-0025">Specifically, the wiring board of the invention includes alternately laminated insulation layers and wiring conductors, a plurality of strip-shaped wiring conductors for connecting semiconductor elements, arranged side by side on the outermost insulation layer, each wiring conductor partly having a connection pad to which the electrode terminals of the semiconductor elements are connected by flip-chip bonding; and a solder resist layer deposited over the outermost insulation layer and the strip-shaped wiring conductors so as to have slit-shaped openings for exposing the upper surfaces of the connection pads. The solder resist layer fills up the space between the connection pads adjacent to each other and exposed within the slit-shaped openings.</p>
    <p num="p-0026">One method of manufacturing a wiring board of the invention includes the steps of: alternately laminating insulation layers and wiring conductors; arranging side by side, on the outermost insulation layer, a plurality of strip-shaped wiring conductors for connecting semiconductor elements, each wiring conductor partly having a connection pad to which the electrode terminals of the semiconductor elements are connected by flip-chip bonding; depositing a solder resist layer over the entire upper surfaces of the outermost insulation layer and the strip-shaped wiring conductors; and removing the solder resist layer extending over the connection pads and between the adjacent connection pads so that the upper surfaces of the connection pads are exposed and the solder resist layer remains between the connection pads.</p>
    <p num="p-0027">Other method of manufacturing a wiring board of the invention includes the steps of: alternately laminating insulation layers and wiring conductors; arranging side by side, on the outermost insulation layer, a plurality of strip-shaped wiring conductors for connecting semiconductor elements, each wiring conductor partly having a connection pad to which the electrode terminals of the semiconductor elements are connected by flip-chip bonding; depositing a first solder resist layer over the entire upper surfaces of the outermost insulation layer and the strip-shaped wiring conductors; removing the first solder resist layer so that the upper surfaces of the strip-shaped wiring conductors are exposed and the first solder resist layer remains between the adjacent connection pads; and depositing, over the upper surfaces of the first solder resist layer and the strip-shaped wiring boards, a second solder resist layer having slit-shaped openings for exposing the connection pads and the first solder resist layer extending between the adjacent connection pads.</p>
    <p num="p-0028">In accordance with the invention, the solder resist layer is deposited so as to fill up the space between the adjacent connection pads exposed within the slit-shaped openings of the solder resist layer. The wettability on the connection pads is higher than the wettability on the solder resist layer. Therefore, when the solder is adhered onto the connection pads and then melted by heating, even if the melted solder is spread over the space between the adjacent connection pads, the melted solder is rejected by the surface of the solder resist layer, and the solder bumps are formed on the connection pads. This produces the effect of providing the wiring board of high-density wiring having excellent electrical connection reliability which enables to properly form the solder bumps on the individual connection pads for connecting semiconductor elements, without causing any electrical short circuit due to the solder between the adjacent connection pads, thereby ensuring the electrical connection between the narrow-pitch electrode terminals of the semiconductor integrated circuit elements and the corresponding connection pads.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0029"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a schematic sectional view of a wiring board according to a first preferred embodiment of the invention;</p>
      <p num="p-0030"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a plan view of the wiring board of <figref idrefs="DRAWINGS">FIG. 1</figref>;</p>
      <p num="p-0031"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a partially enlarged schematic explanatory drawing showing the vicinity of connection pads of the wiring board of the first preferred embodiment;</p>
      <p num="p-0032"> <figref idrefs="DRAWINGS">FIGS. 4(</figref> <i>a</i>) to <b>4</b>(<i>c</i>) are partially enlarged process drawings showing a method of manufacturing the wiring board of the first preferred embodiment;</p>
      <p num="p-0033"> <figref idrefs="DRAWINGS">FIGS. 5(</figref> <i>d</i>) and <b>5</b>(<i>e</i>) are partially enlarged process drawings showing the method of manufacturing the wiring board of the first preferred embodiment;</p>
      <p num="p-0034"> <figref idrefs="DRAWINGS">FIGS. 6(</figref> <i>a</i>) and <b>6</b>(<i>b</i>) are partially enlarged explanatory drawings showing other method of manufacturing the wiring board of the first preferred embodiment;</p>
      <p num="p-0035"> <figref idrefs="DRAWINGS">FIG. 7</figref> is a schematic sectional view of a wiring board according to a second preferred embodiment of the invention;</p>
      <p num="p-0036"> <figref idrefs="DRAWINGS">FIGS. 8(</figref> <i>a</i>) to <b>8</b>(<i>c</i>) are partially enlarged process drawings showing a method of manufacturing the wiring board of the second preferred embodiment;</p>
      <p num="p-0037"> <figref idrefs="DRAWINGS">FIGS. 9(</figref> <i>d</i>) and <b>9</b>(<i>e</i>) are partially enlarged process drawings showing the method of manufacturing the wiring board of the second preferred embodiment;</p>
      <p num="p-0038"> <figref idrefs="DRAWINGS">FIGS. 10(</figref> <i>a</i>) and <b>10</b>(<i>b</i>) are partially enlarged explanatory drawings showing other method of manufacturing the wiring board of the second preferred embodiment;</p>
      <p num="p-0039"> <figref idrefs="DRAWINGS">FIG. 11</figref> is a partially enlarged schematic explanatory drawing showing the vicinity of connection pads of a wiring board according to a third preferred embodiment;</p>
      <p num="p-0040"> <figref idrefs="DRAWINGS">FIG. 12</figref> is a schematic sectional view of a wiring board of related art;</p>
      <p num="p-0041"> <figref idrefs="DRAWINGS">FIG. 13</figref> is a plan view of the wiring board of <figref idrefs="DRAWINGS">FIG. 12</figref>; and</p>
      <p num="p-0042"> <figref idrefs="DRAWINGS">FIG. 14</figref> is a partially enlarged schematic explanatory drawing showing the vicinity of connection pads of the wiring board of related art.</p>
    </description-of-drawings> <heading>DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS</heading> <p num="p-0043">A first preferred embodiment of the wiring board and the manufacturing method thereof according to the invention will be described in detail with reference to the accompanying drawings. As shown in <figref idrefs="DRAWINGS">FIGS. 1 and 2</figref>, a wiring board <b>10</b> of the present embodiment has a core insulation layer <b>3</b> provided with core wiring conductors <b>2</b> extending over the upper and lower surfaces of the core insulation layer <b>3</b>. Buildup insulation layers <b>4</b> and buildup wiring conductors <b>5</b> are laminated alternately one upon another on the upper and lower surfaces of the core insulation layer <b>3</b>. Protective solder resist layer <b>6</b> is deposited on the outermost surfaces of the laminate.</p>
    <p num="p-0044">The core insulation layer <b>3</b> has a thickness of approximately 0.3 to 1.5 mm, and functions as the core material of a wiring board <b>10</b>. For example, the core insulation layer <b>3</b> is composed of an electrically insulation material made by immersing thermosetting resin such as bismaleimide triazine resin or epoxy resin into a glass cloth formed of vertically and laterally woven glass fiber fluxes.</p>
    <p num="p-0045">A plurality of through-holes <b>7</b> having a diameter of approximately 0.05 to 0.3 mm extend between the upper and lower surfaces of the core insulation layer <b>3</b>. The core wiring conductors <b>2</b> are deposited on the upper and lower surfaces of the core insulation layer <b>3</b> and over the inner surfaces of the through-holes <b>7</b>. Preferably, the portions of the core wiring conductors <b>2</b> corresponding to the upper and lower surfaces of the core insulation layer <b>3</b> are formed of copper foil or the like, and the portions of the core wiring conductors <b>2</b> corresponding to the inner surfaces of the through-holes <b>7</b> are formed of electroless copper plating and the overlying electrolytic copper plating.</p>
    <p num="p-0046">Resin filler <b>8</b> composed of thermosetting resin such as epoxy resin fills the inside of the through-holes <b>7</b>. The core wiring conductors <b>2</b> formed on the upper and lower surfaces of the core insulation layer <b>3</b> are electrically connected to each other through the core wiring conductors <b>2</b> within the through-holes <b>7</b>.</p>
    <p num="p-0047">The core insulation layer <b>3</b> can be formed by laminating copper foils for the core wiring conductors <b>2</b> onto the upper and lower surfaces of a sheet made by, for example, immersing uncured thermosetting resin into a glass cloth, and thermosetting the sheet, and then applying drill processing for the through-holes <b>7</b> on the upper and lower surfaces of the sheet.</p>
    <p num="p-0048">The core wiring conductors <b>2</b> can be formed in the following manner, for example. Firstly, copper foils having a thickness of approximately 3 to 50 μm are laminated over the upper and lower surfaces of the sheet for the core insulation layer <b>3</b>, as described above, and the through-holes <b>7</b> are formed by drilling these copper foils and the core insulation layer <b>3</b>. Subsequently, electroless copper plating and electrolytic copper plating are applied sequentially to the inner surfaces of these through-holes <b>7</b> and the surfaces of the copper foils. The inside of the through-holes <b>7</b> are then filled with the resin filler <b>8</b>. Thereafter, the copper foils and the copper plating on the upper and lower surfaces are etched in a predetermined pattern by using photolithography technique or the like. As a result, the core wiring conductors <b>2</b> are formed on the upper and lower surfaces of the core insulation layer <b>3</b> and in the inner surfaces of the through-holes <b>7</b>.</p>
    <p num="p-0049">The resin filler <b>8</b> fills up the through-holes <b>7</b>, enabling the buildup insulation layer <b>4</b> to be formed immediately above and immediately below the through-holes <b>7</b>. The resin filler <b>8</b> can be formed by applying, for example, uncured paste-like thermosetting resin into the through-holes <b>7</b> by screen printing method or the like, and thermosetting the resin and then polishing the upper and lower surfaces thereof so as to be substantially flat.</p>
    <p num="p-0050">Each of the buildup insulation layers <b>4</b> laminated on the upper and lower surfaces of the core insulation layer <b>3</b> has a thickness of approximately 20 to 60 μm.</p>
    <p num="p-0051">Like the core insulation layer <b>3</b>, the buildup insulation layers <b>4</b> are composed of an electrical insulation material made by immersing thermosetting resin into a glass cloth, or an electrical insulation material made by dispersing inorganic filler such as silicon oxide into thermosetting resin such as epoxy resin. A plurality of via holes <b>9</b> having a diameter of approximately 30 to 100 μm are formed in the individual buildup insulation layers <b>4</b>.</p>
    <p num="p-0052">Buildup wiring conductors <b>5</b> composed of electroless copper plating, and the overlying electrolytic copper plating are formed by deposition on the surfaces of the individual buildup insulation layers <b>4</b> and the inner surfaces of the via holes <b>9</b>. High density wiring can be formed in three dimensions by electrically connecting, through the buildup wiring conductors <b>5</b> within the via holes <b>9</b>, the overlying wiring conductor <b>5</b> and the underlying wiring conductor <b>5</b> with the buildup insulation layer <b>4</b> in between.</p>
    <p num="p-0053">Part of the wiring conductor <b>5</b>, deposited on the outermost buildup insulation layer <b>4</b> on the upper surface of the wiring board <b>10</b>, constitutes first wiring pattern portions <b>5</b>A. A plurality of the first wiring pattern portions <b>5</b>A are arranged side by side in the shape of a strip, each being a strip-like wiring conductor partly having a connection pad <b>5</b> <i>a </i>for connecting a semiconductor element to be electrically connected through a solder bump <b>110</b> to an electrode <b>101</b> <i>a </i>of a semiconductor integrated circuit element <b>101</b>. Part of the wiring conductor <b>5</b>, deposited on the outermost buildup insulation layer <b>4</b> on the lower surface of the wiring board <b>10</b>, constitutes second wiring pattern portions SB. A plurality of the second wiring pattern portions SB are arranged side by side, each having a connection pad <b>5</b> <i>b </i>for external connection to be electrically connected through a solder ball <b>111</b> to the wiring conductor of an external electric circuit board.</p>
    <p num="p-0054">These buildup wiring conductors <b>5</b> can be formed by, for example, a so-called semi-additive method. In the semi-additive method, for example, a base metal layer for electrolytic plating is firstly formed by electroless copper plating on the surfaces of the buildup insulation layers <b>4</b> provided with the via holes <b>9</b>. Then, a plating resist layer having openings corresponding to the buildup wiring conductors <b>5</b> is formed thereon. Subsequently, the buildup wiring conductors <b>5</b> are formed by applying electrolytic copper plating onto the base metal layer exposed from the openings by using the base metal layer as the electrode for supplying voltage. After removing the plating resist, the exposed base metal layer is etched away to electrically isolate these buildup wiring conductors <b>5</b> from each other.</p>
    <p num="p-0055">Nickel plating and gold plating may be deposited sequentially by electroless plating method, electrolytic plating method and the like, or alternatively a solder layer may be deposited on the upper surfaces of the connection pad <b>5</b> <i>a </i>and the upper surfaces of the connection pad <b>5</b> <i>b</i>, which are exposed from the solder resist layer <b>6</b>, in order to prevent them from being oxidized or corroded and improve connections with the solder bumps <b>110</b> and the solder balls <b>111</b>.</p>
    <p num="p-0056">As shown in <figref idrefs="DRAWINGS">FIG. 2</figref>, a plurality of the first wiring pattern portions <b>5</b>A are arranged side by side in the shape of a strip at a predetermined pitch, at positions corresponding to the outer peripheral parts of the semiconductor integrated circuit element <b>101</b> so as to extend perpendicular to the outer peripheral sides of the semiconductor integrated circuit element <b>101</b>. Each of the first wiring pattern portions <b>5</b>A has the connection pad <b>5</b> <i>a </i>for connecting a semiconductor element at a position corresponding to the electrode terminal <b>101</b> <i>a </i>of the semiconductor integrated circuit element <b>101</b>. The solder bumps <b>110</b>, electrically connecting by flip-chip bonding the electrode terminals <b>101</b> <i>a </i>of the semiconductor integrated circuit element <b>101</b>, are formed on the connection pad <b>5</b> <i>a. </i> </p>
    <p num="p-0057">The solder resist layer <b>6</b> is deposited over the outermost buildup insulation layer <b>4</b> and the buildup wiring conductor <b>5</b> overlying the buildup insulation layer <b>4</b>. The solder resist layer <b>6</b> is protection film for protecting the outermost buildup wiring conductor <b>5</b> against heat and the external environment. The solder resist layer <b>6</b> disposed on the upper side has slit-shaped openings <b>6</b> <i>a </i>for collectively exposing the connection pad <b>5</b> <i>a</i>. The connection pad <b>5</b> <i>a </i>in a rectangular shape is defined by partially exposing the first wiring pattern portions <b>5</b>A in the length corresponding to the width of the openings <b>6</b> <i>a</i>. A plurality of the connection pads <b>5</b> <i>a </i>are exposed in their laterally arranged state from the openings <b>6</b> <i>a </i>of the solder resist layer <b>6</b>. On the other hand, the solder resist layer <b>6</b> disposed on the lower side is deposited so as to have circular openings <b>6</b> <i>b </i>for exposing the connection pads <b>5</b> <i>b </i>for external connection.</p>
    <p num="p-0058">As shown in <figref idrefs="DRAWINGS">FIG. 3</figref>, the solder resist layer <b>6</b> is deposited so as to fill up the space between the adjacent connection pads <b>5</b> <i>a </i>exposed within the slit-shaped openings <b>6</b> <i>a</i>. This enables the solder bumps <b>110</b> to be properly formed on the individual connection pads <b>5</b> <i>a</i>. That is, the solder bumps <b>110</b> are formed on the connection pads <b>5</b> <i>a </i>by using, for example, the following method in which paste-like or granular solder is adhered onto the surfaces of the connection pad <b>5</b> <i>a </i>exposed from the solder resist layer <b>6</b>, and then heated to melt the solder.</p>
    <p num="p-0059">Since the solder resist layer <b>6</b> are deposited so as to fill up the space between the adjacent connection pads <b>5</b> <i>a</i>, the heat-melting the solder after being adhered onto the connection pads <b>5</b> <i>a </i>causes no electrical short circuit between the adjacent connection pads <b>5</b> <i>a </i>due to the solder, and hence the solder bumps <b>110</b> can be formed properly on the individual connection pads <b>5</b> <i>a</i>. This ensures the electrical connection between the electrode terminals <b>101</b> <i>a </i>of the semiconductor integrated circuit element <b>101</b> arranged at a narrow pitch, and the connection pads <b>5</b> <i>a </i>corresponding thereto. Even for the narrow-pitched connection pads <b>5</b> <i>a</i>, the individual connection pads <b>5</b> <i>a </i>can be exposed with high position accuracy because the solder resist layer <b>6</b> has the slit-shaped openings <b>6</b> <i>a </i>for collectively exposing the individual connection pads <b>5</b> <i>a. </i> </p>
    <p num="p-0060">In particular, the width W<b>1</b> of each of these connection pads <b>5</b> <i>a </i>is 25 μm or less, preferably 10 to 25 μm, and the interval W<b>2</b> of the adjacent connection pads <b>5</b> <i>a </i>is 25 μm or less, preferably 15 to 25 μm. Even when the connection pads <b>5</b> <i>a </i>have this shape, no electrical short circuit due to the solder occurs between the adjacent connection pads <b>5</b> <i>a</i>, and the solder bumps <b>110</b> can be formed properly on the individual connection pads <b>5</b> <i>a</i>, because the solder resist layer <b>6</b> is deposited so as to fill up the space between the adjacent connection pads <b>5</b> <i>a </i>exposed within the slit-shaped openings <b>6</b> <i>a. </i> </p>
    <p num="p-0061">As described above, in the solder resist layer <b>6</b> deposited so as to fill up the space between the adjacent connection pads <b>5</b> <i>a </i>exposed within the slit-shaped openings <b>6</b> <i>a</i>, the height of solder resist layers <b>61</b> extending over the space are required to be such a degree that the melted solder can be rejected even if it spreads over the space between the adjacent connection pads <b>5</b> <i>a</i>. That is, the solder resist layers <b>61</b> may fill up the above-mentioned space, for example, at a height below the upper surfaces of the connection pad <b>5</b> <i>a</i>, or at a height exceeding the upper surfaces of the connection pad <b>5</b> <i>a</i>. Preferably, the height of the solder resist layers <b>61</b> is substantially the same as the height of the connection pad <b>5</b> <i>a </i>(within 2 μm in height difference). Although no special limitation is imposed on the height of the connection pad <b>5</b> <i>a</i>, in general, it may be approximately 10 to 20 μm.</p>
    <p num="p-0062">Next, the method of manufacturing the wiring board according to the first preferred embodiment will be described in detail with reference to the accompanying drawings, by illustrating the formation of the above-mentioned first wiring pattern portions <b>5</b>A and the solder resist layer <b>6</b>.</p>
    <p num="p-0063">As shown in <figref idrefs="DRAWINGS">FIG. 4(</figref> <i>a</i>), firstly, insulation layers and wiring conductors are laminated alternately and then a plurality of first wiring pattern portions <b>5</b>A are formed on the surface of the outermost buildup insulation layer <b>4</b>. These first wiring pattern portions <b>5</b>A are arranged side by side in the shape of a strip at a pitch of, for example, 50 μm. The width of each of these first wiring pattern portions <b>5</b>A and the space therebetween are, for example, 25 μm, and the height thereof is, for example, approximately 13 μm. Each of the first wiring pattern portions <b>5</b>A partly has the connection pad <b>5</b> <i>a</i>. These first wiring pattern portions <b>5</b>A can be formed by known semi-additive method.</p>
    <p num="p-0064">As shown in <figref idrefs="DRAWINGS">FIG. 4(</figref> <i>b</i>), a resin layer <b>6</b>P for a solder resist layer <b>6</b> is formed over the entire upper surfaces of the outermost buildup insulation layer <b>4</b> and the first wiring pattern portions <b>5</b>A. As the resin layer <b>6</b>P, various types of known resins can be employed which function as the solder resist layer <b>6</b> for protecting the surface of a wiring board. Examples thereof include photosensitive resin composed of an insulation material made by dispersing approximately 30 to 70% by mass of inorganic powder filler, such as silicon oxide or talc, into epoxy resin, and thermosetting resin. After resin paste that becomes the resin layer <b>6</b>P is applied by screen printing method or the like, onto the outermost buildup insulation layer <b>4</b> provided with the first wiring pattern portions <b>5</b>A, the resin paste may be cured by heating and UV irradiation under suitable conditions.</p>
    <p num="p-0065">As shown in <figref idrefs="DRAWINGS">FIG. 4(</figref> <i>c</i>), a mask M having a slit-shaped opening Ma is formed at a location corresponding to the individual connection pads <b>5</b> <i>a</i>, on the resin layer <b>6</b>P. The mask M is composed of, for example, a photosensitive resin film. The opening Ma can be formed by laminating the mask M over the resin layer <b>6</b>P, and applying exposure and development to the photosensitive resin film into a predetermined pattern.</p>
    <p num="p-0066">As shown in <figref idrefs="DRAWINGS">FIG. 5(</figref> <i>d</i>), the resin layer <b>6</b>P exposed from the opening Ma of the mask M is partially removed so that the upper surfaces of the connection pads <b>5</b> <i>a </i>are exposed and the resin layer <b>6</b>P remains between the adjacent connection pads <b>5</b> <i>a</i>. Although no special limitation is imposed on the method of removing the resin layer <b>6</b>P, for example, wet blast method may be employed.</p>
    <p num="p-0067">As shown in <figref idrefs="DRAWINGS">FIG. 5(</figref> <i>e</i>), the mask M is finally removed to form, on the buildup insulation layer <b>4</b> and the first wiring pattern portions <b>5</b>A, the solder resist layer <b>6</b> having the slit-shaped openings <b>6</b> <i>a </i>for exposing the upper surfaces of the connection pads <b>5</b> <i>a</i>, and the solder resist layer <b>61</b> deposited so as to fill up the spaces between the adjacent connection pads <b>5</b> <i>a </i>exposed within the slit-shaped openings <b>6</b> <i>a. </i> </p>
    <p num="p-0068">As the method of removing the mask M, there is, for example, immersion into an alkalescent solution such as sodium hydroxide solution.</p>
    <p num="p-0069">Next, other method of manufacturing the wiring board according to the first preferred embodiment will be described in detail with reference to the accompanying drawings. The same references have been retained as in <figref idrefs="DRAWINGS">FIGS. 1 to 5(</figref> <i>e</i>) for similar components, and the description thereof is omitted here.</p>
    <p num="p-0070">As shown in <figref idrefs="DRAWINGS">FIG. 6(</figref> <i>a</i>), similarly to the above-mentioned method, first wiring pattern portions <b>5</b>A are firstly formed on the outermost buildup insulation layer <b>4</b>. Subsequently, a cured first resin layer <b>6</b>P<b>1</b> for a solder resist layer <b>6</b> is formed over the entire upper surfaces of the outermost buildup insulation layer <b>4</b> and the first wiring pattern portions <b>5</b>A. The first resin layer <b>6</b>P<b>1</b> is partially removed by wet blast method or the like so that the upper surfaces of the first wiring pattern portions <b>5</b>A are exposed and the first resin layer <b>6</b>P<b>1</b> remains between the adjacent first wiring pattern portions <b>5</b>A.</p>
    <p num="p-0071">As shown in <figref idrefs="DRAWINGS">FIG. 6(</figref> <i>b</i>), a second resin layer <b>6</b>P<b>2</b> for the solder resist layer <b>6</b> is formed on the first resin layer <b>6</b>P<b>1</b> so as to have slit-shaped openings <b>6</b> <i>a </i>for exposing the individual connection pads <b>5</b> <i>a </i>and the first resin layer <b>6</b>P<b>1</b> remaining between the adjacent connection pads <b>5</b> <i>a</i>. The second resin layer <b>6</b>P<b>2</b> is composed of photosensitive resin paste or film. The slit-shaped openings <b>6</b> <i>a </i>can be formed by depositing the second resin layer <b>6</b>P<b>2</b> on the first resin layer <b>6</b>P<b>1</b>, and applying exposure and development to the second resin layer <b>6</b>P<b>2</b> into a predetermined pattern.</p>
    <p num="p-0072">Finally, the second resin layer <b>6</b>P<b>2</b> is cured to form the solder resist layer <b>6</b> over the surfaces of the buildup insulation layer <b>4</b> and the first wiring pattern portions <b>5</b>A. The solder resist layer <b>6</b> is deposited so as to have the slit-shaped openings <b>6</b> <i>a </i>for exposing the upper surfaces of the connection pads <b>5</b> <i>a</i>, and fill up the space between the adjacent connection pads <b>5</b> <i>a </i>exposed within the slit-shaped openings <b>6</b> <i>a. </i> </p>
    <p num="p-0073">Next, the wiring board and the manufacturing method thereof according to a second preferred embodiment of the invention will be described in detail with reference to the accompanying drawings. The same references have been retained as in <figref idrefs="DRAWINGS">FIGS. 1 to 6B</figref> for similar components, and the description thereof is omitted here.</p>
    <p num="p-0074">As shown in <figref idrefs="DRAWINGS">FIG. 7</figref>, the wiring board <b>20</b> has connection pads <b>5</b> <i>a </i>at portions of a wiring conductor <b>5</b> which are deposited over the outermost buildup insulation layer <b>4</b> on the upper side of the wiring board <b>20</b> (namely, first wiring pattern portions <b>5</b>A). The connection pads <b>5</b> <i>a </i>are electrically connected to the electrodes of a semiconductor integrated circuit element E<b>1</b> through conductive bumps B<b>1</b> such as solder. Further, the wiring board <b>20</b> has, at other portions thereof, connection portions <b>21</b> electrically connected by solder ball connection to the electrode terminals of a semiconductor element mounting board E<b>2</b> through solder balls B<b>2</b>.</p>
    <p num="p-0075">Similarly to the first preferred embodiment, the solder resist layer <b>6</b> on the upper side has slit-shaped openings for collectively exposing the connection pads <b>5</b> <i>a</i>, and the solder resist layer <b>6</b> is deposited so as to fill up the space between the adjacent connection pads <b>5</b> <i>a </i>exposed within the slit-shaped openings. The solder resist layer <b>6</b> is further provided with openings for exposing the upper surfaces of the individual connection portions <b>21</b>, and the solder resist layer <b>6</b> is deposited so that the upper surfaces of the individual connection portions <b>21</b> are exposed from these openings. That is, in the wiring board <b>20</b>, a plurality of buildup wiring conductors <b>5</b> having the connection portions <b>21</b> are arranged side by side, and these connection portions <b>21</b> are independently exposed from the openings of the solder resist layer <b>6</b>.</p>
    <p num="p-0076">In the wiring board <b>20</b> thus configured, firstly, the electrode terminals of the semiconductor integrated circuit element E<b>1</b> and the connection pads <b>5</b> <i>a </i>are electrically connected to each other through the conductive bumps B<b>1</b>. Subsequently, the semiconductor integrated circuit element E<b>1</b> is mounted on the wiring board <b>20</b> by applying under fill resin U<b>1</b>, composed of thermosetting resin such as epoxy resin, into the space between the semiconductor integrated circuit element E<b>1</b> and the wiring board <b>20</b>. Further, the electrode terminals of the semiconductor element-mounting board E<b>2</b> and the connection portions <b>21</b> are electrically connected to each other through the solder balls B<b>2</b>. As a result, the semiconductor element-mounting board E<b>2</b> is mounted on the wiring board <b>20</b>, enabling a high-density mounting of a plurality of electric components on the wiring board <b>20</b>. Instead of the solder balls B<b>2</b>, wire bond connection may be employed to connect the electrode terminals of the semiconductor element-mounting board E<b>2</b> and the connection portions <b>21</b>.</p>
    <p num="p-0077">Next, the method of manufacturing the wiring board according to the second preferred embodiment will be described in detail with reference to the accompanying drawings. The same references have been retained as in <figref idrefs="DRAWINGS">FIGS. 1 to 7</figref> for similar components, and the description thereof is omitted here.</p>
    <p num="p-0078">As shown in <figref idrefs="DRAWINGS">FIG. 8(</figref> <i>a</i>), firstly, first wiring pattern portions <b>5</b>A and a circular connection portion <b>21</b> are formed on the surface of the outermost buildup insulation layer <b>4</b>. The first wiring pattern portions <b>5</b>A and the circular connection portion <b>21</b> can be formed by, for example, the above-mentioned semi-additive method.</p>
    <p num="p-0079">As shown in <figref idrefs="DRAWINGS">FIG. 8(</figref> <i>b</i>), a resin layer <b>6</b>P for a solder resist layer <b>6</b> is formed over the entire upper surfaces of the outermost buildup insulation layer <b>4</b>, the first wiring pattern portions <b>5</b>A and the connection portion <b>21</b>. Specifically, resin paste that becomes the resin layer <b>6</b>P is applied by screen printing method onto the uppermost buildup insulation layer <b>4</b> provided with the first wiring pattern portions <b>5</b>A and the connection portion <b>21</b>. Thereafter, the resin paste is cured by exposure and development under suitable conditions, followed by heating. At this time, an opening for exposing the upper surface of the connection portion <b>21</b> is formed.</p>
    <p num="p-0080">As shown in <figref idrefs="DRAWINGS">FIG. 8(</figref> <i>c</i>), a mask M having a slit-shaped opening Ma is formed at a location corresponding to the individual connection pads <b>5</b> <i>a</i>, on the resin layer <b>6</b>P and the connection portion <b>21</b>. Thereafter, as shown in <figref idrefs="DRAWINGS">FIG. 9(</figref> <i>d</i>), the resin layer <b>6</b>P exposed from the opening Ma of the mask M is partially removed so that the upper surfaces of the connection pads <b>5</b> <i>a </i>are exposed and the resin layer <b>6</b>P remains between the adjacent connection pads <b>5</b> <i>a. </i> </p>
    <p num="p-0081">As shown in <figref idrefs="DRAWINGS">FIG. 9(</figref> <i>e</i>), finally, the mask M is removed to cure the resin layer <b>6</b>P, thereby forming the solder resist layer <b>6</b> extending over the buildup insulation layer <b>4</b>, the first wiring pattern portions <b>5</b>A and the connection portion <b>21</b>. The solder resist layer <b>6</b> is deposited so as to have the slit-shaped openings <b>6</b> <i>a </i>for exposing the upper surfaces of the connection pads <b>5</b> <i>a</i>, and the circular opening for exposing the upper surface of the connection portion <b>21</b>, and fill up the space between the adjacent connection pads <b>5</b> <i>a </i>exposed within the slit-shaped openings <b>6</b> <i>a. </i> </p>
    <p num="p-0082">Next, other method of manufacturing the wiring board according to the second preferred embodiment will be described in detail with reference to the accompanying drawings. The same references have been retained as in <figref idrefs="DRAWINGS">FIGS. 1 to 9(</figref> <i>e</i>) for similar components, and the description thereof is omitted here.</p>
    <p num="p-0083">As shown in <figref idrefs="DRAWINGS">FIG. 10(</figref> <i>a</i>), first wiring pattern portions <b>5</b>A and a connection portion <b>21</b> are firstly formed on the outermost buildup insulation layer <b>4</b>. Subsequently, a first resin layer <b>6</b>P<b>1</b> for a solder resist layer <b>6</b> is formed over the entire upper surfaces of the outermost buildup insulation layer <b>4</b>, the first wiring pattern portions <b>5</b>A and the connection portion <b>21</b>. The first resin layer <b>6</b>P<b>1</b> is then partially removed by wet blast method or the like so that the upper surfaces of the first wiring pattern portions <b>5</b>A and the connection portion <b>21</b> are exposed, and the first resin layer <b>6</b>P<b>1</b> remains between the adjacent first wiring pattern portions <b>5</b>A.</p>
    <p num="p-0084">As shown in <figref idrefs="DRAWINGS">FIG. 10(</figref> <i>b</i>), a second resin layer <b>6</b>P<b>2</b> for the solder resist layer <b>6</b> is formed on the first resin layer <b>6</b>P<b>1</b> so as to have slit-shaped openings <b>6</b> <i>a </i>for exposing the individual connection pads <b>5</b> <i>a </i>and the first resin layer <b>6</b>P<b>1</b> remaining between the adjacent connection pads <b>5</b> <i>a</i>, and an opening for exposing the connection portion <b>21</b>. As described above, the second resin layer <b>6</b>P<b>2</b> is composed of photosensitive resin paste or film. The slit-shaped openings <b>6</b> <i>a </i>and the opening for exposing the connection portion <b>21</b> can be formed by depositing the second resin layer <b>6</b>P<b>2</b> over the first resin layer <b>6</b>P<b>1</b>, and applying exposure and development to the second resin layer <b>6</b>P<b>2</b> into a predetermined pattern.</p>
    <p num="p-0085">Finally, the first resin layer <b>6</b>P<b>1</b> and the second resin layer <b>6</b>P<b>2</b> are cured to form the solder resist layer <b>6</b> extending over the buildup insulation layer <b>4</b>, the first wiring pattern portions <b>5</b>A and the connection portion <b>21</b>. The solder resist layer <b>6</b> is deposited so as to have the slit-shaped openings <b>6</b> <i>a </i>for exposing the upper surfaces of the connection pads <b>5</b> <i>a</i>, and the opening for exposing the upper surface of the connection portion <b>21</b>, and fill up the space between the adjacent connection pads <b>5</b> <i>a </i>exposed within the slit-shaped openings <b>6</b> <i>a. </i> </p>
    <p num="p-0086">While preferred embodiments of the present invention have been described and illustrated above, it is to be understood that they are exemplary of the invention and are not to be considered to be limiting. Additions, omissions, substitutions, and other modifications can be made thereto without departing from the spirit or scope of the present invention. For example, as shown in <figref idrefs="DRAWINGS">FIG. 11</figref>, other solder resist layer <b>6</b>′ may be further formed by deposition on the solder resist layer <b>6</b>. This enables to improve the function as the solder resist layer, namely the function of protecting the surface of the wiring board.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7915718">US7915718</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 17, 2002</td><td class="patent-data-table-td patent-date-value">Mar 29, 2011</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Apparatus for flip-chip packaging providing testing capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20060012967">US20060012967</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 28, 2003</td><td class="patent-data-table-td patent-date-value">Jan 19, 2006</td><td class="patent-data-table-td ">Ibiden Co., Ltd.</td><td class="patent-data-table-td ">Ic chip mounting substrate, ic chip mounting substrate manufacturing method, optical communication device, and optical communication device manufacturing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20090057919">US20090057919</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 12, 2008</td><td class="patent-data-table-td patent-date-value">Mar 5, 2009</td><td class="patent-data-table-td ">Megica Corporation</td><td class="patent-data-table-td ">Multiple chips bonded to packaging structure with low noise and multiple selectable functions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=PvGqBwABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3D3420076B2%26KC%3DB2%26FT%3DD&amp;usg=AFQjCNGSq4asnrQRlu6dLEqMnTPnX7kysg">JP3420076B2</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=PvGqBwABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3D2006344664A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNET5QqJoHjzxy4l1u-SWcd09MJ7Dw">JP2006344664A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=PvGqBwABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3D2007096291A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGlTmQD7Evjkihge8BVxWDqcRiDGg">JP2007096291A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=PvGqBwABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0722735A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNELpbYmPD3moQwwB4xkksQNmIU9Jg">JPH0722735A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=PvGqBwABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0923054A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFipAd_uWHy6VUImhDrp1cJ2osPaw">JPH0923054A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=PvGqBwABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH01143392A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNECVpedel21RAAKpq6eu830Fm7koQ">JPH01143392A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=PvGqBwABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH06152114A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHDuXG7jZ0QcOXEP5-7lKvGTXA4cQ">JPH06152114A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc174/defs174.htm&usg=AFQjCNHELEmkiUMl4w4SiSYr67NeOiAS4Q#C174S260000">174/260</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc174/defs174.htm&usg=AFQjCNHELEmkiUMl4w4SiSYr67NeOiAS4Q#C174S263000">174/263</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H05K0001160000">H05K1/16</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/16225">H01L2224/16225</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/32225">H01L2224/32225</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/73204">H01L2224/73204</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L23/49838">H01L23/49838</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L23/49816">H01L23/49816</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K2203/0588">H05K2203/0588</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K3/3452">H05K3/3452</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01078">H01L2924/01078</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K3/28">H05K3/28</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K2201/10674">H05K2201/10674</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/15311">H01L2924/15311</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/16">H01L2224/16</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K2201/09881">H05K2201/09881</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01079">H01L2924/01079</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PvGqBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K2201/0195">H05K2201/0195</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L23/498C4</span>, <span class="nested-value">H05K3/28</span>, <span class="nested-value">H01L23/498G</span>, <span class="nested-value">H05K3/34E</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Nov 19, 2013</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20130924</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 2, 2008</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">KYOCERA SLC TECHNOLOGIES CORPORATION, JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OHSUMI, KOHICHI;REEL/FRAME:021620/0658</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20080619</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_4ff636b3d23669b7103f3b3a3a18b4cd.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3yjeYPBXOiowA3LuI5PHVF2ncFcg\u0026id=PvGqBwABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U29Aj1Gb2Zn7KKXOVzkqZVNCCzF8A\u0026id=PvGqBwABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1-1H4Pp-LVBwtp4iugk5up5_5G3g","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Wiring_board_and_manufacturing_method_th.pdf?id=PvGqBwABERAJ\u0026output=pdf\u0026sig=ACfU3U0M2RoF7sxhVTTMkAPumfFVmo52Vw"},"sample_url":"http://www.google.com/patents/reader?id=PvGqBwABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>