

================================================================
== Vitis HLS Report for 'doitgenTriple_Pipeline_loop_0_loop_1'
================================================================
* Date:           Sun Jun 23 03:28:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   393233|   393233|  1.966 ms|  1.966 ms|  393233|  393233|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_0_loop_1  |   393231|   393231|        22|          6|          1|  65536|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 6, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:20]   --->   Operation 25 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add_ln321 = alloca i32 1"   --->   Operation 27 'alloca' 'add_ln321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:16]   --->   Operation 28 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln19 = store i9 0, i9 %i" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 35 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln16 = store i17 0, i17 %p" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:16]   --->   Operation 36 'store' 'store_ln16' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln22 = store i9 0, i9 %j" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 37 'store' 'store_ln22' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.46ns)   --->   "%store_ln20 = store i32 0, i32 %s" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:20]   --->   Operation 38 'store' 'store_ln20' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.12ns)   --->   "%icmp_ln19 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 41 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.12ns)   --->   "%add_ln19 = add i17 %indvar_flatten_load, i17 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 42 'add' 'add_ln19' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc14, void %loop_2.exitStub" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 43 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.90ns)   --->   "%icmp_ln22 = icmp_eq  i9 %j_load, i9 256" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 45 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%select_ln19 = select i1 %icmp_ln22, i9 0, i9 %j_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 46 'select' 'select_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i9 %select_ln19" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 47 'zext' 'zext_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln22" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:23]   --->   Operation 48 'getelementptr' 'A_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.29ns)   --->   "%A_load = load i8 %A_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:23]   --->   Operation 49 'load' 'A_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%add_ln321_load = load i17 %add_ln321" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 50 'load' 'add_ln321_load' <Predicate = (!icmp_ln19 & icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_load = load i17 %p" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 51 'load' 'p_load' <Predicate = (!icmp_ln19 & !icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.32ns)   --->   "%select_ln19_3 = select i1 %icmp_ln22, i17 %add_ln321_load, i17 %p_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 52 'select' 'select_ln19_3' <Predicate = (!icmp_ln19)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i17 %select_ln19_3" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 53 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i9 %select_ln19" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 54 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (1.29ns)   --->   "%A_load = load i8 %A_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:23]   --->   Operation 55 'load' 'A_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (1.12ns)   --->   "%add_ln24 = add i16 %zext_ln22_1, i16 %trunc_ln19" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24]   --->   Operation 56 'add' 'add_ln24' <Predicate = (!icmp_ln19)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i16 %add_ln24" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24]   --->   Operation 57 'zext' 'zext_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln24" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24]   --->   Operation 58 'getelementptr' 'w_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.29ns)   --->   "%w_load = load i16 %w_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24]   --->   Operation 59 'load' 'w_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %A_load, i32 23, i32 30" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 60 'partselect' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i32 %A_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 61 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.87ns)   --->   "%icmp_ln25 = icmp_ne  i8 %tmp, i8 255" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 62 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.13ns)   --->   "%icmp_ln25_1 = icmp_eq  i23 %trunc_ln25, i23 0" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 63 'icmp' 'icmp_ln25_1' <Predicate = (!icmp_ln19)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.12ns)   --->   "%add_ln32 = add i17 %select_ln19_3, i17 256" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:32]   --->   Operation 64 'add' 'add_ln32' <Predicate = (!icmp_ln19)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln19 = store i17 %add_ln19, i17 %indvar_flatten" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 65 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.46>
ST_2 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln16 = store i17 %select_ln19_3, i17 %p" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:16]   --->   Operation 66 'store' 'store_ln16' <Predicate = (!icmp_ln19)> <Delay = 0.46>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln32 = store i17 %add_ln32, i17 %add_ln321" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:32]   --->   Operation 67 'store' 'store_ln32' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 68 [1/2] (1.29ns)   --->   "%w_load = load i16 %w_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24]   --->   Operation 68 'load' 'w_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%a = bitcast i32 %A_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:23]   --->   Operation 69 'bitcast' 'a' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%wt = bitcast i32 %w_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24]   --->   Operation 70 'bitcast' 'wt' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 71 [4/4] (2.78ns)   --->   "%b = fmul i32 %a, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:26]   --->   Operation 71 'fmul' 'b' <Predicate = (!icmp_ln19)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 72 [3/4] (2.78ns)   --->   "%b = fmul i32 %a, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:26]   --->   Operation 72 'fmul' 'b' <Predicate = (!icmp_ln19)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 73 [2/4] (2.78ns)   --->   "%b = fmul i32 %a, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:26]   --->   Operation 73 'fmul' 'b' <Predicate = (!icmp_ln19)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.90ns)   --->   "%add_ln22 = add i9 %select_ln19, i9 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 74 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.90ns)   --->   "%icmp_ln22_1 = icmp_eq  i9 %add_ln22, i9 256" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 75 'icmp' 'icmp_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %new.latch.for.body4.split_ifconv, void %last.iter.for.body4.split_ifconv" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 76 'br' 'br_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.46ns)   --->   "%store_ln22 = store i9 %add_ln22, i9 %j" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 77 'store' 'store_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.46>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 78 [1/4] (2.78ns)   --->   "%b = fmul i32 %a, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:26]   --->   Operation 78 'fmul' 'b' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 79 [5/5] (3.57ns)   --->   "%c = fadd i32 %b, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27]   --->   Operation 79 'fadd' 'c' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 80 [4/5] (3.57ns)   --->   "%c = fadd i32 %b, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27]   --->   Operation 80 'fadd' 'c' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 81 [3/5] (3.57ns)   --->   "%c = fadd i32 %b, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27]   --->   Operation 81 'fadd' 'c' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 82 [2/5] (3.57ns)   --->   "%c = fadd i32 %b, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27]   --->   Operation 82 'fadd' 'c' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 83 [1/5] (3.57ns)   --->   "%c = fadd i32 %b, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27]   --->   Operation 83 'fadd' 'c' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.78>
ST_13 : Operation 84 [2/2] (1.91ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a, i32 0" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 84 'fcmp' 'tmp_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [4/4] (2.78ns)   --->   "%d = fmul i32 %c, i32 %a" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:28]   --->   Operation 85 'fmul' 'd' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.78>
ST_14 : Operation 86 [1/2] (1.91ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a, i32 0" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 86 'fcmp' 'tmp_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [3/4] (2.78ns)   --->   "%d = fmul i32 %c, i32 %a" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:28]   --->   Operation 87 'fmul' 'd' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.78>
ST_15 : Operation 88 [2/4] (2.78ns)   --->   "%d = fmul i32 %c, i32 %a" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:28]   --->   Operation 88 'fmul' 'd' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.78>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%s_load = load i32 %s" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 89 'load' 's_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.28ns)   --->   "%select_ln19_1 = select i1 %icmp_ln22, i32 0, i32 %s_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 90 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 91 [1/4] (2.78ns)   --->   "%d = fmul i32 %c, i32 %a" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:28]   --->   Operation 91 'fmul' 'd' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 92 [5/5] (3.57ns)   --->   "%s_1 = fadd i32 %select_ln19_1, i32 %d" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29]   --->   Operation 92 'fadd' 's_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.57>
ST_18 : Operation 93 [4/5] (3.57ns)   --->   "%s_1 = fadd i32 %select_ln19_1, i32 %d" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29]   --->   Operation 93 'fadd' 's_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.57>
ST_19 : Operation 94 [3/5] (3.57ns)   --->   "%s_1 = fadd i32 %select_ln19_1, i32 %d" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29]   --->   Operation 94 'fadd' 's_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 95 [2/5] (3.57ns)   --->   "%s_1 = fadd i32 %select_ln19_1, i32 %d" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29]   --->   Operation 95 'fadd' 's_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.57>
ST_21 : Operation 96 [1/5] (3.57ns)   --->   "%s_1 = fadd i32 %select_ln19_1, i32 %d" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29]   --->   Operation 96 'fadd' 's_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.58>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 97 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_0_loop_1_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.90ns)   --->   "%add_ln19_1 = add i9 %i_load, i9 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 100 'add' 'add_ln19_1' <Predicate = (icmp_ln22)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 101 [1/1] (0.38ns)   --->   "%select_ln19_2 = select i1 %icmp_ln22, i9 %add_ln19_1, i9 %i_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 101 'select' 'select_ln19_2' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %select_ln19_2" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 102 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:20]   --->   Operation 103 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%or_ln25 = or i1 %icmp_ln25_1, i1 %icmp_ln25" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 104 'or' 'or_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%and_ln25 = and i1 %or_ln25, i1 %tmp_1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 105 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 106 [1/1] (0.28ns) (out node of the LUT)   --->   "%s_2 = select i1 %and_ln25, i32 %s_1, i32 %select_ln19_1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 106 'select' 's_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %s_2" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:33]   --->   Operation 107 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum, i64 0, i64 %zext_ln19" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:33]   --->   Operation 108 'getelementptr' 'sum_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (1.29ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i8 %sum_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:33]   --->   Operation 109 'store' 'store_ln33' <Predicate = (icmp_ln22_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln22 = br void %new.latch.for.body4.split_ifconv" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 110 'br' 'br_ln22' <Predicate = (icmp_ln22_1)> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.46ns)   --->   "%store_ln19 = store i9 %select_ln19_2, i9 %i" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 111 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>
ST_22 : Operation 112 [1/1] (0.46ns)   --->   "%store_ln20 = store i32 %s_2, i32 %s" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:20]   --->   Operation 112 'store' 'store_ln20' <Predicate = true> <Delay = 0.46>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body4" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 113 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22) of constant 0 on local variable 'j', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22 [16]  (0.460 ns)
	'load' operation 9 bit ('j_load', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22) on local variable 'j', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22 [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22) [32]  (0.902 ns)
	'select' operation 9 bit ('select_ln19', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19) [33]  (0.387 ns)
	'getelementptr' operation 8 bit ('A_addr', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:23) [43]  (0.000 ns)
	'load' operation 32 bit ('A_load', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:23) on array 'A' [44]  (1.297 ns)

 <State 2>: 2.744ns
The critical path consists of the following:
	'load' operation 17 bit ('add_ln321_load', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19) on local variable 'add_ln321' [27]  (0.000 ns)
	'select' operation 17 bit ('select_ln19_3', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19) [37]  (0.327 ns)
	'add' operation 16 bit ('add_ln24', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24) [46]  (1.121 ns)
	'getelementptr' operation 16 bit ('w_addr', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24) [48]  (0.000 ns)
	'load' operation 32 bit ('w_load', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24) on array 'w' [49]  (1.297 ns)

 <State 3>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('w_load', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24) on array 'w' [49]  (1.297 ns)

 <State 4>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('b', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:26) [58]  (2.787 ns)

 <State 5>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('b', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:26) [58]  (2.787 ns)

 <State 6>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('b', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:26) [58]  (2.787 ns)

 <State 7>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('b', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:26) [58]  (2.787 ns)

 <State 8>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27) [59]  (3.579 ns)

 <State 9>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27) [59]  (3.579 ns)

 <State 10>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27) [59]  (3.579 ns)

 <State 11>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27) [59]  (3.579 ns)

 <State 12>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27) [59]  (3.579 ns)

 <State 13>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('d', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:28) [60]  (2.787 ns)

 <State 14>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('d', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:28) [60]  (2.787 ns)

 <State 15>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('d', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:28) [60]  (2.787 ns)

 <State 16>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('d', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:28) [60]  (2.787 ns)

 <State 17>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29) [61]  (3.579 ns)

 <State 18>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29) [61]  (3.579 ns)

 <State 19>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29) [61]  (3.579 ns)

 <State 20>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29) [61]  (3.579 ns)

 <State 21>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29) [61]  (3.579 ns)

 <State 22>: 2.586ns
The critical path consists of the following:
	'load' operation 9 bit ('i_load', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19) on local variable 'i', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19 [29]  (0.000 ns)
	'add' operation 9 bit ('add_ln19_1', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19) [35]  (0.902 ns)
	'select' operation 9 bit ('select_ln19_2', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19) [36]  (0.387 ns)
	'getelementptr' operation 8 bit ('sum_addr', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:33) [67]  (0.000 ns)
	'store' operation 0 bit ('store_ln33', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:33) of variable 'bitcast_ln33', HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:33 on array 'sum' [70]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
