Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/wisig/sam/basic hps/AGFB014/ip/subsys_periph/periph_rst_in.ip" --block-symbol-file --output-directory="/home/wisig/sam/basic hps/AGFB014/ip/subsys_periph/periph_rst_in" --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/wisig/sam/basic hps/AGFB014/ip/subsys_periph/periph_rst_in.ip" --synthesis=VERILOG --output-directory="/home/wisig/sam/basic hps/AGFB014/ip/subsys_periph/periph_rst_in" --family=Agilex --part=AGFB014R24B2E2V
Info: periph_rst_in: "Transforming system: periph_rst_in"
Info: periph_rst_in: "Naming system components in system: periph_rst_in"
Info: periph_rst_in: "Processing generation queue"
Info: periph_rst_in: "Generating: periph_rst_in"
Info: periph_rst_in: Done "periph_rst_in" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
