INFO-FLOW: Workspace /home/guan/Xilinx/Project/HLS_IP_AND_DDR/DDR_IP/solution1 opened at Wed Sep 05 17:48:33 HKT 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/guan/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.23 sec.
Execute   set_part xczu9eg-ffvb1156-2-i -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu9eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'top.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling top.cc as C++
Execute       get_default_platform 
Execute       is_encrypted top.cc 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/guan/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "top.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/guan/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/home/guan/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/guan/Xilinx/Project/HLS_IP_AND_DDR/DDR_IP/solution1/.autopilot/db/top.pp.0.cc" 
INFO-FLOW: exec /home/guan/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/guan/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E top.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/guan/Xilinx/Vivado/2018.2/common/technology/autopilot -I /home/guan/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/guan/Xilinx/Project/HLS_IP_AND_DDR/DDR_IP/solution1/.autopilot/db/top.pp.0.cc
WARNING: [HLS 200-40] top.cc:4:10: fatal error: 'header.h' file not found
#include "header.h"
         ^
1 error generated.\n
Command       clang done; error code: 2; 1.66 sec.
Command     elaborate done; error code: 2; 1.67 sec.
Command   csynth_design done; error code: 2; 1.67 sec.
Command ap_source done; error code: 1; 1.95 sec.
Execute cleanup_all 
