
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (7 6)  (37 279)  (37 279)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_bot_7 lc_trk_g0_7
 (8 6)  (38 279)  (38 279)  routing T_1_17.logic_op_bot_7 <X> T_1_17.lc_trk_g0_7
 (8 7)  (38 278)  (38 278)  routing T_1_17.logic_op_bot_7 <X> T_1_17.lc_trk_g0_7
 (13 7)  (53 278)  (53 278)  routing T_1_17.span4_vert_13 <X> T_1_17.span4_horz_r_2
 (14 7)  (54 278)  (54 278)  routing T_1_17.span4_vert_13 <X> T_1_17.span4_horz_r_2
 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0

 (13 10)  (53 283)  (53 283)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (22 283)  (22 283)  IOB_1 IO Functioning bit
 (12 11)  (52 282)  (52 282)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (53 282)  (53 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit
 (16 14)  (22 287)  (22 287)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (7 4)  (91 276)  (91 276)  Enable bit of Mux _local_links/g0_mux_5 => logic_op_bnl_5 lc_trk_g0_5
 (8 4)  (92 276)  (92 276)  routing T_2_17.logic_op_bnl_5 <X> T_2_17.lc_trk_g0_5
 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0

 (13 10)  (107 283)  (107 283)  routing T_2_17.lc_trk_g0_5 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (76 283)  (76 283)  IOB_1 IO Functioning bit
 (13 11)  (107 282)  (107 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit
 (16 14)  (76 287)  (76 287)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0

 (12 10)  (160 283)  (160 283)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 283)  (161 283)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 283)  (130 283)  IOB_1 IO Functioning bit
 (13 11)  (161 282)  (161 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (142 284)  (142 284)  routing T_3_17.span4_vert_36 <X> T_3_17.lc_trk_g1_4
 (5 13)  (143 285)  (143 285)  routing T_3_17.span4_vert_36 <X> T_3_17.lc_trk_g1_4
 (6 13)  (144 285)  (144 285)  routing T_3_17.span4_vert_36 <X> T_3_17.lc_trk_g1_4
 (7 13)  (145 285)  (145 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_36 lc_trk_g1_4
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit
 (16 14)  (130 287)  (130 287)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (16 0)  (172 272)  (172 272)  IOB_0 IO Functioning bit
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (12 4)  (202 276)  (202 276)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (203 276)  (203 276)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (172 276)  (172 276)  IOB_0 IO Functioning bit
 (13 5)  (203 277)  (203 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0

 (12 10)  (202 283)  (202 283)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (203 283)  (203 283)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (172 283)  (172 283)  IOB_1 IO Functioning bit
 (12 11)  (202 282)  (202 282)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (203 282)  (203 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (185 284)  (185 284)  routing T_4_17.span4_vert_37 <X> T_4_17.lc_trk_g1_5
 (6 12)  (186 284)  (186 284)  routing T_4_17.span4_vert_37 <X> T_4_17.lc_trk_g1_5
 (7 12)  (187 284)  (187 284)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_37 lc_trk_g1_5
 (8 12)  (188 284)  (188 284)  routing T_4_17.span4_vert_37 <X> T_4_17.lc_trk_g1_5
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit
 (4 14)  (184 287)  (184 287)  routing T_4_17.span4_horz_r_14 <X> T_4_17.lc_trk_g1_6
 (16 14)  (172 287)  (172 287)  IOB_1 IO Functioning bit
 (5 15)  (185 286)  (185 286)  routing T_4_17.span4_horz_r_14 <X> T_4_17.lc_trk_g1_6
 (7 15)  (187 286)  (187 286)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_5_17

 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (4 3)  (238 274)  (238 274)  routing T_5_17.span4_vert_26 <X> T_5_17.lc_trk_g0_2
 (5 3)  (239 274)  (239 274)  routing T_5_17.span4_vert_26 <X> T_5_17.lc_trk_g0_2
 (6 3)  (240 274)  (240 274)  routing T_5_17.span4_vert_26 <X> T_5_17.lc_trk_g0_2
 (7 3)  (241 274)  (241 274)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (12 5)  (256 277)  (256 277)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_1_16

 (26 0)  (44 256)  (44 256)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (46 256)  (46 256)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 256)  (47 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 256)  (49 256)  routing T_1_16.lc_trk_g0_5 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 256)  (50 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (54 256)  (54 256)  LC_0 Logic Functioning bit
 (42 0)  (60 256)  (60 256)  LC_0 Logic Functioning bit
 (45 0)  (63 256)  (63 256)  LC_0 Logic Functioning bit
 (26 1)  (44 257)  (44 257)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 257)  (46 257)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 257)  (47 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 257)  (48 257)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 257)  (50 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (52 257)  (52 257)  routing T_1_16.lc_trk_g1_1 <X> T_1_16.input_2_0
 (36 1)  (54 257)  (54 257)  LC_0 Logic Functioning bit
 (38 1)  (56 257)  (56 257)  LC_0 Logic Functioning bit
 (47 1)  (65 257)  (65 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (20 258)  (20 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (16 2)  (34 258)  (34 258)  routing T_1_16.sp4_v_b_5 <X> T_1_16.lc_trk_g0_5
 (17 2)  (35 258)  (35 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (36 258)  (36 258)  routing T_1_16.sp4_v_b_5 <X> T_1_16.lc_trk_g0_5
 (27 2)  (45 258)  (45 258)  routing T_1_16.lc_trk_g1_1 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 258)  (47 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 258)  (49 258)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 258)  (50 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 258)  (51 258)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (53 258)  (53 258)  routing T_1_16.lc_trk_g0_5 <X> T_1_16.input_2_1
 (38 2)  (56 258)  (56 258)  LC_1 Logic Functioning bit
 (39 2)  (57 258)  (57 258)  LC_1 Logic Functioning bit
 (40 2)  (58 258)  (58 258)  LC_1 Logic Functioning bit
 (45 2)  (63 258)  (63 258)  LC_1 Logic Functioning bit
 (46 2)  (64 258)  (64 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (18 259)  (18 259)  routing T_1_16.glb_netwk_1 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (26 3)  (44 259)  (44 259)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 259)  (46 259)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 259)  (47 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 259)  (49 259)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 259)  (50 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (42 3)  (60 259)  (60 259)  LC_1 Logic Functioning bit
 (16 4)  (34 260)  (34 260)  routing T_1_16.sp4_v_b_9 <X> T_1_16.lc_trk_g1_1
 (17 4)  (35 260)  (35 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (36 260)  (36 260)  routing T_1_16.sp4_v_b_9 <X> T_1_16.lc_trk_g1_1
 (18 5)  (36 261)  (36 261)  routing T_1_16.sp4_v_b_9 <X> T_1_16.lc_trk_g1_1
 (22 8)  (40 264)  (40 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (41 264)  (41 264)  routing T_1_16.sp12_v_b_11 <X> T_1_16.lc_trk_g2_3
 (26 8)  (44 264)  (44 264)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (46 264)  (46 264)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 264)  (47 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 264)  (49 264)  routing T_1_16.lc_trk_g0_5 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 264)  (50 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 264)  (54 264)  LC_4 Logic Functioning bit
 (37 8)  (55 264)  (55 264)  LC_4 Logic Functioning bit
 (43 8)  (61 264)  (61 264)  LC_4 Logic Functioning bit
 (45 8)  (63 264)  (63 264)  LC_4 Logic Functioning bit
 (26 9)  (44 265)  (44 265)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 265)  (46 265)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 265)  (47 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 265)  (48 265)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (50 265)  (50 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (52 265)  (52 265)  routing T_1_16.lc_trk_g1_1 <X> T_1_16.input_2_4
 (40 9)  (58 265)  (58 265)  LC_4 Logic Functioning bit
 (41 9)  (59 265)  (59 265)  LC_4 Logic Functioning bit
 (51 9)  (69 265)  (69 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (43 266)  (43 266)  routing T_1_16.sp12_v_b_6 <X> T_1_16.lc_trk_g2_6
 (27 10)  (45 266)  (45 266)  routing T_1_16.lc_trk_g1_1 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 266)  (47 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 266)  (49 266)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 266)  (50 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 266)  (51 266)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 266)  (53 266)  routing T_1_16.lc_trk_g0_5 <X> T_1_16.input_2_5
 (36 10)  (54 266)  (54 266)  LC_5 Logic Functioning bit
 (41 10)  (59 266)  (59 266)  LC_5 Logic Functioning bit
 (43 10)  (61 266)  (61 266)  LC_5 Logic Functioning bit
 (45 10)  (63 266)  (63 266)  LC_5 Logic Functioning bit
 (22 11)  (40 267)  (40 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (42 267)  (42 267)  routing T_1_16.sp12_v_b_6 <X> T_1_16.lc_trk_g2_6
 (25 11)  (43 267)  (43 267)  routing T_1_16.sp12_v_b_6 <X> T_1_16.lc_trk_g2_6
 (26 11)  (44 267)  (44 267)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 267)  (46 267)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 267)  (47 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 267)  (49 267)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 267)  (50 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (54 267)  (54 267)  LC_5 Logic Functioning bit
 (39 11)  (57 267)  (57 267)  LC_5 Logic Functioning bit
 (42 11)  (60 267)  (60 267)  LC_5 Logic Functioning bit
 (26 12)  (44 268)  (44 268)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (46 268)  (46 268)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 268)  (47 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 268)  (49 268)  routing T_1_16.lc_trk_g0_5 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 268)  (50 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (59 268)  (59 268)  LC_6 Logic Functioning bit
 (43 12)  (61 268)  (61 268)  LC_6 Logic Functioning bit
 (45 12)  (63 268)  (63 268)  LC_6 Logic Functioning bit
 (51 12)  (69 268)  (69 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (44 269)  (44 269)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 269)  (46 269)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 269)  (47 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 269)  (48 269)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (50 269)  (50 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (52 269)  (52 269)  routing T_1_16.lc_trk_g1_1 <X> T_1_16.input_2_6
 (39 13)  (57 269)  (57 269)  LC_6 Logic Functioning bit
 (40 13)  (58 269)  (58 269)  LC_6 Logic Functioning bit
 (41 13)  (59 269)  (59 269)  LC_6 Logic Functioning bit
 (42 13)  (60 269)  (60 269)  LC_6 Logic Functioning bit
 (27 14)  (45 270)  (45 270)  routing T_1_16.lc_trk_g1_1 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 270)  (47 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 270)  (49 270)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 270)  (50 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 270)  (51 270)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 270)  (53 270)  routing T_1_16.lc_trk_g0_5 <X> T_1_16.input_2_7
 (39 14)  (57 270)  (57 270)  LC_7 Logic Functioning bit
 (45 14)  (63 270)  (63 270)  LC_7 Logic Functioning bit
 (26 15)  (44 271)  (44 271)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 271)  (46 271)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 271)  (47 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 271)  (49 271)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 271)  (50 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (54 271)  (54 271)  LC_7 Logic Functioning bit
 (37 15)  (55 271)  (55 271)  LC_7 Logic Functioning bit
 (40 15)  (58 271)  (58 271)  LC_7 Logic Functioning bit


RAM_Tile_3_16

 (10 3)  (136 259)  (136 259)  routing T_3_16.sp4_h_l_45 <X> T_3_16.sp4_v_t_36


LogicTile_4_16

 (6 2)  (174 258)  (174 258)  routing T_4_16.sp4_h_l_42 <X> T_4_16.sp4_v_t_37


IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



LogicTile_1_15

 (13 1)  (31 241)  (31 241)  routing T_1_15.sp4_v_t_44 <X> T_1_15.sp4_h_r_2


RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



LogicTile_5_15

 (12 3)  (234 243)  (234 243)  routing T_5_15.sp4_h_l_39 <X> T_5_15.sp4_v_t_39


RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13

 (26 0)  (44 208)  (44 208)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 208)  (45 208)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 208)  (46 208)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 208)  (47 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 208)  (49 208)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 208)  (50 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 208)  (52 208)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 208)  (53 208)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.input_2_0
 (38 0)  (56 208)  (56 208)  LC_0 Logic Functioning bit
 (41 0)  (59 208)  (59 208)  LC_0 Logic Functioning bit
 (43 0)  (61 208)  (61 208)  LC_0 Logic Functioning bit
 (45 0)  (63 208)  (63 208)  LC_0 Logic Functioning bit
 (52 0)  (70 208)  (70 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (2 1)  (20 209)  (20 209)  Column buffer control bit: LH_colbuf_cntl_1

 (26 1)  (44 209)  (44 209)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 209)  (45 209)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 209)  (47 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 209)  (49 209)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 209)  (50 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (51 209)  (51 209)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.input_2_0
 (35 1)  (53 209)  (53 209)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.input_2_0
 (36 1)  (54 209)  (54 209)  LC_0 Logic Functioning bit
 (37 1)  (55 209)  (55 209)  LC_0 Logic Functioning bit
 (38 1)  (56 209)  (56 209)  LC_0 Logic Functioning bit
 (41 1)  (59 209)  (59 209)  LC_0 Logic Functioning bit
 (43 1)  (61 209)  (61 209)  LC_0 Logic Functioning bit
 (2 2)  (20 210)  (20 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (32 210)  (32 210)  routing T_1_13.wire_logic_cluster/lc_4/out <X> T_1_13.lc_trk_g0_4
 (0 3)  (18 211)  (18 211)  routing T_1_13.glb_netwk_1 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (17 3)  (35 211)  (35 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 6)  (40 214)  (40 214)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (42 214)  (42 214)  routing T_1_13.bot_op_7 <X> T_1_13.lc_trk_g1_7
 (28 6)  (46 214)  (46 214)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 214)  (47 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 214)  (48 214)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 214)  (49 214)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 214)  (50 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 214)  (52 214)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 214)  (54 214)  LC_3 Logic Functioning bit
 (38 6)  (56 214)  (56 214)  LC_3 Logic Functioning bit
 (22 7)  (40 215)  (40 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (42 215)  (42 215)  routing T_1_13.bot_op_6 <X> T_1_13.lc_trk_g1_6
 (27 7)  (45 215)  (45 215)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 215)  (46 215)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 215)  (47 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 215)  (48 215)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 215)  (49 215)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (26 8)  (44 216)  (44 216)  routing T_1_13.lc_trk_g0_4 <X> T_1_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (46 216)  (46 216)  routing T_1_13.lc_trk_g2_5 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 216)  (47 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 216)  (48 216)  routing T_1_13.lc_trk_g2_5 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 216)  (49 216)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 216)  (50 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 216)  (52 216)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (55 216)  (55 216)  LC_4 Logic Functioning bit
 (41 8)  (59 216)  (59 216)  LC_4 Logic Functioning bit
 (43 8)  (61 216)  (61 216)  LC_4 Logic Functioning bit
 (45 8)  (63 216)  (63 216)  LC_4 Logic Functioning bit
 (50 8)  (68 216)  (68 216)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (69 216)  (69 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (47 217)  (47 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 217)  (49 217)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_4/in_3
 (39 9)  (57 217)  (57 217)  LC_4 Logic Functioning bit
 (40 9)  (58 217)  (58 217)  LC_4 Logic Functioning bit
 (42 9)  (60 217)  (60 217)  LC_4 Logic Functioning bit
 (17 10)  (35 218)  (35 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 218)  (36 218)  routing T_1_13.wire_logic_cluster/lc_5/out <X> T_1_13.lc_trk_g2_5
 (25 10)  (43 218)  (43 218)  routing T_1_13.wire_logic_cluster/lc_6/out <X> T_1_13.lc_trk_g2_6
 (28 10)  (46 218)  (46 218)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 218)  (47 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 218)  (48 218)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 218)  (49 218)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 218)  (50 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 218)  (52 218)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 218)  (53 218)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.input_2_5
 (37 10)  (55 218)  (55 218)  LC_5 Logic Functioning bit
 (22 11)  (40 219)  (40 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (45 219)  (45 219)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 219)  (46 219)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 219)  (47 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 219)  (48 219)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 219)  (49 219)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 219)  (50 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (51 219)  (51 219)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.input_2_5
 (34 11)  (52 219)  (52 219)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.input_2_5
 (14 12)  (32 220)  (32 220)  routing T_1_13.wire_logic_cluster/lc_0/out <X> T_1_13.lc_trk_g3_0
 (26 12)  (44 220)  (44 220)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 220)  (45 220)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 220)  (46 220)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 220)  (47 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 220)  (48 220)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 220)  (49 220)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 220)  (50 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 220)  (52 220)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_6/in_3
 (41 12)  (59 220)  (59 220)  LC_6 Logic Functioning bit
 (43 12)  (61 220)  (61 220)  LC_6 Logic Functioning bit
 (45 12)  (63 220)  (63 220)  LC_6 Logic Functioning bit
 (50 12)  (68 220)  (68 220)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (69 220)  (69 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (35 221)  (35 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (44 221)  (44 221)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 221)  (45 221)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 221)  (47 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 221)  (48 221)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 221)  (49 221)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_6/in_3
 (38 13)  (56 221)  (56 221)  LC_6 Logic Functioning bit
 (39 13)  (57 221)  (57 221)  LC_6 Logic Functioning bit
 (41 13)  (59 221)  (59 221)  LC_6 Logic Functioning bit
 (43 13)  (61 221)  (61 221)  LC_6 Logic Functioning bit
 (14 14)  (32 222)  (32 222)  routing T_1_13.wire_logic_cluster/lc_4/out <X> T_1_13.lc_trk_g3_4
 (25 14)  (43 222)  (43 222)  routing T_1_13.wire_logic_cluster/lc_6/out <X> T_1_13.lc_trk_g3_6
 (28 14)  (46 222)  (46 222)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 222)  (47 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 222)  (48 222)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 222)  (49 222)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 222)  (50 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 222)  (52 222)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 222)  (53 222)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.input_2_7
 (38 14)  (56 222)  (56 222)  LC_7 Logic Functioning bit
 (39 14)  (57 222)  (57 222)  LC_7 Logic Functioning bit
 (45 14)  (63 222)  (63 222)  LC_7 Logic Functioning bit
 (17 15)  (35 223)  (35 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (40 223)  (40 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (45 223)  (45 223)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 223)  (46 223)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 223)  (47 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 223)  (48 223)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 223)  (49 223)  routing T_1_13.lc_trk_g1_7 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 223)  (50 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (51 223)  (51 223)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.input_2_7
 (34 15)  (52 223)  (52 223)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.input_2_7
 (37 15)  (55 223)  (55 223)  LC_7 Logic Functioning bit
 (38 15)  (56 223)  (56 223)  LC_7 Logic Functioning bit
 (41 15)  (59 223)  (59 223)  LC_7 Logic Functioning bit


LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (12 4)  (5 196)  (5 196)  routing T_0_12.lc_trk_g1_7 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g1_7 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (12 5)  (5 197)  (5 197)  routing T_0_12.lc_trk_g1_7 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0

 (7 14)  (10 206)  (10 206)  Enable bit of Mux _local_links/g1_mux_7 => logic_op_tnr_7 lc_trk_g1_7
 (8 14)  (9 206)  (9 206)  routing T_0_12.logic_op_tnr_7 <X> T_0_12.lc_trk_g1_7


LogicTile_1_12

 (21 0)  (39 192)  (39 192)  routing T_1_12.wire_logic_cluster/lc_3/out <X> T_1_12.lc_trk_g0_3
 (22 0)  (40 192)  (40 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (2 1)  (20 193)  (20 193)  Column buffer control bit: LH_colbuf_cntl_1

 (2 2)  (20 194)  (20 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 195)  (18 195)  routing T_1_12.glb_netwk_1 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (21 6)  (39 198)  (39 198)  routing T_1_12.wire_logic_cluster/lc_7/out <X> T_1_12.lc_trk_g1_7
 (22 6)  (40 198)  (40 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (44 198)  (44 198)  routing T_1_12.lc_trk_g1_4 <X> T_1_12.wire_logic_cluster/lc_3/in_0
 (36 6)  (54 198)  (54 198)  LC_3 Logic Functioning bit
 (38 6)  (56 198)  (56 198)  LC_3 Logic Functioning bit
 (41 6)  (59 198)  (59 198)  LC_3 Logic Functioning bit
 (43 6)  (61 198)  (61 198)  LC_3 Logic Functioning bit
 (45 6)  (63 198)  (63 198)  LC_3 Logic Functioning bit
 (15 7)  (33 199)  (33 199)  routing T_1_12.bot_op_4 <X> T_1_12.lc_trk_g1_4
 (17 7)  (35 199)  (35 199)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (45 199)  (45 199)  routing T_1_12.lc_trk_g1_4 <X> T_1_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 199)  (47 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (55 199)  (55 199)  LC_3 Logic Functioning bit
 (39 7)  (57 199)  (57 199)  LC_3 Logic Functioning bit
 (40 7)  (58 199)  (58 199)  LC_3 Logic Functioning bit
 (42 7)  (60 199)  (60 199)  LC_3 Logic Functioning bit
 (29 12)  (47 204)  (47 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 204)  (49 204)  routing T_1_12.lc_trk_g1_4 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 204)  (50 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 204)  (52 204)  routing T_1_12.lc_trk_g1_4 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 204)  (55 204)  LC_6 Logic Functioning bit
 (39 12)  (57 204)  (57 204)  LC_6 Logic Functioning bit
 (2 13)  (20 205)  (20 205)  Column buffer control bit: LH_colbuf_cntl_6

 (30 13)  (48 205)  (48 205)  routing T_1_12.lc_trk_g0_3 <X> T_1_12.wire_logic_cluster/lc_6/in_1
 (37 13)  (55 205)  (55 205)  LC_6 Logic Functioning bit
 (39 13)  (57 205)  (57 205)  LC_6 Logic Functioning bit
 (26 14)  (44 206)  (44 206)  routing T_1_12.lc_trk_g1_4 <X> T_1_12.wire_logic_cluster/lc_7/in_0
 (31 14)  (49 206)  (49 206)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 206)  (50 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 206)  (52 206)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 206)  (54 206)  LC_7 Logic Functioning bit
 (37 14)  (55 206)  (55 206)  LC_7 Logic Functioning bit
 (39 14)  (57 206)  (57 206)  LC_7 Logic Functioning bit
 (41 14)  (59 206)  (59 206)  LC_7 Logic Functioning bit
 (45 14)  (63 206)  (63 206)  LC_7 Logic Functioning bit
 (52 14)  (70 206)  (70 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (45 207)  (45 207)  routing T_1_12.lc_trk_g1_4 <X> T_1_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 207)  (47 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 207)  (49 207)  routing T_1_12.lc_trk_g1_7 <X> T_1_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 207)  (50 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (53 207)  (53 207)  routing T_1_12.lc_trk_g0_3 <X> T_1_12.input_2_7
 (36 15)  (54 207)  (54 207)  LC_7 Logic Functioning bit
 (37 15)  (55 207)  (55 207)  LC_7 Logic Functioning bit
 (38 15)  (56 207)  (56 207)  LC_7 Logic Functioning bit
 (40 15)  (58 207)  (58 207)  LC_7 Logic Functioning bit


LogicTile_2_12

 (2 1)  (74 193)  (74 193)  Column buffer control bit: LH_colbuf_cntl_1

 (2 13)  (74 205)  (74 205)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



LogicTile_1_11

 (25 0)  (43 176)  (43 176)  routing T_1_11.bnr_op_2 <X> T_1_11.lc_trk_g0_2
 (15 1)  (33 177)  (33 177)  routing T_1_11.bot_op_0 <X> T_1_11.lc_trk_g0_0
 (17 1)  (35 177)  (35 177)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (40 177)  (40 177)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (43 177)  (43 177)  routing T_1_11.bnr_op_2 <X> T_1_11.lc_trk_g0_2
 (2 2)  (20 178)  (20 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (17 2)  (35 178)  (35 178)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (36 178)  (36 178)  routing T_1_11.bnr_op_5 <X> T_1_11.lc_trk_g0_5
 (26 2)  (44 178)  (44 178)  routing T_1_11.lc_trk_g1_4 <X> T_1_11.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 178)  (47 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 178)  (50 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 178)  (52 178)  routing T_1_11.lc_trk_g1_1 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (40 2)  (58 178)  (58 178)  LC_1 Logic Functioning bit
 (0 3)  (18 179)  (18 179)  routing T_1_11.glb_netwk_1 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (18 3)  (36 179)  (36 179)  routing T_1_11.bnr_op_5 <X> T_1_11.lc_trk_g0_5
 (27 3)  (45 179)  (45 179)  routing T_1_11.lc_trk_g1_4 <X> T_1_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 179)  (47 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 179)  (48 179)  routing T_1_11.lc_trk_g0_2 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (50 179)  (50 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (52 179)  (52 179)  routing T_1_11.lc_trk_g1_2 <X> T_1_11.input_2_1
 (35 3)  (53 179)  (53 179)  routing T_1_11.lc_trk_g1_2 <X> T_1_11.input_2_1
 (14 4)  (32 180)  (32 180)  routing T_1_11.bnr_op_0 <X> T_1_11.lc_trk_g1_0
 (17 4)  (35 180)  (35 180)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (36 180)  (36 180)  routing T_1_11.bnr_op_1 <X> T_1_11.lc_trk_g1_1
 (21 4)  (39 180)  (39 180)  routing T_1_11.bnr_op_3 <X> T_1_11.lc_trk_g1_3
 (22 4)  (40 180)  (40 180)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (45 180)  (45 180)  routing T_1_11.lc_trk_g1_0 <X> T_1_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 180)  (47 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 180)  (50 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 180)  (51 180)  routing T_1_11.lc_trk_g2_1 <X> T_1_11.wire_logic_cluster/lc_2/in_3
 (40 4)  (58 180)  (58 180)  LC_2 Logic Functioning bit
 (14 5)  (32 181)  (32 181)  routing T_1_11.bnr_op_0 <X> T_1_11.lc_trk_g1_0
 (17 5)  (35 181)  (35 181)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (36 181)  (36 181)  routing T_1_11.bnr_op_1 <X> T_1_11.lc_trk_g1_1
 (21 5)  (39 181)  (39 181)  routing T_1_11.bnr_op_3 <X> T_1_11.lc_trk_g1_3
 (22 5)  (40 181)  (40 181)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (42 181)  (42 181)  routing T_1_11.bot_op_2 <X> T_1_11.lc_trk_g1_2
 (28 5)  (46 181)  (46 181)  routing T_1_11.lc_trk_g2_0 <X> T_1_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 181)  (47 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (50 181)  (50 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (51 181)  (51 181)  routing T_1_11.lc_trk_g2_2 <X> T_1_11.input_2_2
 (35 5)  (53 181)  (53 181)  routing T_1_11.lc_trk_g2_2 <X> T_1_11.input_2_2
 (14 6)  (32 182)  (32 182)  routing T_1_11.bnr_op_4 <X> T_1_11.lc_trk_g1_4
 (21 6)  (39 182)  (39 182)  routing T_1_11.bnr_op_7 <X> T_1_11.lc_trk_g1_7
 (22 6)  (40 182)  (40 182)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (43 182)  (43 182)  routing T_1_11.bnr_op_6 <X> T_1_11.lc_trk_g1_6
 (26 6)  (44 182)  (44 182)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (47 182)  (47 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 182)  (49 182)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 182)  (50 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 182)  (52 182)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 182)  (54 182)  LC_3 Logic Functioning bit
 (50 6)  (68 182)  (68 182)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (32 183)  (32 183)  routing T_1_11.bnr_op_4 <X> T_1_11.lc_trk_g1_4
 (17 7)  (35 183)  (35 183)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (39 183)  (39 183)  routing T_1_11.bnr_op_7 <X> T_1_11.lc_trk_g1_7
 (22 7)  (40 183)  (40 183)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (43 183)  (43 183)  routing T_1_11.bnr_op_6 <X> T_1_11.lc_trk_g1_6
 (26 7)  (44 183)  (44 183)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 183)  (45 183)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 183)  (47 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 183)  (49 183)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_3/in_3
 (14 8)  (32 184)  (32 184)  routing T_1_11.sp4_h_r_40 <X> T_1_11.lc_trk_g2_0
 (16 8)  (34 184)  (34 184)  routing T_1_11.sp4_v_b_33 <X> T_1_11.lc_trk_g2_1
 (17 8)  (35 184)  (35 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (36 184)  (36 184)  routing T_1_11.sp4_v_b_33 <X> T_1_11.lc_trk_g2_1
 (22 8)  (40 184)  (40 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (41 184)  (41 184)  routing T_1_11.sp4_v_t_30 <X> T_1_11.lc_trk_g2_3
 (24 8)  (42 184)  (42 184)  routing T_1_11.sp4_v_t_30 <X> T_1_11.lc_trk_g2_3
 (25 8)  (43 184)  (43 184)  routing T_1_11.sp4_h_r_42 <X> T_1_11.lc_trk_g2_2
 (26 8)  (44 184)  (44 184)  routing T_1_11.lc_trk_g2_4 <X> T_1_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (46 184)  (46 184)  routing T_1_11.lc_trk_g2_3 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 184)  (47 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 184)  (49 184)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 184)  (50 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 184)  (51 184)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 184)  (54 184)  LC_4 Logic Functioning bit
 (38 8)  (56 184)  (56 184)  LC_4 Logic Functioning bit
 (41 8)  (59 184)  (59 184)  LC_4 Logic Functioning bit
 (43 8)  (61 184)  (61 184)  LC_4 Logic Functioning bit
 (45 8)  (63 184)  (63 184)  LC_4 Logic Functioning bit
 (50 8)  (68 184)  (68 184)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (32 185)  (32 185)  routing T_1_11.sp4_h_r_40 <X> T_1_11.lc_trk_g2_0
 (15 9)  (33 185)  (33 185)  routing T_1_11.sp4_h_r_40 <X> T_1_11.lc_trk_g2_0
 (16 9)  (34 185)  (34 185)  routing T_1_11.sp4_h_r_40 <X> T_1_11.lc_trk_g2_0
 (17 9)  (35 185)  (35 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (36 185)  (36 185)  routing T_1_11.sp4_v_b_33 <X> T_1_11.lc_trk_g2_1
 (22 9)  (40 185)  (40 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (41 185)  (41 185)  routing T_1_11.sp4_h_r_42 <X> T_1_11.lc_trk_g2_2
 (24 9)  (42 185)  (42 185)  routing T_1_11.sp4_h_r_42 <X> T_1_11.lc_trk_g2_2
 (25 9)  (43 185)  (43 185)  routing T_1_11.sp4_h_r_42 <X> T_1_11.lc_trk_g2_2
 (28 9)  (46 185)  (46 185)  routing T_1_11.lc_trk_g2_4 <X> T_1_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 185)  (47 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 185)  (48 185)  routing T_1_11.lc_trk_g2_3 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 185)  (49 185)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 185)  (54 185)  LC_4 Logic Functioning bit
 (39 9)  (57 185)  (57 185)  LC_4 Logic Functioning bit
 (40 9)  (58 185)  (58 185)  LC_4 Logic Functioning bit
 (42 9)  (60 185)  (60 185)  LC_4 Logic Functioning bit
 (52 9)  (70 185)  (70 185)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (32 186)  (32 186)  routing T_1_11.wire_logic_cluster/lc_4/out <X> T_1_11.lc_trk_g2_4
 (21 10)  (39 186)  (39 186)  routing T_1_11.wire_logic_cluster/lc_7/out <X> T_1_11.lc_trk_g2_7
 (22 10)  (40 186)  (40 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 11)  (35 187)  (35 187)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (14 12)  (32 188)  (32 188)  routing T_1_11.rgt_op_0 <X> T_1_11.lc_trk_g3_0
 (17 12)  (35 188)  (35 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 188)  (36 188)  routing T_1_11.wire_logic_cluster/lc_1/out <X> T_1_11.lc_trk_g3_1
 (29 12)  (47 188)  (47 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 188)  (48 188)  routing T_1_11.lc_trk_g0_5 <X> T_1_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 188)  (50 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 188)  (51 188)  routing T_1_11.lc_trk_g3_0 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 188)  (52 188)  routing T_1_11.lc_trk_g3_0 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 188)  (54 188)  LC_6 Logic Functioning bit
 (38 12)  (56 188)  (56 188)  LC_6 Logic Functioning bit
 (15 13)  (33 189)  (33 189)  routing T_1_11.rgt_op_0 <X> T_1_11.lc_trk_g3_0
 (17 13)  (35 189)  (35 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (36 13)  (54 189)  (54 189)  LC_6 Logic Functioning bit
 (38 13)  (56 189)  (56 189)  LC_6 Logic Functioning bit
 (26 14)  (44 190)  (44 190)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 190)  (45 190)  routing T_1_11.lc_trk_g3_1 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 190)  (46 190)  routing T_1_11.lc_trk_g3_1 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 190)  (47 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 190)  (50 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 190)  (52 190)  routing T_1_11.lc_trk_g1_3 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 190)  (54 190)  LC_7 Logic Functioning bit
 (50 14)  (68 190)  (68 190)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (35 191)  (35 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (45 191)  (45 191)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 191)  (46 191)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 191)  (47 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 191)  (49 191)  routing T_1_11.lc_trk_g1_3 <X> T_1_11.wire_logic_cluster/lc_7/in_3


LogicTile_2_11

 (27 0)  (99 176)  (99 176)  routing T_2_11.lc_trk_g1_0 <X> T_2_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 176)  (101 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 176)  (104 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (109 176)  (109 176)  LC_0 Logic Functioning bit
 (39 0)  (111 176)  (111 176)  LC_0 Logic Functioning bit
 (41 0)  (113 176)  (113 176)  LC_0 Logic Functioning bit
 (43 0)  (115 176)  (115 176)  LC_0 Logic Functioning bit
 (45 0)  (117 176)  (117 176)  LC_0 Logic Functioning bit
 (37 1)  (109 177)  (109 177)  LC_0 Logic Functioning bit
 (39 1)  (111 177)  (111 177)  LC_0 Logic Functioning bit
 (41 1)  (113 177)  (113 177)  LC_0 Logic Functioning bit
 (43 1)  (115 177)  (115 177)  LC_0 Logic Functioning bit
 (48 1)  (120 177)  (120 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (121 177)  (121 177)  Carry_In_Mux bit 

 (2 2)  (74 178)  (74 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (72 179)  (72 179)  routing T_2_11.glb_netwk_1 <X> T_2_11.wire_logic_cluster/lc_7/clk
 (14 4)  (86 180)  (86 180)  routing T_2_11.wire_logic_cluster/lc_0/out <X> T_2_11.lc_trk_g1_0
 (17 5)  (89 181)  (89 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (86 182)  (86 182)  routing T_2_11.wire_logic_cluster/lc_4/out <X> T_2_11.lc_trk_g1_4
 (13 7)  (85 183)  (85 183)  routing T_2_11.sp4_v_b_0 <X> T_2_11.sp4_h_l_40
 (17 7)  (89 183)  (89 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (99 184)  (99 184)  routing T_2_11.lc_trk_g1_4 <X> T_2_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 184)  (101 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 184)  (102 184)  routing T_2_11.lc_trk_g1_4 <X> T_2_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 184)  (104 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 184)  (105 184)  routing T_2_11.lc_trk_g3_2 <X> T_2_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 184)  (106 184)  routing T_2_11.lc_trk_g3_2 <X> T_2_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 184)  (108 184)  LC_4 Logic Functioning bit
 (39 8)  (111 184)  (111 184)  LC_4 Logic Functioning bit
 (41 8)  (113 184)  (113 184)  LC_4 Logic Functioning bit
 (42 8)  (114 184)  (114 184)  LC_4 Logic Functioning bit
 (45 8)  (117 184)  (117 184)  LC_4 Logic Functioning bit
 (31 9)  (103 185)  (103 185)  routing T_2_11.lc_trk_g3_2 <X> T_2_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 185)  (108 185)  LC_4 Logic Functioning bit
 (39 9)  (111 185)  (111 185)  LC_4 Logic Functioning bit
 (41 9)  (113 185)  (113 185)  LC_4 Logic Functioning bit
 (42 9)  (114 185)  (114 185)  LC_4 Logic Functioning bit
 (48 9)  (120 185)  (120 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (10 10)  (82 186)  (82 186)  routing T_2_11.sp4_v_b_2 <X> T_2_11.sp4_h_l_42
 (25 12)  (97 188)  (97 188)  routing T_2_11.bnl_op_2 <X> T_2_11.lc_trk_g3_2
 (22 13)  (94 189)  (94 189)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (97 189)  (97 189)  routing T_2_11.bnl_op_2 <X> T_2_11.lc_trk_g3_2
 (0 14)  (72 190)  (72 190)  routing T_2_11.glb_netwk_6 <X> T_2_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 190)  (73 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 191)  (72 191)  routing T_2_11.glb_netwk_6 <X> T_2_11.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



LogicTile_1_10

 (21 0)  (39 160)  (39 160)  routing T_1_10.bnr_op_3 <X> T_1_10.lc_trk_g0_3
 (22 0)  (40 160)  (40 160)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (43 160)  (43 160)  routing T_1_10.bnr_op_2 <X> T_1_10.lc_trk_g0_2
 (27 0)  (45 160)  (45 160)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 160)  (46 160)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 160)  (47 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 160)  (48 160)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 160)  (50 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (39 0)  (57 160)  (57 160)  LC_0 Logic Functioning bit
 (21 1)  (39 161)  (39 161)  routing T_1_10.bnr_op_3 <X> T_1_10.lc_trk_g0_3
 (22 1)  (40 161)  (40 161)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (43 161)  (43 161)  routing T_1_10.bnr_op_2 <X> T_1_10.lc_trk_g0_2
 (27 1)  (45 161)  (45 161)  routing T_1_10.lc_trk_g1_1 <X> T_1_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 161)  (47 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 161)  (49 161)  routing T_1_10.lc_trk_g0_3 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 161)  (50 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (53 161)  (53 161)  routing T_1_10.lc_trk_g0_2 <X> T_1_10.input_2_0
 (2 2)  (20 162)  (20 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 163)  (18 163)  routing T_1_10.glb_netwk_1 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (17 4)  (35 164)  (35 164)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (36 164)  (36 164)  routing T_1_10.bnr_op_1 <X> T_1_10.lc_trk_g1_1
 (32 4)  (50 164)  (50 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 164)  (51 164)  routing T_1_10.lc_trk_g3_2 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 164)  (52 164)  routing T_1_10.lc_trk_g3_2 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (40 4)  (58 164)  (58 164)  LC_2 Logic Functioning bit
 (41 4)  (59 164)  (59 164)  LC_2 Logic Functioning bit
 (42 4)  (60 164)  (60 164)  LC_2 Logic Functioning bit
 (43 4)  (61 164)  (61 164)  LC_2 Logic Functioning bit
 (45 4)  (63 164)  (63 164)  LC_2 Logic Functioning bit
 (18 5)  (36 165)  (36 165)  routing T_1_10.bnr_op_1 <X> T_1_10.lc_trk_g1_1
 (31 5)  (49 165)  (49 165)  routing T_1_10.lc_trk_g3_2 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (40 5)  (58 165)  (58 165)  LC_2 Logic Functioning bit
 (41 5)  (59 165)  (59 165)  LC_2 Logic Functioning bit
 (42 5)  (60 165)  (60 165)  LC_2 Logic Functioning bit
 (43 5)  (61 165)  (61 165)  LC_2 Logic Functioning bit
 (6 10)  (24 170)  (24 170)  routing T_1_10.sp4_v_b_3 <X> T_1_10.sp4_v_t_43
 (5 11)  (23 171)  (23 171)  routing T_1_10.sp4_v_b_3 <X> T_1_10.sp4_v_t_43
 (25 12)  (43 172)  (43 172)  routing T_1_10.wire_logic_cluster/lc_2/out <X> T_1_10.lc_trk_g3_2
 (22 13)  (40 173)  (40 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (18 174)  (18 174)  routing T_1_10.glb_netwk_6 <X> T_1_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 174)  (19 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 175)  (18 175)  routing T_1_10.glb_netwk_6 <X> T_1_10.wire_logic_cluster/lc_7/s_r
 (15 15)  (33 175)  (33 175)  routing T_1_10.tnr_op_4 <X> T_1_10.lc_trk_g3_4
 (17 15)  (35 175)  (35 175)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_2_10

 (27 0)  (99 160)  (99 160)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 160)  (100 160)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 160)  (101 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 160)  (104 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 160)  (108 160)  LC_0 Logic Functioning bit
 (37 0)  (109 160)  (109 160)  LC_0 Logic Functioning bit
 (38 0)  (110 160)  (110 160)  LC_0 Logic Functioning bit
 (39 0)  (111 160)  (111 160)  LC_0 Logic Functioning bit
 (44 0)  (116 160)  (116 160)  LC_0 Logic Functioning bit
 (45 0)  (117 160)  (117 160)  LC_0 Logic Functioning bit
 (40 1)  (112 161)  (112 161)  LC_0 Logic Functioning bit
 (41 1)  (113 161)  (113 161)  LC_0 Logic Functioning bit
 (42 1)  (114 161)  (114 161)  LC_0 Logic Functioning bit
 (43 1)  (115 161)  (115 161)  LC_0 Logic Functioning bit
 (48 1)  (120 161)  (120 161)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (121 161)  (121 161)  Carry_In_Mux bit 

 (2 2)  (74 162)  (74 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (99 162)  (99 162)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 162)  (100 162)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 162)  (101 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 162)  (104 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 162)  (108 162)  LC_1 Logic Functioning bit
 (37 2)  (109 162)  (109 162)  LC_1 Logic Functioning bit
 (38 2)  (110 162)  (110 162)  LC_1 Logic Functioning bit
 (39 2)  (111 162)  (111 162)  LC_1 Logic Functioning bit
 (44 2)  (116 162)  (116 162)  LC_1 Logic Functioning bit
 (45 2)  (117 162)  (117 162)  LC_1 Logic Functioning bit
 (0 3)  (72 163)  (72 163)  routing T_2_10.glb_netwk_1 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (40 3)  (112 163)  (112 163)  LC_1 Logic Functioning bit
 (41 3)  (113 163)  (113 163)  LC_1 Logic Functioning bit
 (42 3)  (114 163)  (114 163)  LC_1 Logic Functioning bit
 (43 3)  (115 163)  (115 163)  LC_1 Logic Functioning bit
 (21 4)  (93 164)  (93 164)  routing T_2_10.wire_logic_cluster/lc_3/out <X> T_2_10.lc_trk_g1_3
 (22 4)  (94 164)  (94 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 164)  (97 164)  routing T_2_10.wire_logic_cluster/lc_2/out <X> T_2_10.lc_trk_g1_2
 (27 4)  (99 164)  (99 164)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 164)  (101 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 164)  (104 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 164)  (108 164)  LC_2 Logic Functioning bit
 (37 4)  (109 164)  (109 164)  LC_2 Logic Functioning bit
 (38 4)  (110 164)  (110 164)  LC_2 Logic Functioning bit
 (39 4)  (111 164)  (111 164)  LC_2 Logic Functioning bit
 (44 4)  (116 164)  (116 164)  LC_2 Logic Functioning bit
 (45 4)  (117 164)  (117 164)  LC_2 Logic Functioning bit
 (22 5)  (94 165)  (94 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 165)  (102 165)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 165)  (112 165)  LC_2 Logic Functioning bit
 (41 5)  (113 165)  (113 165)  LC_2 Logic Functioning bit
 (42 5)  (114 165)  (114 165)  LC_2 Logic Functioning bit
 (43 5)  (115 165)  (115 165)  LC_2 Logic Functioning bit
 (17 6)  (89 166)  (89 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 166)  (90 166)  routing T_2_10.wire_logic_cluster/lc_5/out <X> T_2_10.lc_trk_g1_5
 (25 6)  (97 166)  (97 166)  routing T_2_10.wire_logic_cluster/lc_6/out <X> T_2_10.lc_trk_g1_6
 (27 6)  (99 166)  (99 166)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 166)  (101 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 166)  (104 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 166)  (108 166)  LC_3 Logic Functioning bit
 (37 6)  (109 166)  (109 166)  LC_3 Logic Functioning bit
 (38 6)  (110 166)  (110 166)  LC_3 Logic Functioning bit
 (39 6)  (111 166)  (111 166)  LC_3 Logic Functioning bit
 (44 6)  (116 166)  (116 166)  LC_3 Logic Functioning bit
 (45 6)  (117 166)  (117 166)  LC_3 Logic Functioning bit
 (22 7)  (94 167)  (94 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 167)  (102 167)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 167)  (112 167)  LC_3 Logic Functioning bit
 (41 7)  (113 167)  (113 167)  LC_3 Logic Functioning bit
 (42 7)  (114 167)  (114 167)  LC_3 Logic Functioning bit
 (43 7)  (115 167)  (115 167)  LC_3 Logic Functioning bit
 (27 8)  (99 168)  (99 168)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 168)  (100 168)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 168)  (101 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 168)  (102 168)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 168)  (104 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 168)  (108 168)  LC_4 Logic Functioning bit
 (37 8)  (109 168)  (109 168)  LC_4 Logic Functioning bit
 (38 8)  (110 168)  (110 168)  LC_4 Logic Functioning bit
 (39 8)  (111 168)  (111 168)  LC_4 Logic Functioning bit
 (44 8)  (116 168)  (116 168)  LC_4 Logic Functioning bit
 (45 8)  (117 168)  (117 168)  LC_4 Logic Functioning bit
 (40 9)  (112 169)  (112 169)  LC_4 Logic Functioning bit
 (41 9)  (113 169)  (113 169)  LC_4 Logic Functioning bit
 (42 9)  (114 169)  (114 169)  LC_4 Logic Functioning bit
 (43 9)  (115 169)  (115 169)  LC_4 Logic Functioning bit
 (27 10)  (99 170)  (99 170)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 170)  (101 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 170)  (102 170)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 170)  (104 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 170)  (108 170)  LC_5 Logic Functioning bit
 (37 10)  (109 170)  (109 170)  LC_5 Logic Functioning bit
 (38 10)  (110 170)  (110 170)  LC_5 Logic Functioning bit
 (39 10)  (111 170)  (111 170)  LC_5 Logic Functioning bit
 (44 10)  (116 170)  (116 170)  LC_5 Logic Functioning bit
 (45 10)  (117 170)  (117 170)  LC_5 Logic Functioning bit
 (40 11)  (112 171)  (112 171)  LC_5 Logic Functioning bit
 (41 11)  (113 171)  (113 171)  LC_5 Logic Functioning bit
 (42 11)  (114 171)  (114 171)  LC_5 Logic Functioning bit
 (43 11)  (115 171)  (115 171)  LC_5 Logic Functioning bit
 (14 12)  (86 172)  (86 172)  routing T_2_10.wire_logic_cluster/lc_0/out <X> T_2_10.lc_trk_g3_0
 (17 12)  (89 172)  (89 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 172)  (90 172)  routing T_2_10.wire_logic_cluster/lc_1/out <X> T_2_10.lc_trk_g3_1
 (27 12)  (99 172)  (99 172)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 172)  (101 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 172)  (102 172)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 172)  (104 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 172)  (108 172)  LC_6 Logic Functioning bit
 (37 12)  (109 172)  (109 172)  LC_6 Logic Functioning bit
 (38 12)  (110 172)  (110 172)  LC_6 Logic Functioning bit
 (39 12)  (111 172)  (111 172)  LC_6 Logic Functioning bit
 (44 12)  (116 172)  (116 172)  LC_6 Logic Functioning bit
 (45 12)  (117 172)  (117 172)  LC_6 Logic Functioning bit
 (17 13)  (89 173)  (89 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (102 173)  (102 173)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 173)  (112 173)  LC_6 Logic Functioning bit
 (41 13)  (113 173)  (113 173)  LC_6 Logic Functioning bit
 (42 13)  (114 173)  (114 173)  LC_6 Logic Functioning bit
 (43 13)  (115 173)  (115 173)  LC_6 Logic Functioning bit
 (0 14)  (72 174)  (72 174)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 174)  (73 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 174)  (86 174)  routing T_2_10.wire_logic_cluster/lc_4/out <X> T_2_10.lc_trk_g3_4
 (21 14)  (93 174)  (93 174)  routing T_2_10.wire_logic_cluster/lc_7/out <X> T_2_10.lc_trk_g3_7
 (22 14)  (94 174)  (94 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 174)  (99 174)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 174)  (100 174)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 174)  (101 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 174)  (102 174)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 174)  (104 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 174)  (108 174)  LC_7 Logic Functioning bit
 (37 14)  (109 174)  (109 174)  LC_7 Logic Functioning bit
 (38 14)  (110 174)  (110 174)  LC_7 Logic Functioning bit
 (39 14)  (111 174)  (111 174)  LC_7 Logic Functioning bit
 (44 14)  (116 174)  (116 174)  LC_7 Logic Functioning bit
 (45 14)  (117 174)  (117 174)  LC_7 Logic Functioning bit
 (0 15)  (72 175)  (72 175)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 175)  (89 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 175)  (102 175)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 175)  (112 175)  LC_7 Logic Functioning bit
 (41 15)  (113 175)  (113 175)  LC_7 Logic Functioning bit
 (42 15)  (114 175)  (114 175)  LC_7 Logic Functioning bit
 (43 15)  (115 175)  (115 175)  LC_7 Logic Functioning bit


IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



LogicTile_1_9

 (22 0)  (40 144)  (40 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (41 144)  (41 144)  routing T_1_9.sp4_h_r_3 <X> T_1_9.lc_trk_g0_3
 (24 0)  (42 144)  (42 144)  routing T_1_9.sp4_h_r_3 <X> T_1_9.lc_trk_g0_3
 (17 1)  (35 145)  (35 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (39 145)  (39 145)  routing T_1_9.sp4_h_r_3 <X> T_1_9.lc_trk_g0_3
 (17 2)  (35 146)  (35 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (39 146)  (39 146)  routing T_1_9.wire_logic_cluster/lc_7/out <X> T_1_9.lc_trk_g0_7
 (22 2)  (40 146)  (40 146)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (43 146)  (43 146)  routing T_1_9.sp4_v_t_3 <X> T_1_9.lc_trk_g0_6
 (18 3)  (36 147)  (36 147)  routing T_1_9.sp4_r_v_b_29 <X> T_1_9.lc_trk_g0_5
 (22 3)  (40 147)  (40 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (41 147)  (41 147)  routing T_1_9.sp4_v_t_3 <X> T_1_9.lc_trk_g0_6
 (25 3)  (43 147)  (43 147)  routing T_1_9.sp4_v_t_3 <X> T_1_9.lc_trk_g0_6
 (21 4)  (39 148)  (39 148)  routing T_1_9.sp4_h_r_11 <X> T_1_9.lc_trk_g1_3
 (22 4)  (40 148)  (40 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (41 148)  (41 148)  routing T_1_9.sp4_h_r_11 <X> T_1_9.lc_trk_g1_3
 (24 4)  (42 148)  (42 148)  routing T_1_9.sp4_h_r_11 <X> T_1_9.lc_trk_g1_3
 (27 4)  (45 148)  (45 148)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 148)  (46 148)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 148)  (47 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 148)  (48 148)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 148)  (49 148)  routing T_1_9.lc_trk_g2_5 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 148)  (50 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 148)  (51 148)  routing T_1_9.lc_trk_g2_5 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 148)  (54 148)  LC_2 Logic Functioning bit
 (38 4)  (56 148)  (56 148)  LC_2 Logic Functioning bit
 (41 4)  (59 148)  (59 148)  LC_2 Logic Functioning bit
 (43 4)  (61 148)  (61 148)  LC_2 Logic Functioning bit
 (29 5)  (47 149)  (47 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 149)  (48 149)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 149)  (50 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (52 149)  (52 149)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.input_2_2
 (35 5)  (53 149)  (53 149)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.input_2_2
 (36 5)  (54 149)  (54 149)  LC_2 Logic Functioning bit
 (38 5)  (56 149)  (56 149)  LC_2 Logic Functioning bit
 (43 5)  (61 149)  (61 149)  LC_2 Logic Functioning bit
 (17 6)  (35 150)  (35 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 150)  (36 150)  routing T_1_9.wire_logic_cluster/lc_5/out <X> T_1_9.lc_trk_g1_5
 (26 6)  (44 150)  (44 150)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 150)  (45 150)  routing T_1_9.lc_trk_g3_3 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 150)  (46 150)  routing T_1_9.lc_trk_g3_3 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 150)  (47 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 150)  (49 150)  routing T_1_9.lc_trk_g1_5 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 150)  (50 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 150)  (52 150)  routing T_1_9.lc_trk_g1_5 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 150)  (55 150)  LC_3 Logic Functioning bit
 (39 6)  (57 150)  (57 150)  LC_3 Logic Functioning bit
 (40 6)  (58 150)  (58 150)  LC_3 Logic Functioning bit
 (42 6)  (60 150)  (60 150)  LC_3 Logic Functioning bit
 (50 6)  (68 150)  (68 150)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (45 151)  (45 151)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 151)  (46 151)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 151)  (47 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 151)  (48 151)  routing T_1_9.lc_trk_g3_3 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (38 7)  (56 151)  (56 151)  LC_3 Logic Functioning bit
 (17 8)  (35 152)  (35 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (44 152)  (44 152)  routing T_1_9.lc_trk_g0_6 <X> T_1_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (46 152)  (46 152)  routing T_1_9.lc_trk_g2_1 <X> T_1_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 152)  (47 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 152)  (49 152)  routing T_1_9.lc_trk_g0_7 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 152)  (50 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 152)  (54 152)  LC_4 Logic Functioning bit
 (37 8)  (55 152)  (55 152)  LC_4 Logic Functioning bit
 (38 8)  (56 152)  (56 152)  LC_4 Logic Functioning bit
 (39 8)  (57 152)  (57 152)  LC_4 Logic Functioning bit
 (40 8)  (58 152)  (58 152)  LC_4 Logic Functioning bit
 (41 8)  (59 152)  (59 152)  LC_4 Logic Functioning bit
 (42 8)  (60 152)  (60 152)  LC_4 Logic Functioning bit
 (43 8)  (61 152)  (61 152)  LC_4 Logic Functioning bit
 (50 8)  (68 152)  (68 152)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (36 153)  (36 153)  routing T_1_9.sp4_r_v_b_33 <X> T_1_9.lc_trk_g2_1
 (22 9)  (40 153)  (40 153)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (42 153)  (42 153)  routing T_1_9.tnr_op_2 <X> T_1_9.lc_trk_g2_2
 (26 9)  (44 153)  (44 153)  routing T_1_9.lc_trk_g0_6 <X> T_1_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 153)  (47 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 153)  (49 153)  routing T_1_9.lc_trk_g0_7 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (38 9)  (56 153)  (56 153)  LC_4 Logic Functioning bit
 (39 9)  (57 153)  (57 153)  LC_4 Logic Functioning bit
 (15 10)  (33 154)  (33 154)  routing T_1_9.rgt_op_5 <X> T_1_9.lc_trk_g2_5
 (17 10)  (35 154)  (35 154)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (36 154)  (36 154)  routing T_1_9.rgt_op_5 <X> T_1_9.lc_trk_g2_5
 (22 10)  (40 154)  (40 154)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (42 154)  (42 154)  routing T_1_9.tnr_op_7 <X> T_1_9.lc_trk_g2_7
 (26 10)  (44 154)  (44 154)  routing T_1_9.lc_trk_g0_5 <X> T_1_9.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 154)  (45 154)  routing T_1_9.lc_trk_g3_1 <X> T_1_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 154)  (46 154)  routing T_1_9.lc_trk_g3_1 <X> T_1_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 154)  (47 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 154)  (50 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 154)  (51 154)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (40 10)  (58 154)  (58 154)  LC_5 Logic Functioning bit
 (22 11)  (40 155)  (40 155)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (42 155)  (42 155)  routing T_1_9.tnr_op_6 <X> T_1_9.lc_trk_g2_6
 (29 11)  (47 155)  (47 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 155)  (49 155)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 155)  (50 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (53 155)  (53 155)  routing T_1_9.lc_trk_g0_3 <X> T_1_9.input_2_5
 (15 12)  (33 156)  (33 156)  routing T_1_9.tnr_op_1 <X> T_1_9.lc_trk_g3_1
 (17 12)  (35 156)  (35 156)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (40 156)  (40 156)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (42 156)  (42 156)  routing T_1_9.tnr_op_3 <X> T_1_9.lc_trk_g3_3
 (14 13)  (32 157)  (32 157)  routing T_1_9.sp4_r_v_b_40 <X> T_1_9.lc_trk_g3_0
 (17 13)  (35 157)  (35 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (4 14)  (22 158)  (22 158)  routing T_1_9.sp4_h_r_3 <X> T_1_9.sp4_v_t_44
 (6 14)  (24 158)  (24 158)  routing T_1_9.sp4_h_r_3 <X> T_1_9.sp4_v_t_44
 (15 14)  (33 158)  (33 158)  routing T_1_9.tnr_op_5 <X> T_1_9.lc_trk_g3_5
 (17 14)  (35 158)  (35 158)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (43 158)  (43 158)  routing T_1_9.rgt_op_6 <X> T_1_9.lc_trk_g3_6
 (26 14)  (44 158)  (44 158)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 158)  (45 158)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 158)  (46 158)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 158)  (47 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 158)  (48 158)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 158)  (49 158)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 158)  (50 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 158)  (51 158)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 158)  (54 158)  LC_7 Logic Functioning bit
 (5 15)  (23 159)  (23 159)  routing T_1_9.sp4_h_r_3 <X> T_1_9.sp4_v_t_44
 (15 15)  (33 159)  (33 159)  routing T_1_9.tnr_op_4 <X> T_1_9.lc_trk_g3_4
 (17 15)  (35 159)  (35 159)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (40 159)  (40 159)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (42 159)  (42 159)  routing T_1_9.rgt_op_6 <X> T_1_9.lc_trk_g3_6
 (26 15)  (44 159)  (44 159)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 159)  (46 159)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 159)  (47 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 159)  (49 159)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 159)  (50 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (51 159)  (51 159)  routing T_1_9.lc_trk_g3_0 <X> T_1_9.input_2_7
 (34 15)  (52 159)  (52 159)  routing T_1_9.lc_trk_g3_0 <X> T_1_9.input_2_7


LogicTile_2_9

 (27 0)  (99 144)  (99 144)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 144)  (100 144)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 144)  (101 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (116 144)  (116 144)  LC_0 Logic Functioning bit
 (30 1)  (102 145)  (102 145)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 145)  (104 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (105 145)  (105 145)  routing T_2_9.lc_trk_g2_0 <X> T_2_9.input_2_0
 (2 2)  (74 146)  (74 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (97 146)  (97 146)  routing T_2_9.sp4_h_r_14 <X> T_2_9.lc_trk_g0_6
 (27 2)  (99 146)  (99 146)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 146)  (100 146)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 146)  (101 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 146)  (104 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 146)  (108 146)  LC_1 Logic Functioning bit
 (37 2)  (109 146)  (109 146)  LC_1 Logic Functioning bit
 (38 2)  (110 146)  (110 146)  LC_1 Logic Functioning bit
 (39 2)  (111 146)  (111 146)  LC_1 Logic Functioning bit
 (44 2)  (116 146)  (116 146)  LC_1 Logic Functioning bit
 (45 2)  (117 146)  (117 146)  LC_1 Logic Functioning bit
 (0 3)  (72 147)  (72 147)  routing T_2_9.glb_netwk_1 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (22 3)  (94 147)  (94 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (95 147)  (95 147)  routing T_2_9.sp4_h_r_14 <X> T_2_9.lc_trk_g0_6
 (24 3)  (96 147)  (96 147)  routing T_2_9.sp4_h_r_14 <X> T_2_9.lc_trk_g0_6
 (40 3)  (112 147)  (112 147)  LC_1 Logic Functioning bit
 (41 3)  (113 147)  (113 147)  LC_1 Logic Functioning bit
 (42 3)  (114 147)  (114 147)  LC_1 Logic Functioning bit
 (43 3)  (115 147)  (115 147)  LC_1 Logic Functioning bit
 (21 4)  (93 148)  (93 148)  routing T_2_9.wire_logic_cluster/lc_3/out <X> T_2_9.lc_trk_g1_3
 (22 4)  (94 148)  (94 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 148)  (97 148)  routing T_2_9.wire_logic_cluster/lc_2/out <X> T_2_9.lc_trk_g1_2
 (27 4)  (99 148)  (99 148)  routing T_2_9.lc_trk_g1_2 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 148)  (101 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 148)  (104 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 148)  (108 148)  LC_2 Logic Functioning bit
 (37 4)  (109 148)  (109 148)  LC_2 Logic Functioning bit
 (38 4)  (110 148)  (110 148)  LC_2 Logic Functioning bit
 (39 4)  (111 148)  (111 148)  LC_2 Logic Functioning bit
 (44 4)  (116 148)  (116 148)  LC_2 Logic Functioning bit
 (45 4)  (117 148)  (117 148)  LC_2 Logic Functioning bit
 (22 5)  (94 149)  (94 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 149)  (102 149)  routing T_2_9.lc_trk_g1_2 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 149)  (112 149)  LC_2 Logic Functioning bit
 (41 5)  (113 149)  (113 149)  LC_2 Logic Functioning bit
 (42 5)  (114 149)  (114 149)  LC_2 Logic Functioning bit
 (43 5)  (115 149)  (115 149)  LC_2 Logic Functioning bit
 (17 6)  (89 150)  (89 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 150)  (90 150)  routing T_2_9.wire_logic_cluster/lc_5/out <X> T_2_9.lc_trk_g1_5
 (25 6)  (97 150)  (97 150)  routing T_2_9.wire_logic_cluster/lc_6/out <X> T_2_9.lc_trk_g1_6
 (27 6)  (99 150)  (99 150)  routing T_2_9.lc_trk_g1_3 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 150)  (101 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 150)  (104 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 150)  (108 150)  LC_3 Logic Functioning bit
 (37 6)  (109 150)  (109 150)  LC_3 Logic Functioning bit
 (38 6)  (110 150)  (110 150)  LC_3 Logic Functioning bit
 (39 6)  (111 150)  (111 150)  LC_3 Logic Functioning bit
 (44 6)  (116 150)  (116 150)  LC_3 Logic Functioning bit
 (45 6)  (117 150)  (117 150)  LC_3 Logic Functioning bit
 (46 6)  (118 150)  (118 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (94 151)  (94 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 151)  (102 151)  routing T_2_9.lc_trk_g1_3 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 151)  (112 151)  LC_3 Logic Functioning bit
 (41 7)  (113 151)  (113 151)  LC_3 Logic Functioning bit
 (42 7)  (114 151)  (114 151)  LC_3 Logic Functioning bit
 (43 7)  (115 151)  (115 151)  LC_3 Logic Functioning bit
 (14 8)  (86 152)  (86 152)  routing T_2_9.sp4_v_t_21 <X> T_2_9.lc_trk_g2_0
 (27 8)  (99 152)  (99 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 152)  (100 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 152)  (101 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 152)  (102 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 152)  (104 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 152)  (108 152)  LC_4 Logic Functioning bit
 (37 8)  (109 152)  (109 152)  LC_4 Logic Functioning bit
 (38 8)  (110 152)  (110 152)  LC_4 Logic Functioning bit
 (39 8)  (111 152)  (111 152)  LC_4 Logic Functioning bit
 (44 8)  (116 152)  (116 152)  LC_4 Logic Functioning bit
 (45 8)  (117 152)  (117 152)  LC_4 Logic Functioning bit
 (14 9)  (86 153)  (86 153)  routing T_2_9.sp4_v_t_21 <X> T_2_9.lc_trk_g2_0
 (16 9)  (88 153)  (88 153)  routing T_2_9.sp4_v_t_21 <X> T_2_9.lc_trk_g2_0
 (17 9)  (89 153)  (89 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (40 9)  (112 153)  (112 153)  LC_4 Logic Functioning bit
 (41 9)  (113 153)  (113 153)  LC_4 Logic Functioning bit
 (42 9)  (114 153)  (114 153)  LC_4 Logic Functioning bit
 (43 9)  (115 153)  (115 153)  LC_4 Logic Functioning bit
 (51 9)  (123 153)  (123 153)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (99 154)  (99 154)  routing T_2_9.lc_trk_g1_5 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 154)  (101 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 154)  (102 154)  routing T_2_9.lc_trk_g1_5 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 154)  (104 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 154)  (108 154)  LC_5 Logic Functioning bit
 (37 10)  (109 154)  (109 154)  LC_5 Logic Functioning bit
 (38 10)  (110 154)  (110 154)  LC_5 Logic Functioning bit
 (39 10)  (111 154)  (111 154)  LC_5 Logic Functioning bit
 (44 10)  (116 154)  (116 154)  LC_5 Logic Functioning bit
 (45 10)  (117 154)  (117 154)  LC_5 Logic Functioning bit
 (40 11)  (112 155)  (112 155)  LC_5 Logic Functioning bit
 (41 11)  (113 155)  (113 155)  LC_5 Logic Functioning bit
 (42 11)  (114 155)  (114 155)  LC_5 Logic Functioning bit
 (43 11)  (115 155)  (115 155)  LC_5 Logic Functioning bit
 (51 11)  (123 155)  (123 155)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (89 156)  (89 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 156)  (90 156)  routing T_2_9.wire_logic_cluster/lc_1/out <X> T_2_9.lc_trk_g3_1
 (27 12)  (99 156)  (99 156)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 156)  (101 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 156)  (102 156)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 156)  (104 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 156)  (108 156)  LC_6 Logic Functioning bit
 (37 12)  (109 156)  (109 156)  LC_6 Logic Functioning bit
 (38 12)  (110 156)  (110 156)  LC_6 Logic Functioning bit
 (39 12)  (111 156)  (111 156)  LC_6 Logic Functioning bit
 (44 12)  (116 156)  (116 156)  LC_6 Logic Functioning bit
 (45 12)  (117 156)  (117 156)  LC_6 Logic Functioning bit
 (51 12)  (123 156)  (123 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (94 157)  (94 157)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (96 157)  (96 157)  routing T_2_9.tnl_op_2 <X> T_2_9.lc_trk_g3_2
 (25 13)  (97 157)  (97 157)  routing T_2_9.tnl_op_2 <X> T_2_9.lc_trk_g3_2
 (30 13)  (102 157)  (102 157)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 157)  (112 157)  LC_6 Logic Functioning bit
 (41 13)  (113 157)  (113 157)  LC_6 Logic Functioning bit
 (42 13)  (114 157)  (114 157)  LC_6 Logic Functioning bit
 (43 13)  (115 157)  (115 157)  LC_6 Logic Functioning bit
 (0 14)  (72 158)  (72 158)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 158)  (73 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 158)  (86 158)  routing T_2_9.wire_logic_cluster/lc_4/out <X> T_2_9.lc_trk_g3_4
 (29 14)  (101 158)  (101 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 158)  (102 158)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 158)  (104 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 158)  (108 158)  LC_7 Logic Functioning bit
 (37 14)  (109 158)  (109 158)  LC_7 Logic Functioning bit
 (38 14)  (110 158)  (110 158)  LC_7 Logic Functioning bit
 (39 14)  (111 158)  (111 158)  LC_7 Logic Functioning bit
 (44 14)  (116 158)  (116 158)  LC_7 Logic Functioning bit
 (45 14)  (117 158)  (117 158)  LC_7 Logic Functioning bit
 (0 15)  (72 159)  (72 159)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 159)  (89 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 159)  (102 159)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 159)  (112 159)  LC_7 Logic Functioning bit
 (41 15)  (113 159)  (113 159)  LC_7 Logic Functioning bit
 (42 15)  (114 159)  (114 159)  LC_7 Logic Functioning bit
 (43 15)  (115 159)  (115 159)  LC_7 Logic Functioning bit
 (46 15)  (118 159)  (118 159)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 133)  (3 133)  routing T_0_8.lc_trk_g1_4 <X> T_0_8.wire_gbuf/in
 (15 5)  (2 133)  (2 133)  routing T_0_8.lc_trk_g1_4 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (4 12)  (13 140)  (13 140)  routing T_0_8.logic_op_tnr_4 <X> T_0_8.lc_trk_g1_4
 (7 13)  (10 141)  (10 141)  Enable bit of Mux _local_links/g1_mux_4 => logic_op_tnr_4 lc_trk_g1_4
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



LogicTile_1_6

 (4 6)  (22 102)  (22 102)  routing T_1_6.sp4_h_r_3 <X> T_1_6.sp4_v_t_38
 (5 7)  (23 103)  (23 103)  routing T_1_6.sp4_h_r_3 <X> T_1_6.sp4_v_t_38


LogicTile_5_6

 (5 6)  (227 102)  (227 102)  routing T_5_6.sp4_h_r_0 <X> T_5_6.sp4_h_l_38
 (4 7)  (226 103)  (226 103)  routing T_5_6.sp4_h_r_0 <X> T_5_6.sp4_h_l_38


LogicTile_9_6

 (6 3)  (448 99)  (448 99)  routing T_9_6.sp4_h_r_0 <X> T_9_6.sp4_h_l_37


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (12 7)  (658 103)  (658 103)  routing T_13_6.span4_vert_b_2 <X> T_13_6.span4_horz_37
 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5



LogicTile_2_5



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5



LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4



LogicTile_2_4



RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4



LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0

 (1 10)  (647 74)  (647 74)  Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_10
 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (1 1)  (331 142)  (331 142)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


