#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Nov 20 23:50:47 2024
# Process ID: 21160
# Current directory: C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design/router_fifo_design.runs/synth_1
# Command line: vivado.exe -log router_fifo_design_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source router_fifo_design_tb.tcl
# Log file: C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design/router_fifo_design.runs/synth_1/router_fifo_design_tb.vds
# Journal file: C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design/router_fifo_design.runs/synth_1\vivado.jou
# Running On: DESKTOP-SahilArankalle, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16858 MB
#-----------------------------------------------------------
source router_fifo_design_tb.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 448.473 ; gain = 163.363
Command: read_checkpoint -auto_incremental -incremental C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design/router_fifo_design.srcs/utils_1/imports/synth_1/router_fifo_design_tb.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design/router_fifo_design.srcs/utils_1/imports/synth_1/router_fifo_design_tb.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top router_fifo_design_tb -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17212
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 891.711 ; gain = 412.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'router_fifo_design_tb' [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design_tb.v:1]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design_tb.v:23]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design_tb.v:28]
INFO: [Synth 8-6157] synthesizing module 'router_fifo_design' [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design.v:1]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo_design' (0#1) [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design.v:1]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo_design_tb' (0#1) [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design_tb.v:1]
WARNING: [Synth 8-6014] Unused sequential element lfd_state_s_reg was removed.  [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design.v:24]
WARNING: [Synth 8-3848] Net clk in module/entity router_fifo_design_tb does not have driver. [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design_tb.v:3]
WARNING: [Synth 8-3848] Net resetn in module/entity router_fifo_design_tb does not have driver. [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design_tb.v:4]
WARNING: [Synth 8-3848] Net write_enb in module/entity router_fifo_design_tb does not have driver. [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design_tb.v:5]
WARNING: [Synth 8-3848] Net soft_reset in module/entity router_fifo_design_tb does not have driver. [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design_tb.v:6]
WARNING: [Synth 8-3848] Net read_enb in module/entity router_fifo_design_tb does not have driver. [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design_tb.v:7]
WARNING: [Synth 8-3848] Net data_in in module/entity router_fifo_design_tb does not have driver. [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design_tb.v:8]
WARNING: [Synth 8-3848] Net lfd_state in module/entity router_fifo_design_tb does not have driver. [C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design_tb.v:9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1017.324 ; gain = 537.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1017.324 ; gain = 537.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1017.324 ; gain = 537.789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1017.324 ; gain = 537.789
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (data_out_regi_8) is unused and will be removed from module router_fifo_design_tb.
WARNING: [Synth 8-3332] Sequential element (data_out_regi_9) is unused and will be removed from module router_fifo_design_tb.
WARNING: [Synth 8-3332] Sequential element (data_out_regi_10) is unused and will be removed from module router_fifo_design_tb.
WARNING: [Synth 8-3332] Sequential element (data_out_regi_11) is unused and will be removed from module router_fifo_design_tb.
WARNING: [Synth 8-3332] Sequential element (data_out_regi_12) is unused and will be removed from module router_fifo_design_tb.
WARNING: [Synth 8-3332] Sequential element (data_out_regi_13) is unused and will be removed from module router_fifo_design_tb.
WARNING: [Synth 8-3332] Sequential element (data_out_regi_14) is unused and will be removed from module router_fifo_design_tb.
WARNING: [Synth 8-3332] Sequential element (data_out_regi_15) is unused and will be removed from module router_fifo_design_tb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1172.262 ; gain = 692.727
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1172.262 ; gain = 692.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1172.262 ; gain = 692.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1172.262 ; gain = 692.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1172.262 ; gain = 692.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1172.262 ; gain = 692.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1172.262 ; gain = 692.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1172.262 ; gain = 692.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1172.262 ; gain = 692.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1172.262 ; gain = 692.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1172.262 ; gain = 692.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1172.262 ; gain = 692.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1172.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1277.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 54af4085
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1277.988 ; gain = 805.652
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sahil/Desktop/Maven/Project/FIFO/router_fifo_design/router_fifo_design.runs/synth_1/router_fifo_design_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file router_fifo_design_tb_utilization_synth.rpt -pb router_fifo_design_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 23:51:44 2024...
