module test_parity_checker();
    reg a, b, c, d;
    wire parity;

    
    parity_checker uut(parity, a, b, c, d);

    initial begin
        // Test cases with delay
        a = 0; b = 0; c = 0; d = 0;
        #100 a = 1;
        #100 b = 1;
        #100 c = 1;
        #100 d = 1;
        #100 a = 0;
        #100 $finish;
    end

    initial begin
        $monitor("At time %t: a = %b, b = %b, c = %b, d = %b -> parity = %b", $time, a, b, c, d, parity);
    end
endmodule
