# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl" --include "../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl" --include "/media/steckler/xilinx_linux/vivado_2019.1/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../CPU_V1.srcs/sources_1/bd/A/pc.v" \
"../../../../CPU_V1.srcs/sources_1/bd/A/control_unit.v" \
"../../../../CPU_V1.srcs/sources_1/bd/A/irom.v" \
"../../../../CPU_V1.srcs/sources_1/bd/A/regfile_.v" \
"../../../../CPU_V1.srcs/sources_1/bd/A/alu.v" \
"../../../../CPU_V1.srcs/sources_1/bd/A/alu_b_mux.v" \
"../../../../CPU_V1.srcs/sources_1/bd/A/mem_or_alu_mux.v" \
"../../../../CPU_V1.srcs/sources_1/bd/A/uram.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_pc_0_0/sim/A_pc_0_0.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_control_unit_0_0/sim/A_control_unit_0_0.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_irom_0_0/sim/A_irom_0_0.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_regfile_0_0/sim/A_regfile_0_0.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_alu_0_0/sim/A_alu_0_0.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_processing_system7_0_0/sim/A_processing_system7_0_0.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_xlconstant_0_0/sim/A_xlconstant_0_0.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_xlconstant_0_1/sim/A_xlconstant_0_1.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_xlconstant_0_2/sim/A_xlconstant_0_2.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_util_vector_logic_0_0/sim/A_util_vector_logic_0_0.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_alu_b_mux_0_0/sim/A_alu_b_mux_0_0.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_mem_or_alu_mux_0_0/sim/A_mem_or_alu_mux_0_0.v" \
"../../../../CPU_V1.ip_user_files/bd/A/ip/A_uram_0_0/sim/A_uram_0_0.v" \
"../../../../CPU_V1.ip_user_files/bd/A/sim/A.v" \
"../../../../CPU_V1.srcs/sources_1/bd/A/hdl/A_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
