clk_out_1	,	V_174
clk_out_2	,	V_177
clk_out_3	,	V_180
PMC_CLK_OUT_CNTRL	,	V_171
"dtv"	,	L_120
"pll_p_out4_div"	,	L_20
"audio3_div"	,	L_72
tegra114_clock_deassert_dfll_dvco_reset	,	F_59
ARRAY_SIZE	,	F_9
"hda2hdmi"	,	L_107
mux_audio_sync_clk	,	V_137
tegra114_clock_tune_cpu_trimmers_high	,	F_55
"apbif"	,	L_106
"emc_mux"	,	L_132
CPU_FINETRIM_R_FCPU_1_MASK	,	V_271
UTMIP_PLL_CFG2_STABLE_COUNT	,	F_11
UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN	,	V_37
PMC_CTRL_BLINK_ENB	,	V_185
pll_u_480M	,	V_103
pll_u_60M	,	V_104
pr_err	,	F_10
tegra_clk_register_plle_tegra114	,	F_34
"audio2_doubler"	,	L_68
tegra_cpu_car_ops	,	V_290
init_table	,	V_259
"clk_out_1"	,	L_81
spdif_in_sync	,	V_130
tegra114_clock_assert_dfll_dvco_reset	,	F_58
wmb	,	F_54
stepb_shift	,	V_52
clk_out_2_mux	,	V_176
UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE	,	V_44
"pll_d"	,	L_33
vimclk_sync	,	V_136
pll_e_out0	,	V_129
kfuse	,	V_209
"csus"	,	L_117
TEGRA_PLL_SET_LFCON	,	V_98
"clk_out_2"	,	L_84
xtal_freq_count	,	V_33
i	,	V_21
AUDIO_SYNC_CLK_SPDIF	,	V_155
clk_out3_parents	,	V_178
"audio2_2x"	,	L_70
audio4_2x	,	V_167
pmc_match	,	V_285
r	,	V_270
v	,	V_279
"pll_d2_out0"	,	L_36
clk_out_lock	,	V_172
of_iomap	,	F_61
UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN	,	V_29
of_clk_src_onecell_get	,	V_288
"clk_out_3"	,	L_87
PMC_DPD_PADS_ORIDE	,	V_182
"extern3"	,	L_88
bsea	,	V_216
isp	,	V_223
pll_m_params	,	V_85
pll_e_params	,	V_127
"clk_out_2_mux"	,	L_83
pll_a_out0	,	V_120
dr	,	V_269
tegra114_input_freq	,	V_7
audio0_mux	,	V_140
cclk_g	,	V_189
CPU_FINETRIM_R_FCPU_5_MASK	,	V_275
"pclk"	,	L_97
tegra_clk_register_periph	,	F_44
clk_register_clkdev	,	F_5
reg	,	V_20
"audio4_mux"	,	L_58
TEGRA_PLL_USE_LOCK	,	V_60
tegra114_clock_tune_cpu_trimmers_init	,	F_57
pll_x_out0	,	V_94
"cclk_g"	,	L_91
PMC_DPD_PADS_ORIDE_BLINK_ENB	,	V_183
tegra114_pll_init	,	F_22
tegra_clk_register_pll_out	,	F_25
"pll_c"	,	L_8
CCLKLP_BURST_POLICY	,	V_191
pll_re_lock	,	V_122
pll_params	,	V_47
PLLU_BASE	,	V_102
iddq_bit_idx	,	V_57
readl_relaxed	,	F_2
TEGRA_PERIPH_ON_APB	,	V_204
"clk_m_div2"	,	L_4
clk_register_mux	,	F_37
tegra_periph_init_data	,	V_200
"pll_re_vco"	,	L_40
pll_m_out1	,	V_90
emc	,	V_242
PLLM_OUT	,	V_89
pll_u_freq_table	,	V_99
UTMIPLL_HW_PWRDN_CFG0	,	V_38
tegra114_clock_apply_init_table	,	F_51
"kbc"	,	L_101
clk_register_divider	,	F_42
tegra_periph_nodiv_clk_list	,	V_251
"dp2"	,	L_119
"xusb_dev"	,	L_130
"Can't map pmc registers\n"	,	L_136
pll_d_lock	,	V_109
clk_register_gate	,	F_31
UTMIPLL_HW_PWRDN_CFG0_IDDQ_SWCTL	,	V_43
UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE	,	V_45
_init_iddq	,	F_20
dsib_mux	,	V_234
"pll_a_out0_div"	,	L_38
spdif_2x	,	V_168
"rtc-tegra"	,	L_100
"clk_32k"	,	L_3
"audio3_mux"	,	L_56
"pll_x_out0"	,	L_27
periph_clk_enb_refcnt	,	V_162
"pll_a"	,	L_37
iddq_reg	,	V_56
"fuse_burn"	,	L_105
DVFS_DFLL_RESET_SHIFT	,	V_281
"clk_m_div4"	,	L_5
BIT	,	F_21
bsev	,	V_217
clk_out_1_mux	,	V_173
"xusb_host_src"	,	L_127
parent_names	,	V_245
periph_u_regs	,	V_224
"audio1_2x"	,	L_67
"pll_p_out3_div"	,	L_18
"pll_c_out1_div"	,	L_9
select	,	V_262
periph	,	V_247
CLK_SET_RATE_NO_REPARENT	,	V_138
audio1_2x	,	V_164
"i2s3_sync"	,	L_47
"blink"	,	L_90
"pll_d_out0"	,	L_34
_clip_vco_min	,	F_17
"xusb_ss_src"	,	L_129
clk	,	V_2
PLLC_OUT	,	V_63
dp2	,	V_227
pll_cx_freq_table	,	V_67
UTMIP_PLL_CFG1_FORCE_PLLU_POWERUP	,	V_36
clk_m_div2	,	V_18
clk_m_div4	,	V_19
"spdif_in_sync"	,	L_43
"audio4_div"	,	L_75
cclkg_divider	,	V_258
clk_m	,	V_12
pll_re_vco	,	V_123
pll_e_freq_table	,	V_128
tegra_clk_register_pllre	,	F_32
"audio0_2x"	,	L_64
_setup_dynamic_ramp	,	F_19
PLLP_OUTB	,	V_82
PLLP_OUTA	,	V_75
"usbd"	,	L_112
CLK_SOURCE_EMC	,	V_241
tegra_clk_register_pll	,	F_27
CPU_FINETRIM_R_FCPU_2_MASK	,	V_272
CLK_SOURCE_CSITE	,	V_256
"audio0_div"	,	L_63
step_b	,	V_50
"clk_out_1_mux"	,	L_80
step_a	,	V_49
"spdif_mux"	,	L_60
TEGRA_PERIPH_NO_RESET	,	V_160
tegra_clk_register_periph_nodiv	,	F_45
active_delay_count	,	V_27
pll_u_lock	,	V_100
"vimclk_sync"	,	L_49
"%s: Unexpected oscillator freq %lu\n"	,	L_6
dsia_mux	,	V_231
audio1_mux	,	V_144
pll_p_freq_table	,	V_73
"isp"	,	L_116
TEGRA_DIVIDER_FIXED	,	V_76
CLK_SET_RATE_PARENT	,	V_14
"blink_override"	,	L_89
enable_delay_count	,	V_32
clk_register_divider_table	,	F_33
tegra114_utmi_param_configure	,	F_8
tegra114_pmc_clk_init	,	F_39
of_find_matching_node	,	F_62
pll_d2_out0	,	V_115
clk_num	,	V_287
pll_re_div_table	,	V_125
UTMIPLL_HW_PWRDN_CFG0_USE_LOCKDET	,	V_39
pll_a_params	,	V_116
clk_data	,	V_286
"clk_m"	,	L_1
i2s1_sync	,	V_132
u32	,	T_3
pll_re_vco_params	,	V_121
cclk_lp_parents	,	V_190
"audio0"	,	L_51
pll_c3	,	V_70
pll_c2	,	V_68
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN	,	V_34
i2s3_sync	,	V_134
UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN	,	V_28
"i2s4_sync"	,	L_48
dyn_ramp_reg	,	V_53
cclkg_burst	,	V_257
CPU_FINETRIM_R_FCPU_4_MASK	,	V_274
cpu	,	V_252
"bsea"	,	L_109
audio2_2x	,	V_165
"i2s1_sync"	,	L_45
"ioremap tegra114 CAR failed\n"	,	L_134
"Failed to find pmc node\n"	,	L_135
fuse_burn	,	V_211
UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT	,	F_12
pll_m_freq_table	,	V_87
pll_d2	,	V_114
audio3_2x	,	V_166
pll_re_out	,	V_126
np	,	V_283
clk_out_3_mux	,	V_179
PLLD2_BASE	,	V_233
dsib	,	V_235
dsia	,	V_232
pll_x_freq_table	,	V_92
tegra114_super_clk_init	,	F_40
tegra_clk_register_divider	,	F_24
timer	,	V_208
CPU_FINETRIM_R	,	V_277
"pll_c_out1"	,	L_10
pll_d2_params	,	V_112
"pclk_div"	,	L_96
apbdma	,	V_203
"dsib_mux"	,	L_123
"pll_e_out0"	,	L_42
pll_c_out1	,	V_65
CLK_SOURCE_XUSB_SS_SRC	,	V_236
"audio0_mux"	,	L_50
"audio2_div"	,	L_69
writel	,	F_30
CPU_FINETRIM_1_FCPU_1	,	V_263
dtv	,	V_228
CPU_FINETRIM_1_FCPU_2	,	V_264
OSC_CTRL_PLL_REF_DIV_SHIFT	,	V_13
xusb_host	,	V_238
"pll_p_out1_div"	,	L_14
kbc	,	V_207
"i2s2_sync"	,	L_46
audio2_mux	,	V_147
csi	,	V_222
CPU_FINETRIM_1_FCPU_3	,	V_265
CPU_FINETRIM_1_FCPU_4	,	V_266
CPU_FINETRIM_1_FCPU_5	,	V_267
CPU_FINETRIM_1_FCPU_6	,	V_268
clk_register_fixed_rate	,	F_4
UTMIP_PLL_CFG1_ENABLE_DLY_COUNT	,	F_14
IS_ERR	,	F_63
of_clk_add_provider	,	F_66
SCLK_BURST_POLICY	,	V_194
DIV_ROUND_UP	,	F_18
pmc	,	V_58
"i2s0_sync"	,	L_44
writel_relaxed	,	F_13
pll_d2_lock	,	V_113
"pll_a_out0"	,	L_39
RST_DFLL_DVCO	,	V_280
tegra114_audio_clk_init	,	F_35
"%s: Unexpected reference rate %lu\n"	,	L_7
tegra114_periph_clk_init	,	F_43
"audio4"	,	L_59
UTMIP_PLL_CFG1	,	V_31
UTMIP_PLL_CFG2	,	V_25
"fuse"	,	L_104
clk_32k	,	V_17
"pll_x"	,	L_26
tegra114_disable_cpu_clock	,	F_48
CLK_SET_RATE_GATE	,	V_86
"pll_re_out"	,	L_41
tegra114_cpu_clock_resume	,	F_50
"audio1_div"	,	L_66
node	,	V_284
spdif_mux	,	V_156
tegra114_wait_cpu_in_reset	,	F_46
tegra114_osc_clk_init	,	F_1
sysrate_lock	,	V_197
"pll_p_out2_div"	,	L_16
"audio3"	,	L_57
mux_plld_out0_plld2_out0	,	V_229
PLLD_BASE	,	V_230
tegra114_fixed_clk_init	,	F_7
PLLA_OUT	,	V_119
"audio2_mux"	,	L_54
pll_div_lock	,	V_77
"pll_u"	,	L_28
clk_id	,	V_250
"audio4_doubler"	,	L_74
audio3_mux	,	V_150
device_node	,	V_282
"vcp"	,	L_108
"audio2"	,	L_55
periph_w_regs	,	V_213
"pll_m_out1"	,	L_24
clk_csite_src	,	V_255
tegra114_clock_tune_cpu_trimmers_low	,	F_56
tegra_clk_register_sync_source	,	F_36
rtc	,	V_206
"csi"	,	L_115
PMC_CTRL	,	V_184
mux_pllmcp_clkm	,	V_240
"cclk_lp"	,	L_92
TEGRA_DIVIDER_INT	,	V_80
CLK_IS_ROOT	,	V_10
pll_a_freq_table	,	V_117
tegra_clk_pll_params	,	V_46
"audio1"	,	L_53
tegra_clk_register_pllxc	,	F_23
"xusb_dev_src"	,	L_131
ERR_PTR	,	F_65
sclk_parents	,	V_193
"spdif_div"	,	L_78
CPU_FINETRIM_R_FCPU_6_MASK	,	V_276
pclk	,	V_199
__iomem	,	T_2
pll_c3_params	,	V_69
pll_c2_params	,	V_66
"Tegra114 clk %d: register failed with %ld\n"	,	L_137
pll_c_params	,	V_59
"clk_out_3_mux"	,	L_86
pll_p_params	,	V_71
CPU_FINETRIM_SELECT	,	V_261
"xusb_ss"	,	L_128
"timer"	,	L_102
pll_x_params	,	V_91
tegra114_car_barrier	,	F_53
tegra_clk_register_periph_gate	,	F_38
"mipi-cal"	,	L_111
i2s0_sync	,	V_131
clk_out2_parents	,	V_175
tegra_init_from_table	,	F_52
vco_min	,	V_48
tegra114_cpu_car_ops	,	V_291
periph_h_regs	,	V_202
pll_ref_div	,	V_4
CLK_IGNORE_UNUSED	,	V_78
name	,	V_244
pll_u_48M	,	V_105
pll_u_12M	,	V_106
"pll_u_60M"	,	L_30
blink	,	V_186
OSC_CTRL_OSC_FREQ_SHIFT	,	V_8
"pll_p"	,	L_13
cclk_g_parents	,	V_187
UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERDOWN	,	V_30
CLK_RST_CONTROLLER_CPU_CMPLX_STATUS	,	V_253
audio4_mux	,	V_153
pll_ref	,	V_15
"audio0_doubler"	,	L_62
hda2hdmi	,	V_214
audio0_2x	,	V_163
"pll_m_out1_div"	,	L_23
clk_base	,	V_1
"spdif_doubler"	,	L_77
"kfuse"	,	L_103
stable_count	,	V_26
tegra114_cpu_clk_sctx	,	V_254
"audio4_2x"	,	L_76
TEGRA_PLL_FIXED	,	V_72
tegra114_clock_init	,	F_60
clk_out1_parents	,	V_170
"rtc"	,	L_99
AUDIO_SYNC_CLK_I2S2	,	V_146
usb2	,	V_220
AUDIO_SYNC_CLK_I2S3	,	V_149
usb3	,	V_221
OSC_CTRL	,	V_5
AUDIO_SYNC_CLK_I2S4	,	V_152
val	,	V_3
UTMIP_PLL_CFG1_XTAL_FREQ_COUNT	,	F_15
csus	,	V_225
"bsev"	,	L_110
"audio3_doubler"	,	L_71
UTMIP_PLL_CFG1_FORCE_PLL_ACTIVE_POWERDOWN	,	V_35
"hclk"	,	L_95
__func__	,	V_24
audio3	,	V_151
audio2	,	V_148
pll_ref_freq	,	V_16
audio4	,	V_154
PMC_BLINK_TIMER	,	V_181
osc_frequency	,	V_23
audio1	,	V_145
audio0	,	V_142
"extern1"	,	L_82
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERUP	,	V_42
pll_d_freq_table	,	V_108
periph_v_regs	,	V_161
mipi_cal	,	V_218
flags	,	V_249
"xusb_hs_src"	,	L_125
CPU_FINETRIM_DR	,	V_278
pll_d_out0	,	V_111
"xusb_host"	,	L_126
base_reg	,	V_55
fuse	,	V_210
tegra114_cpu_clock_suspend	,	F_49
"audio1_mux"	,	L_52
"audio1_doubler"	,	L_65
i2s4_sync	,	V_135
usbd	,	V_219
"spdif_2x"	,	L_79
"usb3"	,	L_114
clk_register_fixed_factor	,	F_6
xusb_hs_src	,	V_237
"extern2"	,	L_85
vcp	,	V_215
pll_u_params	,	V_95
"pll_d2"	,	L_35
"spdif"	,	L_61
num_parents	,	V_246
AUDIO_SYNC_DOUBLER	,	V_158
EINVAL	,	V_9
"pll_m"	,	L_22
UTMIPLL_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL	,	V_40
"pll_ref"	,	L_2
"pll_u_12M"	,	L_32
tegra_clk_apply_init_table	,	V_289
__init	,	T_1
udelay	,	F_16
PLLRE_BASE	,	V_124
"usb2"	,	L_113
tegra_periph_clk_list	,	V_243
clk_doubler_lock	,	V_159
"dsia"	,	L_122
pll_m	,	V_88
data	,	V_201
"pll_p_out2"	,	L_17
pll_d	,	V_110
pll_c	,	V_62
pmc_base	,	V_169
hclk	,	V_198
spdif	,	V_157
"apbdma"	,	L_98
utmi_parameters	,	V_22
i2s2_sync	,	V_133
pll_a	,	V_118
pll_c_freq_table	,	V_61
pll_d_params	,	V_107
"pll_u_48M"	,	L_31
"audio3_2x"	,	L_73
clk_max	,	V_260
offset	,	V_248
"pll_p_out1"	,	L_15
"pll_c2"	,	L_11
"pll_m_ud"	,	L_25
PTR_ERR	,	F_64
tegra_clk_register_super_mux	,	F_41
tegra_clk_register_pllm	,	F_28
pll_x	,	V_93
pll_p_out4	,	V_84
pll_u	,	V_101
pll_p	,	V_74
stepa_shift	,	V_51
pll_p_out1	,	V_79
CLK_GATE_SET_TO_DISABLE	,	V_141
pll_p_out2	,	V_81
clks	,	V_11
pll_p_out3	,	V_83
"dds"	,	L_118
CPU_FINETRIM_R_FCPU_3_MASK	,	V_273
SYSTEM_CLK_RATE	,	V_196
"pll_p_out4"	,	L_21
CCLKG_BURST_POLICY	,	V_188
"pll_c3"	,	L_12
"dsia_mux"	,	L_121
osc_freq	,	V_6
tegra_clk_register_pllc	,	F_26
"sclk"	,	L_93
TEGRA_PLLU	,	V_96
TEGRA_DIVIDER_ROUND_UP	,	V_64
UTMIPLL_HW_PWRDN_CFG0_SEQ_START_STATE	,	V_41
readl	,	F_29
"dsib"	,	L_124
"pll_p_out3"	,	L_19
AUDIO_SYNC_CLK_I2S0	,	V_139
AUDIO_SYNC_CLK_I2S1	,	V_143
"emc"	,	L_133
WARN_ON	,	F_3
TEGRA_PLL_HAS_CPCON	,	V_97
dds	,	V_226
"hclk_div"	,	L_94
xusb_dev	,	V_239
val_iddq	,	V_54
cclk_lp	,	V_192
"pll_u_480M"	,	L_29
sclk	,	V_195
periph_l_regs	,	V_205
apbif	,	V_212
cpu_relax	,	F_47
