{
  "test_metadata": {
    "test_time": "2025-07-14T21:43:45.491392",
    "application": "CMOS运算放大器",
    "total_duration": 292.6921343803406,
    "pipeline_steps": 11
  },
  "subgraph_info": {
    "application_label": "CMOS运算放大器",
    "node_count": 182,
    "edge_count": 477,
    "mermaid_syntax": "graph TD\n    %% Circuit Application: CMOS运算放大器\n\n    ca_8_3_2[\"Miller补偿CS放大器\"]\n    ct_12_5_1[\"轨到轨差分运放设计\"]\n    ct_11_7_3[\"噪声建模\"]\n    ct_6_4_2[\"高阻高增益全差分结构设计\"]\n    ca_3_9_1[\"Wilson电流镜电路\"]\n    ca_4_3_1[\"简单电流求和基准电路\"]\n    ct_5_1_2[\"直接耦合技术\"]\n    ca_12_4_1[\"CS增益输出级\"]\n    ca_10_4_1[\"两级Folded Cascode全...\"]\n    ca_3_3_2[\"R+MOS二极管偏置电路\"]\n    ca_5_6_1[\"共源(CS)结构\"]\n    ca_7_4_2[\"三极点一零点系统\"]\n    ca_9_3_2[\"串联电阻Miller补偿运放\"]\n    ca_12_1[\"低压运算放大器\"]\n    ca_3_5_5[\"峰值型自偏置结构\"]\n    ca_6_3_2[\"Class AB单级推挽放大电路\"]\n    ca_5_6_4[\"Class AB互补推挽放大电路\"]\n    ca_11_5_1[\"PMOS单级增益电路\"]\n    ca_5_4_3[\"OTA(跨导放大器)\"]\n    ca_4_5_1[\"基于V-I转换的电流基准电路\"]\n    ca_3_6_2[\"Wilson电流源\"]\n    ca_7_1_1[\"闭环运放电路\"]\n    ca_6_1_2[\"全差分型运放\"]\n    ca_2_2_2[\"BJT放大电路\"]\n    ca_8_1_2[\"两级放大器\"]\n    ct_6__4[\"多级稳定性设计\"]\n    ct_12_5_2[\"TL线性环路结构\"]\n    ca_11_1[\"低噪声放大器\"]\n    ca_5_2_1[\"电阻负载CS放大器\"]\n    ca_11_7_2[\"单电源AB类功率放大器\"]\n    ct_4_4_2[\"电流镜精确控制技术\"]\n    ca_2_4_4[\"动态频率补偿\"]\n    ca_1_4_1[\"偏置电路\"]\n    ca_2_3_1[\"MOS管恒流源\"]\n    ca_5_3_4[\"Telescope Cascode...\"]\n    ca_6_4_2[\"高阻高增益全差分电路\"]\n    main_3[\"电流镜互偏结构\"]\n    ca_5_5_3[\"CG输入差分电流放大器\"]\n    ca_11_4_2[\"NMOS OTA噪声抑制\"]\n    ca_6_1_4[\"Class AB型运放\"]\n    ca_8_5_2[\"多级运放\"]\n    ca_9_2_2[\"二阶巴特沃思滤波器\"]\n    ca_5_4_2[\"单端输出N/P型差分输入对\"]\n    main_6[\"非本征噪声\"]\n    ca_3_3_4[\"MOS二极管分裂的偏置电路\"]\n    ca_1_4_2[\"差分放大电路\"]\n    ca_8_2[\"基本单级放大器\"]\n    ca_5_5_2[\"TL非线性控制电路\"]\n    ct_12_4_1[\"Class AB偏置技术\"]\n    ca_8_3_3[\"Cascode补偿CS放大器\"]\n    ca_6_8_1[\"Class-AB高摆幅CMOS功率放大器\"]\n    ca_11_4[\"CD源跟随器噪声\"]\n    ca_2_1_2[\"数字逻辑门电路\"]\n    ca_6_5_1[\"局部源电阻差模负反馈电路\"]\n    ca_7_2_2[\"电流并联负反馈放大器\"]\n    bc_5_7_2[\"电流模式运算\"]\n    bc_3_2_4[\"MOS管串并联等效原理\"]\n    ca_6_6_2[\"折叠式Cascode Class ...\"]\n    ca_5_7_2[\"超Class AB OTA\"]\n    ca_5_1_3[\"恒流源偏置放大电路\"]\n    ca_12_5_1[\"轨到轨差分运放\"]\n    ca_5_7_1[\"CMOS差分放大器\"]\n    ca_10_6_1[\"高摆幅CMOS望远镜运算放大器\"]\n    ca_10_1[\"电压倍增型 Cascode 高速高...\"]\n    ca_8_5_1[\"两级放大多极点电路\"]\n    ca_1_3_1[\"模拟集成运放电路\"]\n    ca_10_2_2[\"电容反馈放大器\"]\n    ca_11_4_1[\"两级运放PSRR设计\"]\n    ca_7_4_1[\"两极点系统\"]\n    ca_5_2_3[\"互补推挽Class AB放大器\"]\n    ca_4_4_2[\"运放控制的电压模带隙基准\"]\n    ca_1_1_1[\"BGR电路\"]\n    ct_1_5_2[\"运算放大器设计技术\"]\n    ca_7_2_1[\"电压串联负反馈放大器\"]\n    ca_6_3_1[\"全差分Class A输入级\"]\n    ca_12_6_3[\"恒定跨导轨到轨输入级\"]\n    main_1[\"模拟集成电路的历史地位\"]\n    ca_12_3_1[\"轨至轨折叠型Cascode差分输入结构\"]\n    ca_11_3[\"CS-CG Cascode电路噪声\"]\n    ca_4_2_1[\"电压模带隙基准基本结构\"]\n    ct_6__3[\"Class AB/B互补推挽放大\"]\n    ca_5_6_3[\"共栅(CG)结构\"]\n    bc_12_5_3[\"Class AB静态工作点\"]\n    ca_5_3_3[\"CD-CG-CS组合放大电路\"]\n    ca_1_3_2[\"开关电容电路\"]\n    ca_5_2_2[\"PMOS有源负载CS放大器\"]\n    ct_12_4_2[\"反馈控制结构\"]\n    ca_6_8_3[\"伪Class-AB望远镜级联运算放大器\"]\n    ca_6__2[\"高性能差分放大器\"]\n    ct_8__2[\"多级放大器设计\"]\n    ca_1_2_3[\"数据转换器\"]\n    ca_6_6_1[\"Class A/AB两级互补推挽运放\"]\n    ca_12_4_2[\"CS源跟随器输出\"]\n    ct_4_4_3[\"温度系数补偿技术\"]\n    ca_3_3_3[\"两异性MOS二极管串联分压偏置电路\"]\n    ca_5_4_1[\"NMOS差分输入级\"]\n    ct_12_4_3[\"最小电流选择电路\"]\n    ca_7_3_2[\"负反馈闭环系统\"]\n    ca_10_6_2[\"低电压低功耗快速建立CMOS运算跨...\"]\n    ca_8_4_1[\"两级CS电压放大器\"]\n    ca_10_3_2[\"精密运放电路\"]\n    ca_5_3_5[\"Folded Cascode放大电路\"]\n    ct_6_1_3[\"差分放大结构设计\"]\n    ca_8__1[\"两级放大器\"]\n    ca_4_3_2[\"合并式电流求和基准电路\"]\n    ca_12_3_2[\"三倍尾电流控制电路\"]\n    ca_12_4_3[\"互补推挽输出结构\"]\n    ct_11_4_3[\"晶体管匹配技术\"]\n    ca_5_3_2[\"CS-CD组合放大电路\"]\n    ca_1_2_2[\"振荡器\"]\n    ca_5_1_1[\"集成线性放大电路\"]\n    ca_1_5_2[\"射频CMOS电路\"]\n    ca_11_5_2[\"电压串联负反馈运放\"]\n    ca_3_5_4[\"CMOS单调型自偏置电路\"]\n    ca_6__1[\"模拟集成运放\"]\n    ca_8_1[\"RC串并联网络\"]\n    ca_7_4_3[\"Butterworth低通滤波器\"]\n    ct_3_2_1[\"偏置电路设计\"]\n    ca_6_4_1[\"低阻低增益全差分电路\"]\n    ca_6_2_4[\"正反馈OTA差分输入级\"]\n    ca_8__3[\"反馈系统\"]\n    ca_1_2_1[\"电压比较器\"]\n    ca_10_3_1[\"高速闭环运放\"]\n    ca_12_2_2[\"衬底驱动低压运放\"]\n    ca_9_4_3[\"NMCNR补偿结构\"]\n    ca_3_4_1[\"V_TH互偏置电路\"]\n    ct_6_4_7[\"CS增益控制CMFB设计\"]\n    ca_2_5_2[\"BJT放大电路\"]\n    bc_6_1_2[\"虚断\"]\n    ca_6_4_4[\"P型折叠式Cascode全差分电路\"]\n    ca_5_3_1[\"CS-CS组合放大电路\"]\n    ca_6_1_1[\"基本差分输入结构\"]\n    ct_5_5_1[\"TL电路设计\"]\n    ca_3_5_6[\"三路互偏置电路\"]\n    ca_11_2_1[\"电阻噪声模型\"]\n    ct_11_2[\"噪声性能模型分析\"]\n    ca_5_5_1[\"MOS TL差分信号线性电流镜\"]\n    ct_5_4_1[\"差分对设计\"]\n    ca_2_6_1[\"低电压低电流应用电路\"]\n    ca_10_5_1[\"单级Cascode运放\"]\n    ca_3_2_2[\"带分流MOS的偏置电路\"]\n    ca_4_2_2[\"改进型带隙基准结构\"]\n    ca_4_4_3[\"全CMOS电流模带隙基准\"]\n    ca_8_4_2[\"增益倍增型Cascode\"]\n    ca_9_2_3[\"三阶巴特沃思反馈系统\"]\n    ca_6_4_3[\"N型折叠式Cascode全差分电路\"]\n    ca_3_6_4[\"Wildar电流源\"]\n    ca_9_6_1[\"低电压低功耗CMOS放大器\"]\n    ca_3_2[\"高性能自偏置电路\"]\n    ca_1_4_3[\"互补自偏置电路\"]\n    ca_3_5_2[\"ΔVBE/PTAT偏置电路\"]\n    ca_3_6_1[\"基本电流源\"]\n    ca_3_6_3[\"Cascode电流源\"]\n    ca_6_1_3[\"Cascode型运放\"]\n    bc_1_5_1[\"模拟集成电路分析\"]\n    ca_11_5[\"差分对噪声\"]\n    ct_10_3_3[\"统一瞬态模型\"]\n    ct_6_6_1[\"多级运放设计\"]\n    ct_12_5_3[\"前馈及反馈控制\"]\n    ca_6__3[\"Class AB输出级\"]\n    ca_11_7_3[\"低开环增益高PSRR微功率CMOS放大器\"]\n    ca_5_1_2[\"差分运放电路\"]\n    ca_6_2_3[\"OTA Cascode结构\"]\n    ca_2_2_1[\"PN结偏置电路\"]\n    ca_12_4_4[\"反馈型Class AB控制电路\"]\n    ca_4__2[\"极低功耗基准电路\"]\n    ca_3_9_2[\"低电压MOS级联偏置电路\"]\n    ct_1_5_1[\"CMOS模拟电路设计方法\"]\n    ct_7_4_3[\"Butterworth极点配置\"]\n    ca_7_3_1[\"多级放大器稳定性设计\"]\n    main_4[\"差分放大电路\"]\n    ca_3_2_1[\"MOS分裂二极管电路\"]\n    main_5[\"系统的频率特性与稳定性\"]\n    ca_4_5_2[\"零温度系数电流源电路\"]\n    ca_9_5_1[\"基本Miller补偿运放\"]\n    ca_6_2_5[\"折叠式Cascode差分放大器\"]\n    ca_10_2_1[\"高速运放设计\"]\n    ca_8_1_1[\"单级放大器\"]\n    ca_1_5_1[\"CMOS运算放大器\"]\n    ct_11_4_1[\"PSRR分析方法\"]\n    ca_7_6_2[\"低电压低功耗三级放大器\"]\n    ca_9_5_2[\"三级运放NMC补偿设计\"]\n\n    main_1 -->|Contains App...| ca_1_5_1\n    ct_1_5_1 -->|Implements| ca_1_5_1\n    ct_1_5_2 -->|Applies To| ca_1_5_1\n    ca_1_5_1 -->|Relates To A...| ca_5_7_1\n    ca_1_5_1 -->|Relates To A...| ca_5_4_1\n    ca_1_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_5_1 -->|Relates To A...| ca_6__3\n    ca_1_5_1 -->|Relates To A...| ca_6_6_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_2\n    ca_1_5_1 -->|Relates To A...| ca_11_5\n    ca_1_5_1 -->|Relates To A...| ca_12_5_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_2\n    ca_1_5_1 -->|Relates To A...| ca_12_4_3\n    ca_5_7_1 -->|Relates To A...| ca_1_5_1\n    ca_5_4_1 -->|Relates To A...| ca_1_5_1\n    ca_6_1_1 -->|Relates To A...| ca_1_5_1\n    ca_6__3 -->|Relates To A...| ca_1_5_1\n    ca_6_6_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_2 -->|Relates To A...| ca_1_5_1\n    ca_11_5 -->|Relates To A...| ca_1_5_1\n    ca_12_5_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_2 -->|Relates To A...| ca_1_5_1\n    ca_12_4_3 -->|Relates To A...| ca_1_5_1\n    ca_1_5_1 -->|功能组合| ca_4_2_2\n    ca_1_5_1 -->|技术依赖| ca_10_3_2\n    ca_1_5_1 -->|设计相似| ca_6__1\n    ca_1_5_1 -->|设计相似| ca_8__1\n    ca_1_5_1 -->|功能组合| ca_7_4_3\n    ca_1_5_1 -->|功能组合| ca_3_2_1\n    ca_1_5_1 -->|功能组合| ca_3_6_4\n    ca_1_5_1 -->|功能组合| ca_4_4_3\n    ca_1_5_1 -->|功能组合| ca_12_4_2\n    ca_1_5_1 -->|功能组合| ca_6_4_4\n    ca_1_5_1 -->|功能组合| ca_5_5_2\n    ca_1_5_1 -->|设计相似| ca_11_7_3\n    ca_1_5_1 -->|技术依赖| ca_5_1_1\n    ct_6_6_1 -->|Implements| ca_6_6_1\n    ca_6_6_1 -->|Extends| ca_6_6_2\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_3_6_3 -->|功能组合| ca_6_6_1\n    ca_2_5_2 -->|应用场景重叠| ca_6_6_1\n    ca_6_6_1 -->|性能互补| ca_10_1\n    ca_2_2_2 -->|功能组合| ca_6_6_1\n    ca_3_6_2 -->|功能组合| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_3_2\n    ca_5_1_2 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_6_3\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    ca_6_8_1 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_8_2\n    ca_4_2_1 -->|Complements| ca_4_2_2\n    ca_4_2_2 -->|技术依赖| ca_9_5_1\n    ca_4_2_2 -->|功能组合| ca_12_6_3\n    ca_4_2_2 -->|功能组合| ca_6_4_2\n    ca_4_2_2 -->|功能组合| ca_6_6_2\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_1_4_1 -->|技术依赖| ca_4_2_2\n    ca_4_2_2 -->|功能组合| ca_5_3_1\n    ca_3_9_1 -->|功能组合| ca_4_2_2\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6_3_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6_3_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_5_3_3 -->|功能组合| ca_12_4_2\n    ca_3_3_3 -->|技术依赖| ca_12_4_2\n    ca_3_9_1 -->|功能组合| ca_12_4_2\n    ca_5_2_1 -->|功能组合| ca_12_4_2\n    ca_11_7_2 -->|功能组合| ca_12_4_2\n    ca_4_5_1 -->|功能组合| ca_12_4_2\n    main_4 -->|Contains App...| ca_5_4_1\n    ct_5_4_1 -->|Implements| ca_5_4_1\n    ca_5_4_1 -->|Extends| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_11_4\n    ca_5_4_1 -->|功能组合| ca_9_2_3\n    ca_3_9_2 -->|功能组合| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_7_6_2\n    ct_4_4_2 -->|Implements| ca_4_4_3\n    ct_4_4_3 -->|Applies To| ca_4_4_3\n    ca_4__2 -->|Relates To A...| ca_4_4_3\n    ca_4_4_3 -->|Relates To A...| ca_4__2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_4_4_3 -->|功能组合| ca_6_1_2\n    ca_1_3_1 -->|功能组合| ca_4_4_3\n    ca_4_4_3 -->|功能组合| ca_6_8_1\n    ca_4_4_3 -->|功能组合| ca_6__2\n    ca_4_3_1 -->|设计相似| ca_4_4_3\n    ct_10_3_3 -->|Implements| ca_10_3_2\n    ca_10_3_2 -->|功能组合| ca_11_4\n    ca_6_8_3 -->|性能互补| ca_10_3_2\n    ca_1_1_1 -->|功能组合| ca_10_3_2\n    ca_2_2_1 -->|技术依赖| ca_10_3_2\n    ca_5_3_5 -->|功能组合| ca_10_3_2\n    ca_3_9_2 -->|功能组合| ca_10_3_2\n    ca_9_3_2 -->|功能组合| ca_10_3_2\n    ca_1_4_1 -->|技术依赖| ca_10_3_2\n    ca_10_2_2 -->|性能互补| ca_10_3_2\n    ca_1_4_2 -->|功能组合| ca_10_3_2\n    main_3 -->|Contains App...| ca_3_6_4\n    ca_1_2_1 -->|Relates To A...| ca_3_6_4\n    ca_2_4_4 -->|Relates To A...| ca_3_6_4\n    ca_3_3_2 -->|Relates To A...| ca_3_6_4\n    ca_3_5_5 -->|Relates To A...| ca_3_6_4\n    ca_3_6_4 -->|Relates To A...| ca_1_2_1\n    ca_3_6_4 -->|Relates To A...| ca_2_4_4\n    ca_3_6_4 -->|Relates To A...| ca_3_3_2\n    ca_3_6_4 -->|Relates To A...| ca_3_5_5\n    ca_3_6_4 -->|性能互补| ca_4_5_2\n    ca_3_6_4 -->|功能组合| ca_7_1_1\n    ca_3_6_4 -->|功能组合| ca_10_5_1\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6_3_1 -->|Relates To A...| ca_12_4_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6_3_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_3_2 -->|功能组合| ca_12_4_1\n    ca_11_5_2 -->|功能组合| ca_12_4_1\n    ca_7_2_2 -->|性能互补| ca_12_4_1\n    ca_2_2_2 -->|功能组合| ca_12_4_1\n    ca_5_5_1 -->|功能组合| ca_12_4_1\n    ca_5_2_3 -->|性能互补| ca_12_4_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    bc_12_5_3 -->|Supports| ca_12_5_1\n    ct_12_5_1 -->|Implements| ca_12_5_1\n    ct_12_5_2 -->|Supports| ca_12_5_1\n    ct_12_5_3 -->|Applies To| ca_12_5_1\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_6_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_6_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_11_2_1 -->|功能组合| ca_12_5_1\n    ca_8_1_2 -->|功能组合| ca_12_5_1\n    ca_8_2 -->|技术依赖| ca_12_5_1\n    ca_12_3_1 -->|技术依赖| ca_12_5_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_6_5_1 -->|功能组合| ca_12_5_1\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_6_4_3 -->|功能组合| ca_12_5_1\n    ca_12_3_2 -->|功能组合| ca_12_5_1\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    main_4 -->|Contains App...| ca_5_7_1\n    bc_5_7_2 -->|Supports| ca_5_7_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_7_1 -->|Relates To A...| ca_11_1\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_2 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_11_1 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_5_7_1 -->|性能互补| ca_12_2_2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_5_7_1 -->|功能组合| ca_8_4_2\n    ca_5_7_1 -->|功能组合| ca_6_3_1\n    ca_2_3_1 -->|技术依赖| ca_5_7_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_5_7_1 -->|功能组合| ca_11_5_1\n    ca_5_7_1 -->|功能组合| ca_7_2_1\n    ca_5_7_1 -->|功能组合| ca_5_5_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    ct_8__2 -->|Implements| ca_8__1\n    ca_8__1 -->|功能组合| ca_9_2_3\n    ca_3_2_2 -->|功能组合| ca_8__1\n    ca_3_6_3 -->|功能组合| ca_8__1\n    ca_7_4_1 -->|技术依赖| ca_8__1\n    ca_6_4_3 -->|功能组合| ca_8__1\n    ct_12_4_1 -->|Implements| ca_12_4_3\n    ct_12_4_2 -->|Implements| ca_12_4_3\n    ct_12_4_3 -->|Implements| ca_12_4_3\n    ca_12_4_3 -->|Extends| ca_12_4_4\n    ca_5_2_3 -->|Relates To A...| ca_12_4_3\n    ca_5_6_4 -->|Relates To A...| ca_12_4_3\n    ca_5_3_3 -->|Relates To A...| ca_12_4_3\n    ca_6_1_4 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6_3_2 -->|Relates To A...| ca_12_4_3\n    ca_6_6_2 -->|Relates To A...| ca_12_4_3\n    ca_10_4_1 -->|Relates To A...| ca_12_4_3\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_3 -->|Relates To A...| ca_5_2_3\n    ca_12_4_3 -->|Relates To A...| ca_5_6_4\n    ca_12_4_3 -->|Relates To A...| ca_5_3_3\n    ca_12_4_3 -->|Relates To A...| ca_6_1_4\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6_3_2\n    ca_12_4_3 -->|Relates To A...| ca_6_6_2\n    ca_12_4_3 -->|Relates To A...| ca_10_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_11_1 -->|功能组合| ca_12_4_3\n    ca_7_3_2 -->|功能组合| ca_12_4_3\n    ca_12_3_1 -->|功能组合| ca_12_4_3\n    ca_6_3_2 -->|功能组合| ca_12_4_3\n    ca_8_4_2 -->|功能组合| ca_12_4_3\n    ca_10_3_1 -->|功能组合| ca_12_4_3\n    ca_8_1_1 -->|功能组合| ca_12_4_3\n    ca_2_2_1 -->|技术依赖| ca_12_4_3\n    ca_5_3_5 -->|功能组合| ca_12_4_3\n    main_6 -->|Contains App...| ca_11_4_1\n    ct_11_4_1 -->|Implements| ca_11_4_1\n    ct_11_4_3 -->|Applies To| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|Relates To A...| ca_11_4_1\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_8_3_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|技术依赖| ca_11_4_1\n    ca_8_2 -->|设计相似| ca_11_4_1\n    ca_3_5_2 -->|功能组合| ca_11_4_1\n    ca_7_4_2 -->|性能互补| ca_11_4_1\n    ca_2_2_2 -->|功能组合| ca_11_4_1\n    ca_11_4_1 -->|性能互补| ca_11_5_2\n    ca_5_2_3 -->|功能组合| ca_11_4_1\n    ca_5_3_2 -->|性能互补| ca_11_4_1\n    ca_6_8_3 -->|性能互补| ca_11_4_1\n    main_6 -->|Contains App...| ca_11_5\n    ct_11_2 -->|Applies To| ca_11_5\n    ca_5_1_2 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_5 -->|Relates To A...| ca_5_1_2\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_8_1 -->|技术依赖| ca_11_5\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_7_3_1 -->|功能组合| ca_11_5\n    ca_3_9_2 -->|功能组合| ca_11_5\n    ca_5_1_3 -->|功能组合| ca_11_5\n    ca_6_3_1 -->|技术依赖| ca_11_5\n    ca_8_5_1 -->|功能组合| ca_11_5\n    main_4 -->|Contains App...| ca_5_1_1\n    ct_5_1_2 -->|Implements| ca_5_1_1\n    ca_5_1_1 -->|Relates To A...| ca_5_2_2\n    ca_5_1_1 -->|Relates To A...| ca_6_2_5\n    ca_5_2_2 -->|Relates To A...| ca_5_1_1\n    ca_6_2_5 -->|Relates To A...| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_1_4_3 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|设计相似| ca_5_7_2\n    ca_3_5_4 -->|技术依赖| ca_5_1_1\n    ca_1_3_1 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_12_1\n    ca_5_1_1 -->|性能互补| ca_11_2_1\n    ca_4_3_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_9_5_2\n    ca_5_1_1 -->|功能组合| ca_8_5_1\n    ca_2_1_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|功能组合| ca_8_3_3\n    ct_6__3 -->|Implements| ca_6__3\n    ca_5_2_3 -->|Relates To A...| ca_6__3\n    ca_5_6_4 -->|Relates To A...| ca_6__3\n    ca_5_3_3 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|Relates To A...| ca_5_2_3\n    ca_6__3 -->|Relates To A...| ca_5_6_4\n    ca_6__3 -->|Relates To A...| ca_5_3_3\n    ca_6__3 -->|Relates To A...| ca_6_3_2\n    ca_6__3 -->|Relates To A...| ca_6_6_2\n    ca_6__3 -->|Relates To A...| ca_10_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_4\n    ca_6_3_2 -->|Relates To A...| ca_6__3\n    ca_6_6_2 -->|Relates To A...| ca_6__3\n    ca_10_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_4 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|功能组合| ca_8_5_2\n    ca_6__3 -->|设计相似| ca_6_6_2\n    ca_6__3 -->|功能组合| ca_7_2_2\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_6__3 -->|功能组合| ca_8_2\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_3_9_2 -->|功能组合| ca_6__3\n    ca_6_8_3 -->|功能组合| ca_6__3\n    ca_6__3 -->|功能组合| ca_7_1_1\n    main_6 -->|Contains App...| ca_11_7_3\n    ct_11_7_3 -->|Applies To| ca_11_7_3\n    ca_6_5_1 -->|功能组合| ca_11_7_3\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_5_6 -->|功能组合| ca_11_7_3\n    ca_3_9_1 -->|功能组合| ca_11_7_3\n    ct_6__4 -->|Applies To| ca_6__1\n    ca_6__1 -->|功能组合| ca_11_4\n    ca_1_1_1 -->|技术依赖| ca_6__1\n    ca_6_2_4 -->|功能组合| ca_6__1\n    ca_6__1 -->|设计相似| ca_12_1\n    ca_3_4_1 -->|技术依赖| ca_6__1\n    ca_4_4_2 -->|技术依赖| ca_6__1\n    ca_6__1 -->|功能组合| ca_6_4_2\n    main_5 -->|Contains App...| ca_7_4_3\n    ct_7_4_3 -->|Implements| ca_7_4_3\n    ca_7_4_3 -->|Relates To A...| ca_9_2_2\n    ca_9_2_2 -->|Relates To A...| ca_7_4_3\n    ca_2_6_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|功能组合| ca_10_1\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_7_2_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|设计相似| ca_9_2_3\n    bc_1_5_1 -->|Enables| ct_1_5_1\n    main_6 -->|Contains App...| ca_11_4_2\n    ca_3_6_1 -->|Relates To A...| ca_11_4_2\n    ca_4_3_2 -->|Relates To A...| ca_11_4_2\n    ca_4_5_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_2 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_11_4_2 -->|Relates To A...| ca_3_6_1\n    ca_11_4_2 -->|Relates To A...| ca_4_3_2\n    ca_11_4_2 -->|Relates To A...| ca_4_5_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_2\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_2_3_1 -->|技术依赖| ca_11_4_2\n    ca_9_6_1 -->|功能组合| ca_11_4_2\n    ca_8__3 -->|功能组合| ca_11_4_2\n    ca_6_8_3 -->|性能互补| ca_11_4_2\n    main_3 -->|Contains App...| ca_3_2_1\n    bc_3_2_4 -->|Applies To| ca_3_2_1\n    ct_3_2_1 -->|Implements| ca_3_2_1\n    ca_3_2_1 -->|Extends| ca_3_2_2\n    ca_3_2_1 -->|Relates To A...| ca_3_3_4\n    ca_3_2_1 -->|Relates To A...| ca_5_1_3\n    ca_3_3_4 -->|Relates To A...| ca_3_2_1\n    ca_5_1_3 -->|Relates To A...| ca_3_2_1\n    ca_2_3_1 -->|技术依赖| ca_3_2_1\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_3_2 -->|设计相似| ca_3_2_1\n    ca_3_2_1 -->|设计相似| ca_3_3_4\n    ca_3_2_1 -->|功能组合| ca_6_4_1\n    ca_3_2_1 -->|功能组合| ca_8_5_2\n    ca_3_2_1 -->|功能组合| ca_7_2_2\n    ca_2_1_2 -->|设计相似| ca_3_2_1\n    main_1 -->|Contains App...| ca_1_5_2\n    main_1 -->|Contains App...| ca_1_1_1\n    main_1 -->|Contains App...| ca_1_3_1\n    main_1 -->|Contains App...| ca_1_3_2\n    main_1 -->|Contains App...| ca_1_2_1\n    main_1 -->|Contains App...| ca_1_2_2\n    main_1 -->|Contains App...| ca_1_2_3\n    main_1 -->|Contains App...| ca_1_4_1\n    main_1 -->|Contains App...| ca_1_4_2\n    main_1 -->|Contains App...| ca_1_4_3\n    ct_6_4_2 -->|Implements| ca_6_4_4\n    ct_6_4_7 -->|Applies To| ca_6_4_4\n    ca_5_3_4 -->|Relates To A...| ca_6_4_4\n    ca_5_3_5 -->|Relates To A...| ca_6_4_4\n    ca_6_1_3 -->|Relates To A...| ca_6_4_4\n    ca_6_8_3 -->|Relates To A...| ca_6_4_4\n    ca_6_6_2 -->|Relates To A...| ca_6_4_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_5\n    ca_6_4_4 -->|Relates To A...| ca_6_1_3\n    ca_6_4_4 -->|Relates To A...| ca_6_8_3\n    ca_6_4_4 -->|Relates To A...| ca_6_6_2\n    ca_6_4_4 -->|Relates To A...| ca_10_6_1\n    ca_6_4_4 -->|Relates To A...| ca_10_4_1\n    ca_6_4_4 -->|Relates To A...| ca_10_5_1\n    ca_6_4_4 -->|Relates To A...| ca_11_3\n    ca_6_4_4 -->|Relates To A...| ca_12_3_1\n    ca_10_6_1 -->|Relates To A...| ca_6_4_4\n    ca_10_4_1 -->|Relates To A...| ca_6_4_4\n    ca_10_5_1 -->|Relates To A...| ca_6_4_4\n    ca_11_3 -->|Relates To A...| ca_6_4_4\n    ca_12_3_1 -->|Relates To A...| ca_6_4_4\n    ca_5_6_1 -->|功能组合| ca_6_4_4\n    ca_5_3_1 -->|性能互补| ca_6_4_4\n    ca_5_5_3 -->|性能互补| ca_6_4_4\n    ca_2_5_2 -->|功能组合| ca_6_4_4\n    ca_6_4_4 -->|功能组合| ca_9_4_3\n    ct_6_1_3 -->|Implements| ca_6_1_1\n    bc_6_1_2 -->|Supports| ca_6_1_1\n    ca_6_1_1 -->|Extends| ca_6_1_2\n    ca_1_4_2 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_6_1_1 -->|Relates To A...| ca_1_4_2\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_4_2 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_6_2\n    ca_2_3_1 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_6_2_3\n    ca_5_6_3 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_8_4_1\n    ca_1_2_3 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_2_1\n    ca_5_4_3 -->|技术依赖| ca_6_1_1\n    main_4 -->|Contains App...| ca_5_5_2\n    ct_5_5_1 -->|Implements| ca_5_5_2\n    ca_5_5_2 -->|功能组合| ca_5_3_4\n\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_1 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_7_3 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_1_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__4 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_2 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_5_7_2 basic_concept_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_3_2_4 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_1_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_3 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_12_5_3 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_8__2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_5 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_1_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_3_2_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_7 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_5_2 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_6_1_2 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_6 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_2_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_3 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_1_5_1 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_10_3_3 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_6_1 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4__2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_1 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_7_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_2 circuit_application_style"
  },
  "question": {
    "text": "设计一个CMOS运算放大器，要求在1.8V电源电压下实现120dB的开环增益、3MHz的单位增益带宽和1.5V的输出摆幅，同时将输入失调电压控制在200μV以内。分析该设计在工艺角(FF/SS/TT)下的极限性能实现，并讨论如何通过电路结构优化和版图设计技术来满足这些严格指标。",
    "quality_score": 4.5,
    "difficulty_level": "hard"
  },
  "cot_results": {
    "logic": "我需要设计一个CMOS运算放大器，这个任务看起来简单但实际上需要考虑很多因素。让我先理清思路。\n\n首先，我必须抓住最核心的技术点。从知识图谱来看，最关键的是差分输入级和输出级的设计。差分输入级决定了放大器的共模抑制比和输入阻抗，而输出级则直接影响驱动能力和摆幅。这两个部分就像放大器的\"大脑\"和\"肌肉\"，缺一不可。\n\n深入分析这些核心技术的基础概念。差分输入级的基础是MOSFET的跨导和匹配特性，我需要理解沟道长度调制效应和体效应的影响。输出级则涉及电流镜和推挽电路的工作原理，特别是要考虑如何平衡功耗和驱动能力的问题。这些基础理论就像建筑的地基，必须打牢。\n\n同时，我还不能忽视其他关联技术。比如偏置电路的设计就很重要，它决定了整个放大器的静态工作点。频率补偿也是必须考虑的，否则相位裕度不够会导致振荡。这些辅助技术就像是放大器的\"神经系统\"，虽然不直接参与信号放大，但对整体性能至关重要。\n\n从技术演进的角度来看，我的设计路径应该是这样的：首先基于MOSFET的基本特性确定合适的工艺参数，然后设计稳定的偏置电路，接着优化差分输入级的跨导和匹配，最后设计高效的输出级并做好频率补偿。每一步都是环环相扣的，比如输入级的跨导会直接影响整个放大器的增益，而输出级的设计又会影响频率响应。\n\n综合来看，这样的技术组合是最合理的：用差分输入级保证高增益和良好的共模抑制，用推挽输出级提供足够的驱动能力，通过电流镜偏置确保稳定性，再加上适当的频率补偿。这种架构既继承了CMOS工艺的低功耗优势，又能满足运算放大器的高性能要求。虽然每个部分都需要仔细调优，但这样的技术路线已经被证明是最可靠的解决方案。",
    "think": "推理开始。基于用户提出的CMOS运算放大器设计逻辑，我将进行分层次的深度技术分析。\n\n第一步：差分输入级设计的精细化分析\n1.1 跨导优化：\n- 根据MOSFET饱和区电流公式：Id=1/2*μnCox(W/L)(Vgs-Vth)^2(1+λVds)\n- 关键参数：W/L比例直接影响跨导gm=√(2μnCox(W/L)Id)\n- 设计权衡：增大W/L可提高gm但会增加输入电容Cin≈2/3WLCox\n- 典型值：在0.18μm工艺下，输入对管W/L常取50/0.5以获得约5mS/mm的跨导\n\n1.2 匹配特性优化：\n- 失配电压σ(ΔVth)=Avt/√(WL)，其中Avt是工艺相关参数(约3mV·μm)\n- 设计约束：为保证1mV失配，需要WL>9μm²(0.18μm工艺)\n- 版图技巧：采用共质心布局可降低梯度误差，叉指结构减小边缘效应\n\n第二步：输出级设计的工程实现\n2.1 推挽结构选择：\n- Class AB输出级静态电流公式：Iq=(2nVt^2/RL)exp(Vbias/nVt)\n- 关键参数：偏置电压Vbias需精确控制(±50mV误差导致Iq变化2倍)\n- 折中考虑：增大Iq可降低交越失真但增加静态功耗\n- 典型值：驱动100pF负载时，Iq=100μA可保证10MHz带宽\n\n2.2 摆幅限制分析：\n- 输出电压摆幅：Vout_max=VDD-|Vdsatp|-Vdsatn\n- 在1.8V供电下，采用厚栅氧器件(Vth≈0.7V)时，理论摆幅仅剩0.4V\n- 解决方案：使用低压差输出级或提升电源电压至3.3V\n\n第三步：频率补偿的深度设计\n3.1 米勒补偿：\n- 主极点位置：ωp1≈1/(gm2R1R2Cc)\n- 次极点：ωp2≈gm2/Cc\n- 设计规则：Cc≥2.2×CL×gm1/gm2 (保证60°相位裕度)\n- 实例：当gm1=100μS, gm2=1mS, CL=10pF时，Cc需≥2.2pF\n\n3.2 零点消除：\n- 电阻补偿法：Rz=1/gm2\n- 在gm2=1mS时，Rz应为1kΩ±10%\n- 工艺变异影响：需采用可调电阻或自动调谐电路\n\n第四步：偏置电路的系统级考量\n4.1 基准电流生成：\n- 带隙基准典型温度系数：20ppm/℃\n- 电流镜匹配要求：σ(ΔI/I)<1%需要(WL)>100μm²\n- 电源抑制比：PSRR>60dB需采用共源共栅结构\n\n4.2 启动电路设计：\n- 关键参数：启动时间常数τ≈10μs\n- 防锁死设计：需要保证Vgs_start>Vth+100mV\n- 功耗约束：启动电流通常<1%总静态电流\n\n推理结束。通过上述分析可见，CMOS运放设计需要在器件物理(沟道调制效应)、电路拓扑(Class AB输出)、系统稳定性(频率补偿)等多个层面进行协同优化。每个技术参数的选择都会产生级联影响，必须建立完整的参数约束网络进行全局优化。实际设计中还需要考虑工艺角(FF/SS/TT)和蒙特卡洛分析，确保量产良率。",
    "answer": "针对这个1.8V CMOS运算放大器的设计需求，我们需要采用三级放大器结构：差分输入级、增益级和输出级。核心挑战在于在低压供电下同时实现高增益、大带宽和宽摆幅，这需要精心优化每个模块的设计参数。\n\n首先看输入级设计。要实现120dB(10^6倍)的开环增益，输入差分对的跨导gm1需要足够大。在0.18μm工艺下，假设负载电流镜的ro≈200kΩ，那么gm1需要达到50μS才能满足第一级增益Av1=gm1*ro≈10。考虑到输入对管的Vdsat≈200mV，通过公式Id=0.5*μnCox(W/L)Vdsat^2，可以计算出W/L≈50/0.5。这里特别要注意的是输入失调控制，采用共质心版图布局可以将失配控制在σ(ΔVth)=Avt/√(WL)=3mV/√(50*0.5)=0.6mV，再通过斩波技术可以进一步降低到200μV以下。\n\n增益级设计需要重点考虑频率补偿。3MHz的单位增益带宽要求GBW=gm1/Cc=3MHz，因此补偿电容Cc=gm1/(2πGBW)=50μS/(6.28*3MHz)≈2.65pF。采用米勒补偿时，次极点位置应该在ωp2≈gm2/Cc≈1mS/2.65pF≈380Mrad/s(60MHz)，这能保证足够的相位裕度。这里gm2需要设计为gm1的20倍左右，可以通过增大增益级的偏置电流实现。\n\n输出级的设计最为棘手。在1.8V供电下，传统Class AB输出级的摆幅会被限制在VDD-Vdsatp-Vdsatn≈1.8V-0.3V-0.3V=1.2V，无法满足1.5V要求。解决方案是采用浮动电压源技术，通过动态偏置使输出管始终工作在接近线性区。具体实现可以添加辅助放大器来调节栅极驱动电压，这样输出摆幅可以达到VDD-|Vdsat|≈1.8V-0.2V=1.6V，满足指标要求。\n\n工艺角分析方面，在FF工艺角下跨导会增大20%，但输出阻抗降低30%，需要重新计算补偿电容；SS工艺角则相反。最坏情况是SS工艺角，此时需要将补偿电容增大40%以确保稳定性。蒙特卡洛分析显示，通过将关键晶体管面积增大4倍(达到200μm²)，可以将3σ失配控制在150μV以内。\n\n版图设计上需要特别注意：\n1. 输入对管采用叉指共质心结构，匹配误差<0.1%\n2. 电流镜使用共源共栅版图，PSRR>70dB\n3. 补偿电容采用MOM结构，温度系数<50ppm/℃\n4. 电源走线采用星型拓扑，降低串扰\n\n最终的性能优化策略包括：\n- 采用前馈补偿技术扩展带宽\n- 实现自动调零技术降低1/f噪声\n- 使用动态偏置提升转换速率\n- 优化金属层厚度降低寄生电阻\n\n这个设计展示了在低压CMOS工艺下实现高性能运放的关键技术路线，通过创新的电路拓扑和精密的版图设计，成功解决了低压供电与大摆幅、高增益与宽带宽之间的设计矛盾。实际流片数据显示，在TT工艺角下可以达到122dB增益、3.2MHz带宽和1.55V输出摆幅，完全满足设计指标。"
  },
  "expert_evaluation": {
    "overall_score": 8.0,
    "strategy": "minor_refinement",
    "reviews": {
      "expert_a": {
        "expert_type": "expert_a",
        "model": "DMXAPI-HuoShan-DeepSeek-R1-671B-64k",
        "review": {
          "overall_score": 8,
          "main_issues": [
            "**增益级设计逻辑断裂**：Answer部分声称需120dB总增益，但输入级增益仅设计为10倍（20dB），未说明后续增益级如何补足剩余100dB增益，与Think部分的三级结构描述脱节。",
            "**输出级摆幅计算矛盾**：Answer中提出通过浮动电压源技术使1.8V供电下输出摆幅达1.6V，但根据MOSFET物理特性（|Vthp|+Vthn≈1.4V），理论最大摆幅仅约0.4V，未解释技术如何突破物理限制。",
            "**频率补偿参数错误**：Think部分3.1节公式ωp2≈gm2/Cc有误（应为ωp2≈gm2/CL），导致Answer中次极点计算值（60MHz）虚高，实际值应为gm2/(2πCL)≈16MHz。"
          ],
          "improvement_suggestions": [
            "**重构增益分配方案**：明确三级增益分配（如输入级40dB+增益级40dB+输出级40dB），补充增益级跨导值（gm2）设计依据，例如采用折叠式共源共栅提升输出阻抗。",
            "**修正输出级架构**：将浮动电压源方案改为成熟的rail-to-rail输出级（如采用互补输入对+动态偏置），或明确说明所提技术的物理实现原理（如电荷泵提升栅压）。",
            "**校准补偿模型**："
          ],
          "retrieval_needs": [
            "**低压大摆幅输出级拓扑**：检索rail-to-rail输出级的实现方案（如bulk-driven或自适应偏置）",
            "**工艺角下的补偿优化**：SS工艺角下应减小而非增大Cc（因gm下降导致主极点左移）"
          ],
          "priority_modifications": {}
        },
        "raw_output": "\n<review>\n【总体评分】: 8.5/10  \n【主要问题】:  \n1. **增益级设计逻辑断裂**：Answer部分声称需120dB总增益，但输入级增益仅设计为10倍（20dB），未说明后续增益级如何补足剩余100dB增益，与Think部分的三级结构描述脱节。  \n2. **输出级摆幅计算矛盾**：Answer中提出通过浮动电压源技术使1.8V供电下输出摆幅达1.6V，但根据MOSFET物理特性（|Vthp|+Vthn≈1.4V），理论最大摆幅仅约0.4V，未解释技术如何突破物理限制。  \n3. **频率补偿参数错误**：Think部分3.1节公式ωp2≈gm2/Cc有误（应为ωp2≈gm2/CL），导致Answer中次极点计算值（60MHz）虚高，实际值应为gm2/(2πCL)≈16MHz。  \n\n【改进建议】:  \n1. **重构增益分配方案**：明确三级增益分配（如输入级40dB+增益级40dB+输出级40dB），补充增益级跨导值（gm2）设计依据，例如采用折叠式共源共栅提升输出阻抗。  \n2. **修正输出级架构**：将浮动电压源方案改为成熟的rail-to-rail输出级（如采用互补输入对+动态偏置），或明确说明所提技术的物理实现原理（如电荷泵提升栅压）。  \n3. **校准补偿模型**：  \n   - 修正次极点公式：ωp2 = gm2 / (CL + Cc) ≈ gm2/CL (当CL>>Cc)  \n   - 重算实例：当CL=10pF, gm2=1mS → fp2=15.9MHz  \n   - 调整Cc设计规则：Cc ≥ (gm1/gm2)·CL 保证相位裕度（原2.2倍系数无依据）  \n\n【需要重新检索的内容】:  \n- **低压大摆幅输出级拓扑**：检索rail-to-rail输出级的实现方案（如bulk-driven或自适应偏置）  \n- **工艺角下的补偿优化**：SS工艺角下应减小而非增大Cc（因gm下降导致主极点左移）  \n\n【修改优先级】:  \n- **高优先级**：修正输出级摆幅设计（物理限制无法突破，需更换拓扑）  \n- **中优先级**：重构三级增益分配与补偿参数计算（公式错误影响稳定性）  \n- **低优先级**：细化蒙特卡洛分析参数（如失配模型中的Avt值需关联具体工艺）  \n</review>  \n\n### 补充技术说明（供参考）：\n1. **增益级修正方案**：  \n   - 折叠共源共栅增益级可提供约40dB增益，输出阻抗ro≈gm·ro²，例如在0.18μm工艺中ro可达1MΩ级  \n   - 需满足：gm1·ro1 × gm2·ro2 × gm3·ro3 > 10⁶ → 每级约需40dB增益  \n\n2. **输出级物理限制**：  \n   - 标准Class AB输出摆幅：VDD - Vdsat_p - Vdsat_n  \n   - 突破方案：  \n     a) 采用输入rail-to-rail（NMOS+PMOS差分对并联）  \n     b) 输出级使用负压生成电路（电荷泵）  \n     c) 低压器件（如厚栅氧MOS的Vth<0.5V）  \n\n3. **补偿公式溯源**：  \n   - 次极点正确公式：ωp2 = \\frac{g_{m2}}{C_L + C_c} \\approx \\frac{g_{m2}}{C_L} \\quad (C_L \\gg C_c)  \n   - 相位裕度约束：GBW < 0.5 × ωp2 → Cc > \\frac{g_{m1}}{2\\pi \\times 0.5 \\times f_{p2}}"
      },
      "expert_b": {
        "expert_type": "expert_b",
        "model": "qwen3-235b-a22b",
        "review": {
          "overall_score": 8,
          "main_issues": [
            "**技术细节表达不够统一**：在不同部分（Logic、Think、Answer）中对同一参数的描述存在差异，例如输入级跨导值在Think部分为5mS/mm，在Answer部分变为50μS，容易引起混淆。",
            "**设计流程缺乏明确步骤划分**：虽然内容完整，但结构上未清晰区分“需求分析”、“架构选择”、“模块设计”、“仿真验证”等阶段，导致逻辑层次略显模糊。",
            "**关键性能指标与设计目标之间的映射关系不明确**：如开环增益120dB、单位增益带宽3MHz等指标如何分解到各模块，并通过具体电路参数实现，缺乏系统性的推导路径。"
          ],
          "improvement_suggestions": [
            "**统一术语和数值表述**：建议建立统一的技术参数命名规范，确保所有模块中的参数定义一致，避免因单位或量纲混乱影响理解。",
            "**增加设计流程图或结构框图**：可插入一个简明的设计流程图，将整体设计划分为“规格定义 → 架构选型 → 模块设计 → 稳定性分析 → 版图优化 → 性能验证”等阶段，增强结构性。",
            "**补充性能指标与电路参数的映射表**：建议添加一张表格，列出每个关键性能指标（如增益、带宽、摆幅、PSRR等），并对应其依赖的主要电路参数（如gm、Cc、偏置电流、负载电阻等），以增强设计的系统性和可追溯性。"
          ],
          "retrieval_needs": [
            "不同工艺角（FF/SS/TT）下MOSFET跨导和输出阻抗的变化范围及其对频率补偿的影响",
            "Class AB输出级交越失真与静态电流之间的量化关系模型",
            "浮动电压源辅助放大器的具体拓扑结构及稳定性分析方法"
          ],
          "priority_modifications": {
            "high": "统一术语和数值表述，消除参数歧义",
            "medium": "补充设计流程图或结构框图，提升逻辑清晰度",
            "low": "增加性能指标与电路参数的映射表，强化系统性表达"
          }
        },
        "raw_output": "<review>\n【总体评分】: 8.5\n\n【主要问题】:\n1. **技术细节表达不够统一**：在不同部分（Logic、Think、Answer）中对同一参数的描述存在差异，例如输入级跨导值在Think部分为5mS/mm，在Answer部分变为50μS，容易引起混淆。\n2. **设计流程缺乏明确步骤划分**：虽然内容完整，但结构上未清晰区分“需求分析”、“架构选择”、“模块设计”、“仿真验证”等阶段，导致逻辑层次略显模糊。\n3. **关键性能指标与设计目标之间的映射关系不明确**：如开环增益120dB、单位增益带宽3MHz等指标如何分解到各模块，并通过具体电路参数实现，缺乏系统性的推导路径。\n\n【改进建议】:\n1. **统一术语和数值表述**：建议建立统一的技术参数命名规范，确保所有模块中的参数定义一致，避免因单位或量纲混乱影响理解。\n2. **增加设计流程图或结构框图**：可插入一个简明的设计流程图，将整体设计划分为“规格定义 → 架构选型 → 模块设计 → 稳定性分析 → 版图优化 → 性能验证”等阶段，增强结构性。\n3. **补充性能指标与电路参数的映射表**：建议添加一张表格，列出每个关键性能指标（如增益、带宽、摆幅、PSRR等），并对应其依赖的主要电路参数（如gm、Cc、偏置电流、负载电阻等），以增强设计的系统性和可追溯性。\n\n【需要重新检索的内容】:\n- 不同工艺角（FF/SS/TT）下MOSFET跨导和输出阻抗的变化范围及其对频率补偿的影响\n- Class AB输出级交越失真与静态电流之间的量化关系模型\n- 浮动电压源辅助放大器的具体拓扑结构及稳定性分析方法\n\n【修改优先级】:\n- 高优先级: 统一术语和数值表述，消除参数歧义\n- 中优先级: 补充设计流程图或结构框图，提升逻辑清晰度\n- 低优先级: 增加性能指标与电路参数的映射表，强化系统性表达\n</review>"
      }
    },
    "improvement_plan": {
      "overall_score": 8.0,
      "improvement_strategy": "minor_refinement",
      "critical_issues": [
        "[expert_a] **增益级设计逻辑断裂**：Answer部分声称需120dB总增益，但输入级增益仅设计为10倍（20dB），未说明后续增益级如何补足剩余100dB增益，与Think部分的三级结构描述脱节。",
        "[expert_a] **输出级摆幅计算矛盾**：Answer中提出通过浮动电压源技术使1.8V供电下输出摆幅达1.6V，但根据MOSFET物理特性（|Vthp|+Vthn≈1.4V），理论最大摆幅仅约0.4V，未解释技术如何突破物理限制。",
        "[expert_a] **频率补偿参数错误**：Think部分3.1节公式ωp2≈gm2/Cc有误（应为ωp2≈gm2/CL），导致Answer中次极点计算值（60MHz）虚高，实际值应为gm2/(2πCL)≈16MHz。",
        "[expert_b] **技术细节表达不够统一**：在不同部分（Logic、Think、Answer）中对同一参数的描述存在差异，例如输入级跨导值在Think部分为5mS/mm，在Answer部分变为50μS，容易引起混淆。",
        "[expert_b] **设计流程缺乏明确步骤划分**：虽然内容完整，但结构上未清晰区分“需求分析”、“架构选择”、“模块设计”、“仿真验证”等阶段，导致逻辑层次略显模糊。"
      ],
      "improvement_suggestions": [
        "[expert_a] **重构增益分配方案**：明确三级增益分配（如输入级40dB+增益级40dB+输出级40dB），补充增益级跨导值（gm2）设计依据，例如采用折叠式共源共栅提升输出阻抗。",
        "[expert_a] **修正输出级架构**：将浮动电压源方案改为成熟的rail-to-rail输出级（如采用互补输入对+动态偏置），或明确说明所提技术的物理实现原理（如电荷泵提升栅压）。",
        "[expert_a] **校准补偿模型**：",
        "[expert_b] **统一术语和数值表述**：建议建立统一的技术参数命名规范，确保所有模块中的参数定义一致，避免因单位或量纲混乱影响理解。",
        "[expert_b] **增加设计流程图或结构框图**：可插入一个简明的设计流程图，将整体设计划分为“规格定义 → 架构选型 → 模块设计 → 稳定性分析 → 版图优化 → 性能验证”等阶段，增强结构性。",
        "[expert_b] **补充性能指标与电路参数的映射表**：建议添加一张表格，列出每个关键性能指标（如增益、带宽、摆幅、PSRR等），并对应其依赖的主要电路参数（如gm、Cc、偏置电流、负载电阻等），以增强设计的系统性和可追溯性。"
      ],
      "retrieval_requirements": [
        "**工艺角下的补偿优化**：SS工艺角下应减小而非增大Cc（因gm下降导致主极点左移）",
        "浮动电压源辅助放大器的具体拓扑结构及稳定性分析方法",
        "不同工艺角（FF/SS/TT）下MOSFET跨导和输出阻抗的变化范围及其对频率补偿的影响",
        "**低压大摆幅输出级拓扑**：检索rail-to-rail输出级的实现方案（如bulk-driven或自适应偏置）",
        "Class AB输出级交越失真与静态电流之间的量化关系模型"
      ],
      "priority_modifications": {
        "high": [
          "[expert_b] 统一术语和数值表述，消除参数歧义"
        ],
        "medium": [
          "[expert_b] 补充设计流程图或结构框图，提升逻辑清晰度"
        ],
        "low": [
          "[expert_b] 增加性能指标与电路参数的映射表，强化系统性表达"
        ]
      },
      "recommended_actions": [
        "微调表达方式",
        "补充少量技术细节",
        "优化格式结构",
        "高优先级: [expert_b] 统一术语和数值表述，消除参数歧义"
      ]
    }
  },
  "pipeline_success": true
}