<?xml version="1" encoding="UTF-8"?>
<GAO_CONFIG>
    <Version>3.0</Version>
    <Mode>Standard</Mode>
    <AoCore index="0" sample_clock="u_ram/memory_clk" trig_type="0" storage_depth="1024" window_num="1" capture_amount="1024" implementation="0" trigger_pos="100" module_name="top" force_trigger_by_falling_edge="false" capture_init_data_enabled="false">
        <SignalList>
            <Signal capture_enable="true">clk</Signal>
            <Bus capture_enable="true" name="maio[3:0]">
                <Signal>maio[3]</Signal>
                <Signal>maio[2]</Signal>
                <Signal>maio[1]</Signal>
                <Signal>maio[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="mbs[1:0]">
                <Signal>mbs[1]</Signal>
                <Signal>mbs[0]</Signal>
            </Bus>
            <Signal capture_enable="true">ale_n</Signal>
            <Signal capture_enable="true">bufctl_n</Signal>
            <Signal capture_enable="true">sctl_n</Signal>
            <Signal capture_enable="true">ram_read</Signal>
            <Bus capture_enable="true" name="u_ram/mcycle[5:0]">
                <Signal>u_ram/mcycle[5]</Signal>
                <Signal>u_ram/mcycle[4]</Signal>
                <Signal>u_ram/mcycle[3]</Signal>
                <Signal>u_ram/mcycle[2]</Signal>
                <Signal>u_ram/mcycle[1]</Signal>
                <Signal>u_ram/mcycle[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="u_ram/rcycle[1:0]">
                <Signal>u_ram/rcycle[1]</Signal>
                <Signal>u_ram/rcycle[0]</Signal>
            </Bus>
            <Signal capture_enable="true">u_ram/rd1</Signal>
            <Signal capture_enable="true">u_ram/clk_out</Signal>
            <Signal capture_enable="true">miss_n</Signal>
            <Signal capture_enable="true">dv</Signal>
            <Signal capture_enable="true">u_ram/rd_data_valid0</Signal>
            <Signal capture_enable="true">u_ram/cmd0</Signal>
            <Signal capture_enable="true">u_ram/cmd_en0</Signal>
            <Signal capture_enable="true">dallo_oe_n</Signal>
            <Signal capture_enable="true">u_ram/init_calib0</Signal>
            <Bus capture_enable="true" name="count[7:0]">
                <Signal>count[7]</Signal>
                <Signal>count[6]</Signal>
                <Signal>count[5]</Signal>
                <Signal>count[4]</Signal>
                <Signal>count[3]</Signal>
                <Signal>count[2]</Signal>
                <Signal>count[1]</Signal>
                <Signal>count[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="dal[15:0]">
                <Signal>dal[15]</Signal>
                <Signal>dal[14]</Signal>
                <Signal>dal[13]</Signal>
                <Signal>dal[12]</Signal>
                <Signal>dal[11]</Signal>
                <Signal>dal[10]</Signal>
                <Signal>dal[9]</Signal>
                <Signal>dal[8]</Signal>
                <Signal>dal[7]</Signal>
                <Signal>dal[6]</Signal>
                <Signal>dal[5]</Signal>
                <Signal>dal[4]</Signal>
                <Signal>dal[3]</Signal>
                <Signal>dal[2]</Signal>
                <Signal>dal[1]</Signal>
                <Signal>dal[0]</Signal>
            </Bus>
            <Signal capture_enable="true">dalhi_oe_n</Signal>
            <Signal capture_enable="true">clk_x2</Signal>
            <Signal capture_enable="true">u_ram/pll_lock</Signal>
            <Bus capture_enable="false" name="u_ram/rd_data0[31:16]">
                <Signal>u_ram/rd_data0[31]</Signal>
                <Signal>u_ram/rd_data0[30]</Signal>
                <Signal>u_ram/rd_data0[29]</Signal>
                <Signal>u_ram/rd_data0[28]</Signal>
                <Signal>u_ram/rd_data0[27]</Signal>
                <Signal>u_ram/rd_data0[26]</Signal>
                <Signal>u_ram/rd_data0[25]</Signal>
                <Signal>u_ram/rd_data0[24]</Signal>
                <Signal>u_ram/rd_data0[23]</Signal>
                <Signal>u_ram/rd_data0[22]</Signal>
                <Signal>u_ram/rd_data0[21]</Signal>
                <Signal>u_ram/rd_data0[20]</Signal>
                <Signal>u_ram/rd_data0[19]</Signal>
                <Signal>u_ram/rd_data0[18]</Signal>
                <Signal>u_ram/rd_data0[17]</Signal>
                <Signal>u_ram/rd_data0[16]</Signal>
            </Bus>
            <Bus capture_enable="false" name="u_ram/rd_data0[15:0]">
                <Signal>u_ram/rd_data0[15]</Signal>
                <Signal>u_ram/rd_data0[14]</Signal>
                <Signal>u_ram/rd_data0[13]</Signal>
                <Signal>u_ram/rd_data0[12]</Signal>
                <Signal>u_ram/rd_data0[11]</Signal>
                <Signal>u_ram/rd_data0[10]</Signal>
                <Signal>u_ram/rd_data0[9]</Signal>
                <Signal>u_ram/rd_data0[8]</Signal>
                <Signal>u_ram/rd_data0[7]</Signal>
                <Signal>u_ram/rd_data0[6]</Signal>
                <Signal>u_ram/rd_data0[5]</Signal>
                <Signal>u_ram/rd_data0[4]</Signal>
                <Signal>u_ram/rd_data0[3]</Signal>
                <Signal>u_ram/rd_data0[2]</Signal>
                <Signal>u_ram/rd_data0[1]</Signal>
                <Signal>u_ram/rd_data0[0]</Signal>
            </Bus>
            <Bus capture_enable="false" name="ram_wdata[15:0]">
                <Signal>ram_wdata[15]</Signal>
                <Signal>ram_wdata[14]</Signal>
                <Signal>ram_wdata[13]</Signal>
                <Signal>ram_wdata[12]</Signal>
                <Signal>ram_wdata[11]</Signal>
                <Signal>ram_wdata[10]</Signal>
                <Signal>ram_wdata[9]</Signal>
                <Signal>ram_wdata[8]</Signal>
                <Signal>ram_wdata[7]</Signal>
                <Signal>ram_wdata[6]</Signal>
                <Signal>ram_wdata[5]</Signal>
                <Signal>ram_wdata[4]</Signal>
                <Signal>ram_wdata[3]</Signal>
                <Signal>ram_wdata[2]</Signal>
                <Signal>ram_wdata[1]</Signal>
                <Signal>ram_wdata[0]</Signal>
            </Bus>
            <Bus capture_enable="false" name="ram_rdata[15:0]">
                <Signal>ram_rdata[15]</Signal>
                <Signal>ram_rdata[14]</Signal>
                <Signal>ram_rdata[13]</Signal>
                <Signal>ram_rdata[12]</Signal>
                <Signal>ram_rdata[11]</Signal>
                <Signal>ram_rdata[10]</Signal>
                <Signal>ram_rdata[9]</Signal>
                <Signal>ram_rdata[8]</Signal>
                <Signal>ram_rdata[7]</Signal>
                <Signal>ram_rdata[6]</Signal>
                <Signal>ram_rdata[5]</Signal>
                <Signal>ram_rdata[4]</Signal>
                <Signal>ram_rdata[3]</Signal>
                <Signal>ram_rdata[2]</Signal>
                <Signal>ram_rdata[1]</Signal>
                <Signal>ram_rdata[0]</Signal>
            </Bus>
            <Bus capture_enable="false" name="mdal[15:0]">
                <Signal>mdal[15]</Signal>
                <Signal>mdal[14]</Signal>
                <Signal>mdal[13]</Signal>
                <Signal>mdal[12]</Signal>
                <Signal>mdal[11]</Signal>
                <Signal>mdal[10]</Signal>
                <Signal>mdal[9]</Signal>
                <Signal>mdal[8]</Signal>
                <Signal>mdal[7]</Signal>
                <Signal>mdal[6]</Signal>
                <Signal>mdal[5]</Signal>
                <Signal>mdal[4]</Signal>
                <Signal>mdal[3]</Signal>
                <Signal>mdal[2]</Signal>
                <Signal>mdal[1]</Signal>
                <Signal>mdal[0]</Signal>
            </Bus>
        </SignalList>
        <Triggers>
            <Trigger index="0">
                <SignalList>
                    <Signal>ram_read</Signal>
                </SignalList>
            </Trigger>
            <Trigger index="1"/>
            <Trigger index="2"/>
            <Trigger index="3"/>
            <Trigger index="4"/>
            <Trigger index="5"/>
            <Trigger index="6"/>
            <Trigger index="7"/>
            <Trigger index="8"/>
            <Trigger index="9"/>
            <Trigger index="10"/>
            <Trigger index="11"/>
            <Trigger index="12"/>
            <Trigger index="13"/>
            <Trigger index="14"/>
            <Trigger index="15"/>
        </Triggers>
        <MatchUnits>
            <MatchUnit index="0" enabled="1" match_type="1" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="R" value1="0" trigger="0"/>
            <MatchUnit index="1" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="2" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="3" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="4" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="5" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="6" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="7" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="8" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="9" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="10" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="11" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="12" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="13" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="14" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="15" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
        </MatchUnits>
        <Expressions type="Dynamic" ex_implementation="1">
            <Expression>M0</Expression>
        </Expressions>
    </AoCore>
    <AoCore index="1" sample_clock="u_ram/memory_clk" trig_type="0" storage_depth="1024" window_num="1" capture_amount="1024" implementation="0" trigger_pos="100" module_name="top" force_trigger_by_falling_edge="false" capture_init_data_enabled="false">
        <SignalList>
            <Signal capture_enable="true">clk</Signal>
            <Bus capture_enable="true" name="maio[3:0]">
                <Signal>maio[3]</Signal>
                <Signal>maio[2]</Signal>
                <Signal>maio[1]</Signal>
                <Signal>maio[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="mbs[1:0]">
                <Signal>mbs[1]</Signal>
                <Signal>mbs[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="mdal[15:0]">
                <Signal>mdal[15]</Signal>
                <Signal>mdal[14]</Signal>
                <Signal>mdal[13]</Signal>
                <Signal>mdal[12]</Signal>
                <Signal>mdal[11]</Signal>
                <Signal>mdal[10]</Signal>
                <Signal>mdal[9]</Signal>
                <Signal>mdal[8]</Signal>
                <Signal>mdal[7]</Signal>
                <Signal>mdal[6]</Signal>
                <Signal>mdal[5]</Signal>
                <Signal>mdal[4]</Signal>
                <Signal>mdal[3]</Signal>
                <Signal>mdal[2]</Signal>
                <Signal>mdal[1]</Signal>
                <Signal>mdal[0]</Signal>
            </Bus>
            <Signal capture_enable="true">ale_n</Signal>
            <Signal capture_enable="true">bufctl_n</Signal>
            <Signal capture_enable="true">sctl_n</Signal>
            <Signal capture_enable="true">ram_write</Signal>
            <Bus capture_enable="true" name="u_ram/mcycle[5:0]">
                <Signal>u_ram/mcycle[5]</Signal>
                <Signal>u_ram/mcycle[4]</Signal>
                <Signal>u_ram/mcycle[3]</Signal>
                <Signal>u_ram/mcycle[2]</Signal>
                <Signal>u_ram/mcycle[1]</Signal>
                <Signal>u_ram/mcycle[0]</Signal>
            </Bus>
            <Signal capture_enable="true">u_ram/wr1</Signal>
            <Signal capture_enable="true">u_ram/clk_out</Signal>
            <Signal capture_enable="true">u_ram/cmd0</Signal>
            <Signal capture_enable="true">u_ram/cmd_en0</Signal>
            <Signal capture_enable="true">dallo_oe_n</Signal>
            <Bus capture_enable="true" name="ram_wdata[15:0]">
                <Signal>ram_wdata[15]</Signal>
                <Signal>ram_wdata[14]</Signal>
                <Signal>ram_wdata[13]</Signal>
                <Signal>ram_wdata[12]</Signal>
                <Signal>ram_wdata[11]</Signal>
                <Signal>ram_wdata[10]</Signal>
                <Signal>ram_wdata[9]</Signal>
                <Signal>ram_wdata[8]</Signal>
                <Signal>ram_wdata[7]</Signal>
                <Signal>ram_wdata[6]</Signal>
                <Signal>ram_wdata[5]</Signal>
                <Signal>ram_wdata[4]</Signal>
                <Signal>ram_wdata[3]</Signal>
                <Signal>ram_wdata[2]</Signal>
                <Signal>ram_wdata[1]</Signal>
                <Signal>ram_wdata[0]</Signal>
            </Bus>
        </SignalList>
        <Triggers>
            <Trigger index="0">
                <SignalList>
                    <Signal>ram_write</Signal>
                </SignalList>
            </Trigger>
            <Trigger index="1"/>
            <Trigger index="2"/>
            <Trigger index="3"/>
            <Trigger index="4"/>
            <Trigger index="5"/>
            <Trigger index="6"/>
            <Trigger index="7"/>
            <Trigger index="8"/>
            <Trigger index="9"/>
            <Trigger index="10"/>
            <Trigger index="11"/>
            <Trigger index="12"/>
            <Trigger index="13"/>
            <Trigger index="14"/>
            <Trigger index="15"/>
        </Triggers>
        <MatchUnits>
            <MatchUnit index="0" enabled="1" match_type="1" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="R" value1="0" trigger="0"/>
            <MatchUnit index="1" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="2" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="3" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="4" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="5" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="6" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="7" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="8" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="9" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="10" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="11" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="12" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="13" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="14" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="15" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
        </MatchUnits>
        <Expressions type="Dynamic" ex_implementation="0">
            <Expression>M0</Expression>
        </Expressions>
    </AoCore>
    <GAO_ID>0010101110011011</GAO_ID>
</GAO_CONFIG>
