Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Mon May 27 22:48:03 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file cpu_wrapper_control_sets_placed.rpt
| Design       : cpu_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           10 |
| No           | No                    | Yes                    |              16 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             117 |           38 |
| Yes          | No                    | Yes                    |             119 |           59 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+------------------+------------------+----------------+--------------+
|  u_cpu.ALU.clk | _0170_        | _0273_[0]        |                1 |              1 |         1.00 |
|  u_cpu.ALU.clk | _0167_        | _0273_[0]        |                1 |              1 |         1.00 |
|  u_cpu.ALU.clk | _0165_        | _0273_[0]        |                1 |              1 |         1.00 |
|  u_cpu.ALU.clk | _0166_        | _0273_[0]        |                1 |              1 |         1.00 |
|  u_cpu.ALU.clk | _0168_        | _0273_[0]        |                1 |              1 |         1.00 |
|  u_cpu.ALU.clk | _0171_        | _0273_[0]        |                1 |              1 |         1.00 |
|  u_cpu.ALU.clk | _0155_        | _0273_[0]        |                1 |              1 |         1.00 |
|  u_cpu.ALU.clk | _0169_        | _0273_[0]        |                1 |              1 |         1.00 |
|  u_cpu.ALU.clk | _0101_[4]     | _0273_[0]        |                1 |              1 |         1.00 |
|  u_cpu.ALU.clk | _0189_        | _0273_[0]        |                1 |              2 |         2.00 |
|  _0263_        | _0160_        |                  |                1 |              6 |         6.00 |
|  _0263_        |               |                  |                6 |              8 |         1.33 |
|  u_cpu.ALU.clk | _0172_        |                  |                3 |              8 |         2.67 |
|  _0263_        | _0159_        |                  |                3 |              8 |         2.67 |
|  _0263_        | _0157_        |                  |                1 |              8 |         8.00 |
|  _0263_        | _0375_[1]     |                  |                4 |              8 |         2.00 |
|  _0263_        | _0158_        |                  |                2 |              8 |         4.00 |
|  u_cpu.ALU.clk | _0163_        | _0273_[0]        |                2 |              8 |         4.00 |
|  u_cpu.ALU.clk | _0161_        | _0273_[0]        |                5 |              8 |         1.60 |
|  u_cpu.ALU.clk | _0162_        | _0273_[0]        |                3 |              8 |         2.67 |
|  u_cpu.ALU.clk | _0164_        | _0273_[0]        |                3 |              8 |         2.67 |
|  u_cpu.ALU.clk |               |                  |                4 |             11 |         2.75 |
|  u_cpu.ALU.clk | _0190_        | _0273_[0]        |                9 |             16 |         1.78 |
|  u_cpu.ALU.clk |               | _0273_[0]        |               10 |             16 |         1.60 |
|  u_cpu.ALU.clk | _0067_[7]     | _0273_[0]        |               16 |             28 |         1.75 |
|  u_cpu.ALU.clk | _0101_[6]     | _0273_[0]        |               11 |             32 |         2.91 |
|  _0263_        | _0156_        |                  |               12 |             33 |         2.75 |
|  _0263_        | _0316_[4]     |                  |               12 |             38 |         3.17 |
+----------------+---------------+------------------+------------------+----------------+--------------+


