<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a100t_0" gui_info="dashboard1=hw_ila_1[xc7a100t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a100t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a100t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7a100t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a100t_0/hw_ila_1/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a100t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/top.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/top.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/top.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="cpu/core_1/core_pipeline/stage_decode/register_file/your_instance_name" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="cpu/your_instance_name" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="cpu/clk_cpu" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila_trigger" busType="net" source="netlist" spec="ILA_TRIGGER_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/clk_cpu"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[31]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[30]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[29]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[28]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[27]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[26]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[25]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[24]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[23]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[22]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[21]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[20]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[19]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[18]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[17]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[16]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[15]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[14]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[13]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[12]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[11]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[10]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[9]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[8]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[7]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[6]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[5]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[4]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[3]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[2]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[1]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_7[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[31]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[30]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[29]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[28]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[27]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[26]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[25]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[24]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[23]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[22]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[21]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[20]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[19]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[18]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[17]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[16]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[15]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[14]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[13]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[12]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[11]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[10]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[9]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[8]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[7]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[6]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[5]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[4]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[3]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[2]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[1]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_6[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[31]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[30]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[29]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[28]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[27]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[26]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[25]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[24]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[23]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[22]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[21]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[20]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[19]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[18]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[17]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[16]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[15]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[14]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[13]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[12]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[11]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[10]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[9]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[8]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[7]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[6]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[5]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[4]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[3]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[2]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[1]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_5[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[31]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[30]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[29]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[28]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[27]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[26]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[25]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[24]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[23]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[22]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[21]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[20]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[19]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[18]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[17]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[16]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[15]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[14]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[13]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[12]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[11]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[10]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[9]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[8]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[7]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[6]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[5]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[4]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[3]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[2]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[1]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_4[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[31]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[30]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[29]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[28]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[27]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[26]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[25]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[24]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[23]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[22]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[21]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[20]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[19]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[18]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[17]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[16]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[15]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[14]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[13]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[12]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[11]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[10]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[9]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[8]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[7]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[6]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[5]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[4]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[3]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[2]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[1]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_3[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[31]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[30]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[29]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[28]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[27]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[26]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[25]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[24]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[23]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[22]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[21]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[20]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[19]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[18]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[17]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[16]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[15]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[14]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[13]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[12]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[11]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[10]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[9]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[8]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[7]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[6]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[5]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[4]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[3]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[2]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[1]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_2[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[31]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[30]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[29]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[28]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[27]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[26]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[25]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[24]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[23]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[22]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[21]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[20]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[19]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[18]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[17]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[16]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[15]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[14]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[13]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[12]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[11]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[10]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[9]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[8]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[7]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[6]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[5]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[4]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[3]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[2]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[1]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[31]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[30]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[29]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[28]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[27]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[26]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[25]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[24]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[23]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[22]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[21]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[20]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[19]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[18]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[17]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[16]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[15]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[14]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[13]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[12]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[11]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[10]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[9]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[8]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[7]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[6]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[5]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[4]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[3]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[2]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[1]"/>
        <net name="cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_0[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="cpu/core_1/execution_engine/register_file/your_instance_name"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[31]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[30]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[29]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[28]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[27]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[26]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[25]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[24]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[23]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[22]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[21]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[20]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[19]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[18]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[17]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[16]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[15]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[14]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[13]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[12]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[11]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[10]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[9]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[8]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[7]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[6]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[5]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[4]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[3]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[2]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[1]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[1]_58[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="cpu/core_1/execution_engine/register_file/your_instance_name"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[31]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[30]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[29]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[28]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[27]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[26]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[25]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[24]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[23]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[22]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[21]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[20]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[19]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[18]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[17]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[16]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[15]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[14]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[13]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[12]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[11]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[10]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[9]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[8]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[7]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[6]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[5]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[4]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[3]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[2]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[1]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[2]_57[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="cpu/core_1/execution_engine/register_file/your_instance_name"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[31]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[30]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[29]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[28]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[27]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[26]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[25]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[24]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[23]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[22]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[21]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[20]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[19]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[18]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[17]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[16]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[15]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[14]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[13]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[12]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[11]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[10]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[9]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[8]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[7]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[6]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[5]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[4]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[3]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[2]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[1]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[3]_56[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="cpu/core_1/execution_engine/register_file/your_instance_name"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[31]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[30]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[29]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[28]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[27]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[26]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[25]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[24]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[23]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[22]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[21]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[20]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[19]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[18]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[17]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[16]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[15]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[14]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[13]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[12]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[11]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[10]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[9]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[8]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[7]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[6]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[5]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[4]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[3]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[2]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[1]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[4]_55[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="cpu/core_1/execution_engine/register_file/your_instance_name"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[31]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[30]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[29]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[28]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[27]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[26]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[25]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[24]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[23]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[22]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[21]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[20]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[19]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[18]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[17]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[16]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[15]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[14]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[13]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[12]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[11]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[10]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[9]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[8]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[7]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[6]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[5]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[4]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[3]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[2]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[1]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[5]_54[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="cpu/core_1/execution_engine/register_file/your_instance_name"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[31]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[30]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[29]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[28]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[27]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[26]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[25]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[24]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[23]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[22]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[21]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[20]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[19]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[18]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[17]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[16]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[15]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[14]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[13]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[12]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[11]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[10]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[9]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[8]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[7]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[6]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[5]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[4]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[3]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[2]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[1]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[6]_53[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="cpu/core_1/execution_engine/register_file/your_instance_name"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[31]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[30]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[29]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[28]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[27]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[26]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[25]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[24]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[23]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[22]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[21]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[20]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[19]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[18]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[17]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[16]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[15]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[14]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[13]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[12]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[11]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[10]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[9]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[8]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[7]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[6]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[5]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[4]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[3]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[2]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[1]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[7]_52[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="cpu/core_1/execution_engine/register_file/your_instance_name"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[31]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[30]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[29]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[28]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[27]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[26]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[25]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[24]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[23]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[22]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[21]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[20]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[19]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[18]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[17]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[16]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[15]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[14]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[13]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[12]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[11]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[10]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[9]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[8]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[7]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[6]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[5]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[4]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[3]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[2]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[1]"/>
        <net name="cpu/core_1/execution_engine/register_file/reg_file[8]_51[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/led_temp[15]"/>
        <net name="cpu/led_temp[14]"/>
        <net name="cpu/led_temp[13]"/>
        <net name="cpu/led_temp[12]"/>
        <net name="cpu/led_temp[11]"/>
        <net name="cpu/led_temp[10]"/>
        <net name="cpu/led_temp[9]"/>
        <net name="cpu/led_temp[8]"/>
        <net name="cpu/led_temp[7]"/>
        <net name="cpu/led_temp[6]"/>
        <net name="cpu/led_temp[5]"/>
        <net name="cpu/led_temp[4]"/>
        <net name="cpu/led_temp[3]"/>
        <net name="cpu/led_temp[2]"/>
        <net name="cpu/led_temp[1]"/>
        <net name="cpu/led_temp[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/to_slave_2[addr_write][11]"/>
        <net name="cpu/to_slave_2[addr_write][10]"/>
        <net name="cpu/to_slave_2[addr_write][9]"/>
        <net name="cpu/to_slave_2[addr_write][8]"/>
        <net name="cpu/to_slave_2[addr_write][7]"/>
        <net name="cpu/to_slave_2[addr_write][6]"/>
        <net name="cpu/to_slave_2[addr_write][5]"/>
        <net name="cpu/to_slave_2[addr_write][4]"/>
        <net name="cpu/to_slave_2[addr_write][3]"/>
        <net name="cpu/to_slave_2[addr_write][2]"/>
        <net name="cpu/to_slave_2[addr_write][1]"/>
        <net name="cpu/to_slave_2[addr_write][0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="cpu/to_slave_2[data_write][31]"/>
        <net name="cpu/to_slave_2[data_write][30]"/>
        <net name="cpu/to_slave_2[data_write][29]"/>
        <net name="cpu/to_slave_2[data_write][28]"/>
        <net name="cpu/to_slave_2[data_write][27]"/>
        <net name="cpu/to_slave_2[data_write][26]"/>
        <net name="cpu/to_slave_2[data_write][25]"/>
        <net name="cpu/to_slave_2[data_write][24]"/>
        <net name="cpu/to_slave_2[data_write][23]"/>
        <net name="cpu/to_slave_2[data_write][22]"/>
        <net name="cpu/to_slave_2[data_write][21]"/>
        <net name="cpu/to_slave_2[data_write][20]"/>
        <net name="cpu/to_slave_2[data_write][19]"/>
        <net name="cpu/to_slave_2[data_write][18]"/>
        <net name="cpu/to_slave_2[data_write][17]"/>
        <net name="cpu/to_slave_2[data_write][16]"/>
        <net name="cpu/to_slave_2[data_write][15]"/>
        <net name="cpu/to_slave_2[data_write][14]"/>
        <net name="cpu/to_slave_2[data_write][13]"/>
        <net name="cpu/to_slave_2[data_write][12]"/>
        <net name="cpu/to_slave_2[data_write][11]"/>
        <net name="cpu/to_slave_2[data_write][10]"/>
        <net name="cpu/to_slave_2[data_write][9]"/>
        <net name="cpu/to_slave_2[data_write][8]"/>
        <net name="cpu/to_slave_2[data_write][7]"/>
        <net name="cpu/to_slave_2[data_write][6]"/>
        <net name="cpu/to_slave_2[data_write][5]"/>
        <net name="cpu/to_slave_2[data_write][4]"/>
        <net name="cpu/to_slave_2[data_write][3]"/>
        <net name="cpu/to_slave_2[data_write][2]"/>
        <net name="cpu/to_slave_2[data_write][1]"/>
        <net name="cpu/to_slave_2[data_write][0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
