#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May  8 19:15:46 2023
# Process ID: 8477
# Current directory: /home/student/pzieba/UEC2/UEC2_LAB2/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/pzieba/UEC2/UEC2_LAB2/fpga/vivado.log
# Journal file: /home/student/pzieba/UEC2/UEC2_LAB2/fpga/vivado.jou
# Running On: cadence33, OS: Linux, CPU Frequency: 3245.117 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# source scripts/project_details.tcl
## set project_name uart_project
## set top_module top_uart_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_vga_basys3.xdc
##     constraints/clk_wiz_0.xdc
## }
## set sv_files {
##     rtl/top_uart_basys3.sv
##     ../rtl/top_uart.sv
## }
# proc create_new_project {project_name target top_module} {
#     file mkdir build
#     create_project ${project_name} build -part ${target} -force
# 
#     # read files from the variables provided by the project_details.tcl
#     if {[info exists ::xdc_files]}     {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]}      {read_verilog -sv ${::sv_files}}
#     if {[info exists ::verilog_files]} {read_verilog ${::verilog_files}}
#     if {[info exists ::vhdl_files]}    {read_vhdl ${::vhdl_files}}
#     if {[info exists ::mem_files]}     {read_mem ${::mem_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implemenatation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# create_new_project $project_name $target $top_module
# generate_bitstream
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon May  8 19:15:58 2023] Launched synth_1...
Run output will be captured here: /home/student/pzieba/UEC2/UEC2_LAB2/fpga/build/uart_project.runs/synth_1/runme.log
[Mon May  8 19:15:58 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_uart_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_uart_basys3.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_uart_basys3.tcl -notrace
Command: synth_design -top top_uart_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 6123 ; free virtual = 16204
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_uart_basys3' [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/top_uart_basys3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_uart' [/home/student/pzieba/UEC2/UEC2_LAB2/rtl/top_uart.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'top_uart' (1#1) [/home/student/pzieba/UEC2/UEC2_LAB2/rtl/top_uart.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'top_uart_basys3' (2#1) [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/top_uart_basys3.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 5574 ; free virtual = 15659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 6522 ; free virtual = 16608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 6522 ; free virtual = 16608
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 6514 ; free virtual = 16600
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_uart_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_uart_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc]
WARNING: [Vivado 12-180] No cells matched '*seq_reg*[0]'. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc:60]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells -hier {*seq_reg*[0]} -filter is_sequential]'. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc:60]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched '*adv*'. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_uart_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_uart_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 6396 ; free virtual = 16495
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 6396 ; free virtual = 16495
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6478 ; free virtual = 16579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6478 ; free virtual = 16579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6478 ; free virtual = 16579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6475 ; free virtual = 16577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6458 ; free virtual = 16568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6330 ; free virtual = 16447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6330 ; free virtual = 16447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6331 ; free virtual = 16448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6330 ; free virtual = 16448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6330 ; free virtual = 16448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6330 ; free virtual = 16448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6330 ; free virtual = 16448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6330 ; free virtual = 16448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6330 ; free virtual = 16448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     1|
|3     |FDRE |     3|
|4     |IBUF |     4|
|5     |OBUF |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6330 ; free virtual = 16448
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 6388 ; free virtual = 16505
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6388 ; free virtual = 16505
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 6374 ; free virtual = 16492
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 6417 ; free virtual = 16535
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d19db0e6
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2781.723 ; gain = 64.031 ; free physical = 6613 ; free virtual = 16731
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/student/pzieba/UEC2/UEC2_LAB2/fpga/build/uart_project.runs/synth_1/top_uart_basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_uart_basys3_utilization_synth.rpt -pb top_uart_basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  8 19:16:34 2023...
[Mon May  8 19:16:44 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 2715.805 ; gain = 0.000 ; free physical = 7404 ; free virtual = 17518
[Mon May  8 19:16:44 2023] Launched impl_1...
Run output will be captured here: /home/student/pzieba/UEC2/UEC2_LAB2/fpga/build/uart_project.runs/impl_1/runme.log
[Mon May  8 19:16:44 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_uart_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_uart_basys3.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_uart_basys3.tcl -notrace
Command: link_design -top top_uart_basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 6846 ; free virtual = 16959
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc]
Parsing XDC File [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6314 ; free virtual = 16442
WARNING: [Vivado 12-180] No cells matched '*seq_reg*[0]'. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc:60]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells -hier {*seq_reg*[0]} -filter is_sequential]'. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc:60]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched '*adv*'. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/clk_wiz_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 6350 ; free virtual = 16479
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.727 ; gain = 64.031 ; free physical = 6350 ; free virtual = 16479
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2845.754 ; gain = 64.027 ; free physical = 6342 ; free virtual = 16472

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 245099586

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.754 ; gain = 0.000 ; free physical = 6330 ; free virtual = 16460

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 245099586

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3010.848 ; gain = 0.004 ; free physical = 6109 ; free virtual = 16238
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 245099586

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3010.848 ; gain = 0.004 ; free physical = 6109 ; free virtual = 16239
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 26df05598

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3010.848 ; gain = 0.004 ; free physical = 6109 ; free virtual = 16239
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 26df05598

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3010.848 ; gain = 0.004 ; free physical = 6109 ; free virtual = 16239
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 26df05598

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3010.848 ; gain = 0.004 ; free physical = 6109 ; free virtual = 16239
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24e974c1a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3010.848 ; gain = 0.004 ; free physical = 6109 ; free virtual = 16239
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.848 ; gain = 0.000 ; free physical = 6109 ; free virtual = 16239
Ending Logic Optimization Task | Checksum: 19ac5e74c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3010.848 ; gain = 0.004 ; free physical = 6109 ; free virtual = 16239

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19ac5e74c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.848 ; gain = 0.000 ; free physical = 6109 ; free virtual = 16239

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19ac5e74c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.848 ; gain = 0.000 ; free physical = 6109 ; free virtual = 16239

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.848 ; gain = 0.000 ; free physical = 6109 ; free virtual = 16239
Ending Netlist Obfuscation Task | Checksum: 19ac5e74c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.848 ; gain = 0.000 ; free physical = 6109 ; free virtual = 16239
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3018.852 ; gain = 0.004 ; free physical = 6106 ; free virtual = 16237
INFO: [Common 17-1381] The checkpoint '/home/student/pzieba/UEC2/UEC2_LAB2/fpga/build/uart_project.runs/impl_1/top_uart_basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_uart_basys3_drc_opted.rpt -pb top_uart_basys3_drc_opted.pb -rpx top_uart_basys3_drc_opted.rpx
Command: report_drc -file top_uart_basys3_drc_opted.rpt -pb top_uart_basys3_drc_opted.pb -rpx top_uart_basys3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home_local/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/pzieba/UEC2/UEC2_LAB2/fpga/build/uart_project.runs/impl_1/top_uart_basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.301 ; gain = 0.000 ; free physical = 6058 ; free virtual = 16191
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18caa9466

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3168.301 ; gain = 0.000 ; free physical = 6058 ; free virtual = 16191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.301 ; gain = 0.000 ; free physical = 6058 ; free virtual = 16191

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (1) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 1 sites.
	Term: sw


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (1) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 1 sites.
	Term: sw


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 14 |    50 |     1 | LVCMOS33(1)                                                            |                                          |        |  +3.30 |    YES |     |
| 16 |    12 |     2 | LVCMOS33(2)                                                            |                                          |        |  +3.30 |    YES |     |
| 34 |    24 |     1 | LVCMOS33(1)                                                            |                                          |        |  +3.30 |    YES |     |
| 35 |    20 |     2 | LVCMOS33(2)                                                            |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   106 |     6 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 14     | btnC                 | LVCMOS33        | IOB_X0Y13            | U18                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 16     | RsRx                 | LVCMOS33        | IOB_X0Y112           | B18                  |                      |
|        | RsTx                 | LVCMOS33        | IOB_X0Y111           | A18                  | *                    |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | clk                  | LVCMOS33        | IOB_X1Y26            | W5                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | JA[0]                | LVCMOS33        | IOB_X1Y93            | J1                   |                      |
|        | JA[1]                | LVCMOS33        | IOB_X1Y89            | L2                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18caa9466

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3168.301 ; gain = 0.000 ; free physical = 6074 ; free virtual = 16209
Phase 1 Placer Initialization | Checksum: 18caa9466

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3168.301 ; gain = 0.000 ; free physical = 6074 ; free virtual = 16209
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 18caa9466

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3168.301 ; gain = 0.000 ; free physical = 6074 ; free virtual = 16209
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 4 Warnings, 4 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Mon May  8 19:17:11 2023...
[Mon May  8 19:17:11 2023] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2715.805 ; gain = 0.000 ; free physical = 6096 ; free virtual = 16231
# exit
INFO: [Common 17-206] Exiting Vivado at Mon May  8 19:17:11 2023...
