uint32_t elements ; uint16_t frames ; int frame_index [ 2 ] ; int16_t element_index [ 2 ] ; int data_type ; int transparent_copy ; int constant_fill ; uint32_t color ; int prefetch ; int end_prog ; int repeat ; int auto_init ; int link_enabled ; int link_next_ch ; int interrupts ; int status ; int cstatus ; int active ; int enable ; int sync ; int src_sync ; int pending_request ; int waiting_end_prog ; uint16_t cpc ; int set_update ; int fs ; int bs ; int omap_3_1_compatible_disable ; qemu_irq irq ; struct omap_dma_channel_s * sibling ; omap_dma_reg_set_s { hwaddr src , dest ; int frame ; int element ; int pck_element ; int frame_delta [ 2 ] ; int elem_delta [ 2 ] ; int frames ; int elements ; int pck_elements ; } , active_set struct soc_dma_ch_s * dma ; int write_mode ; int priority ; int interleave_disabled ; int type ; int suspend ; int buf_disable ; omap_dma_s { struct soc_dma_s * dma ; MemoryRegion iomem ; struct omap_mpu_state_s * mpu ; omap_clk clk ; qemu_irq irq [ 4 ] ; void * intr_update ( struct omap_dma_s * s ) enum omap_dma_model model ; int omap_3_1_mapping_disabled ; uint32_t gcr ; uint32_t ocp ; uint32_t caps [ 5 ] ; uint32_t irqen [ 4 ] ; uint32_t irqstat [ 4 ] ; int chans ; struct omap_dma_channel_s ch [ 32 ] ; struct omap_dma_lcd_channel_s lcd_ch ; } 