FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 *   Application Subsystem Power Management Unit
 */

/* bench 21489.1.0 181df753a28b */
#ifndef __ASM_MACH_REGS_APMU_H
#define __ASM_MACH_REGS_APMU_H

#include "addr-map.h"

/* bench 18209.2.0 da1332d05ec2 */
#define APMU_AXIRST_DIS	(1 << 0)

/* Wake Clear Register */
#define APMU_WAKE_CLR	APMU_REG(0x07c)

/* bench 547.0.0 4476caea4d8b */
/* bench 22255.2.0 5843b33a25d2 */
/* bench 22255.2.1 153c15584fe6 */
/* bench 22255.2.2 7bfd672059cf */
/* bench 22255.2.3 307b4f96e281 */
/* bench 547.0.2 b31de8e101d4 */
/* bench 547.0.3 d6ca81bd2b27 */
/* bench 547.0.4 5f8e81fa07a8 */
/* bench 547.0.5 63cdaee0427d */
/* bench 547.0.6 1bbad3bd6a87 */
#define APMU_PXA168_XD_WAKE_CLR		(1 << 5)
#define APMU_PXA168_MSP_WAKE_CLR	(1 << 4)
#define APMU_PXA168_SD4_WAKE_CLR	(1 << 3)
#define APMU_PXA168_SD3_WAKE_CLR	(1 << 2)
#define APMU_PXA168_SD2_WAKE_CLR	(1 << 1)
#define APMU_PXA168_SD1_WAKE_CLR	(1 << 0)

#endif /* __ASM_MACH_REGS_APMU_H */
/* bench 23480.1.0 a8ff562894fb */
/* bench 23480.1.1 5ff8720e9dda */
/* bench 23480.1.2 15df5cb0bf2e */
/* bench 12812.1.3 ded5e7821be8 */
/* bench 12812.1.4 b6c06bb6373a */
/* bench 12812.1.5 df14e03667ef */
/* bench 12812.1.6 ac89c7fe88c8 */
/* bench 12812.1.7 779a42baa7ec */
