CPU: Testbench.v CPU.v PC.v Registers.v Instruction_Memory.v Data_Memory.v And.v Adder.v ALU.v MUX32.v MUX3.v MUX_Control.v Sign_Extend.v Control.v ALU_Control.v IF_ID.v ID_EX.v EX_MEM.v MEM_WB.v Forward.v Hazard.v
	iverilog -o CPU Testbench.v CPU.v PC.v Registers.v Instruction_Memory.v Data_Memory.v And.v Adder.v ALU.v MUX32.v MUX3.v MUX_Control.v Sign_Extend.v Control.v ALU_Control.v IF_ID.v ID_EX.v EX_MEM.v MEM_WB.v Forward.v Hazard.v
