
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001c4  00800200  00006b7e  00006c12  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00006b7e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000835  008003c4  008003c4  00006dd6  2**0
                  ALLOC
  3 .stab         000135b4  00000000  00000000  00006dd8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00009ce2  00000000  00000000  0001a38c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  0002406e  2**0
                  CONTENTS, READONLY
  6 .debug_info   00001160  00000000  00000000  0002407f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001072  00000000  00000000  000251df  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  00026251  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006de  00000000  00000000  0002626e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 13 03 	jmp	0x626	; 0x626 <__ctors_end>
       4:	0c 94 09 2f 	jmp	0x5e12	; 0x5e12 <__vector_1>
       8:	0c 94 3b 2f 	jmp	0x5e76	; 0x5e76 <__vector_2>
       c:	0c 94 6d 2f 	jmp	0x5eda	; 0x5eda <__vector_3>
      10:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      14:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      18:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      1c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      20:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      24:	0c 94 d7 2e 	jmp	0x5dae	; 0x5dae <__vector_9>
      28:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      2c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      30:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      34:	0c 94 36 2d 	jmp	0x5a6c	; 0x5a6c <__vector_13>
      38:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      3c:	0c 94 36 2d 	jmp	0x5a6c	; 0x5a6c <__vector_13>
      40:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      44:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      48:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      4c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      50:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      54:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      58:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      5c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      60:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      64:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      68:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      6c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      70:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      74:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      78:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      7c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      80:	0c 94 69 2d 	jmp	0x5ad2	; 0x5ad2 <__vector_32>
      84:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      88:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      8c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      90:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      94:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      98:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      9c:	0c 94 37 05 	jmp	0xa6e	; 0xa6e <__vector_39>
      a0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      a4:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      a8:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      ac:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      b0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      b4:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      b8:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      bc:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      c0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      c4:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      c8:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      cc:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      d0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      d4:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      d8:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      dc:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      e0:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
      e4:	0c 94 eb 0f 	jmp	0x1fd6	; 0x1fd6 <__vector_57>
      e8:	0c 94 dc 0f 	jmp	0x1fb8	; 0x1fb8 <__vector_58>
      ec:	0c 94 ac 0f 	jmp	0x1f58	; 0x1f58 <__vector_59>
      f0:	0c 94 9c 10 	jmp	0x2138	; 0x2138 <__vector_60>
      f4:	0c 94 9d 0f 	jmp	0x1f3a	; 0x1f3a <__vector_61>
      f8:	0c 94 8e 0f 	jmp	0x1f1c	; 0x1f1c <__vector_62>
      fc:	0c 94 7c 0f 	jmp	0x1ef8	; 0x1ef8 <__vector_63>
     100:	0c 94 6d 0f 	jmp	0x1eda	; 0x1eda <__vector_64>
     104:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     108:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     10c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     110:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     114:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     118:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     11c:	0c 94 32 03 	jmp	0x664	; 0x664 <__bad_interrupt>
     120:	1c 12       	cpse	r1, r28
     122:	29 12       	cpse	r2, r25
     124:	36 12       	cpse	r3, r22
     126:	43 12       	cpse	r4, r19
     128:	50 12       	cpse	r5, r16
     12a:	5d 12       	cpse	r5, r29
     12c:	6a 12       	cpse	r6, r26
     12e:	8d 12       	cpse	r8, r29
     130:	9b 12       	cpse	r9, r27
     132:	a9 12       	cpse	r10, r25
     134:	b7 12       	cpse	r11, r23
     136:	c5 12       	cpse	r12, r21
     138:	d3 12       	cpse	r13, r19
     13a:	e1 12       	cpse	r14, r17
     13c:	04 13       	cpse	r16, r20
     13e:	06 13       	cpse	r16, r22
     140:	08 13       	cpse	r16, r24
     142:	0a 13       	cpse	r16, r26
     144:	0c 13       	cpse	r16, r28
     146:	0e 13       	cpse	r16, r30
     148:	10 13       	cpse	r17, r16
     14a:	2f 13       	cpse	r18, r31
     14c:	52 13       	cpse	r21, r18
     14e:	76 13       	cpse	r23, r22
     150:	99 13       	cpse	r25, r25
     152:	bc 13       	cpse	r27, r28
     154:	df 13       	cpse	r29, r31
     156:	02 14       	cp	r0, r2
     158:	3c 14       	cp	r3, r12
     15a:	49 14       	cp	r4, r9
     15c:	56 14       	cp	r5, r6
     15e:	63 14       	cp	r6, r3
     160:	70 14       	cp	r7, r0
     162:	7d 14       	cp	r7, r13
     164:	8a 14       	cp	r8, r10
     166:	a3 14       	cp	r10, r3
     168:	b0 14       	cp	r11, r0
     16a:	bd 14       	cp	r11, r13
     16c:	ca 14       	cp	r12, r10
     16e:	d7 14       	cp	r13, r7
     170:	e4 14       	cp	r14, r4
     172:	f1 14       	cp	r15, r1
     174:	14 1c       	adc	r1, r4
     176:	1a 1c       	adc	r1, r10
     178:	1d 1c       	adc	r1, r13
     17a:	20 1c       	adc	r2, r0
     17c:	23 1c       	adc	r2, r3
     17e:	26 1c       	adc	r2, r6
     180:	2c 1c       	adc	r2, r12
     182:	29 1c       	adc	r2, r9
     184:	2f 1c       	adc	r2, r15
     186:	32 1c       	adc	r3, r2
     188:	35 1c       	adc	r3, r5
     18a:	3e 1c       	adc	r3, r14
     18c:	41 1c       	adc	r4, r1
     18e:	44 1c       	adc	r4, r4
     190:	47 1c       	adc	r4, r7
     192:	3b 1c       	adc	r3, r11
     194:	11 1c       	adc	r1, r1
     196:	17 1c       	adc	r1, r7
     198:	4a 1c       	adc	r4, r10
     19a:	4d 1c       	adc	r4, r13
     19c:	38 1c       	adc	r3, r8
     19e:	0e 1c       	adc	r0, r14
     1a0:	36 1d       	adc	r19, r6
     1a2:	39 1d       	adc	r19, r9
     1a4:	44 1d       	adc	r20, r4
     1a6:	49 1d       	adc	r20, r9
     1a8:	50 1d       	adc	r21, r0
     1aa:	59 1d       	adc	r21, r9
     1ac:	5c 1d       	adc	r21, r12
     1ae:	61 1d       	adc	r22, r1
     1b0:	68 1d       	adc	r22, r8
     1b2:	71 1d       	adc	r23, r1

000001b4 <__trampolines_end>:
     1b4:	43 6f       	ori	r20, 0xF3	; 243
     1b6:	75 6c       	ori	r23, 0xC5	; 197
     1b8:	64 20       	and	r6, r4
     1ba:	6e 6f       	ori	r22, 0xFE	; 254
     1bc:	74 20       	and	r7, r4
     1be:	61 64       	ori	r22, 0x41	; 65
     1c0:	64 20       	and	r6, r4
     1c2:	73 6c       	ori	r23, 0xC3	; 195
     1c4:	6f 74       	andi	r22, 0x4F	; 79
     1c6:	21 0d       	add	r18, r1
     1c8:	0a 00       	.word	0x000a	; ????

000001ca <__c.3576>:
     1ca:	4e 61 6e 6f 2d 52 4b 20 56 65 72 73 69 6f 6e 20     Nano-RK Version 
	...

000001db <__c.3563>:
     1db:	41 70 70 20 74 78 5f 62 75 66 20 53 65 6e 74 0d     App tx_buf Sent.
     1eb:	0a 00                                               ..

000001ed <__c.3776>:
     1ed:	46 61 69 6c 65 64 20 74 6f 20 72 65 67 69 73 74     Failed to regist
     1fd:	65 72 20 73 69 67 6e 61 6c 0d 0a 00                 er signal...

00000209 <__c.3746>:
     209:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     219:	74 69 6e 67 20 65 6e 61 62 6c 65 20 73 69 67 6e     ting enable sign
     229:	61 6c 20 66 61 69 6c 65 64 0d 0a 00                 al failed...

00000235 <__c.3744>:
     235:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     245:	74 69 6e 67 20 74 78 20 73 69 67 6e 61 6c 20 66     ting tx signal f
     255:	61 69 6c 65 64 0d 0a 00                             ailed...

0000025d <__c.3742>:
     25d:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     26d:	74 69 6e 67 20 72 78 20 73 69 67 6e 61 6c 20 66     ting rx signal f
     27d:	61 69 6c 65 64 0d 0a 00                             ailed...

00000285 <__c.3717>:
     285:	54 44 4d 41 20 54 58 3a 20 57 6f 6b 65 20 75 70     TDMA TX: Woke up
     295:	20 6f 6e 20 77 72 6f 6e 67 20 73 69 67 6e 61 6c      on wrong signal
     2a5:	0d 0a 00                                            ...

000002a8 <__c.3715>:
     2a8:	54 44 4d 41 20 54 58 3a 20 45 72 72 6f 72 20 63     TDMA TX: Error c
     2b8:	61 6c 6c 69 6e 67 20 65 76 65 6e 74 20 77 61 69     alling event wai
     2c8:	74 0d 0a 00                                         t...

000002cc <__c.3341>:
     2cc:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     2dc:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

000002e9 <__c.3336>:
     2e9:	0d 0a 00                                            ...

000002ec <__c.3334>:
     2ec:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     2fc:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

00000309 <__c.3332>:
     309:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     319:	61 74 69 6f 6e 73 3a 20 00                          ations: .

00000322 <__c.3330>:
     322:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     332:	3a 20 00                                            : .

00000335 <__c.3328>:
     335:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

00000345 <__c.3326>:
     345:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     355:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

00000360 <__c.3324>:
     360:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

00000371 <__c.3322>:
     371:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     381:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

00000392 <__c.3320>:
     392:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     3a2:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

000003ad <__c.3318>:
     3ad:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

000003b8 <__c.3420>:
     3b8:	55 4e 4b 4f 57 4e 00                                UNKOWN.

000003bf <__c.3417>:
     3bf:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

000003ce <__c.3414>:
     3ce:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

000003df <__c.3411>:
     3df:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     3ef:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

000003fa <__c.3408>:
     3fa:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     40a:	20 53 69 67 6e 61 6c 00                              Signal.

00000412 <__c.3405>:
     412:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     422:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

00000432 <__c.3402>:
     432:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     442:	72 6f 72 00                                         ror.

00000446 <__c.3399>:
     446:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

00000457 <__c.3396>:
     457:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     467:	61 72 74 00                                         art.

0000046b <__c.3393>:
     46b:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

0000047a <__c.3390>:
     47a:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     48a:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000495 <__c.3387>:
     495:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

000004a1 <__c.3384>:
     4a1:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     4b1:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     4c1:	20 6f 6b 3f 00                                       ok?.

000004c6 <__c.3381>:
     4c6:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     4d6:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

000004e4 <__c.3378>:
     4e4:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     4f4:	72 74 00                                            rt.

000004f7 <__c.3375>:
     4f7:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     507:	49 44 00                                            ID.

0000050a <__c.3372>:
     50a:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     51a:	20 57 61 6b 65 75 70 00                              Wakeup.

00000522 <__c.3369>:
     522:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     532:	6c 61 74 65 64 00                                   lated.

00000538 <__c.3366>:
     538:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     548:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

00000553 <__c.3363>:
     553:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     563:	69 6e 74 65 72 00                                   inter.

00000569 <__c.3360>:
     569:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     579:	6c 6f 77 00                                         low.

0000057d <__c.3357>:
     57d:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     58d:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     59d:	6e 6f 75 67 68 21 00                                nough!.

000005a4 <__c.3353>:
     5a4:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     5b4:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     5c4:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     5d4:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

000005e0 <__c.3350>:
     5e0:	29 3a 20 00                                         ): .

000005e4 <__c.3348>:
     5e4:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

000005f0 <__c.3341>:
     5f0:	4e 52 4b 20 52 65 62 6f 6f 74 2e 2e 2e 0d 0a 00     NRK Reboot......

00000600 <__c.3249>:
     600:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

0000060f <__c.2228>:
     60f:	45 46 47 65 66 67 00                                EFGefg.

00000616 <__c.2222>:
     616:	20 2b 2d 2e 30 31 32 33 34 35 36 37 38 39 68 00      +-.0123456789h.

00000626 <__ctors_end>:
     626:	11 24       	eor	r1, r1
     628:	1f be       	out	0x3f, r1	; 63
     62a:	cf ef       	ldi	r28, 0xFF	; 255
     62c:	d1 e4       	ldi	r29, 0x41	; 65
     62e:	de bf       	out	0x3e, r29	; 62
     630:	cd bf       	out	0x3d, r28	; 61

00000632 <__do_copy_data>:
     632:	13 e0       	ldi	r17, 0x03	; 3
     634:	a0 e0       	ldi	r26, 0x00	; 0
     636:	b2 e0       	ldi	r27, 0x02	; 2
     638:	ee e7       	ldi	r30, 0x7E	; 126
     63a:	fb e6       	ldi	r31, 0x6B	; 107
     63c:	00 e0       	ldi	r16, 0x00	; 0
     63e:	0b bf       	out	0x3b, r16	; 59
     640:	02 c0       	rjmp	.+4      	; 0x646 <__do_copy_data+0x14>
     642:	07 90       	elpm	r0, Z+
     644:	0d 92       	st	X+, r0
     646:	a4 3c       	cpi	r26, 0xC4	; 196
     648:	b1 07       	cpc	r27, r17
     64a:	d9 f7       	brne	.-10     	; 0x642 <__do_copy_data+0x10>

0000064c <__do_clear_bss>:
     64c:	1b e0       	ldi	r17, 0x0B	; 11
     64e:	a4 ec       	ldi	r26, 0xC4	; 196
     650:	b3 e0       	ldi	r27, 0x03	; 3
     652:	01 c0       	rjmp	.+2      	; 0x656 <.do_clear_bss_start>

00000654 <.do_clear_bss_loop>:
     654:	1d 92       	st	X+, r1

00000656 <.do_clear_bss_start>:
     656:	a9 3f       	cpi	r26, 0xF9	; 249
     658:	b1 07       	cpc	r27, r17
     65a:	e1 f7       	brne	.-8      	; 0x654 <.do_clear_bss_loop>
     65c:	0e 94 82 30 	call	0x6104	; 0x6104 <main>
     660:	0c 94 bd 35 	jmp	0x6b7a	; 0x6b7a <_exit>

00000664 <__bad_interrupt>:
     664:	0c 94 2c 2d 	jmp	0x5a58	; 0x5a58 <__vector_default>

00000668 <task_imu>:
  unsigned int count;
  
  while(1){
    packetReady = false;
    i = 0;
    tx_buf[i++] = NODE_ADDR;
     668:	c1 e0       	ldi	r28, 0x01	; 1
    //debugging start
    for (int i = 2; i < 20; i++){
      tx_buf[i] = i;
    }
    packetReady = true;
    tx_len = 20;
     66a:	d4 e1       	ldi	r29, 0x14	; 20
  unsigned int count;
  
  while(1){
    packetReady = false;
    i = 0;
    tx_buf[i++] = NODE_ADDR;
     66c:	c0 93 c0 08 	sts	0x08C0, r28
    tx_buf[i++] = sequenceNo++;
     670:	80 91 bb 06 	lds	r24, 0x06BB
     674:	90 91 bc 06 	lds	r25, 0x06BC
     678:	9c 01       	movw	r18, r24
     67a:	2f 5f       	subi	r18, 0xFF	; 255
     67c:	3f 4f       	sbci	r19, 0xFF	; 255
     67e:	30 93 bc 06 	sts	0x06BC, r19
     682:	20 93 bb 06 	sts	0x06BB, r18
     686:	80 93 c1 08 	sts	0x08C1, r24

    //debugging start
    for (int i = 2; i < 20; i++){
     68a:	82 e0       	ldi	r24, 0x02	; 2
     68c:	90 e0       	ldi	r25, 0x00	; 0
     68e:	fc 01       	movw	r30, r24
     690:	e0 54       	subi	r30, 0x40	; 64
     692:	f7 4f       	sbci	r31, 0xF7	; 247
      tx_buf[i] = i;
     694:	80 83       	st	Z, r24
    i = 0;
    tx_buf[i++] = NODE_ADDR;
    tx_buf[i++] = sequenceNo++;

    //debugging start
    for (int i = 2; i < 20; i++){
     696:	01 96       	adiw	r24, 0x01	; 1
     698:	84 31       	cpi	r24, 0x14	; 20
     69a:	91 05       	cpc	r25, r1
     69c:	c1 f7       	brne	.-16     	; 0x68e <task_imu+0x26>
      tx_buf[i] = i;
    }
    packetReady = true;
     69e:	c0 93 1b 06 	sts	0x061B, r28
    tx_len = 20;
     6a2:	d0 93 cb 09 	sts	0x09CB, r29
    nrk_wait_until_next_period();
     6a6:	0e 94 30 23 	call	0x4660	; 0x4660 <nrk_wait_until_next_period>
  }
     6aa:	e0 cf       	rjmp	.-64     	; 0x66c <task_imu+0x4>

000006ac <tx_task>:
  }
}


void tx_task ()
{
     6ac:	cf 93       	push	r28
     6ae:	df 93       	push	r29
     6b0:	cd b7       	in	r28, 0x3d	; 61
     6b2:	de b7       	in	r29, 0x3e	; 62
     6b4:	28 97       	sbiw	r28, 0x08	; 8
     6b6:	0f b6       	in	r0, 0x3f	; 63
     6b8:	f8 94       	cli
     6ba:	de bf       	out	0x3e, r29	; 62
     6bc:	0f be       	out	0x3f, r0	; 63
     6be:	cd bf       	out	0x3d, r28	; 61
  int8_t v;
  uint8_t len, cnt;
  nrk_time_t t;


  printf ("Tx Task PID=%u\r\n", nrk_get_pid ());
     6c0:	0e 94 d9 24 	call	0x49b2	; 0x49b2 <nrk_get_pid>
     6c4:	1f 92       	push	r1
     6c6:	8f 93       	push	r24
     6c8:	88 e7       	ldi	r24, 0x78	; 120
     6ca:	92 e0       	ldi	r25, 0x02	; 2
     6cc:	9f 93       	push	r25
     6ce:	8f 93       	push	r24
     6d0:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
  t.secs = 5;
     6d4:	85 e0       	ldi	r24, 0x05	; 5
     6d6:	90 e0       	ldi	r25, 0x00	; 0
     6d8:	a0 e0       	ldi	r26, 0x00	; 0
     6da:	b0 e0       	ldi	r27, 0x00	; 0
     6dc:	89 83       	std	Y+1, r24	; 0x01
     6de:	9a 83       	std	Y+2, r25	; 0x02
     6e0:	ab 83       	std	Y+3, r26	; 0x03
     6e2:	bc 83       	std	Y+4, r27	; 0x04
  t.nano_secs = 0;
     6e4:	1d 82       	std	Y+5, r1	; 0x05
     6e6:	1e 82       	std	Y+6, r1	; 0x06
     6e8:	1f 82       	std	Y+7, r1	; 0x07
     6ea:	18 86       	std	Y+8, r1	; 0x08

  // // setup a software watch dog timer
  nrk_sw_wdt_init(0, &t, NULL);
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	be 01       	movw	r22, r28
     6f2:	6f 5f       	subi	r22, 0xFF	; 255
     6f4:	7f 4f       	sbci	r23, 0xFF	; 255
     6f6:	80 e0       	ldi	r24, 0x00	; 0
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	0e 94 0d 2b 	call	0x561a	; 0x561a <nrk_sw_wdt_init>
  nrk_sw_wdt_start(0);
     6fe:	80 e0       	ldi	r24, 0x00	; 0
     700:	90 e0       	ldi	r25, 0x00	; 0
     702:	0e 94 88 2b 	call	0x5710	; 0x5710 <nrk_sw_wdt_start>


  while (!tdma_started())
     706:	0f 90       	pop	r0
     708:	0f 90       	pop	r0
     70a:	0f 90       	pop	r0
     70c:	0f 90       	pop	r0
     70e:	0e 94 3d 08 	call	0x107a	; 0x107a <tdma_started>
     712:	81 11       	cpse	r24, r1
     714:	15 c0       	rjmp	.+42     	; 0x740 <tx_task+0x94>
    nrk_wait_until_next_period ();
     716:	0e 94 30 23 	call	0x4660	; 0x4660 <nrk_wait_until_next_period>
     71a:	f9 cf       	rjmp	.-14     	; 0x70e <tx_task+0x62>

    //sprintf(tx_buf,"Hello from %d\r\n",mac_address);

    //tx_len = strlen(tx_buf);
    
    nrk_led_clr(RED_LED);
     71c:	80 e0       	ldi	r24, 0x00	; 0
     71e:	90 e0       	ldi	r25, 0x00	; 0
     720:	0e 94 22 15 	call	0x2a44	; 0x2a44 <nrk_led_clr>
    v = tdma_send (&tx_tdma_fd, &tx_buf, 20, TDMA_BLOCKING);
     724:	20 e0       	ldi	r18, 0x00	; 0
     726:	44 e1       	ldi	r20, 0x14	; 20
     728:	60 ec       	ldi	r22, 0xC0	; 192
     72a:	78 e0       	ldi	r23, 0x08	; 8
     72c:	89 e9       	ldi	r24, 0x99	; 153
     72e:	97 e0       	ldi	r25, 0x07	; 7
     730:	0e 94 08 06 	call	0xc10	; 0xc10 <tdma_send>
    if (v == NRK_OK) {
     734:	81 30       	cpi	r24, 0x01	; 1
     736:	99 f4       	brne	.+38     	; 0x75e <tx_task+0xb2>
      nrk_kprintf (PSTR ("App tx_buf Sent\r\n"));
     738:	8b ed       	ldi	r24, 0xDB	; 219
     73a:	91 e0       	ldi	r25, 0x01	; 1
     73c:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>

  cnt = 0;

  while (1) {
    // Update watchdog timer
    nrk_sw_wdt_update(0);
     740:	80 e0       	ldi	r24, 0x00	; 0
     742:	90 e0       	ldi	r25, 0x00	; 0
     744:	0e 94 31 2b 	call	0x5662	; 0x5662 <nrk_sw_wdt_update>
    nrk_led_set(RED_LED);
     748:	80 e0       	ldi	r24, 0x00	; 0
     74a:	90 e0       	ldi	r25, 0x00	; 0
     74c:	0e 94 39 15 	call	0x2a72	; 0x2a72 <nrk_led_set>

    // if sensor data hasn't been gathered yet
    if (!packetReady)
     750:	80 91 1b 06 	lds	r24, 0x061B
     754:	81 11       	cpse	r24, r1
     756:	e2 cf       	rjmp	.-60     	; 0x71c <tx_task+0x70>
     nrk_wait_until_next_period();
     758:	0e 94 30 23 	call	0x4660	; 0x4660 <nrk_wait_until_next_period>
     75c:	df cf       	rjmp	.-66     	; 0x71c <tx_task+0x70>
    v = tdma_send (&tx_tdma_fd, &tx_buf, 20, TDMA_BLOCKING);
    if (v == NRK_OK) {
      nrk_kprintf (PSTR ("App tx_buf Sent\r\n"));
    }
    else
      printf("packet sending error!\r\n");
     75e:	89 e8       	ldi	r24, 0x89	; 137
     760:	92 e0       	ldi	r25, 0x02	; 2
     762:	0e 94 99 33 	call	0x6732	; 0x6732 <puts>
     766:	ec cf       	rjmp	.-40     	; 0x740 <tx_task+0x94>

00000768 <TWI_Act_On_Failure_In_Last_Transmission>:

uint8_t aes_key[] = {0x00,0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xaa,0xbb,0xcc,0xdd,0xee, 0xff};


unsigned char TWI_Act_On_Failure_In_Last_Transmission ( unsigned char TWIerrorMsg )
{
     768:	cf 93       	push	r28
     76a:	c8 2f       	mov	r28, r24
                    // and take appropriate actions.
                    // Se header file for a list of possible failures messages.
                    
                    // Here is a simple sample, where if received a NACK on the slave address,
                    // then a retransmission will be initiated.
if ( (TWIerrorMsg == TWI_MTX_ADR_NACK) | (TWIerrorMsg == TWI_MRX_ADR_NACK) ){
     76c:	88 34       	cpi	r24, 0x48	; 72
     76e:	11 f0       	breq	.+4      	; 0x774 <TWI_Act_On_Failure_In_Last_Transmission+0xc>
     770:	80 32       	cpi	r24, 0x20	; 32
     772:	11 f4       	brne	.+4      	; 0x778 <TWI_Act_On_Failure_In_Last_Transmission+0x10>
    TWI_Start_Transceiver();
     774:	0e 94 13 05 	call	0xa26	; 0xa26 <TWI_Start_Transceiver>
}
printf("%c \n",TWIerrorMsg);
     778:	1f 92       	push	r1
     77a:	cf 93       	push	r28
     77c:	80 ea       	ldi	r24, 0xA0	; 160
     77e:	92 e0       	ldi	r25, 0x02	; 2
     780:	9f 93       	push	r25
     782:	8f 93       	push	r24
     784:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    
  return TWIerrorMsg; 
     788:	0f 90       	pop	r0
     78a:	0f 90       	pop	r0
     78c:	0f 90       	pop	r0
     78e:	0f 90       	pop	r0
}
     790:	8c 2f       	mov	r24, r28
     792:	cf 91       	pop	r28
     794:	08 95       	ret

00000796 <init_itg3200>:
  return 0;
}

void init_itg3200() {
    /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = ITG3200_ADDRESS | FALSE<<TWI_READ_BIT;
     796:	ea ea       	ldi	r30, 0xAA	; 170
     798:	f6 e0       	ldi	r31, 0x06	; 6
     79a:	80 ed       	ldi	r24, 0xD0	; 208
     79c:	80 83       	st	Z, r24
  i2c_buf[1] = ITG3200_REGISTER_DLPF;
     79e:	86 e1       	ldi	r24, 0x16	; 22
     7a0:	81 83       	std	Z+1, r24	; 0x01
  i2c_buf[2] = ITG3200_FULLSCALE | ITG3200_42HZ;
     7a2:	8b e1       	ldi	r24, 0x1B	; 27
     7a4:	82 83       	std	Z+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     7a6:	63 e0       	ldi	r22, 0x03	; 3
     7a8:	cf 01       	movw	r24, r30
     7aa:	0c 94 f1 04 	jmp	0x9e2	; 0x9e2 <TWI_Start_Transceiver_With_Data>

000007ae <init_hmc5843>:
}

void init_hmc5843() {
    /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = HMC5843_ADDRESS | FALSE<<TWI_READ_BIT;
     7ae:	ea ea       	ldi	r30, 0xAA	; 170
     7b0:	f6 e0       	ldi	r31, 0x06	; 6
     7b2:	8c e3       	ldi	r24, 0x3C	; 60
     7b4:	80 83       	st	Z, r24
  i2c_buf[1] = HMC5843_REGISTER_MEASMODE;
     7b6:	82 e0       	ldi	r24, 0x02	; 2
     7b8:	81 83       	std	Z+1, r24	; 0x01
  i2c_buf[2] = HMC5843_MEASMODE_CONT;
     7ba:	12 82       	std	Z+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     7bc:	63 e0       	ldi	r22, 0x03	; 3
     7be:	cf 01       	movw	r24, r30
     7c0:	0c 94 f1 04 	jmp	0x9e2	; 0x9e2 <TWI_Start_Transceiver_With_Data>

000007c4 <init_adxl345>:
}


void init_adxl345() {
     7c4:	0f 93       	push	r16
     7c6:	1f 93       	push	r17
     7c8:	cf 93       	push	r28
     7ca:	df 93       	push	r29
  unsigned int read = 0;

  /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     7cc:	ca ea       	ldi	r28, 0xAA	; 170
     7ce:	d6 e0       	ldi	r29, 0x06	; 6
     7d0:	16 ea       	ldi	r17, 0xA6	; 166
     7d2:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
     7d4:	0d e2       	ldi	r16, 0x2D	; 45
     7d6:	09 83       	std	Y+1, r16	; 0x01
  i2c_buf[2] = ADXL_PWRCTL_STBY;
     7d8:	1a 82       	std	Y+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     7da:	63 e0       	ldi	r22, 0x03	; 3
     7dc:	ce 01       	movw	r24, r28
     7de:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <TWI_Start_Transceiver_With_Data>

  /* set the fifo mode to stream */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     7e2:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_FIFOCTL;
     7e4:	88 e3       	ldi	r24, 0x38	; 56
     7e6:	89 83       	std	Y+1, r24	; 0x01
  i2c_buf[2] = ADXL_FIFOCTL_STREAM;
     7e8:	80 e8       	ldi	r24, 0x80	; 128
     7ea:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf,3);
     7ec:	63 e0       	ldi	r22, 0x03	; 3
     7ee:	ce 01       	movw	r24, r28
     7f0:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <TWI_Start_Transceiver_With_Data>


  /* set to measure mode */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     7f4:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
     7f6:	09 83       	std	Y+1, r16	; 0x01
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
     7f8:	88 e0       	ldi	r24, 0x08	; 8
     7fa:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     7fc:	63 e0       	ldi	r22, 0x03	; 3
     7fe:	ce 01       	movw	r24, r28
}
     800:	df 91       	pop	r29
     802:	cf 91       	pop	r28
     804:	1f 91       	pop	r17
     806:	0f 91       	pop	r16

  /* set to measure mode */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     808:	0c 94 f1 04 	jmp	0x9e2	; 0x9e2 <TWI_Start_Transceiver_With_Data>

0000080c <rx_task>:
      printf("packet sending error!\r\n");
  }
}

void rx_task ()
{
     80c:	cf 93       	push	r28
     80e:	df 93       	push	r29
     810:	1f 92       	push	r1
     812:	cd b7       	in	r28, 0x3d	; 61
     814:	de b7       	in	r29, 0x3e	; 62
  int8_t v;
  uint8_t len, i;


  cnt = 0;
  nrk_kprintf (PSTR ("Nano-RK Version "));
     816:	8a ec       	ldi	r24, 0xCA	; 202
     818:	91 e0       	ldi	r25, 0x01	; 1
     81a:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
  printf ("%d\r\n", NRK_VERSION);
     81e:	1f 92       	push	r1
     820:	85 e6       	ldi	r24, 0x65	; 101
     822:	8f 93       	push	r24
     824:	85 ea       	ldi	r24, 0xA5	; 165
     826:	92 e0       	ldi	r25, 0x02	; 2
     828:	9f 93       	push	r25
     82a:	8f 93       	push	r24
     82c:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>


  printf ("RX Task PID=%u\r\n", nrk_get_pid ());
     830:	0e 94 d9 24 	call	0x49b2	; 0x49b2 <nrk_get_pid>
     834:	1f 92       	push	r1
     836:	8f 93       	push	r24
     838:	8a ea       	ldi	r24, 0xAA	; 170
     83a:	92 e0       	ldi	r25, 0x02	; 2
     83c:	9f 93       	push	r25
     83e:	8f 93       	push	r24
     840:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>

  tdma_init (TDMA_CLIENT, DEFAULT_CHANNEL, mac_address);
     844:	40 91 bd 06 	lds	r20, 0x06BD
     848:	50 91 be 06 	lds	r21, 0x06BE
     84c:	6d e0       	ldi	r22, 0x0D	; 13
     84e:	82 e0       	ldi	r24, 0x02	; 2
     850:	0e 94 80 07 	call	0xf00	; 0xf00 <tdma_init>
  // tdma_aes_setkey(aes_key);
  // tdma_aes_enable();



  while (!tdma_started ())
     854:	0f b6       	in	r0, 0x3f	; 63
     856:	f8 94       	cli
     858:	de bf       	out	0x3e, r29	; 62
     85a:	0f be       	out	0x3f, r0	; 63
     85c:	cd bf       	out	0x3d, r28	; 61
     85e:	0e 94 3d 08 	call	0x107a	; 0x107a <tdma_started>
     862:	81 11       	cpse	r24, r1
     864:	03 c0       	rjmp	.+6      	; 0x86c <rx_task+0x60>
    nrk_wait_until_next_period ();
     866:	0e 94 30 23 	call	0x4660	; 0x4660 <nrk_wait_until_next_period>
     86a:	f9 cf       	rjmp	.-14     	; 0x85e <rx_task+0x52>

  v = tdma_tx_slot_add (mac_address&0xFFFF);
     86c:	80 91 bd 06 	lds	r24, 0x06BD
     870:	90 91 be 06 	lds	r25, 0x06BE
     874:	0e 94 c6 05 	call	0xb8c	; 0xb8c <tdma_tx_slot_add>

  if (v != NRK_OK)
     878:	81 30       	cpi	r24, 0x01	; 1
     87a:	21 f0       	breq	.+8      	; 0x884 <rx_task+0x78>
    nrk_kprintf (PSTR ("Could not add slot!\r\n"));
     87c:	84 eb       	ldi	r24, 0xB4	; 180
     87e:	91 e0       	ldi	r25, 0x01	; 1
     880:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>

  while (1) {

    v = tdma_recv (&rx_tdma_fd, &rx_buf, &len, TDMA_BLOCKING);
     884:	20 e0       	ldi	r18, 0x00	; 0
     886:	ae 01       	movw	r20, r28
     888:	4f 5f       	subi	r20, 0xFF	; 255
     88a:	5f 4f       	sbci	r21, 0xFF	; 255
     88c:	6b ea       	ldi	r22, 0xAB	; 171
     88e:	77 e0       	ldi	r23, 0x07	; 7
     890:	8d ec       	ldi	r24, 0xCD	; 205
     892:	99 e0       	ldi	r25, 0x09	; 9
     894:	0e 94 af 06 	call	0xd5e	; 0xd5e <tdma_recv>
    if (v == NRK_OK) {
     898:	81 30       	cpi	r24, 0x01	; 1
     89a:	21 f0       	breq	.+8      	; 0x8a4 <rx_task+0x98>
      // for (i = 0; i < len; i++)
        // printf ("%c", rx_buf[i]);
      // printf ("\r\n");
    }
    else
      printf("packet receiving error!\r\n");
     89c:	8b eb       	ldi	r24, 0xBB	; 187
     89e:	92 e0       	ldi	r25, 0x02	; 2
     8a0:	0e 94 99 33 	call	0x6732	; 0x6732 <puts>

     nrk_wait_until_next_period();
     8a4:	0e 94 30 23 	call	0x4660	; 0x4660 <nrk_wait_until_next_period>
  }
     8a8:	ed cf       	rjmp	.-38     	; 0x884 <rx_task+0x78>

000008aa <nrk_create_taskset>:



void
nrk_create_taskset()
{
     8aa:	8f 92       	push	r8
     8ac:	9f 92       	push	r9
     8ae:	af 92       	push	r10
     8b0:	bf 92       	push	r11
     8b2:	cf 92       	push	r12
     8b4:	df 92       	push	r13
     8b6:	ef 92       	push	r14
     8b8:	ff 92       	push	r15
     8ba:	cf 93       	push	r28
  nrk_task_set_entry_function( &TaskOne, task_imu);
     8bc:	64 e3       	ldi	r22, 0x34	; 52
     8be:	73 e0       	ldi	r23, 0x03	; 3
     8c0:	80 ec       	ldi	r24, 0xC0	; 192
     8c2:	96 e0       	ldi	r25, 0x06	; 6
     8c4:	0e 94 dd 2f 	call	0x5fba	; 0x5fba <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     8c8:	40 e8       	ldi	r20, 0x80	; 128
     8ca:	50 e0       	ldi	r21, 0x00	; 0
     8cc:	6b e1       	ldi	r22, 0x1B	; 27
     8ce:	78 e0       	ldi	r23, 0x08	; 8
     8d0:	80 ec       	ldi	r24, 0xC0	; 192
     8d2:	96 e0       	ldi	r25, 0x06	; 6
     8d4:	0e 94 e1 2f 	call	0x5fc2	; 0x5fc2 <nrk_task_set_stk>
  TaskOne.prio = 2;
     8d8:	e0 ec       	ldi	r30, 0xC0	; 192
     8da:	f6 e0       	ldi	r31, 0x06	; 6
     8dc:	82 e0       	ldi	r24, 0x02	; 2
     8de:	80 87       	std	Z+8, r24	; 0x08
  TaskOne.FirstActivation = TRUE;
     8e0:	c1 e0       	ldi	r28, 0x01	; 1
     8e2:	c7 83       	std	Z+7, r28	; 0x07
  TaskOne.Type = BASIC_TASK;
     8e4:	c1 87       	std	Z+9, r28	; 0x09
  TaskOne.SchType = PREEMPTIVE;
     8e6:	c2 87       	std	Z+10, r28	; 0x0a
  TaskOne.period.secs = 0;
     8e8:	13 86       	std	Z+11, r1	; 0x0b
     8ea:	14 86       	std	Z+12, r1	; 0x0c
     8ec:	15 86       	std	Z+13, r1	; 0x0d
     8ee:	16 86       	std	Z+14, r1	; 0x0e
  TaskOne.period.nano_secs = 250 * NANOS_PER_MS;
     8f0:	80 e8       	ldi	r24, 0x80	; 128
     8f2:	88 2e       	mov	r8, r24
     8f4:	82 eb       	ldi	r24, 0xB2	; 178
     8f6:	98 2e       	mov	r9, r24
     8f8:	86 ee       	ldi	r24, 0xE6	; 230
     8fa:	a8 2e       	mov	r10, r24
     8fc:	8e e0       	ldi	r24, 0x0E	; 14
     8fe:	b8 2e       	mov	r11, r24
     900:	87 86       	std	Z+15, r8	; 0x0f
     902:	90 8a       	std	Z+16, r9	; 0x10
     904:	a1 8a       	std	Z+17, r10	; 0x11
     906:	b2 8a       	std	Z+18, r11	; 0x12
  TaskOne.cpu_reserve.secs = 0;
     908:	13 8a       	std	Z+19, r1	; 0x13
     90a:	14 8a       	std	Z+20, r1	; 0x14
     90c:	15 8a       	std	Z+21, r1	; 0x15
     90e:	16 8a       	std	Z+22, r1	; 0x16
  TaskOne.cpu_reserve.nano_secs = 100 * NANOS_PER_MS;
     910:	c1 2c       	mov	r12, r1
     912:	91 ee       	ldi	r25, 0xE1	; 225
     914:	d9 2e       	mov	r13, r25
     916:	95 ef       	ldi	r25, 0xF5	; 245
     918:	e9 2e       	mov	r14, r25
     91a:	95 e0       	ldi	r25, 0x05	; 5
     91c:	f9 2e       	mov	r15, r25
     91e:	c7 8a       	std	Z+23, r12	; 0x17
     920:	d0 8e       	std	Z+24, r13	; 0x18
     922:	e1 8e       	std	Z+25, r14	; 0x19
     924:	f2 8e       	std	Z+26, r15	; 0x1a
  TaskOne.offset.secs = 1;
     926:	81 e0       	ldi	r24, 0x01	; 1
     928:	90 e0       	ldi	r25, 0x00	; 0
     92a:	a0 e0       	ldi	r26, 0x00	; 0
     92c:	b0 e0       	ldi	r27, 0x00	; 0
     92e:	83 8f       	std	Z+27, r24	; 0x1b
     930:	94 8f       	std	Z+28, r25	; 0x1c
     932:	a5 8f       	std	Z+29, r26	; 0x1d
     934:	b6 8f       	std	Z+30, r27	; 0x1e
  TaskOne.offset.nano_secs= 0;
     936:	17 8e       	std	Z+31, r1	; 0x1f
     938:	10 a2       	std	Z+32, r1	; 0x20
     93a:	11 a2       	std	Z+33, r1	; 0x21
     93c:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&TaskOne);
     93e:	cf 01       	movw	r24, r30
     940:	0e 94 9e 22 	call	0x453c	; 0x453c <nrk_activate_task>
  // rx_task_info.cpu_reserve.nano_secs = 30 * NANOS_PER_MS;
  // rx_task_info.offset.secs = 0;
  // rx_task_info.offset.nano_secs = 0;
  // nrk_activate_task (&rx_task_info);

  nrk_task_set_entry_function (&tx_task_info, tx_task);
     944:	66 e5       	ldi	r22, 0x56	; 86
     946:	73 e0       	ldi	r23, 0x03	; 3
     948:	8d e9       	ldi	r24, 0x9D	; 157
     94a:	98 e0       	ldi	r25, 0x08	; 8
     94c:	0e 94 dd 2f 	call	0x5fba	; 0x5fba <nrk_task_set_entry_function>
  nrk_task_set_stk (&tx_task_info, tx_task_stack, NRK_APP_STACKSIZE);
     950:	40 e8       	ldi	r20, 0x80	; 128
     952:	50 e0       	ldi	r21, 0x00	; 0
     954:	6a e2       	ldi	r22, 0x2A	; 42
     956:	76 e0       	ldi	r23, 0x06	; 6
     958:	8d e9       	ldi	r24, 0x9D	; 157
     95a:	98 e0       	ldi	r25, 0x08	; 8
     95c:	0e 94 e1 2f 	call	0x5fc2	; 0x5fc2 <nrk_task_set_stk>
  tx_task_info.prio = 1;
     960:	ed e9       	ldi	r30, 0x9D	; 157
     962:	f8 e0       	ldi	r31, 0x08	; 8
     964:	c0 87       	std	Z+8, r28	; 0x08
  tx_task_info.FirstActivation = TRUE;
     966:	c7 83       	std	Z+7, r28	; 0x07
  tx_task_info.Type = BASIC_TASK;
     968:	c1 87       	std	Z+9, r28	; 0x09
  tx_task_info.SchType = PREEMPTIVE;
     96a:	c2 87       	std	Z+10, r28	; 0x0a
  tx_task_info.period.secs = 0;
     96c:	13 86       	std	Z+11, r1	; 0x0b
     96e:	14 86       	std	Z+12, r1	; 0x0c
     970:	15 86       	std	Z+13, r1	; 0x0d
     972:	16 86       	std	Z+14, r1	; 0x0e
  tx_task_info.period.nano_secs = 250 * NANOS_PER_MS;
     974:	87 86       	std	Z+15, r8	; 0x0f
     976:	90 8a       	std	Z+16, r9	; 0x10
     978:	a1 8a       	std	Z+17, r10	; 0x11
     97a:	b2 8a       	std	Z+18, r11	; 0x12
  tx_task_info.cpu_reserve.secs = 0;
     97c:	13 8a       	std	Z+19, r1	; 0x13
     97e:	14 8a       	std	Z+20, r1	; 0x14
     980:	15 8a       	std	Z+21, r1	; 0x15
     982:	16 8a       	std	Z+22, r1	; 0x16
  tx_task_info.cpu_reserve.nano_secs = 100 * NANOS_PER_MS;
     984:	c7 8a       	std	Z+23, r12	; 0x17
     986:	d0 8e       	std	Z+24, r13	; 0x18
     988:	e1 8e       	std	Z+25, r14	; 0x19
     98a:	f2 8e       	std	Z+26, r15	; 0x1a
  tx_task_info.offset.secs = 0;
     98c:	13 8e       	std	Z+27, r1	; 0x1b
     98e:	14 8e       	std	Z+28, r1	; 0x1c
     990:	15 8e       	std	Z+29, r1	; 0x1d
     992:	16 8e       	std	Z+30, r1	; 0x1e
  tx_task_info.offset.nano_secs = 0;
     994:	17 8e       	std	Z+31, r1	; 0x1f
     996:	10 a2       	std	Z+32, r1	; 0x20
     998:	11 a2       	std	Z+33, r1	; 0x21
     99a:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&tx_task_info);
     99c:	cf 01       	movw	r24, r30
     99e:	0e 94 9e 22 	call	0x453c	; 0x453c <nrk_activate_task>

  tdma_task_config ();
}
     9a2:	cf 91       	pop	r28
     9a4:	ff 90       	pop	r15
     9a6:	ef 90       	pop	r14
     9a8:	df 90       	pop	r13
     9aa:	cf 90       	pop	r12
     9ac:	bf 90       	pop	r11
     9ae:	af 90       	pop	r10
     9b0:	9f 90       	pop	r9
     9b2:	8f 90       	pop	r8
  tx_task_info.cpu_reserve.nano_secs = 100 * NANOS_PER_MS;
  tx_task_info.offset.secs = 0;
  tx_task_info.offset.nano_secs = 0;
  nrk_activate_task (&tx_task_info);

  tdma_task_config ();
     9b4:	0c 94 3d 0c 	jmp	0x187a	; 0x187a <tdma_task_config>

000009b8 <TWI_Master_Initialise>:

void TWI_Master_Initialise(void)

{

  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
     9b8:	8a e0       	ldi	r24, 0x0A	; 10
     9ba:	80 93 b8 00 	sts	0x00B8, r24

// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.

  TWDR = 0xFF;                                      // Default content = SDA released.
     9be:	8f ef       	ldi	r24, 0xFF	; 255
     9c0:	80 93 bb 00 	sts	0x00BB, r24

  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
     9c4:	84 e0       	ldi	r24, 0x04	; 4
     9c6:	80 93 bc 00 	sts	0x00BC, r24
     9ca:	08 95       	ret

000009cc <TWI_Transceiver_Busy>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     9cc:	80 91 bc 00 	lds	r24, 0x00BC

}
     9d0:	81 70       	andi	r24, 0x01	; 1
     9d2:	08 95       	ret

000009d4 <TWI_Get_State_Info>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     9d4:	80 91 bc 00 	lds	r24, 0x00BC

unsigned char TWI_Get_State_Info( void )

{

  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
     9d8:	80 fd       	sbrc	r24, 0
     9da:	fc cf       	rjmp	.-8      	; 0x9d4 <TWI_Get_State_Info>

  return ( TWI_state );                         // Return error state.

}
     9dc:	80 91 10 02 	lds	r24, 0x0210
     9e0:	08 95       	ret

000009e2 <TWI_Start_Transceiver_With_Data>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     9e2:	20 91 bc 00 	lds	r18, 0x00BC
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )

{
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     9e6:	20 fd       	sbrc	r18, 0
     9e8:	fc cf       	rjmp	.-8      	; 0x9e2 <TWI_Start_Transceiver_With_Data>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
     9ea:	60 93 c6 03 	sts	0x03C6, r22
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
     9ee:	fc 01       	movw	r30, r24
     9f0:	20 81       	ld	r18, Z
     9f2:	20 93 c7 03 	sts	0x03C7, r18
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     9f6:	20 ff       	sbrs	r18, 0
     9f8:	09 c0       	rjmp	.+18     	; 0xa0c <TWI_Start_Transceiver_With_Data+0x2a>
  {
    for ( temp = 1; temp < msgSize; temp++ )
      TWI_buf[ temp ] = msg[ temp ];
  }

  TWI_statusReg.all = 0;      
     9fa:	10 92 c4 03 	sts	0x03C4, r1
  TWI_state         = TWI_NO_STATE ;
     9fe:	88 ef       	ldi	r24, 0xF8	; 248
     a00:	80 93 10 02 	sts	0x0210, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     a04:	85 ea       	ldi	r24, 0xA5	; 165
     a06:	80 93 bc 00 	sts	0x00BC, r24
     a0a:	08 95       	ret
     a0c:	fc 01       	movw	r30, r24
     a0e:	31 96       	adiw	r30, 0x01	; 1
     a10:	27 ec       	ldi	r18, 0xC7	; 199
     a12:	33 e0       	ldi	r19, 0x03	; 3

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     a14:	d9 01       	movw	r26, r18
     a16:	11 96       	adiw	r26, 0x01	; 1
     a18:	8a 2f       	mov	r24, r26
     a1a:	82 1b       	sub	r24, r18
  {
    for ( temp = 1; temp < msgSize; temp++ )
     a1c:	86 17       	cp	r24, r22
     a1e:	68 f7       	brcc	.-38     	; 0x9fa <TWI_Start_Transceiver_With_Data+0x18>
      TWI_buf[ temp ] = msg[ temp ];
     a20:	81 91       	ld	r24, Z+
     a22:	8c 93       	st	X, r24
     a24:	f8 cf       	rjmp	.-16     	; 0xa16 <TWI_Start_Transceiver_With_Data+0x34>

00000a26 <TWI_Start_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     a26:	80 91 bc 00 	lds	r24, 0x00BC
****************************************************************************/

void TWI_Start_Transceiver( void )

{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     a2a:	80 fd       	sbrc	r24, 0
     a2c:	fc cf       	rjmp	.-8      	; 0xa26 <TWI_Start_Transceiver>
  TWI_statusReg.all = 0;      
     a2e:	10 92 c4 03 	sts	0x03C4, r1
  TWI_state         = TWI_NO_STATE ;
     a32:	88 ef       	ldi	r24, 0xF8	; 248
     a34:	80 93 10 02 	sts	0x0210, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     a38:	85 ea       	ldi	r24, 0xA5	; 165
     a3a:	80 93 bc 00 	sts	0x00BC, r24
     a3e:	08 95       	ret

00000a40 <TWI_Get_Data_From_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     a40:	20 91 bc 00 	lds	r18, 0x00BC
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )

{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     a44:	20 fd       	sbrc	r18, 0
     a46:	fc cf       	rjmp	.-8      	; 0xa40 <TWI_Get_Data_From_Transceiver>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     a48:	20 91 c4 03 	lds	r18, 0x03C4
     a4c:	20 fd       	sbrc	r18, 0
     a4e:	04 c0       	rjmp	.+8      	; 0xa58 <TWI_Get_Data_From_Transceiver+0x18>
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
     a50:	80 91 c4 03 	lds	r24, 0x03C4
     a54:	81 70       	andi	r24, 0x01	; 1
     a56:	08 95       	ret
     a58:	27 ec       	ldi	r18, 0xC7	; 199
     a5a:	33 e0       	ldi	r19, 0x03	; 3
     a5c:	fc 01       	movw	r30, r24
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     a5e:	d9 01       	movw	r26, r18
     a60:	8a 2f       	mov	r24, r26
     a62:	82 1b       	sub	r24, r18
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
     a64:	86 17       	cp	r24, r22
     a66:	a0 f7       	brcc	.-24     	; 0xa50 <TWI_Get_Data_From_Transceiver+0x10>
    {
      msg[ i ] = TWI_buf[ i ];
     a68:	8d 91       	ld	r24, X+
     a6a:	81 93       	st	Z+, r24
     a6c:	f9 cf       	rjmp	.-14     	; 0xa60 <TWI_Get_Data_From_Transceiver+0x20>

00000a6e <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect) 
{
     a6e:	1f 92       	push	r1
     a70:	0f 92       	push	r0
     a72:	0f b6       	in	r0, 0x3f	; 63
     a74:	0f 92       	push	r0
     a76:	11 24       	eor	r1, r1
     a78:	0b b6       	in	r0, 0x3b	; 59
     a7a:	0f 92       	push	r0
     a7c:	2f 93       	push	r18
     a7e:	3f 93       	push	r19
     a80:	8f 93       	push	r24
     a82:	9f 93       	push	r25
     a84:	ef 93       	push	r30
     a86:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     a88:	80 91 b9 00 	lds	r24, 0x00B9
     a8c:	88 32       	cpi	r24, 0x28	; 40
     a8e:	01 f1       	breq	.+64     	; 0xad0 <__vector_39+0x62>
     a90:	40 f4       	brcc	.+16     	; 0xaa2 <__vector_39+0x34>
     a92:	80 31       	cpi	r24, 0x10	; 16
     a94:	d9 f0       	breq	.+54     	; 0xacc <__vector_39+0x5e>
     a96:	88 31       	cpi	r24, 0x18	; 24
     a98:	d9 f0       	breq	.+54     	; 0xad0 <__vector_39+0x62>
     a9a:	88 30       	cpi	r24, 0x08	; 8
     a9c:	09 f0       	breq	.+2      	; 0xaa0 <__vector_39+0x32>
     a9e:	4a c0       	rjmp	.+148    	; 0xb34 <__vector_39+0xc6>
     aa0:	15 c0       	rjmp	.+42     	; 0xacc <__vector_39+0x5e>
     aa2:	80 34       	cpi	r24, 0x40	; 64
     aa4:	91 f1       	breq	.+100    	; 0xb0a <__vector_39+0x9c>
     aa6:	28 f4       	brcc	.+10     	; 0xab2 <__vector_39+0x44>
     aa8:	88 33       	cpi	r24, 0x38	; 56
     aaa:	09 f0       	breq	.+2      	; 0xaae <__vector_39+0x40>
     aac:	43 c0       	rjmp	.+134    	; 0xb34 <__vector_39+0xc6>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     aae:	85 ea       	ldi	r24, 0xA5	; 165
     ab0:	46 c0       	rjmp	.+140    	; 0xb3e <__vector_39+0xd0>
ISR(TWI_vect) 
{
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     ab2:	80 35       	cpi	r24, 0x50	; 80
     ab4:	f1 f0       	breq	.+60     	; 0xaf2 <__vector_39+0x84>
     ab6:	88 35       	cpi	r24, 0x58	; 88
     ab8:	e9 f5       	brne	.+122    	; 0xb34 <__vector_39+0xc6>
               (0<<TWWC);                                 // 
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     aba:	80 91 bb 00 	lds	r24, 0x00BB
     abe:	e0 91 c5 03 	lds	r30, 0x03C5
     ac2:	f0 e0       	ldi	r31, 0x00	; 0
     ac4:	e9 53       	subi	r30, 0x39	; 57
     ac6:	fc 4f       	sbci	r31, 0xFC	; 252
     ac8:	80 83       	st	Z, r24
     aca:	2d c0       	rjmp	.+90     	; 0xb26 <__vector_39+0xb8>

  switch (TWSR)
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     acc:	10 92 c5 03 	sts	0x03C5, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     ad0:	e0 91 c5 03 	lds	r30, 0x03C5
     ad4:	80 91 c6 03 	lds	r24, 0x03C6
     ad8:	e8 17       	cp	r30, r24
     ada:	28 f5       	brcc	.+74     	; 0xb26 <__vector_39+0xb8>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     adc:	81 e0       	ldi	r24, 0x01	; 1
     ade:	8e 0f       	add	r24, r30
     ae0:	80 93 c5 03 	sts	0x03C5, r24
     ae4:	f0 e0       	ldi	r31, 0x00	; 0
     ae6:	e9 53       	subi	r30, 0x39	; 57
     ae8:	fc 4f       	sbci	r31, 0xFC	; 252
     aea:	80 81       	ld	r24, Z
     aec:	80 93 bb 00 	sts	0x00BB, r24
     af0:	18 c0       	rjmp	.+48     	; 0xb22 <__vector_39+0xb4>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     af2:	e0 91 c5 03 	lds	r30, 0x03C5
     af6:	81 e0       	ldi	r24, 0x01	; 1
     af8:	8e 0f       	add	r24, r30
     afa:	80 93 c5 03 	sts	0x03C5, r24
     afe:	80 91 bb 00 	lds	r24, 0x00BB
     b02:	f0 e0       	ldi	r31, 0x00	; 0
     b04:	e9 53       	subi	r30, 0x39	; 57
     b06:	fc 4f       	sbci	r31, 0xFC	; 252
     b08:	80 83       	st	Z, r24

    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b0a:	20 91 c5 03 	lds	r18, 0x03C5
     b0e:	30 e0       	ldi	r19, 0x00	; 0
     b10:	80 91 c6 03 	lds	r24, 0x03C6
     b14:	90 e0       	ldi	r25, 0x00	; 0
     b16:	01 97       	sbiw	r24, 0x01	; 1
     b18:	28 17       	cp	r18, r24
     b1a:	39 07       	cpc	r19, r25
     b1c:	14 f4       	brge	.+4      	; 0xb22 <__vector_39+0xb4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b1e:	85 ec       	ldi	r24, 0xC5	; 197
     b20:	0e c0       	rjmp	.+28     	; 0xb3e <__vector_39+0xd0>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b22:	85 e8       	ldi	r24, 0x85	; 133
     b24:	0c c0       	rjmp	.+24     	; 0xb3e <__vector_39+0xd0>
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b26:	80 91 c4 03 	lds	r24, 0x03C4
     b2a:	81 60       	ori	r24, 0x01	; 1
     b2c:	80 93 c4 03 	sts	0x03C4, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b30:	84 e9       	ldi	r24, 0x94	; 148
     b32:	05 c0       	rjmp	.+10     	; 0xb3e <__vector_39+0xd0>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     b34:	80 91 b9 00 	lds	r24, 0x00B9
     b38:	80 93 10 02 	sts	0x0210, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     b3c:	84 e0       	ldi	r24, 0x04	; 4
     b3e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }

}
     b42:	ff 91       	pop	r31
     b44:	ef 91       	pop	r30
     b46:	9f 91       	pop	r25
     b48:	8f 91       	pop	r24
     b4a:	3f 91       	pop	r19
     b4c:	2f 91       	pop	r18
     b4e:	0f 90       	pop	r0
     b50:	0b be       	out	0x3b, r0	; 59
     b52:	0f 90       	pop	r0
     b54:	0f be       	out	0x3f, r0	; 63
     b56:	0f 90       	pop	r0
     b58:	1f 90       	pop	r1
     b5a:	18 95       	reti

00000b5c <rf_rx_callback>:
 */
RF_RX_INFO *rf_rx_callback (RF_RX_INFO * pRRI)
{
  // Any code here gets called the instant a packet is received from the interrupt   
  return pRRI;
}
     b5c:	08 95       	ret

00000b5e <tdma_aes_setkey>:

void tdma_aes_setkey(uint8_t *key)
{
uint8_t i;
	aes_setkey(key);
     b5e:	0c 94 e8 10 	jmp	0x21d0	; 0x21d0 <aes_setkey>

00000b62 <tdma_aes_enable>:
}


void tdma_aes_enable()
{
  _tdma_aes_enabled=1;
     b62:	81 e0       	ldi	r24, 0x01	; 1
     b64:	80 93 07 04 	sts	0x0407, r24
     b68:	08 95       	ret

00000b6a <tdma_aes_disable>:
}

void tdma_aes_disable()
{
  _tdma_aes_enabled=1;
     b6a:	81 e0       	ldi	r24, 0x01	; 1
     b6c:	80 93 07 04 	sts	0x0407, r24
     b70:	08 95       	ret

00000b72 <tdma_sync_ok>:
}

uint8_t tdma_sync_ok()
{
return sync_status;
}
     b72:	80 91 d4 03 	lds	r24, 0x03D4
     b76:	08 95       	ret

00000b78 <tdma_set_error_callback>:

int8_t tdma_set_error_callback(void (*fp)(void))
{
	if(fp==NULL ) return NRK_ERROR;
     b78:	00 97       	sbiw	r24, 0x00	; 0
     b7a:	31 f0       	breq	.+12     	; 0xb88 <tdma_set_error_callback+0x10>
	tdma_error_callback=fp;
     b7c:	90 93 d3 03 	sts	0x03D3, r25
     b80:	80 93 d2 03 	sts	0x03D2, r24
return NRK_OK;
     b84:	81 e0       	ldi	r24, 0x01	; 1
     b86:	08 95       	ret
return sync_status;
}

int8_t tdma_set_error_callback(void (*fp)(void))
{
	if(fp==NULL ) return NRK_ERROR;
     b88:	8f ef       	ldi	r24, 0xFF	; 255
	tdma_error_callback=fp;
return NRK_OK;
}
     b8a:	08 95       	ret

00000b8c <tdma_tx_slot_add>:


int8_t tdma_tx_slot_add (uint16_t slot)
{
  tdma_tx_sched[0] = slot;
     b8c:	90 93 0a 04 	sts	0x040A, r25
     b90:	80 93 09 04 	sts	0x0409, r24
  tdma_tx_slots = 1;
     b94:	81 e0       	ldi	r24, 0x01	; 1
     b96:	80 93 08 04 	sts	0x0408, r24
  return NRK_OK;
}
     b9a:	08 95       	ret

00000b9c <tdma_tx_reserve_set>:
  else
    return NRK_ERROR;
#else
  return NRK_ERROR;
#endif
}
     b9c:	8f ef       	ldi	r24, 0xFF	; 255
     b9e:	08 95       	ret

00000ba0 <tdma_tx_reserve_get>:
  else
    return 0;
#else
  return 0;
#endif
}
     ba0:	80 e0       	ldi	r24, 0x00	; 0
     ba2:	90 e0       	ldi	r25, 0x00	; 0
     ba4:	08 95       	ret

00000ba6 <tdma_set_rf_power>:

int8_t tdma_set_rf_power (uint8_t power)
{
  if (power > 31)
     ba6:	80 32       	cpi	r24, 0x20	; 32
     ba8:	20 f4       	brcc	.+8      	; 0xbb2 <tdma_set_rf_power+0xc>
    return NRK_ERROR;
  rf_tx_power (power);
     baa:	0e 94 c7 0c 	call	0x198e	; 0x198e <rf_tx_power>
  return NRK_OK;
     bae:	81 e0       	ldi	r24, 0x01	; 1
     bb0:	08 95       	ret
}

int8_t tdma_set_rf_power (uint8_t power)
{
  if (power > 31)
    return NRK_ERROR;
     bb2:	8f ef       	ldi	r24, 0xFF	; 255
  rf_tx_power (power);
  return NRK_OK;
}
     bb4:	08 95       	ret

00000bb6 <tdma_set_channel>:

int8_t tdma_set_channel (uint8_t chan)
{
  if (chan > 26)
     bb6:	8b 31       	cpi	r24, 0x1B	; 27
     bb8:	68 f4       	brcc	.+26     	; 0xbd4 <tdma_set_channel+0x1e>
     bba:	68 2f       	mov	r22, r24
    return NRK_ERROR;
  tdma_chan = chan;
     bbc:	80 93 fa 03 	sts	0x03FA, r24
//rf_init (&tdma_rfRxInfo, chan, 0xFFFF, 0x00000);
  rf_init (&tdma_rfRxInfo, chan, 0x2420, 0x1214);
     bc0:	24 e1       	ldi	r18, 0x14	; 20
     bc2:	32 e1       	ldi	r19, 0x12	; 18
     bc4:	40 e2       	ldi	r20, 0x20	; 32
     bc6:	54 e2       	ldi	r21, 0x24	; 36
     bc8:	8e e1       	ldi	r24, 0x1E	; 30
     bca:	96 e0       	ldi	r25, 0x06	; 6
     bcc:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <rf_init>
  return NRK_OK;
     bd0:	81 e0       	ldi	r24, 0x01	; 1
     bd2:	08 95       	ret
}

int8_t tdma_set_channel (uint8_t chan)
{
  if (chan > 26)
    return NRK_ERROR;
     bd4:	8f ef       	ldi	r24, 0xFF	; 255
  tdma_chan = chan;
//rf_init (&tdma_rfRxInfo, chan, 0xFFFF, 0x00000);
  rf_init (&tdma_rfRxInfo, chan, 0x2420, 0x1214);
  return NRK_OK;
}
     bd6:	08 95       	ret

00000bd8 <tdma_set_slot_len_ms>:

int8_t tdma_set_slot_len_ms (uint16_t len)
{
  tdma_slot_len_ms = len;
     bd8:	90 93 02 04 	sts	0x0402, r25
     bdc:	80 93 01 04 	sts	0x0401, r24
  _tdma_slot_time.nano_secs = len * NANOS_PER_MS;
     be0:	e0 ee       	ldi	r30, 0xE0	; 224
     be2:	f3 e0       	ldi	r31, 0x03	; 3
     be4:	dc 01       	movw	r26, r24
     be6:	20 e4       	ldi	r18, 0x40	; 64
     be8:	32 e4       	ldi	r19, 0x42	; 66
     bea:	4f e0       	ldi	r20, 0x0F	; 15
     bec:	50 e0       	ldi	r21, 0x00	; 0
     bee:	0e 94 15 32 	call	0x642a	; 0x642a <__muluhisi3>
     bf2:	64 83       	std	Z+4, r22	; 0x04
     bf4:	75 83       	std	Z+5, r23	; 0x05
     bf6:	86 83       	std	Z+6, r24	; 0x06
     bf8:	97 83       	std	Z+7, r25	; 0x07
  _tdma_slot_time.secs = 0;
     bfa:	10 82       	st	Z, r1
     bfc:	11 82       	std	Z+1, r1	; 0x01
     bfe:	12 82       	std	Z+2, r1	; 0x02
     c00:	13 82       	std	Z+3, r1	; 0x03
  return NRK_OK;
}
     c02:	81 e0       	ldi	r24, 0x01	; 1
     c04:	08 95       	ret

00000c06 <tdma_set_slots_per_cycle>:


int8_t tdma_set_slots_per_cycle (uint16_t slots_per_cycle)
{

  tdma_slots_per_cycle = slots_per_cycle;
     c06:	90 93 00 04 	sts	0x0400, r25
     c0a:	80 93 ff 03 	sts	0x03FF, r24
}
     c0e:	08 95       	ret

00000c10 <tdma_send>:

int8_t tdma_send (tdma_info * fd, uint8_t * buf, uint8_t len, uint8_t flags)
{
     c10:	cf 92       	push	r12
     c12:	df 92       	push	r13
     c14:	ef 92       	push	r14
     c16:	ff 92       	push	r15
     c18:	cf 93       	push	r28
     c1a:	df 93       	push	r29
     c1c:	00 d0       	rcall	.+0      	; 0xc1e <tdma_send+0xe>
     c1e:	cd b7       	in	r28, 0x3d	; 61
     c20:	de b7       	in	r29, 0x3e	; 62
     c22:	6c 01       	movw	r12, r24
     c24:	7b 01       	movw	r14, r22
  uint32_t mask;
  uint8_t i;

  if (tx_data_ready == 1)
     c26:	80 91 03 04 	lds	r24, 0x0403
     c2a:	81 30       	cpi	r24, 0x01	; 1
     c2c:	09 f4       	brne	.+2      	; 0xc30 <tdma_send+0x20>
     c2e:	8d c0       	rjmp	.+282    	; 0xd4a <tdma_send+0x13a>
    return NRK_ERROR;
  if (len == 0)
     c30:	44 23       	and	r20, r20
     c32:	09 f4       	brne	.+2      	; 0xc36 <tdma_send+0x26>
     c34:	8a c0       	rjmp	.+276    	; 0xd4a <tdma_send+0x13a>
    return NRK_ERROR;
  if (buf == NULL)
     c36:	61 15       	cp	r22, r1
     c38:	71 05       	cpc	r23, r1
     c3a:	09 f4       	brne	.+2      	; 0xc3e <tdma_send+0x2e>
     c3c:	86 c0       	rjmp	.+268    	; 0xd4a <tdma_send+0x13a>
    return NRK_ERROR;
  if (fd == NULL)
     c3e:	c1 14       	cp	r12, r1
     c40:	d1 04       	cpc	r13, r1
     c42:	09 f4       	brne	.+2      	; 0xc46 <tdma_send+0x36>
     c44:	82 c0       	rjmp	.+260    	; 0xd4a <tdma_send+0x13a>
    if (nrk_reserve_consume (tx_reserve) == NRK_ERROR) {
      return NRK_ERROR;
    }
  }
#endif
  if (flags == TDMA_BLOCKING)
     c46:	21 11       	cpse	r18, r1
     c48:	08 c0       	rjmp	.+16     	; 0xc5a <tdma_send+0x4a>
    nrk_signal_register (tdma_tx_pkt_done_signal);
     c4a:	80 91 32 09 	lds	r24, 0x0932
     c4e:	2a 83       	std	Y+2, r18	; 0x02
     c50:	49 83       	std	Y+1, r20	; 0x01
     c52:	0e 94 89 1f 	call	0x3f12	; 0x3f12 <nrk_signal_register>
     c56:	49 81       	ldd	r20, Y+1	; 0x01
     c58:	2a 81       	ldd	r18, Y+2	; 0x02

  tx_data_ready = 1;
     c5a:	81 e0       	ldi	r24, 0x01	; 1
     c5c:	80 93 03 04 	sts	0x0403, r24

  tdma_rfTxInfo.pPayload = tdma_tx_buf;
     c60:	81 e8       	ldi	r24, 0x81	; 129
     c62:	94 e0       	ldi	r25, 0x04	; 4
     c64:	90 93 e7 06 	sts	0x06E7, r25
     c68:	80 93 e6 06 	sts	0x06E6, r24
// Setup the header data
  tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = (fd->slot >> 8) & 0xff;
     c6c:	f6 01       	movw	r30, r12
     c6e:	81 81       	ldd	r24, Z+1	; 0x01
     c70:	80 93 82 04 	sts	0x0482, r24
  tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = (fd->slot & 0xff);
     c74:	80 81       	ld	r24, Z
     c76:	80 93 81 04 	sts	0x0481, r24
  tdma_rfTxInfo.pPayload[TDMA_DST_HIGH] = (fd->dst >> 8) & 0xff;
     c7a:	85 81       	ldd	r24, Z+5	; 0x05
     c7c:	96 81       	ldd	r25, Z+6	; 0x06
     c7e:	90 93 84 04 	sts	0x0484, r25
  tdma_rfTxInfo.pPayload[TDMA_DST_LOW] = (fd->dst & 0xff);
     c82:	80 93 83 04 	sts	0x0483, r24
//  tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = (fd->src >> 8) & 0xff;
  tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = (tdma_my_mac & 0xff);
     c86:	80 91 06 04 	lds	r24, 0x0406
     c8a:	80 93 86 04 	sts	0x0486, r24
  tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = (tdma_my_mac >> 8) & 0xff;
     c8e:	10 92 85 04 	sts	0x0485, r1
  fd->seq_num++;
     c92:	81 85       	ldd	r24, Z+9	; 0x09
     c94:	92 85       	ldd	r25, Z+10	; 0x0a
     c96:	01 96       	adiw	r24, 0x01	; 1
     c98:	92 87       	std	Z+10, r25	; 0x0a
     c9a:	81 87       	std	Z+9, r24	; 0x09
  tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_HIGH] = ((fd->seq_num>>8) & 0xff);
     c9c:	90 93 88 04 	sts	0x0488, r25
  tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_LOW] = (fd->seq_num & 0xff);
     ca0:	80 93 87 04 	sts	0x0487, r24
  tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_HIGH] = (fd->cycle_size >> 8) & 0xff;
     ca4:	83 81       	ldd	r24, Z+3	; 0x03
     ca6:	80 93 8a 04 	sts	0x048A, r24
  tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_LOW] = (fd->cycle_size & 0xff);
     caa:	82 81       	ldd	r24, Z+2	; 0x02
     cac:	80 93 89 04 	sts	0x0489, r24
  tdma_rfTxInfo.pPayload[TDMA_TTL] = tdma_ttl<<4 | tdma_ttl;
     cb0:	30 91 04 04 	lds	r19, 0x0404
     cb4:	f0 e1       	ldi	r31, 0x10	; 16
     cb6:	3f 9f       	mul	r19, r31
     cb8:	c0 01       	movw	r24, r0
     cba:	11 24       	eor	r1, r1
     cbc:	83 2b       	or	r24, r19
     cbe:	80 93 8b 04 	sts	0x048B, r24
     cc2:	5e 2d       	mov	r21, r14

// Copy the user payload to the back of the header
  for (i = 0; i < len; i++)
     cc4:	f7 01       	movw	r30, r14
     cc6:	8c e0       	ldi	r24, 0x0C	; 12
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	3e 2f       	mov	r19, r30
     ccc:	35 1b       	sub	r19, r21
     cce:	34 17       	cp	r19, r20
     cd0:	50 f4       	brcc	.+20     	; 0xce6 <tdma_send+0xd6>
    tdma_rfTxInfo.pPayload[i + TDMA_PCF_HEADER] = buf[i];
     cd2:	31 91       	ld	r19, Z+
     cd4:	a0 91 e6 06 	lds	r26, 0x06E6
     cd8:	b0 91 e7 06 	lds	r27, 0x06E7
     cdc:	a8 0f       	add	r26, r24
     cde:	b9 1f       	adc	r27, r25
     ce0:	3c 93       	st	X, r19
     ce2:	01 96       	adiw	r24, 0x01	; 1
     ce4:	f2 cf       	rjmp	.-28     	; 0xcca <tdma_send+0xba>
// Set packet length with header
  tdma_rfTxInfo.length = len + TDMA_PCF_HEADER;
     ce6:	44 5f       	subi	r20, 0xF4	; 244
     ce8:	40 93 e5 06 	sts	0x06E5, r20
#ifdef DEBUG
  nrk_kprintf (PSTR ("Waiting for tx done signal\r\n"));
#endif

  if (flags == TDMA_BLOCKING) {
     cec:	21 11       	cpse	r18, r1
     cee:	2b c0       	rjmp	.+86     	; 0xd46 <tdma_send+0x136>
    mask = nrk_event_wait (SIG (tdma_tx_pkt_done_signal));
     cf0:	81 e0       	ldi	r24, 0x01	; 1
     cf2:	90 e0       	ldi	r25, 0x00	; 0
     cf4:	a0 e0       	ldi	r26, 0x00	; 0
     cf6:	b0 e0       	ldi	r27, 0x00	; 0
     cf8:	bc 01       	movw	r22, r24
     cfa:	cd 01       	movw	r24, r26
     cfc:	00 90 32 09 	lds	r0, 0x0932
     d00:	04 c0       	rjmp	.+8      	; 0xd0a <tdma_send+0xfa>
     d02:	66 0f       	add	r22, r22
     d04:	77 1f       	adc	r23, r23
     d06:	88 1f       	adc	r24, r24
     d08:	99 1f       	adc	r25, r25
     d0a:	0a 94       	dec	r0
     d0c:	d2 f7       	brpl	.-12     	; 0xd02 <tdma_send+0xf2>
     d0e:	0e 94 2c 20 	call	0x4058	; 0x4058 <nrk_event_wait>
     d12:	6b 01       	movw	r12, r22
     d14:	7c 01       	movw	r14, r24
    if (mask == 0)
     d16:	61 15       	cp	r22, r1
     d18:	71 05       	cpc	r23, r1
     d1a:	81 05       	cpc	r24, r1
     d1c:	91 05       	cpc	r25, r1
     d1e:	21 f4       	brne	.+8      	; 0xd28 <tdma_send+0x118>
      nrk_kprintf (PSTR ("TDMA TX: Error calling event wait\r\n"));
     d20:	88 ea       	ldi	r24, 0xA8	; 168
     d22:	92 e0       	ldi	r25, 0x02	; 2
     d24:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
    if ((mask & SIG (tdma_tx_pkt_done_signal)) == 0)
     d28:	00 90 32 09 	lds	r0, 0x0932
     d2c:	04 c0       	rjmp	.+8      	; 0xd36 <tdma_send+0x126>
     d2e:	f6 94       	lsr	r15
     d30:	e7 94       	ror	r14
     d32:	d7 94       	ror	r13
     d34:	c7 94       	ror	r12
     d36:	0a 94       	dec	r0
     d38:	d2 f7       	brpl	.-12     	; 0xd2e <tdma_send+0x11e>
     d3a:	c0 fc       	sbrc	r12, 0
     d3c:	04 c0       	rjmp	.+8      	; 0xd46 <tdma_send+0x136>
      nrk_kprintf (PSTR ("TDMA TX: Woke up on wrong signal\r\n"));
     d3e:	85 e8       	ldi	r24, 0x85	; 133
     d40:	92 e0       	ldi	r25, 0x02	; 2
     d42:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
    return NRK_OK;
     d46:	81 e0       	ldi	r24, 0x01	; 1
     d48:	01 c0       	rjmp	.+2      	; 0xd4c <tdma_send+0x13c>
{
  uint32_t mask;
  uint8_t i;

  if (tx_data_ready == 1)
    return NRK_ERROR;
     d4a:	8f ef       	ldi	r24, 0xFF	; 255
      nrk_kprintf (PSTR ("TDMA TX: Woke up on wrong signal\r\n"));
    return NRK_OK;
  }

  return NRK_OK;
}
     d4c:	0f 90       	pop	r0
     d4e:	0f 90       	pop	r0
     d50:	df 91       	pop	r29
     d52:	cf 91       	pop	r28
     d54:	ff 90       	pop	r15
     d56:	ef 90       	pop	r14
     d58:	df 90       	pop	r13
     d5a:	cf 90       	pop	r12
     d5c:	08 95       	ret

00000d5e <tdma_recv>:

int8_t tdma_recv (tdma_info * fd, uint8_t * buf, uint8_t * len, uint8_t flags)
{
     d5e:	8f 92       	push	r8
     d60:	9f 92       	push	r9
     d62:	af 92       	push	r10
     d64:	bf 92       	push	r11
     d66:	cf 92       	push	r12
     d68:	df 92       	push	r13
     d6a:	ef 92       	push	r14
     d6c:	ff 92       	push	r15
     d6e:	0f 93       	push	r16
     d70:	1f 93       	push	r17
     d72:	cf 93       	push	r28
     d74:	df 93       	push	r29
     d76:	1f 92       	push	r1
     d78:	cd b7       	in	r28, 0x3d	; 61
     d7a:	de b7       	in	r29, 0x3e	; 62
     d7c:	4c 01       	movw	r8, r24
     d7e:	8b 01       	movw	r16, r22
     d80:	5a 01       	movw	r10, r20
     d82:	80 91 fc 03 	lds	r24, 0x03FC
  nrk_sig_mask_t event;
  uint8_t i;
  if (flags == TDMA_BLOCKING) {
     d86:	21 11       	cpse	r18, r1
     d88:	1c c0       	rjmp	.+56     	; 0xdc2 <tdma_recv+0x64>
    if (tdma_rx_buf_empty == 1) {
     d8a:	81 30       	cpi	r24, 0x01	; 1
     d8c:	f1 f4       	brne	.+60     	; 0xdca <tdma_recv+0x6c>
      nrk_signal_register (tdma_rx_pkt_signal);
     d8e:	80 91 31 09 	lds	r24, 0x0931
     d92:	29 83       	std	Y+1, r18	; 0x01
     d94:	0e 94 89 1f 	call	0x3f12	; 0x3f12 <nrk_signal_register>
      event = nrk_event_wait (SIG (tdma_rx_pkt_signal));
     d98:	81 e0       	ldi	r24, 0x01	; 1
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	a0 e0       	ldi	r26, 0x00	; 0
     d9e:	b0 e0       	ldi	r27, 0x00	; 0
     da0:	bc 01       	movw	r22, r24
     da2:	cd 01       	movw	r24, r26
     da4:	00 90 31 09 	lds	r0, 0x0931
     da8:	04 c0       	rjmp	.+8      	; 0xdb2 <tdma_recv+0x54>
     daa:	66 0f       	add	r22, r22
     dac:	77 1f       	adc	r23, r23
     dae:	88 1f       	adc	r24, r24
     db0:	99 1f       	adc	r25, r25
     db2:	0a 94       	dec	r0
     db4:	d2 f7       	brpl	.-12     	; 0xdaa <tdma_recv+0x4c>
     db6:	0e 94 2c 20 	call	0x4058	; 0x4058 <nrk_event_wait>
     dba:	6b 01       	movw	r12, r22
     dbc:	7c 01       	movw	r14, r24
     dbe:	29 81       	ldd	r18, Y+1	; 0x01
     dc0:	04 c0       	rjmp	.+8      	; 0xdca <tdma_recv+0x6c>
    }
  }
  else if (tdma_rx_buf_empty == 1)
     dc2:	81 30       	cpi	r24, 0x01	; 1
     dc4:	11 f4       	brne	.+4      	; 0xdca <tdma_recv+0x6c>
    return NRK_ERROR;
     dc6:	8f ef       	ldi	r24, 0xFF	; 255
     dc8:	7c c0       	rjmp	.+248    	; 0xec2 <tdma_recv+0x164>

  if (tdma_rfRxInfo.length < TDMA_PCF_HEADER)
     dca:	80 91 21 06 	lds	r24, 0x0621
     dce:	8c 30       	cpi	r24, 0x0C	; 12
     dd0:	d4 f3       	brlt	.-12     	; 0xdc6 <tdma_recv+0x68>
    return NRK_ERROR;
  // Set the length
  *len = (uint8_t) (tdma_rfRxInfo.length - TDMA_PCF_HEADER);
     dd2:	8c 50       	subi	r24, 0x0C	; 12
     dd4:	d5 01       	movw	r26, r10
     dd6:	8c 93       	st	X, r24
  // Copy the payload data
  for (i = 0; i < *len; i++)
     dd8:	80 e0       	ldi	r24, 0x00	; 0
     dda:	f5 01       	movw	r30, r10
     ddc:	90 81       	ld	r25, Z
     dde:	89 17       	cp	r24, r25
     de0:	78 f4       	brcc	.+30     	; 0xe00 <tdma_recv+0xa2>
    buf[i] = tdma_rfRxInfo.pPayload[i + TDMA_PCF_HEADER];
     de2:	48 2f       	mov	r20, r24
     de4:	50 e0       	ldi	r21, 0x00	; 0
     de6:	e0 91 23 06 	lds	r30, 0x0623
     dea:	f0 91 24 06 	lds	r31, 0x0624
     dee:	e4 0f       	add	r30, r20
     df0:	f5 1f       	adc	r31, r21
     df2:	94 85       	ldd	r25, Z+12	; 0x0c
     df4:	f8 01       	movw	r30, r16
     df6:	e4 0f       	add	r30, r20
     df8:	f5 1f       	adc	r31, r21
     dfa:	90 83       	st	Z, r25
  if (tdma_rfRxInfo.length < TDMA_PCF_HEADER)
    return NRK_ERROR;
  // Set the length
  *len = (uint8_t) (tdma_rfRxInfo.length - TDMA_PCF_HEADER);
  // Copy the payload data
  for (i = 0; i < *len; i++)
     dfc:	8f 5f       	subi	r24, 0xFF	; 255
     dfe:	ed cf       	rjmp	.-38     	; 0xdda <tdma_recv+0x7c>
    buf[i] = tdma_rfRxInfo.pPayload[i + TDMA_PCF_HEADER];

  // Fill the information struct
  fd->rssi = tdma_rfRxInfo.rssi;
     e00:	80 91 26 06 	lds	r24, 0x0626
     e04:	99 27       	eor	r25, r25
     e06:	87 fd       	sbrc	r24, 7
     e08:	90 95       	com	r25
     e0a:	d4 01       	movw	r26, r8
     e0c:	1e 96       	adiw	r26, 0x0e	; 14
     e0e:	9c 93       	st	X, r25
     e10:	8e 93       	st	-X, r24
     e12:	1d 97       	sbiw	r26, 0x0d	; 13
  fd->actualRssi = tdma_rfRxInfo.actualRssi;
     e14:	80 91 27 06 	lds	r24, 0x0627
     e18:	1f 96       	adiw	r26, 0x0f	; 15
     e1a:	8c 93       	st	X, r24
     e1c:	1f 97       	sbiw	r26, 0x0f	; 15
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
     e1e:	80 91 28 06 	lds	r24, 0x0628
     e22:	50 96       	adiw	r26, 0x10	; 16
     e24:	8c 93       	st	X, r24
     e26:	50 97       	sbiw	r26, 0x10	; 16
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
     e28:	80 91 29 06 	lds	r24, 0x0629
     e2c:	51 96       	adiw	r26, 0x11	; 17
     e2e:	8c 93       	st	X, r24
     e30:	51 97       	sbiw	r26, 0x11	; 17
  fd->src =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
     e32:	e0 91 23 06 	lds	r30, 0x0623
     e36:	f0 91 24 06 	lds	r31, 0x0624
     e3a:	85 81       	ldd	r24, Z+5	; 0x05
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     e3e:	98 2f       	mov	r25, r24
     e40:	88 27       	eor	r24, r24
     e42:	34 81       	ldd	r19, Z+4	; 0x04
     e44:	83 2b       	or	r24, r19
  // Fill the information struct
  fd->rssi = tdma_rfRxInfo.rssi;
  fd->actualRssi = tdma_rfRxInfo.actualRssi;
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
  fd->src =
     e46:	18 96       	adiw	r26, 0x08	; 8
     e48:	9c 93       	st	X, r25
     e4a:	8e 93       	st	-X, r24
     e4c:	17 97       	sbiw	r26, 0x07	; 7
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
     e4e:	83 81       	ldd	r24, Z+3	; 0x03
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	98 2f       	mov	r25, r24
     e54:	88 27       	eor	r24, r24
     e56:	32 81       	ldd	r19, Z+2	; 0x02
     e58:	83 2b       	or	r24, r19
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
  fd->src =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
     e5a:	16 96       	adiw	r26, 0x06	; 6
     e5c:	9c 93       	st	X, r25
     e5e:	8e 93       	st	-X, r24
     e60:	15 97       	sbiw	r26, 0x05	; 5
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
     e62:	81 81       	ldd	r24, Z+1	; 0x01
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	98 2f       	mov	r25, r24
     e68:	88 27       	eor	r24, r24
     e6a:	30 81       	ld	r19, Z
     e6c:	83 2b       	or	r24, r19
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
     e6e:	11 96       	adiw	r26, 0x01	; 1
     e70:	9c 93       	st	X, r25
     e72:	8e 93       	st	-X, r24
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    ((uint16_t) tdma_rfRxInfo.
     e74:	87 81       	ldd	r24, Z+7	; 0x07
     e76:	90 e0       	ldi	r25, 0x00	; 0
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
     e78:	98 2f       	mov	r25, r24
     e7a:	88 27       	eor	r24, r24
     e7c:	36 81       	ldd	r19, Z+6	; 0x06
     e7e:	83 2b       	or	r24, r19
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
     e80:	1a 96       	adiw	r26, 0x0a	; 10
     e82:	9c 93       	st	X, r25
     e84:	8e 93       	st	-X, r24
     e86:	19 97       	sbiw	r26, 0x09	; 9
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SEQ_NUM_LOW];
  fd->cycle_size =
    ((uint16_t) tdma_rfRxInfo.
     e88:	81 85       	ldd	r24, Z+9	; 0x09
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
     e8c:	98 2f       	mov	r25, r24
     e8e:	88 27       	eor	r24, r24
     e90:	30 85       	ldd	r19, Z+8	; 0x08
     e92:	83 2b       	or	r24, r19
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SEQ_NUM_LOW];
  fd->cycle_size =
     e94:	13 96       	adiw	r26, 0x03	; 3
     e96:	9c 93       	st	X, r25
     e98:	8e 93       	st	-X, r24
     e9a:	12 97       	sbiw	r26, 0x02	; 2
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_CYCLE_SIZE_LOW];

  fd->ttl= (uint8_t) tdma_rfRxInfo.pPayload[TDMA_TTL]; 
     e9c:	82 85       	ldd	r24, Z+10	; 0x0a
     e9e:	1c 96       	adiw	r26, 0x0c	; 12
     ea0:	8c 93       	st	X, r24


  // Check if it was a time out instead of packet RX signal
  if (flags == TDMA_BLOCKING)
     ea2:	21 11       	cpse	r18, r1
     ea4:	0b c0       	rjmp	.+22     	; 0xebc <tdma_recv+0x15e>
    if ((event & SIG (tdma_rx_pkt_signal)) == 0)
     ea6:	00 90 31 09 	lds	r0, 0x0931
     eaa:	04 c0       	rjmp	.+8      	; 0xeb4 <tdma_recv+0x156>
     eac:	f6 94       	lsr	r15
     eae:	e7 94       	ror	r14
     eb0:	d7 94       	ror	r13
     eb2:	c7 94       	ror	r12
     eb4:	0a 94       	dec	r0
     eb6:	d2 f7       	brpl	.-12     	; 0xeac <tdma_recv+0x14e>
     eb8:	c0 fe       	sbrs	r12, 0
     eba:	85 cf       	rjmp	.-246    	; 0xdc6 <tdma_recv+0x68>
      return NRK_ERROR;

  // Set the buffer as empty
  tdma_rx_buf_empty = 1;
     ebc:	81 e0       	ldi	r24, 0x01	; 1
     ebe:	80 93 fc 03 	sts	0x03FC, r24
  return NRK_OK;

}
     ec2:	0f 90       	pop	r0
     ec4:	df 91       	pop	r29
     ec6:	cf 91       	pop	r28
     ec8:	1f 91       	pop	r17
     eca:	0f 91       	pop	r16
     ecc:	ff 90       	pop	r15
     ece:	ef 90       	pop	r14
     ed0:	df 90       	pop	r13
     ed2:	cf 90       	pop	r12
     ed4:	bf 90       	pop	r11
     ed6:	af 90       	pop	r10
     ed8:	9f 90       	pop	r9
     eda:	8f 90       	pop	r8
     edc:	08 95       	ret

00000ede <tdma_rx_pkt_set_buffer>:


int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
     ede:	00 97       	sbiw	r24, 0x00	; 0
     ee0:	51 f0       	breq	.+20     	; 0xef6 <tdma_rx_pkt_set_buffer+0x18>
    return NRK_ERROR;
  tdma_rfRxInfo.pPayload = buf;
     ee2:	90 93 24 06 	sts	0x0624, r25
     ee6:	80 93 23 06 	sts	0x0623, r24
  tdma_rfRxInfo.max_length = size;
     eea:	60 93 22 06 	sts	0x0622, r22
  tdma_rx_buf_empty = 1;
     eee:	81 e0       	ldi	r24, 0x01	; 1
     ef0:	80 93 fc 03 	sts	0x03FC, r24
  return NRK_OK;
     ef4:	08 95       	ret


int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    return NRK_ERROR;
     ef6:	8f ef       	ldi	r24, 0xFF	; 255
  tdma_rfRxInfo.pPayload = buf;
  tdma_rfRxInfo.max_length = size;
  tdma_rx_buf_empty = 1;
  return NRK_OK;
}
     ef8:	08 95       	ret

00000efa <tdma_ttl_set>:

void tdma_ttl_set(uint8_t ttl)
{
tdma_ttl=ttl;
     efa:	80 93 04 04 	sts	0x0404, r24
     efe:	08 95       	ret

00000f00 <tdma_init>:
}

int8_t tdma_init (uint8_t mode, uint8_t chan, uint16_t my_mac)
{
     f00:	0f 93       	push	r16
     f02:	1f 93       	push	r17
     f04:	cf 93       	push	r28
     f06:	df 93       	push	r29
     f08:	16 2f       	mov	r17, r22
     f0a:	d4 2f       	mov	r29, r20
     f0c:	05 2f       	mov	r16, r21
  tx_reserve = -1;
     f0e:	9f ef       	ldi	r25, 0xFF	; 255
     f10:	90 93 d7 03 	sts	0x03D7, r25
  tdma_rx_failure_cnt = 0;
     f14:	10 92 d6 03 	sts	0x03D6, r1
     f18:	10 92 d5 03 	sts	0x03D5, r1
  tdma_mode = mode;
     f1c:	80 93 05 04 	sts	0x0405, r24
  tdma_tx_slots = 0;
     f20:	10 92 08 04 	sts	0x0408, r1
  tdma_ttl=TDMA_DEFAULT_TTL;
     f24:	83 e0       	ldi	r24, 0x03	; 3
     f26:	80 93 04 04 	sts	0x0404, r24
  sync_status=0;
     f2a:	10 92 d4 03 	sts	0x03D4, r1
    nrk_gpio_direction(NRK_MOSI,NRK_PIN_OUTPUT);
    nrk_gpio_direction(NRK_MISO,NRK_PIN_OUTPUT);
  #endif


  tdma_slots_per_cycle = TDMA_DEFAULT_SLOTS_PER_CYCLE;
     f2e:	80 e0       	ldi	r24, 0x00	; 0
     f30:	94 e0       	ldi	r25, 0x04	; 4
     f32:	90 93 00 04 	sts	0x0400, r25
     f36:	80 93 ff 03 	sts	0x03FF, r24

  _tdma_slot_time.nano_secs = TDMA_DEFAULT_SLOT_MS * NANOS_PER_MS;
     f3a:	80 e8       	ldi	r24, 0x80	; 128
     f3c:	96 e9       	ldi	r25, 0x96	; 150
     f3e:	a8 e9       	ldi	r26, 0x98	; 152
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	80 93 e4 03 	sts	0x03E4, r24
     f46:	90 93 e5 03 	sts	0x03E5, r25
     f4a:	a0 93 e6 03 	sts	0x03E6, r26
     f4e:	b0 93 e7 03 	sts	0x03E7, r27
  _tdma_slot_time.secs = 0;
     f52:	10 92 e0 03 	sts	0x03E0, r1
     f56:	10 92 e1 03 	sts	0x03E1, r1
     f5a:	10 92 e2 03 	sts	0x03E2, r1
     f5e:	10 92 e3 03 	sts	0x03E3, r1

  tdma_rx_pkt_signal = nrk_signal_create ();
     f62:	0e 94 79 1e 	call	0x3cf2	; 0x3cf2 <nrk_signal_create>
     f66:	c8 2f       	mov	r28, r24
     f68:	80 93 31 09 	sts	0x0931, r24
  if (tdma_rx_pkt_signal == NRK_ERROR) {
     f6c:	8f 3f       	cpi	r24, 0xFF	; 255
     f6e:	19 f4       	brne	.+6      	; 0xf76 <tdma_init+0x76>
    nrk_kprintf (PSTR ("TDMA ERROR: creating rx signal failed\r\n"));
     f70:	8d e5       	ldi	r24, 0x5D	; 93
     f72:	92 e0       	ldi	r25, 0x02	; 2
     f74:	09 c0       	rjmp	.+18     	; 0xf88 <tdma_init+0x88>
    nrk_kernel_error_add (NRK_SIGNAL_CREATE_ERROR, nrk_cur_task_TCB->task_ID);
    return NRK_ERROR;
  }
  tdma_tx_pkt_done_signal = nrk_signal_create ();
     f76:	0e 94 79 1e 	call	0x3cf2	; 0x3cf2 <nrk_signal_create>
     f7a:	c8 2f       	mov	r28, r24
     f7c:	80 93 32 09 	sts	0x0932, r24
  if (tdma_tx_pkt_done_signal == NRK_ERROR) {
     f80:	8f 3f       	cpi	r24, 0xFF	; 255
     f82:	69 f4       	brne	.+26     	; 0xf9e <tdma_init+0x9e>
    nrk_kprintf (PSTR ("TDMA ERROR: creating tx signal failed\r\n"));
     f84:	85 e3       	ldi	r24, 0x35	; 53
     f86:	92 e0       	ldi	r25, 0x02	; 2
     f88:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
    nrk_kernel_error_add (NRK_SIGNAL_CREATE_ERROR, nrk_cur_task_TCB->task_ID);
     f8c:	e0 91 8c 0b 	lds	r30, 0x0B8C
     f90:	f0 91 8d 0b 	lds	r31, 0x0B8D
     f94:	60 85       	ldd	r22, Z+8	; 0x08
     f96:	8e e0       	ldi	r24, 0x0E	; 14
     f98:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
    return NRK_ERROR;
     f9c:	2d c0       	rjmp	.+90     	; 0xff8 <tdma_init+0xf8>
  }
  tdma_enable_signal = nrk_signal_create ();
     f9e:	0e 94 79 1e 	call	0x3cf2	; 0x3cf2 <nrk_signal_create>
     fa2:	c8 2f       	mov	r28, r24
     fa4:	80 93 cc 09 	sts	0x09CC, r24
  if (tdma_enable_signal == NRK_ERROR) {
     fa8:	8f 3f       	cpi	r24, 0xFF	; 255
     faa:	19 f4       	brne	.+6      	; 0xfb2 <tdma_init+0xb2>
    nrk_kprintf (PSTR ("TDMA ERROR: creating enable signal failed\r\n"));
     fac:	89 e0       	ldi	r24, 0x09	; 9
     fae:	92 e0       	ldi	r25, 0x02	; 2
     fb0:	eb cf       	rjmp	.-42     	; 0xf88 <tdma_init+0x88>

int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    return NRK_ERROR;
  tdma_rfRxInfo.pPayload = buf;
     fb2:	81 e1       	ldi	r24, 0x11	; 17
     fb4:	94 e0       	ldi	r25, 0x04	; 4
     fb6:	90 93 24 06 	sts	0x0624, r25
     fba:	80 93 23 06 	sts	0x0623, r24
  tdma_rfRxInfo.max_length = size;
     fbe:	80 e7       	ldi	r24, 0x70	; 112
     fc0:	80 93 22 06 	sts	0x0622, r24
  }


  // Set the one main rx buffer
  tdma_rx_pkt_set_buffer (tdma_rx_buf, TDMA_MAX_PKT_SIZE);
  tdma_rx_buf_empty = 1;
     fc4:	c1 e0       	ldi	r28, 0x01	; 1
     fc6:	c0 93 fc 03 	sts	0x03FC, r28
  tx_data_ready = 0;
     fca:	10 92 03 04 	sts	0x0403, r1


  // Setup the radio 
  rf_init (&tdma_rfRxInfo, chan, 0xffff, my_mac);
     fce:	2d 2f       	mov	r18, r29
     fd0:	30 2f       	mov	r19, r16
     fd2:	4f ef       	ldi	r20, 0xFF	; 255
     fd4:	5f ef       	ldi	r21, 0xFF	; 255
     fd6:	61 2f       	mov	r22, r17
     fd8:	8e e1       	ldi	r24, 0x1E	; 30
     fda:	96 e0       	ldi	r25, 0x06	; 6
     fdc:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <rf_init>
  tdma_chan = chan;
     fe0:	10 93 fa 03 	sts	0x03FA, r17
  tdma_my_mac = my_mac;
     fe4:	d0 93 06 04 	sts	0x0406, r29

  //FASTSPI_SETREG (CC2420_RSSI, 0xE580); // CCA THR=-25
  //FASTSPI_SETREG (CC2420_TXCTRL, 0x80FF);       // TX TURNAROUND = 128 us
  //FASTSPI_SETREG (CC2420_RXCTRL1, 0x0A56);
  // default cca thresh of -45
  rf_set_cca_thresh (-45);
     fe8:	83 ed       	ldi	r24, 0xD3	; 211
     fea:	9f ef       	ldi	r25, 0xFF	; 255
     fec:	0e 94 fa 0f 	call	0x1ff4	; 0x1ff4 <rf_set_cca_thresh>

  asm volatile ("":::"memory");
  tdma_running = 1;
     ff0:	c0 93 fb 03 	sts	0x03FB, r28
  tdma_is_enabled = 1;
     ff4:	c0 93 f9 03 	sts	0x03F9, r28
  return NRK_OK;
}
     ff8:	8c 2f       	mov	r24, r28
     ffa:	df 91       	pop	r29
     ffc:	cf 91       	pop	r28
     ffe:	1f 91       	pop	r17
    1000:	0f 91       	pop	r16
    1002:	08 95       	ret

00001004 <tdma_get_rx_pkt_signal>:


nrk_sig_t tdma_get_rx_pkt_signal ()
{
  nrk_signal_register (tdma_rx_pkt_signal);
    1004:	80 91 31 09 	lds	r24, 0x0931
    1008:	0e 94 89 1f 	call	0x3f12	; 0x3f12 <nrk_signal_register>
  return (tdma_rx_pkt_signal);
}
    100c:	80 91 31 09 	lds	r24, 0x0931
    1010:	08 95       	ret

00001012 <tdma_get_tx_done_signal>:

nrk_sig_t tdma_get_tx_done_signal ()
{
  nrk_signal_register (tdma_tx_pkt_done_signal);
    1012:	80 91 32 09 	lds	r24, 0x0932
    1016:	0e 94 89 1f 	call	0x3f12	; 0x3f12 <nrk_signal_register>
  return (tdma_tx_pkt_done_signal);
}
    101a:	80 91 32 09 	lds	r24, 0x0932
    101e:	08 95       	ret

00001020 <tdma_rx_pkt_get>:


uint8_t *tdma_rx_pkt_get (uint8_t * len, int8_t * rssi)
{

  if (tdma_rx_buf_empty == 1) {
    1020:	20 91 fc 03 	lds	r18, 0x03FC
    1024:	21 30       	cpi	r18, 0x01	; 1
    1026:	39 f4       	brne	.+14     	; 0x1036 <tdma_rx_pkt_get+0x16>
    *len = 0;
    1028:	fc 01       	movw	r30, r24
    102a:	10 82       	st	Z, r1
    *rssi = 0;
    102c:	fb 01       	movw	r30, r22
    102e:	10 82       	st	Z, r1
    return NULL;
    1030:	80 e0       	ldi	r24, 0x00	; 0
    1032:	90 e0       	ldi	r25, 0x00	; 0
    1034:	08 95       	ret
  }
  *len = tdma_rfRxInfo.length;
    1036:	20 91 21 06 	lds	r18, 0x0621
    103a:	fc 01       	movw	r30, r24
    103c:	20 83       	st	Z, r18
  *rssi = tdma_rfRxInfo.rssi;
    103e:	80 91 26 06 	lds	r24, 0x0626
    1042:	fb 01       	movw	r30, r22
    1044:	80 83       	st	Z, r24
  return tdma_rfRxInfo.pPayload;
    1046:	80 91 23 06 	lds	r24, 0x0623
    104a:	90 91 24 06 	lds	r25, 0x0624
}
    104e:	08 95       	ret

00001050 <tdma_rx_pkt_release>:


int8_t tdma_rx_pkt_release(void)
{
    tdma_rx_buf_empty=1;
    1050:	81 e0       	ldi	r24, 0x01	; 1
    1052:	80 93 fc 03 	sts	0x03FC, r24
return NRK_OK;
}
    1056:	08 95       	ret

00001058 <tdma_disable>:


void tdma_disable ()
{
  tdma_is_enabled = 0;
    1058:	10 92 f9 03 	sts	0x03F9, r1
  rf_power_down ();
    105c:	0c 94 88 0c 	jmp	0x1910	; 0x1910 <rf_power_down>

00001060 <tdma_enable>:
}

void tdma_enable ()
{
  tdma_is_enabled = 1;
    1060:	81 e0       	ldi	r24, 0x01	; 1
    1062:	80 93 f9 03 	sts	0x03F9, r24
  rf_power_up ();
    1066:	0e 94 ae 0c 	call	0x195c	; 0x195c <rf_power_up>
  nrk_event_signal (tdma_enable_signal);
    106a:	80 91 cc 09 	lds	r24, 0x09CC
    106e:	0c 94 bb 1f 	jmp	0x3f76	; 0x3f76 <nrk_event_signal>

00001072 <tdma_wakeup>:

}

void tdma_wakeup()
{
tdma_wakeup_flag=1;
    1072:	81 e0       	ldi	r24, 0x01	; 1
    1074:	80 93 14 06 	sts	0x0614, r24
    1078:	08 95       	ret

0000107a <tdma_started>:

}

int8_t tdma_started ()
{
  return tdma_running;
    107a:	80 91 fb 03 	lds	r24, 0x03FB
}
    107e:	08 95       	ret

00001080 <_tdma_rx_master>:
{
  int8_t v, i;
  static uint8_t cnt=0;
  v = 0;
  
  if (tdma_rx_buf_empty != 1) {
    1080:	80 91 fc 03 	lds	r24, 0x03FC
    1084:	81 30       	cpi	r24, 0x01	; 1
    1086:	99 f0       	breq	.+38     	; 0x10ae <_tdma_rx_master+0x2e>
    rf_rx_off();
    1088:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <rf_rx_off>
    rf_rx_on();
    108c:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <rf_rx_on>
    cnt++;
    1090:	80 91 d1 03 	lds	r24, 0x03D1
    1094:	8f 5f       	subi	r24, 0xFF	; 255
    1096:	80 93 d1 03 	sts	0x03D1, r24
    // catch annoying race condition, FIXME: why does this really happen?
    if(cnt>2){ tdma_rx_buf_empty=0;
    109a:	83 30       	cpi	r24, 0x03	; 3
    109c:	30 f0       	brcs	.+12     	; 0x10aa <_tdma_rx_master+0x2a>
    109e:	10 92 fc 03 	sts	0x03FC, r1
          nrk_event_signal (tdma_rx_pkt_signal);
    10a2:	80 91 31 09 	lds	r24, 0x0931
    10a6:	0e 94 bb 1f 	call	0x3f76	; 0x3f76 <nrk_event_signal>
	}
    return NRK_ERROR;
    10aa:	8f ef       	ldi	r24, 0xFF	; 255
    10ac:	08 95       	ret
    }
cnt=0;
    10ae:	10 92 d1 03 	sts	0x03D1, r1
  #ifdef GPIO_DEBUG
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    10b2:	0e 94 83 0e 	call	0x1d06	; 0x1d06 <rf_rx_packet_nonblock>
      if (v == 1) {
    10b6:	81 30       	cpi	r24, 0x01	; 1
    10b8:	91 f5       	brne	.+100    	; 0x111e <_tdma_rx_master+0x9e>
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
    10ba:	60 91 21 06 	lds	r22, 0x0621
    10be:	6d 30       	cpi	r22, 0x0D	; 13
    10c0:	6c f1       	brlt	.+90     	; 0x111c <_tdma_rx_master+0x9c>
	if(_tdma_aes_enabled)
    10c2:	80 91 07 04 	lds	r24, 0x0407
    10c6:	81 11       	cpse	r24, r1
    10c8:	07 c0       	rjmp	.+14     	; 0x10d8 <_tdma_rx_master+0x58>
   		 	nrk_gpio_clr(NRK_MISO);
  		#endif
			return NRK_ERROR; 
		}
	 }
	  tdma_rx_buf_empty = 0;
    10ca:	10 92 fc 03 	sts	0x03FC, r1
          nrk_event_signal (tdma_rx_pkt_signal);
    10ce:	80 91 31 09 	lds	r24, 0x0931
    10d2:	0e 94 bb 1f 	call	0x3f76	; 0x3f76 <nrk_event_signal>
    10d6:	22 c0       	rjmp	.+68     	; 0x111c <_tdma_rx_master+0x9c>
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
    10d8:	80 91 23 06 	lds	r24, 0x0623
    10dc:	90 91 24 06 	lds	r25, 0x0624
    10e0:	0e 94 59 11 	call	0x22b2	; 0x22b2 <aes_decrypt>
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    10e4:	80 91 23 06 	lds	r24, 0x0623
    10e8:	90 91 24 06 	lds	r25, 0x0624
    10ec:	20 91 21 06 	lds	r18, 0x0621
    10f0:	82 0f       	add	r24, r18
    10f2:	91 1d       	adc	r25, r1
    10f4:	27 fd       	sbrc	r18, 7
    10f6:	9a 95       	dec	r25
    10f8:	fc 01       	movw	r30, r24
    10fa:	31 97       	sbiw	r30, 0x01	; 1
    10fc:	20 81       	ld	r18, Z
    10fe:	2a 3c       	cpi	r18, 0xCA	; 202
    1100:	a1 f6       	brne	.-88     	; 0x10aa <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    1102:	31 97       	sbiw	r30, 0x01	; 1
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    1104:	20 81       	ld	r18, Z
    1106:	2e 3f       	cpi	r18, 0xFE	; 254
    1108:	81 f6       	brne	.-96     	; 0x10aa <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    110a:	31 97       	sbiw	r30, 0x01	; 1
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    110c:	20 81       	ld	r18, Z
    110e:	2e 3b       	cpi	r18, 0xBE	; 190
    1110:	61 f6       	brne	.-104    	; 0x10aa <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-4]!= 0xEF ) 
    1112:	31 97       	sbiw	r30, 0x01	; 1
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    1114:	80 81       	ld	r24, Z
    1116:	8f 3e       	cpi	r24, 0xEF	; 239
    1118:	c1 f2       	breq	.-80     	; 0x10ca <_tdma_rx_master+0x4a>
    111a:	c7 cf       	rjmp	.-114    	; 0x10aa <_tdma_rx_master+0x2a>
//  if (rf_rx_check_fifop () == 1) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
    111c:	81 e0       	ldi	r24, 0x01	; 1
  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MISO);
  #endif

  return v;
}
    111e:	08 95       	ret

00001120 <_tdma_rx>:


int8_t _tdma_rx ()
{
    1120:	cf 93       	push	r28
    1122:	df 93       	push	r29
  int8_t v, i;
  v = 0;

  if (tdma_rx_buf_empty != 1)
    1124:	80 91 fc 03 	lds	r24, 0x03FC
    1128:	81 30       	cpi	r24, 0x01	; 1
    112a:	11 f0       	breq	.+4      	; 0x1130 <_tdma_rx+0x10>
    return NRK_ERROR;
    112c:	8f ef       	ldi	r24, 0xFF	; 255
    112e:	40 c0       	rjmp	.+128    	; 0x11b0 <_tdma_rx+0x90>
    1130:	d4 e6       	ldi	r29, 0x64	; 100
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
    for (i = 0; i < 100; i++) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    1132:	0e 94 83 0e 	call	0x1d06	; 0x1d06 <rf_rx_packet_nonblock>
    1136:	c8 2f       	mov	r28, r24
      if (v == 1) {
    1138:	81 30       	cpi	r24, 0x01	; 1
    113a:	89 f5       	brne	.+98     	; 0x119e <_tdma_rx+0x7e>
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
    113c:	60 91 21 06 	lds	r22, 0x0621
    1140:	6d 30       	cpi	r22, 0x0D	; 13
    1142:	ac f1       	brlt	.+106    	; 0x11ae <_tdma_rx+0x8e>
	if(_tdma_aes_enabled)
    1144:	80 91 07 04 	lds	r24, 0x0407
    1148:	81 11       	cpse	r24, r1
    114a:	07 c0       	rjmp	.+14     	; 0x115a <_tdma_rx+0x3a>
    nrk_gpio_clr(NRK_MISO);
  #endif
			return NRK_ERROR; 
			}
	 }
	  tdma_rx_buf_empty = 0;
    114c:	10 92 fc 03 	sts	0x03FC, r1
          nrk_event_signal (tdma_rx_pkt_signal);
    1150:	80 91 31 09 	lds	r24, 0x0931
    1154:	0e 94 bb 1f 	call	0x3f76	; 0x3f76 <nrk_event_signal>
    1158:	2a c0       	rjmp	.+84     	; 0x11ae <_tdma_rx+0x8e>
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
    115a:	80 91 23 06 	lds	r24, 0x0623
    115e:	90 91 24 06 	lds	r25, 0x0624
    1162:	0e 94 59 11 	call	0x22b2	; 0x22b2 <aes_decrypt>
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    1166:	80 91 23 06 	lds	r24, 0x0623
    116a:	90 91 24 06 	lds	r25, 0x0624
    116e:	20 91 21 06 	lds	r18, 0x0621
    1172:	82 0f       	add	r24, r18
    1174:	91 1d       	adc	r25, r1
    1176:	27 fd       	sbrc	r18, 7
    1178:	9a 95       	dec	r25
    117a:	fc 01       	movw	r30, r24
    117c:	31 97       	sbiw	r30, 0x01	; 1
    117e:	20 81       	ld	r18, Z
    1180:	2a 3c       	cpi	r18, 0xCA	; 202
    1182:	a1 f6       	brne	.-88     	; 0x112c <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    1184:	31 97       	sbiw	r30, 0x01	; 1
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    1186:	20 81       	ld	r18, Z
    1188:	2e 3f       	cpi	r18, 0xFE	; 254
    118a:	81 f6       	brne	.-96     	; 0x112c <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    118c:	31 97       	sbiw	r30, 0x01	; 1
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    118e:	20 81       	ld	r18, Z
    1190:	2e 3b       	cpi	r18, 0xBE	; 190
    1192:	61 f6       	brne	.-104    	; 0x112c <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-4]!= 0xEF ) {
    1194:	31 97       	sbiw	r30, 0x01	; 1
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    1196:	80 81       	ld	r24, Z
    1198:	8f 3e       	cpi	r24, 0xEF	; 239
    119a:	c1 f2       	breq	.-80     	; 0x114c <_tdma_rx+0x2c>
    119c:	c7 cf       	rjmp	.-114    	; 0x112c <_tdma_rx+0xc>
	  tdma_rx_buf_empty = 0;
          nrk_event_signal (tdma_rx_pkt_signal);
        }
        break;
      }
      nrk_spin_wait_us (100);
    119e:	84 e6       	ldi	r24, 0x64	; 100
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	0e 94 db 2b 	call	0x57b6	; 0x57b6 <nrk_spin_wait_us>
    11a6:	d1 50       	subi	r29, 0x01	; 1

  #ifdef GPIO_DEBUG
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
    for (i = 0; i < 100; i++) {
    11a8:	21 f6       	brne	.-120    	; 0x1132 <_tdma_rx+0x12>
    11aa:	8c 2f       	mov	r24, r28
    11ac:	01 c0       	rjmp	.+2      	; 0x11b0 <_tdma_rx+0x90>
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    11ae:	81 e0       	ldi	r24, 0x01	; 1

  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MISO);
  #endif
  return v;
}
    11b0:	df 91       	pop	r29
    11b2:	cf 91       	pop	r28
    11b4:	08 95       	ret

000011b6 <_tdma_tx>:


int8_t _tdma_tx ()
{
    11b6:	0f 93       	push	r16
    11b8:	1f 93       	push	r17
    11ba:	cf 93       	push	r28
  int8_t v;
  uint8_t checksum, i;
  uint8_t *data_start, *frame_start = &TRXFBST;
 

if(_tdma_aes_enabled)
    11bc:	90 91 07 04 	lds	r25, 0x0407
    11c0:	99 23       	and	r25, r25
    11c2:	09 f4       	brne	.+2      	; 0x11c6 <_tdma_tx+0x10>
    11c4:	43 c0       	rjmp	.+134    	; 0x124c <_tdma_tx+0x96>
{
   // Add 0xCAFEBEEF as a magic number for AES MAC
   tdma_rfTxInfo.length=tdma_rfTxInfo.length+4;
    11c6:	20 91 e5 06 	lds	r18, 0x06E5
    11ca:	84 e0       	ldi	r24, 0x04	; 4
    11cc:	82 0f       	add	r24, r18

   // Make packet a multiple of 16
   if((tdma_rfTxInfo.length%16)!=0) tdma_rfTxInfo.length=((tdma_rfTxInfo.length/16)+1)*16;
    11ce:	38 2f       	mov	r19, r24
    11d0:	3f 70       	andi	r19, 0x0F	; 15
    11d2:	31 f0       	breq	.+12     	; 0x11e0 <_tdma_tx+0x2a>
    11d4:	87 ff       	sbrs	r24, 7
    11d6:	02 c0       	rjmp	.+4      	; 0x11dc <_tdma_tx+0x26>
    11d8:	83 e1       	ldi	r24, 0x13	; 19
    11da:	82 0f       	add	r24, r18
    11dc:	80 7f       	andi	r24, 0xF0	; 240
    11de:	80 5f       	subi	r24, 0xF0	; 240
    11e0:	80 93 e5 06 	sts	0x06E5, r24
   
//   printf( "l2: %d\r\n",tdma_rfTxInfo.length );
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-1]=0xCA;
    11e4:	80 91 e5 06 	lds	r24, 0x06E5
    11e8:	e0 91 e6 06 	lds	r30, 0x06E6
    11ec:	f0 91 e7 06 	lds	r31, 0x06E7
    11f0:	e8 0f       	add	r30, r24
    11f2:	f1 1d       	adc	r31, r1
    11f4:	87 fd       	sbrc	r24, 7
    11f6:	fa 95       	dec	r31
    11f8:	31 97       	sbiw	r30, 0x01	; 1
    11fa:	8a ec       	ldi	r24, 0xCA	; 202
    11fc:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
    11fe:	80 91 e5 06 	lds	r24, 0x06E5
    1202:	e0 91 e6 06 	lds	r30, 0x06E6
    1206:	f0 91 e7 06 	lds	r31, 0x06E7
    120a:	e8 0f       	add	r30, r24
    120c:	f1 1d       	adc	r31, r1
    120e:	87 fd       	sbrc	r24, 7
    1210:	fa 95       	dec	r31
    1212:	32 97       	sbiw	r30, 0x02	; 2
    1214:	8e ef       	ldi	r24, 0xFE	; 254
    1216:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
    1218:	80 91 e5 06 	lds	r24, 0x06E5
    121c:	e0 91 e6 06 	lds	r30, 0x06E6
    1220:	f0 91 e7 06 	lds	r31, 0x06E7
    1224:	e8 0f       	add	r30, r24
    1226:	f1 1d       	adc	r31, r1
    1228:	87 fd       	sbrc	r24, 7
    122a:	fa 95       	dec	r31
    122c:	33 97       	sbiw	r30, 0x03	; 3
    122e:	8e eb       	ldi	r24, 0xBE	; 190
    1230:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
    1232:	80 91 e5 06 	lds	r24, 0x06E5
    1236:	e0 91 e6 06 	lds	r30, 0x06E6
    123a:	f0 91 e7 06 	lds	r31, 0x06E7
    123e:	e8 0f       	add	r30, r24
    1240:	f1 1d       	adc	r31, r1
    1242:	87 fd       	sbrc	r24, 7
    1244:	fa 95       	dec	r31
    1246:	34 97       	sbiw	r30, 0x04	; 4
    1248:	8f ee       	ldi	r24, 0xEF	; 239
    124a:	80 83       	st	Z, r24
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    124c:	60 91 e5 06 	lds	r22, 0x06E5
    1250:	06 2f       	mov	r16, r22
    1252:	11 27       	eor	r17, r17
    1254:	07 fd       	sbrc	r16, 7
    1256:	10 95       	com	r17
	checksum+=tdma_rfTxInfo.pPayload[i];
    1258:	e0 91 e6 06 	lds	r30, 0x06E6
    125c:	f0 91 e7 06 	lds	r31, 0x06E7
    1260:	c0 e0       	ldi	r28, 0x00	; 0
    1262:	40 e0       	ldi	r20, 0x00	; 0
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    1264:	24 2f       	mov	r18, r20
    1266:	30 e0       	ldi	r19, 0x00	; 0
    1268:	20 17       	cp	r18, r16
    126a:	31 07       	cpc	r19, r17
    126c:	3c f4       	brge	.+14     	; 0x127c <_tdma_tx+0xc6>
	checksum+=tdma_rfTxInfo.pPayload[i];
    126e:	2e 0f       	add	r18, r30
    1270:	3f 1f       	adc	r19, r31
    1272:	d9 01       	movw	r26, r18
    1274:	8c 91       	ld	r24, X
    1276:	c8 0f       	add	r28, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    1278:	4f 5f       	subi	r20, 0xFF	; 255
    127a:	f4 cf       	rjmp	.-24     	; 0x1264 <_tdma_tx+0xae>
	checksum+=tdma_rfTxInfo.pPayload[i];

if(_tdma_aes_enabled)   aes_encrypt(tdma_rfTxInfo.pPayload, tdma_rfTxInfo.length );
    127c:	99 23       	and	r25, r25
    127e:	19 f0       	breq	.+6      	; 0x1286 <_tdma_tx+0xd0>
    1280:	cf 01       	movw	r24, r30
    1282:	0e 94 0a 11 	call	0x2214	; 0x2214 <aes_encrypt>
  

  data_start = frame_start + 9 + 1 + tdma_rfTxInfo.length;
    1286:	e0 91 e5 06 	lds	r30, 0x06E5
    128a:	ff 27       	eor	r31, r31
    128c:	e7 fd       	sbrc	r30, 7
    128e:	f0 95       	com	r31
  memcpy(data_start, &checksum, sizeof(uint8_t));
    1290:	e6 57       	subi	r30, 0x76	; 118
    1292:	fe 4f       	sbci	r31, 0xFE	; 254
    1294:	c0 83       	st	Z, r28
    nrk_gpio_set(NRK_MOSI);
  #endif

for(i=0; i<TX_PKT_RETRY; i++ )
{
  v = rf_tx_packet (&tdma_rfTxInfo);
    1296:	83 ee       	ldi	r24, 0xE3	; 227
    1298:	96 e0       	ldi	r25, 0x06	; 6
    129a:	0e 94 85 0d 	call	0x1b0a	; 0x1b0a <rf_tx_packet>
  // Too delay or not?
}

  tx_data_ready = 0;
    129e:	10 92 03 04 	sts	0x0403, r1
  nrk_event_signal (tdma_tx_pkt_done_signal);
    12a2:	80 91 32 09 	lds	r24, 0x0932
    12a6:	0e 94 bb 1f 	call	0x3f76	; 0x3f76 <nrk_event_signal>
  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MOSI);
  #endif
  return NRK_OK;
}
    12aa:	81 e0       	ldi	r24, 0x01	; 1
    12ac:	cf 91       	pop	r28
    12ae:	1f 91       	pop	r17
    12b0:	0f 91       	pop	r16
    12b2:	08 95       	ret

000012b4 <tdma_nw_task>:
  nrk_event_signal (tdma_enable_signal);
}


void tdma_nw_task ()
{
    12b4:	cf 93       	push	r28
    12b6:	df 93       	push	r29
    12b8:	00 d0       	rcall	.+0      	; 0x12ba <tdma_nw_task+0x6>
    12ba:	cd b7       	in	r28, 0x3d	; 61
    12bc:	de b7       	in	r29, 0x3e	; 62
  int8_t v, i;
  uint16_t slot, tmp,tmp2,sync;
  nrk_sig_mask_t event;

  do {
    nrk_wait_until_next_period ();
    12be:	0e 94 30 23 	call	0x4660	; 0x4660 <nrk_wait_until_next_period>

}

int8_t tdma_started ()
{
  return tdma_running;
    12c2:	80 91 fb 03 	lds	r24, 0x03FB
  uint16_t slot, tmp,tmp2,sync;
  nrk_sig_mask_t event;

  do {
    nrk_wait_until_next_period ();
  } while (!tdma_started ());
    12c6:	88 23       	and	r24, r24
    12c8:	d1 f3       	breq	.-12     	; 0x12be <tdma_nw_task+0xa>

//register the signal after bmac_init has been called
  v = nrk_signal_register (tdma_enable_signal);
    12ca:	80 91 cc 09 	lds	r24, 0x09CC
    12ce:	0e 94 89 1f 	call	0x3f12	; 0x3f12 <nrk_signal_register>
    12d2:	8a 83       	std	Y+2, r24	; 0x02
  if (v == NRK_ERROR)
    12d4:	8f 3f       	cpi	r24, 0xFF	; 255
    12d6:	21 f4       	brne	.+8      	; 0x12e0 <tdma_nw_task+0x2c>
    nrk_kprintf (PSTR ("Failed to register signal\r\n"));
    12d8:	8d ee       	ldi	r24, 0xED	; 237
    12da:	91 e0       	ldi	r25, 0x01	; 1
    12dc:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
      slot++;
	// For the last slot, we wakeup a bit late to make sure all other nodes have woken up in time to
	// receive the beacon message.  
      if (slot > tdma_slots_per_cycle ){
        nrk_wait_until_ticks(TDMA_WAKEUP_GAURD_TIME_MS);
	slot = 0;
    12e0:	61 2c       	mov	r6, r1
    12e2:	71 2c       	mov	r7, r1

      // Transmit on slot
      if (tx_data_ready == 1) {
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = slot & 0xff;    // slot
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = slot >> 8;
        tdma_rfTxInfo.destAddr = 0xffff;
    12e4:	22 24       	eor	r2, r2
    12e6:	2a 94       	dec	r2
    12e8:	32 2c       	mov	r3, r2
//rf_set_rx (&tdma_rfRxInfo, tdma_chan);



  while (1) {
    if (tdma_mode == TDMA_HOST) {
    12ea:	80 91 05 04 	lds	r24, 0x0405
    12ee:	81 30       	cpi	r24, 0x01	; 1
    12f0:	09 f0       	breq	.+2      	; 0x12f4 <tdma_nw_task+0x40>
    12f2:	e1 c0       	rjmp	.+450    	; 0x14b6 <tdma_nw_task+0x202>
	    sync_status=1; // HOST is always synced
    12f4:	80 93 d4 03 	sts	0x03D4, r24
      // This is the downstream transmit slot
      if (slot == 0) {
    12f8:	61 14       	cp	r6, r1
    12fa:	71 04       	cpc	r7, r1
    12fc:	09 f0       	breq	.+2      	; 0x1300 <tdma_nw_task+0x4c>
    12fe:	88 c0       	rjmp	.+272    	; 0x1410 <tdma_nw_task+0x15c>

        //  for(i=0; i<100; i++ ) tdma_rfTxInfo.pPayload[i] = 0;  
        //rf_rx_off();
        // If there is no pending packet, lets make an empty one
        if (tx_data_ready == 0) {
    1300:	80 91 03 04 	lds	r24, 0x0403
    1304:	81 11       	cpse	r24, r1
    1306:	16 c0       	rjmp	.+44     	; 0x1334 <tdma_nw_task+0x80>
          tdma_rfTxInfo.pPayload = tdma_tx_buf;
    1308:	21 e8       	ldi	r18, 0x81	; 129
    130a:	34 e0       	ldi	r19, 0x04	; 4
    130c:	30 93 e7 06 	sts	0x06E7, r19
    1310:	20 93 e6 06 	sts	0x06E6, r18
          // Setup the header data
          tdma_rfTxInfo.pPayload[TDMA_DST_LOW] = 0xff;  // dst
    1314:	3f ef       	ldi	r19, 0xFF	; 255
    1316:	30 93 83 04 	sts	0x0483, r19
          tdma_rfTxInfo.pPayload[TDMA_DST_HIGH] = 0xff;
    131a:	30 93 84 04 	sts	0x0484, r19
          tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = 0x00;  // src
    131e:	10 92 85 04 	sts	0x0485, r1
          tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = 0x00;
    1322:	10 92 86 04 	sts	0x0486, r1
          tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_LOW] = 0x00;      // seq num
    1326:	10 92 87 04 	sts	0x0487, r1
          tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_HIGH] = 0x00;
    132a:	10 92 88 04 	sts	0x0488, r1
          tdma_rfTxInfo.length = TDMA_PCF_HEADER;
    132e:	8c e0       	ldi	r24, 0x0C	; 12
    1330:	80 93 e5 06 	sts	0x06E5, r24
        }
        tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_LOW] = tdma_slots_per_cycle & 0xff;      // cycle size 
    1334:	e0 91 e6 06 	lds	r30, 0x06E6
    1338:	f0 91 e7 06 	lds	r31, 0x06E7
    133c:	90 91 ff 03 	lds	r25, 0x03FF
    1340:	80 91 00 04 	lds	r24, 0x0400
    1344:	90 87       	std	Z+8, r25	; 0x08
        tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_HIGH] =
    1346:	81 87       	std	Z+9, r24	; 0x09
          tdma_slots_per_cycle >> 8;
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = 0;      // slot
    1348:	10 82       	st	Z, r1
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = 0;
    134a:	e0 91 e6 06 	lds	r30, 0x06E6
    134e:	f0 91 e7 06 	lds	r31, 0x06E7
    1352:	11 82       	std	Z+1, r1	; 0x01
        tdma_rfTxInfo.pPayload[TDMA_TTL] = tdma_ttl<<4 | (tdma_ttl);
    1354:	e0 91 e6 06 	lds	r30, 0x06E6
    1358:	f0 91 e7 06 	lds	r31, 0x06E7
    135c:	20 91 04 04 	lds	r18, 0x0404
    1360:	30 e1       	ldi	r19, 0x10	; 16
    1362:	23 9f       	mul	r18, r19
    1364:	c0 01       	movw	r24, r0
    1366:	11 24       	eor	r1, r1
    1368:	82 2b       	or	r24, r18
    136a:	82 87       	std	Z+10, r24	; 0x0a
        tdma_rfTxInfo.pPayload[TDMA_SLOT_SIZE] = tdma_slot_len_ms;
    136c:	80 91 01 04 	lds	r24, 0x0401
    1370:	83 87       	std	Z+11, r24	; 0x0b
        nrk_time_get (&_tdma_next_wakeup);
    1372:	88 ed       	ldi	r24, 0xD8	; 216
    1374:	93 e0       	ldi	r25, 0x03	; 3
    1376:	0e 94 df 24 	call	0x49be	; 0x49be <nrk_time_get>
        tdma_rfTxInfo.destAddr = 0xffff;
    137a:	30 92 e4 06 	sts	0x06E4, r3
    137e:	20 92 e3 06 	sts	0x06E3, r2
        tdma_rfTxInfo.ackRequest = 0;
    1382:	10 92 e9 06 	sts	0x06E9, r1
        tdma_rfTxInfo.cca = 0;
    1386:	10 92 e8 06 	sts	0x06E8, r1
        _tdma_tx ();
    138a:	0e 94 db 08 	call	0x11b6	; 0x11b6 <_tdma_tx>
        rf_rx_on ();
    138e:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <rf_rx_on>
	if(tdma_wakeup_flag==1)
    1392:	80 91 14 06 	lds	r24, 0x0614
    1396:	81 30       	cpi	r24, 0x01	; 1
    1398:	09 f0       	breq	.+2      	; 0x139c <tdma_nw_task+0xe8>
    139a:	43 c0       	rjmp	.+134    	; 0x1422 <tdma_nw_task+0x16e>
    139c:	41 2c       	mov	r4, r1
    139e:	51 2c       	mov	r5, r1
		{
		for(slot=0; slot<1000; slot++ )
			{
				if((slot%5)==0)nrk_led_toggle(BLUE_LED);
    13a0:	c2 01       	movw	r24, r4
    13a2:	65 e0       	ldi	r22, 0x05	; 5
    13a4:	70 e0       	ldi	r23, 0x00	; 0
    13a6:	0e 94 30 32 	call	0x6460	; 0x6460 <__udivmodhi4>
    13aa:	89 2b       	or	r24, r25
    13ac:	21 f4       	brne	.+8      	; 0x13b6 <tdma_nw_task+0x102>
    13ae:	83 e0       	ldi	r24, 0x03	; 3
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	0e 94 0b 15 	call	0x2a16	; 0x2a16 <nrk_led_toggle>
        			tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = 0xff;      // slot
    13b6:	e0 91 e6 06 	lds	r30, 0x06E6
    13ba:	f0 91 e7 06 	lds	r31, 0x06E7
    13be:	8f ef       	ldi	r24, 0xFF	; 255
    13c0:	80 83       	st	Z, r24
        			tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = 0xff;
    13c2:	e0 91 e6 06 	lds	r30, 0x06E6
    13c6:	f0 91 e7 06 	lds	r31, 0x06E7
    13ca:	81 83       	std	Z+1, r24	; 0x01
          			tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = 0x0;  // src
    13cc:	e0 91 e6 06 	lds	r30, 0x06E6
    13d0:	f0 91 e7 06 	lds	r31, 0x06E7
    13d4:	14 82       	std	Z+4, r1	; 0x04
          			tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = 0x0;
    13d6:	e0 91 e6 06 	lds	r30, 0x06E6
    13da:	f0 91 e7 06 	lds	r31, 0x06E7
    13de:	15 82       	std	Z+5, r1	; 0x05
          			tdma_rfTxInfo.length = TDMA_PCF_HEADER;
    13e0:	9c e0       	ldi	r25, 0x0C	; 12
    13e2:	90 93 e5 06 	sts	0x06E5, r25
        			_tdma_tx ();
    13e6:	0e 94 db 08 	call	0x11b6	; 0x11b6 <_tdma_tx>
        			//rf_rx_on ();
				nrk_wait_until_ticks(10);
    13ea:	8a e0       	ldi	r24, 0x0A	; 10
    13ec:	90 e0       	ldi	r25, 0x00	; 0
    13ee:	0e 94 d7 23 	call	0x47ae	; 0x47ae <nrk_wait_until_ticks>
        tdma_rfTxInfo.cca = 0;
        _tdma_tx ();
        rf_rx_on ();
	if(tdma_wakeup_flag==1)
		{
		for(slot=0; slot<1000; slot++ )
    13f2:	ef ef       	ldi	r30, 0xFF	; 255
    13f4:	4e 1a       	sub	r4, r30
    13f6:	5e 0a       	sbc	r5, r30
    13f8:	f8 ee       	ldi	r31, 0xE8	; 232
    13fa:	4f 16       	cp	r4, r31
    13fc:	f3 e0       	ldi	r31, 0x03	; 3
    13fe:	5f 06       	cpc	r5, r31
    1400:	79 f6       	brne	.-98     	; 0x13a0 <tdma_nw_task+0xec>
          			tdma_rfTxInfo.length = TDMA_PCF_HEADER;
        			_tdma_tx ();
        			//rf_rx_on ();
				nrk_wait_until_ticks(10);
			}
		nrk_led_clr(BLUE_LED);
    1402:	83 e0       	ldi	r24, 0x03	; 3
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	0e 94 22 15 	call	0x2a44	; 0x2a44 <nrk_led_clr>
		slot=0;
		tdma_wakeup_flag=0;
    140a:	10 92 14 06 	sts	0x0614, r1
    140e:	09 c0       	rjmp	.+18     	; 0x1422 <tdma_nw_task+0x16e>
        // Upstream data slot
        // This configures the packet receive interrupt to call the _tdma_rx_master function
        // The _tdma_rx_master function triggers a signal to the tdma_rx function.
        // rf_rx_on();
	// rx_end_callback(&_tdma_rx_master);
        _tdma_rx_master();
    1410:	0e 94 40 08 	call	0x1080	; 0x1080 <_tdma_rx_master>
        if (v == 1)
    1414:	2a 81       	ldd	r18, Y+2	; 0x02
    1416:	21 30       	cpi	r18, 0x01	; 1
    1418:	21 f4       	brne	.+8      	; 0x1422 <tdma_nw_task+0x16e>
          tdma_last_tx_slot = slot;
    141a:	70 92 fe 03 	sts	0x03FE, r7
    141e:	60 92 fd 03 	sts	0x03FD, r6
      }
      slot++;
    1422:	3f ef       	ldi	r19, 0xFF	; 255
    1424:	63 1a       	sub	r6, r19
    1426:	73 0a       	sbc	r7, r19
	// For the last slot, we wakeup a bit late to make sure all other nodes have woken up in time to
	// receive the beacon message.  
      if (slot > tdma_slots_per_cycle ){
    1428:	80 91 ff 03 	lds	r24, 0x03FF
    142c:	90 91 00 04 	lds	r25, 0x0400
    1430:	86 15       	cp	r24, r6
    1432:	97 05       	cpc	r25, r7
    1434:	28 f4       	brcc	.+10     	; 0x1440 <tdma_nw_task+0x18c>
        nrk_wait_until_ticks(TDMA_WAKEUP_GAURD_TIME_MS);
    1436:	8a e0       	ldi	r24, 0x0A	; 10
    1438:	90 e0       	ldi	r25, 0x00	; 0
    143a:	0e 94 d7 23 	call	0x47ae	; 0x47ae <nrk_wait_until_ticks>
    143e:	ec c1       	rjmp	.+984    	; 0x1818 <tdma_nw_task+0x564>
	slot = 0;
	}
      else {
      nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    1440:	80 90 e0 03 	lds	r8, 0x03E0
    1444:	90 90 e1 03 	lds	r9, 0x03E1
    1448:	a0 90 e2 03 	lds	r10, 0x03E2
    144c:	b0 90 e3 03 	lds	r11, 0x03E3
    1450:	c0 90 e4 03 	lds	r12, 0x03E4
    1454:	d0 90 e5 03 	lds	r13, 0x03E5
    1458:	e0 90 e6 03 	lds	r14, 0x03E6
    145c:	f0 90 e7 03 	lds	r15, 0x03E7
    1460:	00 91 d8 03 	lds	r16, 0x03D8
    1464:	10 91 d9 03 	lds	r17, 0x03D9
    1468:	20 91 da 03 	lds	r18, 0x03DA
    146c:	30 91 db 03 	lds	r19, 0x03DB
    1470:	40 91 dc 03 	lds	r20, 0x03DC
    1474:	50 91 dd 03 	lds	r21, 0x03DD
    1478:	60 91 de 03 	lds	r22, 0x03DE
    147c:	70 91 df 03 	lds	r23, 0x03DF
    1480:	88 ed       	ldi	r24, 0xD8	; 216
    1482:	93 e0       	ldi	r25, 0x03	; 3
    1484:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <nrk_time_add>
      nrk_time_compact_nanos (&_tdma_next_wakeup);
    1488:	88 ed       	ldi	r24, 0xD8	; 216
    148a:	93 e0       	ldi	r25, 0x03	; 3
    148c:	0e 94 c8 25 	call	0x4b90	; 0x4b90 <nrk_time_compact_nanos>
      nrk_wait_until (_tdma_next_wakeup);
    1490:	20 91 d8 03 	lds	r18, 0x03D8
    1494:	30 91 d9 03 	lds	r19, 0x03D9
    1498:	40 91 da 03 	lds	r20, 0x03DA
    149c:	50 91 db 03 	lds	r21, 0x03DB
    14a0:	60 91 dc 03 	lds	r22, 0x03DC
    14a4:	70 91 dd 03 	lds	r23, 0x03DD
    14a8:	80 91 de 03 	lds	r24, 0x03DE
    14ac:	90 91 df 03 	lds	r25, 0x03DF
    14b0:	0e 94 83 24 	call	0x4906	; 0x4906 <nrk_wait_until>
    14b4:	1a cf       	rjmp	.-460    	; 0x12ea <tdma_nw_task+0x36>
	
      }
    }
    // TDMA slave node
    else {
      if (slot == 0) {
    14b6:	67 28       	or	r6, r7
    14b8:	09 f0       	breq	.+2      	; 0x14bc <tdma_nw_task+0x208>
    14ba:	57 c0       	rjmp	.+174    	; 0x156a <tdma_nw_task+0x2b6>

	//rf_rx_off ();
	//rf_power_down();
	      	
	sync=0;
	rf_power_up();
    14bc:	0e 94 ae 0c 	call	0x195c	; 0x195c <rf_power_up>
	rf_rx_on ();
    14c0:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <rf_rx_on>
      if (slot == 0) {

	//rf_rx_off ();
	//rf_power_down();
	      	
	sync=0;
    14c4:	61 2c       	mov	r6, r1
    14c6:	71 2c       	mov	r7, r1
	rf_power_up();
	rf_rx_on ();
        do {
          v = _tdma_rx ();
    14c8:	0e 94 90 08 	call	0x1120	; 0x1120 <_tdma_rx>
    14cc:	8a 83       	std	Y+2, r24	; 0x02
          nrk_time_get (&_tdma_next_wakeup);
    14ce:	88 ed       	ldi	r24, 0xD8	; 216
    14d0:	93 e0       	ldi	r25, 0x03	; 3
    14d2:	0e 94 df 24 	call	0x49be	; 0x49be <nrk_time_get>
          if (v == NRK_OK) {
    14d6:	8a 81       	ldd	r24, Y+2	; 0x02
    14d8:	81 30       	cpi	r24, 0x01	; 1
    14da:	09 f5       	brne	.+66     	; 0x151e <tdma_nw_task+0x26a>

	    // See if its part of a wakeup packet stream
            tmp =
              (tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    14dc:	e0 91 23 06 	lds	r30, 0x0623
    14e0:	f0 91 24 06 	lds	r31, 0x0624
              pPayload[TDMA_SRC_LOW];
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    14e4:	81 81       	ldd	r24, Z+1	; 0x01
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	98 2f       	mov	r25, r24
    14ea:	88 27       	eor	r24, r24
    14ec:	20 81       	ld	r18, Z
    14ee:	82 2b       	or	r24, r18
          nrk_time_get (&_tdma_next_wakeup);
          if (v == NRK_OK) {

	    // See if its part of a wakeup packet stream
            tmp =
              (tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    14f0:	25 81       	ldd	r18, Z+5	; 0x05
    14f2:	30 e0       	ldi	r19, 0x00	; 0
    14f4:	32 2f       	mov	r19, r18
    14f6:	22 27       	eor	r18, r18
    14f8:	44 81       	ldd	r20, Z+4	; 0x04
    14fa:	24 2b       	or	r18, r20
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_SLOT_LOW];

	    if(tmp==0x0 && tmp2==0xffff) sync=0;
    14fc:	23 2b       	or	r18, r19
    14fe:	21 f4       	brne	.+8      	; 0x1508 <tdma_nw_task+0x254>
    1500:	8f 3f       	cpi	r24, 0xFF	; 255
    1502:	2f ef       	ldi	r18, 0xFF	; 255
    1504:	92 07       	cpc	r25, r18
    1506:	21 f0       	breq	.+8      	; 0x1510 <tdma_nw_task+0x25c>

            if (tmp2 != 0) {
    1508:	89 2b       	or	r24, r25
    150a:	09 f4       	brne	.+2      	; 0x150e <tdma_nw_task+0x25a>
    150c:	88 c1       	rjmp	.+784    	; 0x181e <tdma_nw_task+0x56a>
    150e:	02 c0       	rjmp	.+4      	; 0x1514 <tdma_nw_task+0x260>
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_SLOT_LOW];

	    if(tmp==0x0 && tmp2==0xffff) sync=0;
    1510:	61 2c       	mov	r6, r1
    1512:	71 2c       	mov	r7, r1

            if (tmp2 != 0) {
              v = NRK_ERROR;
          	tdma_rx_buf_empty = 1;
    1514:	31 e0       	ldi	r19, 0x01	; 1
    1516:	30 93 fc 03 	sts	0x03FC, r19
    151a:	8f ef       	ldi	r24, 0xFF	; 255
    151c:	8a 83       	std	Y+2, r24	; 0x02
            _tdma_slot_time.nano_secs = tdma_slot_len_ms * NANOS_PER_MS;
            _tdma_slot_time.secs = 0;
	    }
          }
	  // Make this time based so that it doesn't get shorter with non sync packets
	  if(sync>=100) { 
    151e:	94 e6       	ldi	r25, 0x64	; 100
    1520:	69 16       	cp	r6, r25
    1522:	71 04       	cpc	r7, r1
    1524:	c0 f0       	brcs	.+48     	; 0x1556 <tdma_nw_task+0x2a2>
		  		sync_status=0; /*nrk_led_set(RED_LED);*/ 
    1526:	10 92 d4 03 	sts	0x03D4, r1
				//sync=30000; 
				if(tdma_error_callback!=NULL ) i=tdma_error_callback(sync-100);
    152a:	e0 91 d2 03 	lds	r30, 0x03D2
    152e:	f0 91 d3 03 	lds	r31, 0x03D3
    1532:	30 97       	sbiw	r30, 0x00	; 0
    1534:	29 f0       	breq	.+10     	; 0x1540 <tdma_nw_task+0x28c>
    1536:	c3 01       	movw	r24, r6
    1538:	84 56       	subi	r24, 0x64	; 100
    153a:	91 09       	sbc	r25, r1
    153c:	09 95       	icall
    153e:	89 83       	std	Y+1, r24	; 0x01
		if(i==NRK_OK) { tdma_rx_buf_empty=1; /*nrk_kprintf( PSTR("sync=0\r\n"));*/ sync=0; }
    1540:	e9 81       	ldd	r30, Y+1	; 0x01
    1542:	e1 30       	cpi	r30, 0x01	; 1
    1544:	19 f4       	brne	.+6      	; 0x154c <tdma_nw_task+0x298>
    1546:	61 2c       	mov	r6, r1
    1548:	71 2c       	mov	r7, r1
    154a:	05 c0       	rjmp	.+10     	; 0x1556 <tdma_nw_task+0x2a2>
	  } 
	  if(sync<30000 ) sync++;
    154c:	f0 e3       	ldi	r31, 0x30	; 48
    154e:	6f 16       	cp	r6, r31
    1550:	f5 e7       	ldi	r31, 0x75	; 117
    1552:	7f 06       	cpc	r7, r31
    1554:	18 f4       	brcc	.+6      	; 0x155c <tdma_nw_task+0x2a8>
    1556:	2f ef       	ldi	r18, 0xFF	; 255
    1558:	62 1a       	sub	r6, r18
    155a:	72 0a       	sbc	r7, r18
}


int8_t tdma_rx_pkt_release(void)
{
    tdma_rx_buf_empty=1;
    155c:	31 e0       	ldi	r19, 0x01	; 1
    155e:	30 93 fc 03 	sts	0x03FC, r19
				if(tdma_error_callback!=NULL ) i=tdma_error_callback(sync-100);
		if(i==NRK_OK) { tdma_rx_buf_empty=1; /*nrk_kprintf( PSTR("sync=0\r\n"));*/ sync=0; }
	  } 
	  if(sync<30000 ) sync++;
	tdma_rx_pkt_release();
        } while (v != NRK_OK);
    1562:	8a 81       	ldd	r24, Y+2	; 0x02
    1564:	81 30       	cpi	r24, 0x01	; 1
    1566:	09 f0       	breq	.+2      	; 0x156a <tdma_nw_task+0x2b6>
    1568:	af cf       	rjmp	.-162    	; 0x14c8 <tdma_nw_task+0x214>
      //if(sync==30000)  sync_status=1; /*nrk_led_clr(RED_LED);*/ 
      }

      // Compute TTL offset
      ttl_delay=(tdma_rfRxInfo.pPayload[TDMA_TTL]>>4)-(tdma_rfRxInfo.pPayload[TDMA_TTL]&0xf);
    156a:	e0 91 23 06 	lds	r30, 0x0623
    156e:	f0 91 24 06 	lds	r31, 0x0624
    1572:	92 85       	ldd	r25, Z+10	; 0x0a
    1574:	89 2f       	mov	r24, r25
    1576:	82 95       	swap	r24
    1578:	8f 70       	andi	r24, 0x0F	; 15
    157a:	9f 70       	andi	r25, 0x0F	; 15
    157c:	89 1b       	sub	r24, r25
      if(ttl_delay>16) ttl_delay=0;
    157e:	81 31       	cpi	r24, 0x11	; 17
    1580:	18 f4       	brcc	.+6      	; 0x1588 <tdma_nw_task+0x2d4>
        } while (v != NRK_OK);
      //if(sync==30000)  sync_status=1; /*nrk_led_clr(RED_LED);*/ 
      }

      // Compute TTL offset
      ttl_delay=(tdma_rfRxInfo.pPayload[TDMA_TTL]>>4)-(tdma_rfRxInfo.pPayload[TDMA_TTL]&0xf);
    1582:	80 93 f8 03 	sts	0x03F8, r24
    1586:	02 c0       	rjmp	.+4      	; 0x158c <tdma_nw_task+0x2d8>
      if(ttl_delay>16) ttl_delay=0;
    1588:	10 92 f8 03 	sts	0x03F8, r1
      _ttl_delay_total.secs=0;
    158c:	10 92 f0 03 	sts	0x03F0, r1
    1590:	10 92 f1 03 	sts	0x03F1, r1
    1594:	10 92 f2 03 	sts	0x03F2, r1
    1598:	10 92 f3 03 	sts	0x03F3, r1
      _ttl_delay_total.nano_secs=0;
    159c:	10 92 f4 03 	sts	0x03F4, r1
    15a0:	10 92 f5 03 	sts	0x03F5, r1
    15a4:	10 92 f6 03 	sts	0x03F6, r1
    15a8:	10 92 f7 03 	sts	0x03F7, r1
      _ttl_delay_per_tx.secs=0;
    15ac:	10 92 e8 03 	sts	0x03E8, r1
    15b0:	10 92 e9 03 	sts	0x03E9, r1
    15b4:	10 92 ea 03 	sts	0x03EA, r1
    15b8:	10 92 eb 03 	sts	0x03EB, r1
      _ttl_delay_per_tx.nano_secs=0;

      _ttl_delay_per_tx.secs=0;
      _ttl_delay_per_tx.nano_secs=((uint32_t)tdma_rfRxInfo.length+(uint32_t)17)*32000;   // (payload_bytes + header) * 32 us
    15bc:	a0 91 21 06 	lds	r26, 0x0621
    15c0:	bb 27       	eor	r27, r27
    15c2:	a7 fd       	sbrc	r26, 7
    15c4:	b0 95       	com	r27
    15c6:	20 e0       	ldi	r18, 0x00	; 0
    15c8:	3d e7       	ldi	r19, 0x7D	; 125
    15ca:	0e 94 0e 32 	call	0x641c	; 0x641c <__usmulhisi3>
    15ce:	dc 01       	movw	r26, r24
    15d0:	cb 01       	movw	r24, r22
    15d2:	93 5b       	subi	r25, 0xB3	; 179
    15d4:	a7 4f       	sbci	r26, 0xF7	; 247
    15d6:	bf 4f       	sbci	r27, 0xFF	; 255
    15d8:	80 93 ec 03 	sts	0x03EC, r24
    15dc:	90 93 ed 03 	sts	0x03ED, r25
    15e0:	a0 93 ee 03 	sts	0x03EE, r26
    15e4:	b0 93 ef 03 	sts	0x03EF, r27

      for (tmp = 0; tmp < ttl_delay; tmp++)
    15e8:	61 2c       	mov	r6, r1
    15ea:	71 2c       	mov	r7, r1
    15ec:	80 91 f8 03 	lds	r24, 0x03F8
    15f0:	90 e0       	ldi	r25, 0x00	; 0
    15f2:	68 16       	cp	r6, r24
    15f4:	79 06       	cpc	r7, r25
    15f6:	40 f5       	brcc	.+80     	; 0x1648 <tdma_nw_task+0x394>
        nrk_time_add (&_ttl_delay_total, _ttl_delay_total, _ttl_delay_per_tx);
    15f8:	80 90 e8 03 	lds	r8, 0x03E8
    15fc:	90 90 e9 03 	lds	r9, 0x03E9
    1600:	a0 90 ea 03 	lds	r10, 0x03EA
    1604:	b0 90 eb 03 	lds	r11, 0x03EB
    1608:	c0 90 ec 03 	lds	r12, 0x03EC
    160c:	d0 90 ed 03 	lds	r13, 0x03ED
    1610:	e0 90 ee 03 	lds	r14, 0x03EE
    1614:	f0 90 ef 03 	lds	r15, 0x03EF
    1618:	00 91 f0 03 	lds	r16, 0x03F0
    161c:	10 91 f1 03 	lds	r17, 0x03F1
    1620:	20 91 f2 03 	lds	r18, 0x03F2
    1624:	30 91 f3 03 	lds	r19, 0x03F3
    1628:	40 91 f4 03 	lds	r20, 0x03F4
    162c:	50 91 f5 03 	lds	r21, 0x03F5
    1630:	60 91 f6 03 	lds	r22, 0x03F6
    1634:	70 91 f7 03 	lds	r23, 0x03F7
    1638:	80 ef       	ldi	r24, 0xF0	; 240
    163a:	93 e0       	ldi	r25, 0x03	; 3
    163c:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <nrk_time_add>
      _ttl_delay_per_tx.nano_secs=0;

      _ttl_delay_per_tx.secs=0;
      _ttl_delay_per_tx.nano_secs=((uint32_t)tdma_rfRxInfo.length+(uint32_t)17)*32000;   // (payload_bytes + header) * 32 us

      for (tmp = 0; tmp < ttl_delay; tmp++)
    1640:	9f ef       	ldi	r25, 0xFF	; 255
    1642:	69 1a       	sub	r6, r25
    1644:	79 0a       	sbc	r7, r25
    1646:	d2 cf       	rjmp	.-92     	; 0x15ec <tdma_nw_task+0x338>
        nrk_time_add (&_ttl_delay_total, _ttl_delay_total, _ttl_delay_per_tx);


      sync_status=1;
    1648:	e1 e0       	ldi	r30, 0x01	; 1
    164a:	e0 93 d4 03 	sts	0x03D4, r30
	rf_rx_off ();
    164e:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <rf_rx_off>
	rf_power_down();
    1652:	0e 94 88 0c 	call	0x1910	; 0x1910 <rf_power_down>

      // Find next slot
      slot = tdma_tx_sched[0];
    1656:	80 91 09 04 	lds	r24, 0x0409
    165a:	90 91 0a 04 	lds	r25, 0x040A
      if (slot > tdma_slots_per_cycle)
    165e:	60 90 ff 03 	lds	r6, 0x03FF
    1662:	70 90 00 04 	lds	r7, 0x0400
    1666:	86 15       	cp	r24, r6
    1668:	97 05       	cpc	r25, r7
    166a:	08 f4       	brcc	.+2      	; 0x166e <tdma_nw_task+0x3ba>
    166c:	3c 01       	movw	r6, r24
        slot = tdma_slots_per_cycle;
 //         nrk_time_get (&tmp_time);
//      printf( "tt=%lu %lu\r\n",tmp_time.secs,tmp_time.nano_secs/NANOS_PER_MS);
//      printf( "nw=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      for (tmp = 0; tmp < slot; tmp++)
    166e:	41 2c       	mov	r4, r1
    1670:	51 2c       	mov	r5, r1
    1672:	46 14       	cp	r4, r6
    1674:	57 04       	cpc	r5, r7
    1676:	41 f1       	breq	.+80     	; 0x16c8 <tdma_nw_task+0x414>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    1678:	80 90 e0 03 	lds	r8, 0x03E0
    167c:	90 90 e1 03 	lds	r9, 0x03E1
    1680:	a0 90 e2 03 	lds	r10, 0x03E2
    1684:	b0 90 e3 03 	lds	r11, 0x03E3
    1688:	c0 90 e4 03 	lds	r12, 0x03E4
    168c:	d0 90 e5 03 	lds	r13, 0x03E5
    1690:	e0 90 e6 03 	lds	r14, 0x03E6
    1694:	f0 90 e7 03 	lds	r15, 0x03E7
    1698:	00 91 d8 03 	lds	r16, 0x03D8
    169c:	10 91 d9 03 	lds	r17, 0x03D9
    16a0:	20 91 da 03 	lds	r18, 0x03DA
    16a4:	30 91 db 03 	lds	r19, 0x03DB
    16a8:	40 91 dc 03 	lds	r20, 0x03DC
    16ac:	50 91 dd 03 	lds	r21, 0x03DD
    16b0:	60 91 de 03 	lds	r22, 0x03DE
    16b4:	70 91 df 03 	lds	r23, 0x03DF
    16b8:	88 ed       	ldi	r24, 0xD8	; 216
    16ba:	93 e0       	ldi	r25, 0x03	; 3
    16bc:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <nrk_time_add>
      if (slot > tdma_slots_per_cycle)
        slot = tdma_slots_per_cycle;
 //         nrk_time_get (&tmp_time);
//      printf( "tt=%lu %lu\r\n",tmp_time.secs,tmp_time.nano_secs/NANOS_PER_MS);
//      printf( "nw=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      for (tmp = 0; tmp < slot; tmp++)
    16c0:	ff ef       	ldi	r31, 0xFF	; 255
    16c2:	4f 1a       	sub	r4, r31
    16c4:	5f 0a       	sbc	r5, r31
    16c6:	d5 cf       	rjmp	.-86     	; 0x1672 <tdma_nw_task+0x3be>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
      // Subtract TTL delay time
      nrk_time_sub(&_tdma_next_wakeup, _tdma_next_wakeup, _ttl_delay_total);
    16c8:	80 90 f0 03 	lds	r8, 0x03F0
    16cc:	90 90 f1 03 	lds	r9, 0x03F1
    16d0:	a0 90 f2 03 	lds	r10, 0x03F2
    16d4:	b0 90 f3 03 	lds	r11, 0x03F3
    16d8:	c0 90 f4 03 	lds	r12, 0x03F4
    16dc:	d0 90 f5 03 	lds	r13, 0x03F5
    16e0:	e0 90 f6 03 	lds	r14, 0x03F6
    16e4:	f0 90 f7 03 	lds	r15, 0x03F7
    16e8:	00 91 d8 03 	lds	r16, 0x03D8
    16ec:	10 91 d9 03 	lds	r17, 0x03D9
    16f0:	20 91 da 03 	lds	r18, 0x03DA
    16f4:	30 91 db 03 	lds	r19, 0x03DB
    16f8:	40 91 dc 03 	lds	r20, 0x03DC
    16fc:	50 91 dd 03 	lds	r21, 0x03DD
    1700:	60 91 de 03 	lds	r22, 0x03DE
    1704:	70 91 df 03 	lds	r23, 0x03DF
    1708:	88 ed       	ldi	r24, 0xD8	; 216
    170a:	93 e0       	ldi	r25, 0x03	; 3
    170c:	0e 94 3c 25 	call	0x4a78	; 0x4a78 <nrk_time_sub>

      nrk_time_compact_nanos (&_tdma_next_wakeup);
    1710:	88 ed       	ldi	r24, 0xD8	; 216
    1712:	93 e0       	ldi	r25, 0x03	; 3
    1714:	0e 94 c8 25 	call	0x4b90	; 0x4b90 <nrk_time_compact_nanos>

  //    printf( "nw2=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      nrk_wait_until (_tdma_next_wakeup);
    1718:	20 91 d8 03 	lds	r18, 0x03D8
    171c:	30 91 d9 03 	lds	r19, 0x03D9
    1720:	40 91 da 03 	lds	r20, 0x03DA
    1724:	50 91 db 03 	lds	r21, 0x03DB
    1728:	60 91 dc 03 	lds	r22, 0x03DC
    172c:	70 91 dd 03 	lds	r23, 0x03DD
    1730:	80 91 de 03 	lds	r24, 0x03DE
    1734:	90 91 df 03 	lds	r25, 0x03DF
    1738:	0e 94 83 24 	call	0x4906	; 0x4906 <nrk_wait_until>

      // Transmit on slot
      if (tx_data_ready == 1) {
    173c:	80 91 03 04 	lds	r24, 0x0403
    1740:	81 30       	cpi	r24, 0x01	; 1
    1742:	b1 f4       	brne	.+44     	; 0x1770 <tdma_nw_task+0x4bc>
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = slot & 0xff;    // slot
    1744:	e0 91 e6 06 	lds	r30, 0x06E6
    1748:	f0 91 e7 06 	lds	r31, 0x06E7
    174c:	60 82       	st	Z, r6
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = slot >> 8;
    174e:	e0 91 e6 06 	lds	r30, 0x06E6
    1752:	f0 91 e7 06 	lds	r31, 0x06E7
    1756:	71 82       	std	Z+1, r7	; 0x01
        tdma_rfTxInfo.destAddr = 0xffff;
    1758:	30 92 e4 06 	sts	0x06E4, r3
    175c:	20 92 e3 06 	sts	0x06E3, r2
        tdma_rfTxInfo.ackRequest = 0;
    1760:	10 92 e9 06 	sts	0x06E9, r1
        tdma_rfTxInfo.cca = 0;
    1764:	10 92 e8 06 	sts	0x06E8, r1
	rf_power_up();
    1768:	0e 94 ae 0c 	call	0x195c	; 0x195c <rf_power_up>
        _tdma_tx ();
    176c:	0e 94 db 08 	call	0x11b6	; 0x11b6 <_tdma_tx>
      }

      // Sleep until end of cycle 
	rf_rx_off ();
    1770:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <rf_rx_off>
	rf_power_down();
    1774:	0e 94 88 0c 	call	0x1910	; 0x1910 <rf_power_down>
      for (tmp = 0; tmp < ((uint16_t)tdma_slots_per_cycle - (uint16_t)slot); tmp++)
    1778:	41 2c       	mov	r4, r1
    177a:	51 2c       	mov	r5, r1
    177c:	80 91 ff 03 	lds	r24, 0x03FF
    1780:	90 91 00 04 	lds	r25, 0x0400
    1784:	86 19       	sub	r24, r6
    1786:	97 09       	sbc	r25, r7
    1788:	48 16       	cp	r4, r24
    178a:	59 06       	cpc	r5, r25
    178c:	40 f5       	brcc	.+80     	; 0x17de <tdma_nw_task+0x52a>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    178e:	80 90 e0 03 	lds	r8, 0x03E0
    1792:	90 90 e1 03 	lds	r9, 0x03E1
    1796:	a0 90 e2 03 	lds	r10, 0x03E2
    179a:	b0 90 e3 03 	lds	r11, 0x03E3
    179e:	c0 90 e4 03 	lds	r12, 0x03E4
    17a2:	d0 90 e5 03 	lds	r13, 0x03E5
    17a6:	e0 90 e6 03 	lds	r14, 0x03E6
    17aa:	f0 90 e7 03 	lds	r15, 0x03E7
    17ae:	00 91 d8 03 	lds	r16, 0x03D8
    17b2:	10 91 d9 03 	lds	r17, 0x03D9
    17b6:	20 91 da 03 	lds	r18, 0x03DA
    17ba:	30 91 db 03 	lds	r19, 0x03DB
    17be:	40 91 dc 03 	lds	r20, 0x03DC
    17c2:	50 91 dd 03 	lds	r21, 0x03DD
    17c6:	60 91 de 03 	lds	r22, 0x03DE
    17ca:	70 91 df 03 	lds	r23, 0x03DF
    17ce:	88 ed       	ldi	r24, 0xD8	; 216
    17d0:	93 e0       	ldi	r25, 0x03	; 3
    17d2:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <nrk_time_add>
      }

      // Sleep until end of cycle 
	rf_rx_off ();
	rf_power_down();
      for (tmp = 0; tmp < ((uint16_t)tdma_slots_per_cycle - (uint16_t)slot); tmp++)
    17d6:	2f ef       	ldi	r18, 0xFF	; 255
    17d8:	42 1a       	sub	r4, r18
    17da:	52 0a       	sbc	r5, r18
    17dc:	cf cf       	rjmp	.-98     	; 0x177c <tdma_nw_task+0x4c8>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
      nrk_time_compact_nanos (&_tdma_next_wakeup);
    17de:	88 ed       	ldi	r24, 0xD8	; 216
    17e0:	93 e0       	ldi	r25, 0x03	; 3
    17e2:	0e 94 c8 25 	call	0x4b90	; 0x4b90 <nrk_time_compact_nanos>
      nrk_wait_until (_tdma_next_wakeup);
    17e6:	20 91 d8 03 	lds	r18, 0x03D8
    17ea:	30 91 d9 03 	lds	r19, 0x03D9
    17ee:	40 91 da 03 	lds	r20, 0x03DA
    17f2:	50 91 db 03 	lds	r21, 0x03DB
    17f6:	60 91 dc 03 	lds	r22, 0x03DC
    17fa:	70 91 dd 03 	lds	r23, 0x03DD
    17fe:	80 91 de 03 	lds	r24, 0x03DE
    1802:	90 91 df 03 	lds	r25, 0x03DF
    1806:	0e 94 83 24 	call	0x4906	; 0x4906 <nrk_wait_until>
      slot = 0;
      while(!tdma_is_enabled) nrk_wait_until_next_period();
    180a:	80 91 f9 03 	lds	r24, 0x03F9
    180e:	81 11       	cpse	r24, r1
    1810:	03 c0       	rjmp	.+6      	; 0x1818 <tdma_nw_task+0x564>
    1812:	0e 94 30 23 	call	0x4660	; 0x4660 <nrk_wait_until_next_period>
    1816:	f9 cf       	rjmp	.-14     	; 0x180a <tdma_nw_task+0x556>
		
      slot=0;
    1818:	61 2c       	mov	r6, r1
    181a:	71 2c       	mov	r7, r1
    181c:	66 cd       	rjmp	.-1332   	; 0x12ea <tdma_nw_task+0x36>
	      	//rf_rx_on();
	    }
	    if(v!=NRK_ERROR)
	    {
	    // set TTL to TTL_MAX from gateway
	    tdma_ttl = tdma_rfRxInfo.pPayload[TDMA_TTL]>>4;
    181e:	82 85       	ldd	r24, Z+10	; 0x0a
    1820:	82 95       	swap	r24
    1822:	8f 70       	andi	r24, 0x0F	; 15
    1824:	80 93 04 04 	sts	0x0404, r24
            tdma_slots_per_cycle =
              (tdma_rfRxInfo.
               pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    1828:	81 85       	ldd	r24, Z+9	; 0x09
    182a:	90 e0       	ldi	r25, 0x00	; 0
    182c:	98 2f       	mov	r25, r24
    182e:	88 27       	eor	r24, r24
    1830:	20 85       	ldd	r18, Z+8	; 0x08
    1832:	82 2b       	or	r24, r18
	    }
	    if(v!=NRK_ERROR)
	    {
	    // set TTL to TTL_MAX from gateway
	    tdma_ttl = tdma_rfRxInfo.pPayload[TDMA_TTL]>>4;
            tdma_slots_per_cycle =
    1834:	90 93 00 04 	sts	0x0400, r25
    1838:	80 93 ff 03 	sts	0x03FF, r24
              (tdma_rfRxInfo.
               pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_CYCLE_SIZE_LOW];
            tdma_slot_len_ms = tdma_rfRxInfo.pPayload[TDMA_SLOT_SIZE];
    183c:	a3 85       	ldd	r26, Z+11	; 0x0b
    183e:	8a 2f       	mov	r24, r26
    1840:	90 e0       	ldi	r25, 0x00	; 0
    1842:	90 93 02 04 	sts	0x0402, r25
    1846:	80 93 01 04 	sts	0x0401, r24
            _tdma_slot_time.nano_secs = tdma_slot_len_ms * NANOS_PER_MS;
    184a:	dc 01       	movw	r26, r24
    184c:	20 e4       	ldi	r18, 0x40	; 64
    184e:	32 e4       	ldi	r19, 0x42	; 66
    1850:	4f e0       	ldi	r20, 0x0F	; 15
    1852:	50 e0       	ldi	r21, 0x00	; 0
    1854:	0e 94 15 32 	call	0x642a	; 0x642a <__muluhisi3>
    1858:	60 93 e4 03 	sts	0x03E4, r22
    185c:	70 93 e5 03 	sts	0x03E5, r23
    1860:	80 93 e6 03 	sts	0x03E6, r24
    1864:	90 93 e7 03 	sts	0x03E7, r25
            _tdma_slot_time.secs = 0;
    1868:	10 92 e0 03 	sts	0x03E0, r1
    186c:	10 92 e1 03 	sts	0x03E1, r1
    1870:	10 92 e2 03 	sts	0x03E2, r1
    1874:	10 92 e3 03 	sts	0x03E3, r1
    1878:	52 ce       	rjmp	.-860    	; 0x151e <tdma_nw_task+0x26a>

0000187a <tdma_task_config>:
}


void tdma_task_config ()
{
  nrk_task_set_entry_function (&tdma_task, tdma_nw_task);
    187a:	6a e5       	ldi	r22, 0x5A	; 90
    187c:	79 e0       	ldi	r23, 0x09	; 9
    187e:	81 ef       	ldi	r24, 0xF1	; 241
    1880:	95 e0       	ldi	r25, 0x05	; 5
    1882:	0e 94 dd 2f 	call	0x5fba	; 0x5fba <nrk_task_set_entry_function>
  nrk_task_set_stk (&tdma_task, tdma_task_stack, TDMA_STACKSIZE);
    1886:	40 e0       	ldi	r20, 0x00	; 0
    1888:	51 e0       	ldi	r21, 0x01	; 1
    188a:	61 ef       	ldi	r22, 0xF1	; 241
    188c:	74 e0       	ldi	r23, 0x04	; 4
    188e:	81 ef       	ldi	r24, 0xF1	; 241
    1890:	95 e0       	ldi	r25, 0x05	; 5
    1892:	0e 94 e1 2f 	call	0x5fc2	; 0x5fc2 <nrk_task_set_stk>
  tdma_task.prio = TDMA_TASK_PRIORITY;
    1896:	e1 ef       	ldi	r30, 0xF1	; 241
    1898:	f5 e0       	ldi	r31, 0x05	; 5
    189a:	84 e1       	ldi	r24, 0x14	; 20
    189c:	80 87       	std	Z+8, r24	; 0x08
  tdma_task.FirstActivation = TRUE;
    189e:	81 e0       	ldi	r24, 0x01	; 1
    18a0:	87 83       	std	Z+7, r24	; 0x07
  tdma_task.Type = BASIC_TASK;
    18a2:	81 87       	std	Z+9, r24	; 0x09
  tdma_task.SchType = PREEMPTIVE;
    18a4:	82 87       	std	Z+10, r24	; 0x0a
  tdma_task.period.secs = 1;
    18a6:	81 e0       	ldi	r24, 0x01	; 1
    18a8:	90 e0       	ldi	r25, 0x00	; 0
    18aa:	a0 e0       	ldi	r26, 0x00	; 0
    18ac:	b0 e0       	ldi	r27, 0x00	; 0
    18ae:	83 87       	std	Z+11, r24	; 0x0b
    18b0:	94 87       	std	Z+12, r25	; 0x0c
    18b2:	a5 87       	std	Z+13, r26	; 0x0d
    18b4:	b6 87       	std	Z+14, r27	; 0x0e
  tdma_task.period.nano_secs = 0; // 20 * NANOS_PER_MS;
    18b6:	17 86       	std	Z+15, r1	; 0x0f
    18b8:	10 8a       	std	Z+16, r1	; 0x10
    18ba:	11 8a       	std	Z+17, r1	; 0x11
    18bc:	12 8a       	std	Z+18, r1	; 0x12
  tdma_task.cpu_reserve.secs = PCF_TDMA_TIMEOUT;       // bmac reserve , 0 to disable
    18be:	87 e0       	ldi	r24, 0x07	; 7
    18c0:	90 e0       	ldi	r25, 0x00	; 0
    18c2:	a0 e0       	ldi	r26, 0x00	; 0
    18c4:	b0 e0       	ldi	r27, 0x00	; 0
    18c6:	83 8b       	std	Z+19, r24	; 0x13
    18c8:	94 8b       	std	Z+20, r25	; 0x14
    18ca:	a5 8b       	std	Z+21, r26	; 0x15
    18cc:	b6 8b       	std	Z+22, r27	; 0x16
  tdma_task.cpu_reserve.nano_secs = 0;
    18ce:	17 8a       	std	Z+23, r1	; 0x17
    18d0:	10 8e       	std	Z+24, r1	; 0x18
    18d2:	11 8e       	std	Z+25, r1	; 0x19
    18d4:	12 8e       	std	Z+26, r1	; 0x1a
  tdma_task.offset.secs = 0;
    18d6:	13 8e       	std	Z+27, r1	; 0x1b
    18d8:	14 8e       	std	Z+28, r1	; 0x1c
    18da:	15 8e       	std	Z+29, r1	; 0x1d
    18dc:	16 8e       	std	Z+30, r1	; 0x1e
  tdma_task.offset.nano_secs = 0;
    18de:	17 8e       	std	Z+31, r1	; 0x1f
    18e0:	10 a2       	std	Z+32, r1	; 0x20
    18e2:	11 a2       	std	Z+33, r1	; 0x21
    18e4:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&tdma_task);
    18e6:	cf 01       	movw	r24, r30
    18e8:	0c 94 9e 22 	jmp	0x453c	; 0x453c <nrk_activate_task>

000018ec <rf_cmd>:


/* Safely change the radio state */
static void rf_cmd(uint8_t cmd)
{
	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    18ec:	90 91 41 01 	lds	r25, 0x0141
    18f0:	9f 71       	andi	r25, 0x1F	; 31
    18f2:	9f 31       	cpi	r25, 0x1F	; 31
    18f4:	d9 f3       	breq	.-10     	; 0x18ec <rf_cmd>
		continue;
	TRX_STATE = cmd;
    18f6:	80 93 42 01 	sts	0x0142, r24
    18fa:	08 95       	ret

000018fc <set_wireless_prog>:
uint8_t reset_val[] = {0x43, 0x15, 0xa6, 0xd9, 0x3d, 0x31, 0x82, 0xf1, 0x8c, 0xa7, 0x4f, 0xc5, 0x99, 0x97, 0x04, 0xac};


void set_wireless_prog(uint8_t val)
{
   wireless_prog = val;
    18fc:	80 93 15 06 	sts	0x0615, r24
    1900:	08 95       	ret

00001902 <rf_enable_glossy>:
}

void rf_enable_glossy()
{
	use_glossy = 1;
    1902:	81 e0       	ldi	r24, 0x01	; 1
    1904:	80 93 65 0a 	sts	0x0A65, r24
    1908:	08 95       	ret

0000190a <rf_disable_glossy>:
}

void rf_disable_glossy()
{
	use_glossy = 0;
    190a:	10 92 65 0a 	sts	0x0A65, r1
    190e:	08 95       	ret

00001910 <rf_power_down>:

void rf_power_down()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    1910:	80 91 41 01 	lds	r24, 0x0141
    1914:	8f 71       	andi	r24, 0x1F	; 31
    1916:	8f 31       	cpi	r24, 0x1F	; 31
    1918:	d9 f3       	breq	.-10     	; 0x1910 <rf_power_down>
		continue;

	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
    191a:	80 91 41 01 	lds	r24, 0x0141
    191e:	8f 71       	andi	r24, 0x1F	; 31
	if((status == 0) || (status == 0xF))
    1920:	e1 f0       	breq	.+56     	; 0x195a <rf_power_down+0x4a>
    1922:	8f 30       	cpi	r24, 0x0F	; 15
    1924:	d1 f0       	breq	.+52     	; 0x195a <rf_power_down+0x4a>
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
    1926:	80 91 41 01 	lds	r24, 0x0141
    192a:	8f 71       	andi	r24, 0x1F	; 31
    192c:	88 30       	cpi	r24, 0x08	; 8
    192e:	31 f4       	brne	.+12     	; 0x193c <rf_power_down+0x2c>
		do{
			status = (TRX_STATUS & 0x1F);
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
    1930:	80 91 39 01 	lds	r24, 0x0139
    1934:	82 60       	ori	r24, 0x02	; 2
    1936:	80 93 39 01 	sts	0x0139, r24
    193a:	0b c0       	rjmp	.+22     	; 0x1952 <rf_power_down+0x42>
	status = (TRX_STATUS & 0x1F);
	if((status == 0) || (status == 0xF))
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
		rf_cmd(TRX_OFF);
    193c:	88 e0       	ldi	r24, 0x08	; 8
    193e:	0e 94 76 0c 	call	0x18ec	; 0x18ec <rf_cmd>
		do{
			status = (TRX_STATUS & 0x1F);
    1942:	80 91 41 01 	lds	r24, 0x0141
    1946:	8f 71       	andi	r24, 0x1F	; 31
		}while(status != TRX_OFF);
    1948:	88 30       	cpi	r24, 0x08	; 8
    194a:	d9 f7       	brne	.-10     	; 0x1942 <rf_power_down+0x32>
    194c:	f1 cf       	rjmp	.-30     	; 0x1930 <rf_power_down+0x20>
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
	}while((status != 0) && (status != 0xF));
    194e:	8f 30       	cpi	r24, 0x0F	; 15
    1950:	21 f0       	breq	.+8      	; 0x195a <rf_power_down+0x4a>
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
    1952:	80 91 41 01 	lds	r24, 0x0141
    1956:	8f 71       	andi	r24, 0x1F	; 31
	}while((status != 0) && (status != 0xF));
    1958:	d1 f7       	brne	.-12     	; 0x194e <rf_power_down+0x3e>
    195a:	08 95       	ret

0000195c <rf_power_up>:

void rf_power_up()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    195c:	80 91 41 01 	lds	r24, 0x0141
    1960:	8f 71       	andi	r24, 0x1F	; 31
    1962:	8f 31       	cpi	r24, 0x1F	; 31
    1964:	d9 f3       	breq	.-10     	; 0x195c <rf_power_up>
		continue;
	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
    1966:	80 91 41 01 	lds	r24, 0x0141
    196a:	8f 71       	andi	r24, 0x1F	; 31
	if((status != 0) && (status != 0xF))
    196c:	11 f0       	breq	.+4      	; 0x1972 <rf_power_up+0x16>
    196e:	8f 30       	cpi	r24, 0x0F	; 15
    1970:	51 f4       	brne	.+20     	; 0x1986 <rf_power_up+0x2a>
		return;

	/* Wake up */
	TRXPR &= ~(1 << SLPTR);
    1972:	80 91 39 01 	lds	r24, 0x0139
    1976:	8d 7f       	andi	r24, 0xFD	; 253
    1978:	80 93 39 01 	sts	0x0139, r24
	while((TRX_STATUS & 0x1F) != TRX_OFF)
    197c:	80 91 41 01 	lds	r24, 0x0141
    1980:	8f 71       	andi	r24, 0x1F	; 31
    1982:	88 30       	cpi	r24, 0x08	; 8
    1984:	d9 f7       	brne	.-10     	; 0x197c <rf_power_up+0x20>
    1986:	08 95       	ret

00001988 <rf_pll_on>:
	TRX_STATE = cmd;
}

void rf_pll_on()
{
   rf_cmd(PLL_ON);
    1988:	89 e0       	ldi	r24, 0x09	; 9
    198a:	0c 94 76 0c 	jmp	0x18ec	; 0x18ec <rf_cmd>

0000198e <rf_tx_power>:
}


void rf_tx_power(uint8_t pwr)
{
	PHY_TX_PWR &= 0xF0;
    198e:	e5 e4       	ldi	r30, 0x45	; 69
    1990:	f1 e0       	ldi	r31, 0x01	; 1
    1992:	90 81       	ld	r25, Z
    1994:	90 7f       	andi	r25, 0xF0	; 240
    1996:	90 83       	st	Z, r25
	PHY_TX_PWR |= (pwr & 0xF);
    1998:	90 81       	ld	r25, Z
    199a:	8f 70       	andi	r24, 0x0F	; 15
    199c:	98 2b       	or	r25, r24
    199e:	90 83       	st	Z, r25
    19a0:	08 95       	ret

000019a2 <rf_addr_decode_enable>:
}

void rf_addr_decode_enable()
{
	XAH_CTRL_1 &= ~(1 << AACK_PROM_MODE);
    19a2:	e7 e5       	ldi	r30, 0x57	; 87
    19a4:	f1 e0       	ldi	r31, 0x01	; 1
    19a6:	80 81       	ld	r24, Z
    19a8:	8d 7f       	andi	r24, 0xFD	; 253
    19aa:	80 83       	st	Z, r24
    19ac:	08 95       	ret

000019ae <rf_addr_decode_disable>:
}


void rf_addr_decode_disable()
{
	XAH_CTRL_1 |= (1 << AACK_PROM_MODE);
    19ae:	e7 e5       	ldi	r30, 0x57	; 87
    19b0:	f1 e0       	ldi	r31, 0x01	; 1
    19b2:	80 81       	ld	r24, Z
    19b4:	82 60       	ori	r24, 0x02	; 2
    19b6:	80 83       	st	Z, r24
    19b8:	08 95       	ret

000019ba <rf_auto_ack_enable>:
}


void rf_auto_ack_enable()
{
	CSMA_SEED_1 &= ~(1 << AACK_DIS_ACK);
    19ba:	ee e6       	ldi	r30, 0x6E	; 110
    19bc:	f1 e0       	ldi	r31, 0x01	; 1
    19be:	80 81       	ld	r24, Z
    19c0:	8f 7e       	andi	r24, 0xEF	; 239
    19c2:	80 83       	st	Z, r24
    19c4:	08 95       	ret

000019c6 <rf_auto_ack_disable>:
}

void rf_auto_ack_disable()
{
	CSMA_SEED_1 |= (1 << AACK_DIS_ACK);
    19c6:	ee e6       	ldi	r30, 0x6E	; 110
    19c8:	f1 e0       	ldi	r31, 0x01	; 1
    19ca:	80 81       	ld	r24, Z
    19cc:	80 61       	ori	r24, 0x10	; 16
    19ce:	80 83       	st	Z, r24
    19d0:	08 95       	ret

000019d2 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
	/* Set short MAC address */
	SHORT_ADDR_0 = (my_mac & 0xFF); 
    19d2:	80 93 60 01 	sts	0x0160, r24
	SHORT_ADDR_1 = (my_mac >> 8);
    19d6:	90 93 61 01 	sts	0x0161, r25
	rfSettings.myAddr = my_mac;
    19da:	90 93 6f 0a 	sts	0x0A6F, r25
    19de:	80 93 6e 0a 	sts	0x0A6E, r24
    19e2:	08 95       	ret

000019e4 <rf_set_rx>:
}


void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
	rfSettings.pRxInfo = pRRI;
    19e4:	90 93 69 0a 	sts	0x0A69, r25
    19e8:	80 93 68 0a 	sts	0x0A68, r24
	PHY_CC_CCA &= ~(0x1F);
    19ec:	e8 e4       	ldi	r30, 0x48	; 72
    19ee:	f1 e0       	ldi	r31, 0x01	; 1
    19f0:	80 81       	ld	r24, Z
    19f2:	80 7e       	andi	r24, 0xE0	; 224
    19f4:	80 83       	st	Z, r24
	PHY_CC_CCA |= (channel << CHANNEL0);
    19f6:	80 81       	ld	r24, Z
    19f8:	68 2b       	or	r22, r24
    19fa:	60 83       	st	Z, r22
    19fc:	08 95       	ret

000019fe <rx_start_callback>:
}

void rx_start_callback(void (*func)(void)){
	rx_start_func = func;
    19fe:	90 93 19 06 	sts	0x0619, r25
    1a02:	80 93 18 06 	sts	0x0618, r24
    1a06:	08 95       	ret

00001a08 <rx_end_callback>:
}

void rx_end_callback(void (*func)(void)){
	rx_end_func = func;
    1a08:	90 93 17 06 	sts	0x0617, r25
    1a0c:	80 93 16 06 	sts	0x0616, r24
    1a10:	08 95       	ret

00001a12 <rf_init>:
}


void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{ 
    1a12:	0f 93       	push	r16
    1a14:	1f 93       	push	r17
    1a16:	cf 93       	push	r28
    1a18:	df 93       	push	r29
    1a1a:	fc 01       	movw	r30, r24
    1a1c:	d9 01       	movw	r26, r18

*/


	/* Turn on auto crc calculation */
	TRX_CTRL_1 = (1 << TX_AUTO_CRC_ON);
    1a1e:	80 e2       	ldi	r24, 0x20	; 32
    1a20:	80 93 44 01 	sts	0x0144, r24
	/* Set PA buffer lead time to 6 us and TX power to 3.0 dBm (maximum) */
	PHY_TX_PWR = (1 << PA_BUF_LT1) | (1 << PA_BUF_LT0) | (0 << TX_PWR0);
    1a24:	80 ec       	ldi	r24, 0xC0	; 192
    1a26:	80 93 45 01 	sts	0x0145, r24
	/* CCA Mode and Channel selection */
	PHY_CC_CCA = (0 << CCA_MODE1) | (1 << CCA_MODE0) | (channel << CHANNEL0);
    1a2a:	60 62       	ori	r22, 0x20	; 32
    1a2c:	60 93 48 01 	sts	0x0148, r22
	/* Set CCA energy threshold */
	CCA_THRES = 0xC5;
    1a30:	85 ec       	ldi	r24, 0xC5	; 197
    1a32:	80 93 49 01 	sts	0x0149, r24
	/* Start of frame delimiter */
	SFD_VALUE = 0xA7;
    1a36:	87 ea       	ldi	r24, 0xA7	; 167
    1a38:	80 93 4b 01 	sts	0x014B, r24
	/* Dynamic buffer protection on and data rate is 250 kb/s */
	TRX_CTRL_2 = (1 << RX_SAFE_MODE) | (0 << OQPSK_DATA_RATE1) | (0 << OQPSK_DATA_RATE0);
    1a3c:	80 e8       	ldi	r24, 0x80	; 128
    1a3e:	80 93 4c 01 	sts	0x014C, r24
	
	/* Set short MAC address */
	SHORT_ADDR_0 = (myAddr & 0xFF); SHORT_ADDR_1 = (myAddr >> 8);
    1a42:	20 93 60 01 	sts	0x0160, r18
    1a46:	b0 93 61 01 	sts	0x0161, r27
	/* Set PAN ID */
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
    1a4a:	40 93 62 01 	sts	0x0162, r20
    1a4e:	50 93 63 01 	sts	0x0163, r21
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1a52:	c6 e4       	ldi	r28, 0x46	; 70
    1a54:	d1 e0       	ldi	r29, 0x01	; 1
    1a56:	08 81       	ld	r16, Y
    1a58:	88 81       	ld	r24, Y
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
    1a5a:	98 81       	ld	r25, Y
    1a5c:	28 81       	ld	r18, Y
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1a5e:	30 2f       	mov	r19, r16
    1a60:	32 95       	swap	r19
    1a62:	36 95       	lsr	r19
    1a64:	37 70       	andi	r19, 0x07	; 7
    1a66:	60 e4       	ldi	r22, 0x40	; 64
    1a68:	36 9f       	mul	r19, r22
    1a6a:	80 01       	movw	r16, r0
    1a6c:	11 24       	eor	r1, r1
    1a6e:	22 95       	swap	r18
    1a70:	26 95       	lsr	r18
    1a72:	23 70       	andi	r18, 0x03	; 3
    1a74:	62 2f       	mov	r22, r18
    1a76:	60 2b       	or	r22, r16
    1a78:	82 95       	swap	r24
    1a7a:	86 95       	lsr	r24
    1a7c:	83 70       	andi	r24, 0x03	; 3
    1a7e:	70 e1       	ldi	r23, 0x10	; 16
    1a80:	87 9f       	mul	r24, r23
    1a82:	90 01       	movw	r18, r0
    1a84:	11 24       	eor	r1, r1
    1a86:	26 2b       	or	r18, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
    1a88:	92 95       	swap	r25
    1a8a:	96 95       	lsr	r25
    1a8c:	93 70       	andi	r25, 0x03	; 3
    1a8e:	84 e0       	ldi	r24, 0x04	; 4
    1a90:	98 9f       	mul	r25, r24
    1a92:	b0 01       	movw	r22, r0
    1a94:	11 24       	eor	r1, r1
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1a96:	62 2b       	or	r22, r18
    1a98:	60 93 6d 01 	sts	0x016D, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
    1a9c:	88 81       	ld	r24, Y
    1a9e:	98 81       	ld	r25, Y
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
    1aa0:	92 95       	swap	r25
    1aa2:	96 95       	lsr	r25
    1aa4:	93 70       	andi	r25, 0x03	; 3
    1aa6:	39 2f       	mov	r19, r25
    1aa8:	30 64       	ori	r19, 0x40	; 64
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
    1aaa:	98 2f       	mov	r25, r24
    1aac:	92 95       	swap	r25
    1aae:	96 70       	andi	r25, 0x06	; 6
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
    1ab0:	93 2b       	or	r25, r19
    1ab2:	90 93 6e 01 	sts	0x016E, r25
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);

	/* don't re-transmit frames or perform cca multiple times, slotted op is off */
	XAH_CTRL_0 = (0 << MAX_FRAME_RETRIES0) | (0 << MAX_CSMA_RETRIES0)
    1ab6:	10 92 6c 01 	sts	0x016C, r1
			| (0 << SLOTTED_OPERATION);
   
   /* Enable all radio interrupts */
	IRQ_MASK = (1 << AWAKE_EN) | (1 << TX_END_EN) | (1 << AMI_EN) | (1 << CCA_ED_DONE_EN)
    1aba:	8f ef       	ldi	r24, 0xFF	; 255
    1abc:	80 93 4e 01 	sts	0x014E, r24
			| (1 << RX_END_EN) | (1 << RX_START_EN) | (1 << PLL_UNLOCK_EN) | (1 << PLL_LOCK_EN);

	/* Initialize settings struct */
	rfSettings.pRxInfo = pRRI;
    1ac0:	c8 e6       	ldi	r28, 0x68	; 104
    1ac2:	da e0       	ldi	r29, 0x0A	; 10
    1ac4:	f9 83       	std	Y+1, r31	; 0x01
    1ac6:	e8 83       	st	Y, r30
	rfSettings.txSeqNumber = 0;
    1ac8:	1a 82       	std	Y+2, r1	; 0x02
	rfSettings.ackReceived = 0;
    1aca:	1b 82       	std	Y+3, r1	; 0x03
	rfSettings.panId = panId;
    1acc:	5d 83       	std	Y+5, r21	; 0x05
    1ace:	4c 83       	std	Y+4, r20	; 0x04
	rfSettings.myAddr = myAddr;
    1ad0:	bf 83       	std	Y+7, r27	; 0x07
    1ad2:	ae 83       	std	Y+6, r26	; 0x06
	rfSettings.receiveOn = 0;
    1ad4:	18 86       	std	Y+8, r1	; 0x08

	rf_ready = 1;
    1ad6:	81 e0       	ldi	r24, 0x01	; 1
    1ad8:	80 93 82 0a 	sts	0x0A82, r24
   rx_ready = 0;
    1adc:	10 92 99 0a 	sts	0x0A99, r1
   tx_done = 0;
    1ae0:	10 92 71 0a 	sts	0x0A71, r1

	use_glossy = 0;
    1ae4:	10 92 65 0a 	sts	0x0A65, r1

} // rf_init() 
    1ae8:	df 91       	pop	r29
    1aea:	cf 91       	pop	r28
    1aec:	1f 91       	pop	r17
    1aee:	0f 91       	pop	r16
    1af0:	08 95       	ret

00001af2 <rf_rx_on>:
	rf_cc2591_rx_on();
#endif
#ifdef GLOSSY_TESTING
	clear_packet_flags();
#endif
	rf_cmd(RX_AACK_ON);
    1af2:	86 e1       	ldi	r24, 0x16	; 22
    1af4:	0c 94 76 0c 	jmp	0x18ec	; 0x18ec <rf_cmd>

00001af8 <rf_polling_rx_on>:

#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	rf_cmd(RX_AACK_ON);
    1af8:	86 e1       	ldi	r24, 0x16	; 22
    1afa:	0c 94 76 0c 	jmp	0x18ec	; 0x18ec <rf_cmd>

00001afe <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
  nrk_sem_post(radio_sem);
#endif
  //	DISABLE_FIFOP_INT();
*/
   rf_cmd(TRX_OFF);
    1afe:	88 e0       	ldi	r24, 0x08	; 8
    1b00:	0e 94 76 0c 	call	0x18ec	; 0x18ec <rf_cmd>
   rx_ready = 0;
    1b04:	10 92 99 0a 	sts	0x0A99, r1
    1b08:	08 95       	ret

00001b0a <rf_tx_packet>:
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------


uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1b0a:	0f 93       	push	r16
    1b0c:	1f 93       	push	r17
    1b0e:	cf 93       	push	r28
    1b10:	df 93       	push	r29
    1b12:	fc 01       	movw	r30, r24
	*/

	uint8_t trx_status, trx_error, *data_start, *frame_start = &TRXFBST;
	uint16_t i;

	if(!rf_ready) 
    1b14:	80 91 82 0a 	lds	r24, 0x0A82
    1b18:	81 11       	cpse	r24, r1
    1b1a:	02 c0       	rjmp	.+4      	; 0x1b20 <rf_tx_packet+0x16>
		return NRK_ERROR;
    1b1c:	8f ef       	ldi	r24, 0xFF	; 255
    1b1e:	ab c0       	rjmp	.+342    	; 0x1c76 <rf_tx_packet+0x16c>

	/* TODO: Setting FCF bits is probably slow. Optimize later. */
	fcf.frame_type = 1;
	fcf.sec_en = 0;
	fcf.frame_pending = 0;
	fcf.ack_request = pRTI->ackRequest;
    1b20:	26 81       	ldd	r18, Z+6	; 0x06
	fcf.dest_addr_mode = 2;
	fcf.frame_version = 0;
	fcf.src_addr_mode = 2;
	
	/* Build the rest of the MAC header */
	rfSettings.txSeqNumber++;
    1b22:	80 91 6a 0a 	lds	r24, 0x0A6A
    1b26:	8f 5f       	subi	r24, 0xFF	; 255
    1b28:	80 93 6a 0a 	sts	0x0A6A, r24
	machead->fcf = fcf;
    1b2c:	90 91 81 01 	lds	r25, 0x0181
    1b30:	90 7e       	andi	r25, 0xE0	; 224
    1b32:	91 60       	ori	r25, 0x01	; 1
    1b34:	20 fb       	bst	r18, 0
    1b36:	95 f9       	bld	r25, 5
    1b38:	9f 73       	andi	r25, 0x3F	; 63
    1b3a:	90 64       	ori	r25, 0x40	; 64
    1b3c:	90 93 81 01 	sts	0x0181, r25
    1b40:	88 e8       	ldi	r24, 0x88	; 136
    1b42:	80 93 82 01 	sts	0x0182, r24
	if (use_glossy) {
    1b46:	80 91 65 0a 	lds	r24, 0x0A65
    1b4a:	88 23       	and	r24, r24
    1b4c:	61 f0       	breq	.+24     	; 0x1b66 <rf_tx_packet+0x5c>
		machead->seq_num = 0xFF;
    1b4e:	8f ef       	ldi	r24, 0xFF	; 255
    1b50:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = 0xAAAA;
    1b54:	8a ea       	ldi	r24, 0xAA	; 170
    1b56:	9a ea       	ldi	r25, 0xAA	; 170
    1b58:	90 93 89 01 	sts	0x0189, r25
    1b5c:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = 0xFFFF;
    1b60:	8f ef       	ldi	r24, 0xFF	; 255
    1b62:	9f ef       	ldi	r25, 0xFF	; 255
    1b64:	10 c0       	rjmp	.+32     	; 0x1b86 <rf_tx_packet+0x7c>
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	} else {
		machead->seq_num = rfSettings.txSeqNumber;
    1b66:	80 91 6a 0a 	lds	r24, 0x0A6A
    1b6a:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = (SHORT_ADDR_1 << 8) | SHORT_ADDR_0;
    1b6e:	20 91 61 01 	lds	r18, 0x0161
    1b72:	80 91 60 01 	lds	r24, 0x0160
    1b76:	90 e0       	ldi	r25, 0x00	; 0
    1b78:	92 2b       	or	r25, r18
    1b7a:	90 93 89 01 	sts	0x0189, r25
    1b7e:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = pRTI->destAddr;
    1b82:	80 81       	ld	r24, Z
    1b84:	91 81       	ldd	r25, Z+1	; 0x01
    1b86:	90 93 87 01 	sts	0x0187, r25
    1b8a:	80 93 86 01 	sts	0x0186, r24
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
    1b8e:	20 91 63 01 	lds	r18, 0x0163
    1b92:	80 91 62 01 	lds	r24, 0x0162
    1b96:	90 e0       	ldi	r25, 0x00	; 0
    1b98:	92 2b       	or	r25, r18
    1b9a:	90 93 85 01 	sts	0x0185, r25
    1b9e:	80 93 84 01 	sts	0x0184, r24
    1ba2:	8f 01       	movw	r16, r30
	}
	//machead->src_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	
	/* Copy data payload into packet */
	data_start = frame_start + sizeof(ieee_mac_frame_header_t) + 1;
	memcpy(data_start, pRTI->pPayload, pRTI->length);
    1ba4:	42 81       	ldd	r20, Z+2	; 0x02
    1ba6:	55 27       	eor	r21, r21
    1ba8:	47 fd       	sbrc	r20, 7
    1baa:	50 95       	com	r21
    1bac:	63 81       	ldd	r22, Z+3	; 0x03
    1bae:	74 81       	ldd	r23, Z+4	; 0x04
    1bb0:	8a e8       	ldi	r24, 0x8A	; 138
    1bb2:	91 e0       	ldi	r25, 0x01	; 1
    1bb4:	0e 94 e5 32 	call	0x65ca	; 0x65ca <memcpy>
	/* Set the size of the packet */
	*frame_start = sizeof(ieee_mac_frame_header_t) + pRTI->length + 2;
    1bb8:	f8 01       	movw	r30, r16
    1bba:	82 81       	ldd	r24, Z+2	; 0x02
    1bbc:	85 5f       	subi	r24, 0xF5	; 245
    1bbe:	80 93 80 01 	sts	0x0180, r24
	
	vprintf("packet length: %d bytes\r\n", *frame_start);

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
    1bc2:	80 91 41 01 	lds	r24, 0x0141
    1bc6:	d8 2f       	mov	r29, r24
    1bc8:	df 71       	andi	r29, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
    1bca:	9f ef       	ldi	r25, 0xFF	; 255
    1bcc:	9d 0f       	add	r25, r29
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
    1bce:	92 30       	cpi	r25, 0x02	; 2
    1bd0:	c0 f3       	brcs	.-16     	; 0x1bc2 <rf_tx_packet+0xb8>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
    1bd2:	d1 31       	cpi	r29, 0x11	; 17
    1bd4:	b1 f3       	breq	.-20     	; 0x1bc2 <rf_tx_packet+0xb8>
    1bd6:	d2 31       	cpi	r29, 0x12	; 18
    1bd8:	a1 f3       	breq	.-24     	; 0x1bc2 <rf_tx_packet+0xb8>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
    1bda:	df 31       	cpi	r29, 0x1F	; 31
    1bdc:	91 f3       	breq	.-28     	; 0x1bc2 <rf_tx_packet+0xb8>
	
	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
    1bde:	98 ef       	ldi	r25, 0xF8	; 248
    1be0:	9d 0f       	add	r25, r29
    1be2:	92 30       	cpi	r25, 0x02	; 2
    1be4:	20 f0       	brcs	.+8      	; 0x1bee <rf_tx_packet+0xe4>
    1be6:	8f 70       	andi	r24, 0x0F	; 15
    1be8:	86 30       	cpi	r24, 0x06	; 6
    1bea:	09 f0       	breq	.+2      	; 0x1bee <rf_tx_packet+0xe4>
    1bec:	97 cf       	rjmp	.-210    	; 0x1b1c <rf_tx_packet+0x12>
			&& (trx_status != RX_AACK_ON) && (trx_status != PLL_ON)){
		return NRK_ERROR;
	}

	rf_cmd(RX_AACK_ON);
    1bee:	86 e1       	ldi	r24, 0x16	; 22
    1bf0:	0e 94 76 0c 	call	0x18ec	; 0x18ec <rf_cmd>

	/* Perform CCA if requested */
	if(pRTI->cca){
    1bf4:	f8 01       	movw	r30, r16
    1bf6:	85 81       	ldd	r24, Z+5	; 0x05
    1bf8:	81 11       	cpse	r24, r1
    1bfa:	0b c0       	rjmp	.+22     	; 0x1c12 <rf_tx_packet+0x108>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
			return NRK_ERROR;
	}

	rf_cmd(PLL_ON);
    1bfc:	89 e0       	ldi	r24, 0x09	; 9
    1bfe:	0e 94 76 0c 	call	0x18ec	; 0x18ec <rf_cmd>
	if(pRTI->ackRequest)
    1c02:	f8 01       	movw	r30, r16
    1c04:	86 81       	ldd	r24, Z+6	; 0x06
    1c06:	88 23       	and	r24, r24
    1c08:	91 f0       	breq	.+36     	; 0x1c2e <rf_tx_packet+0x124>
		rf_cmd(TX_ARET_ON);
    1c0a:	89 e1       	ldi	r24, 0x19	; 25
    1c0c:	0e 94 76 0c 	call	0x18ec	; 0x18ec <rf_cmd>
    1c10:	0e c0       	rjmp	.+28     	; 0x1c2e <rf_tx_packet+0x124>

	rf_cmd(RX_AACK_ON);

	/* Perform CCA if requested */
	if(pRTI->cca){
		PHY_CC_CCA |= (1 << CCA_REQUEST);
    1c12:	80 91 48 01 	lds	r24, 0x0148
    1c16:	80 68       	ori	r24, 0x80	; 128
    1c18:	80 93 48 01 	sts	0x0148, r24
		while(!(TRX_STATUS & (1 << CCA_DONE)))
    1c1c:	80 91 41 01 	lds	r24, 0x0141
    1c20:	87 ff       	sbrs	r24, 7
    1c22:	fc cf       	rjmp	.-8      	; 0x1c1c <rf_tx_packet+0x112>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
    1c24:	80 91 41 01 	lds	r24, 0x0141
    1c28:	86 ff       	sbrs	r24, 6
    1c2a:	78 cf       	rjmp	.-272    	; 0x1b1c <rf_tx_packet+0x12>
    1c2c:	e7 cf       	rjmp	.-50     	; 0x1bfc <rf_tx_packet+0xf2>
	
#ifdef RADIO_CC2591
		rf_cc2591_tx_on();
#endif

   tx_done = 0;
    1c2e:	10 92 71 0a 	sts	0x0A71, r1
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
    1c32:	82 e0       	ldi	r24, 0x02	; 2
    1c34:	0e 94 76 0c 	call	0x18ec	; 0x18ec <rf_cmd>
   for(i=0; (i<65000) && !tx_done; i++){
    1c38:	80 e0       	ldi	r24, 0x00	; 0
    1c3a:	90 e0       	ldi	r25, 0x00	; 0
    1c3c:	20 91 71 0a 	lds	r18, 0x0A71
    1c40:	21 11       	cpse	r18, r1
    1c42:	05 c0       	rjmp	.+10     	; 0x1c4e <rf_tx_packet+0x144>
    1c44:	01 96       	adiw	r24, 0x01	; 1
    1c46:	88 3e       	cpi	r24, 0xE8	; 232
    1c48:	fd ef       	ldi	r31, 0xFD	; 253
    1c4a:	9f 07       	cpc	r25, r31
    1c4c:	b9 f7       	brne	.-18     	; 0x1c3c <rf_tx_packet+0x132>
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1c4e:	f8 01       	movw	r30, r16
    1c50:	26 81       	ldd	r18, Z+6	; 0x06
    1c52:	22 23       	and	r18, r18
    1c54:	31 f0       	breq	.+12     	; 0x1c62 <rf_tx_packet+0x158>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
    1c56:	20 91 42 01 	lds	r18, 0x0142
    1c5a:	22 95       	swap	r18
    1c5c:	26 95       	lsr	r18
    1c5e:	27 70       	andi	r18, 0x07	; 7
   for(i=0; (i<65000) && !tx_done; i++){
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1c60:	29 f4       	brne	.+10     	; 0x1c6c <rf_tx_packet+0x162>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
    1c62:	88 3e       	cpi	r24, 0xE8	; 232
    1c64:	9d 4f       	sbci	r25, 0xFD	; 253
    1c66:	11 f0       	breq	.+4      	; 0x1c6c <rf_tx_packet+0x162>
   for(i=0; (i<65000) && !tx_done; i++){
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1c68:	c1 e0       	ldi	r28, 0x01	; 1
    1c6a:	01 c0       	rjmp	.+2      	; 0x1c6e <rf_tx_packet+0x164>
    1c6c:	cf ef       	ldi	r28, 0xFF	; 255
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
	rf_cmd(trx_status);
    1c6e:	8d 2f       	mov	r24, r29
    1c70:	0e 94 76 0c 	call	0x18ec	; 0x18ec <rf_cmd>

#ifdef RADIO_CC2591
	if (trx_error == NRK_ERROR) rf_cc2591_rx_on();
#endif

	return trx_error;
    1c74:	8c 2f       	mov	r24, r28
}
    1c76:	df 91       	pop	r29
    1c78:	cf 91       	pop	r28
    1c7a:	1f 91       	pop	r17
    1c7c:	0f 91       	pop	r16
    1c7e:	08 95       	ret

00001c80 <rf_tx_packet_resend>:
uint8_t rf_tx_packet_resend()
{
   uint8_t trx_error;
   uint16_t i;

   tx_done = 0;
    1c80:	10 92 71 0a 	sts	0x0A71, r1
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
    1c84:	82 e0       	ldi	r24, 0x02	; 2
    1c86:	0e 94 76 0c 	call	0x18ec	; 0x18ec <rf_cmd>
    1c8a:	88 ee       	ldi	r24, 0xE8	; 232
    1c8c:	9d ef       	ldi	r25, 0xFD	; 253
   for(i=0; (i<65000) && !tx_done; i++)
    1c8e:	20 91 71 0a 	lds	r18, 0x0A71
    1c92:	21 11       	cpse	r18, r1
    1c94:	04 c0       	rjmp	.+8      	; 0x1c9e <rf_tx_packet_resend+0x1e>
    1c96:	01 97       	sbiw	r24, 0x01	; 1
    1c98:	d1 f7       	brne	.-12     	; 0x1c8e <rf_tx_packet_resend+0xe>
      continue;
   trx_error = (i == 65000) ? NRK_ERROR : NRK_OK;
    1c9a:	8f ef       	ldi	r24, 0xFF	; 255

   return trx_error;
}
    1c9c:	08 95       	ret
   tx_done = 0;
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
   for(i=0; (i<65000) && !tx_done; i++)
      continue;
   trx_error = (i == 65000) ? NRK_ERROR : NRK_OK;
    1c9e:	81 e0       	ldi	r24, 0x01	; 1
    1ca0:	08 95       	ret

00001ca2 <rf_cca_check>:

/* Returns 1 if the channel is clear
 * Returns 0 if the channel is being used
 */
int8_t rf_cca_check()
{
    1ca2:	cf 93       	push	r28
    1ca4:	df 93       	push	r29
	uint8_t trx_status, cca_value;

	if(!rf_ready)
    1ca6:	80 91 82 0a 	lds	r24, 0x0A82
    1caa:	88 23       	and	r24, r24
    1cac:	41 f1       	breq	.+80     	; 0x1cfe <rf_cca_check+0x5c>
		return NRK_ERROR;

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
    1cae:	80 91 41 01 	lds	r24, 0x0141
    1cb2:	c8 2f       	mov	r28, r24
    1cb4:	cf 71       	andi	r28, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
    1cb6:	9f ef       	ldi	r25, 0xFF	; 255
    1cb8:	9c 0f       	add	r25, r28
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
    1cba:	92 30       	cpi	r25, 0x02	; 2
    1cbc:	c0 f3       	brcs	.-16     	; 0x1cae <rf_cca_check+0xc>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
    1cbe:	c1 31       	cpi	r28, 0x11	; 17
    1cc0:	b1 f3       	breq	.-20     	; 0x1cae <rf_cca_check+0xc>
    1cc2:	c2 31       	cpi	r28, 0x12	; 18
    1cc4:	a1 f3       	breq	.-24     	; 0x1cae <rf_cca_check+0xc>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
    1cc6:	cf 31       	cpi	r28, 0x1F	; 31
    1cc8:	91 f3       	breq	.-28     	; 0x1cae <rf_cca_check+0xc>

	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
    1cca:	c8 30       	cpi	r28, 0x08	; 8
    1ccc:	19 f0       	breq	.+6      	; 0x1cd4 <rf_cca_check+0x32>
    1cce:	8f 70       	andi	r24, 0x0F	; 15
    1cd0:	86 30       	cpi	r24, 0x06	; 6
    1cd2:	a9 f4       	brne	.+42     	; 0x1cfe <rf_cca_check+0x5c>
			&& (trx_status != RX_AACK_ON))
		return NRK_ERROR;
	
	rf_cmd(RX_AACK_ON);
    1cd4:	86 e1       	ldi	r24, 0x16	; 22
    1cd6:	0e 94 76 0c 	call	0x18ec	; 0x18ec <rf_cmd>

	PHY_CC_CCA |= (1 << CCA_REQUEST);
    1cda:	80 91 48 01 	lds	r24, 0x0148
    1cde:	80 68       	ori	r24, 0x80	; 128
    1ce0:	80 93 48 01 	sts	0x0148, r24
	while(!(TRX_STATUS & (1 << CCA_DONE)))
    1ce4:	80 91 41 01 	lds	r24, 0x0141
    1ce8:	87 ff       	sbrs	r24, 7
    1cea:	fc cf       	rjmp	.-8      	; 0x1ce4 <rf_cca_check+0x42>
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
    1cec:	d0 91 41 01 	lds	r29, 0x0141
	rf_cmd(trx_status);
    1cf0:	8c 2f       	mov	r24, r28
    1cf2:	0e 94 76 0c 	call	0x18ec	; 0x18ec <rf_cmd>
	rf_cmd(RX_AACK_ON);

	PHY_CC_CCA |= (1 << CCA_REQUEST);
	while(!(TRX_STATUS & (1 << CCA_DONE)))
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
    1cf6:	d6 fb       	bst	r29, 6
    1cf8:	88 27       	eor	r24, r24
    1cfa:	80 f9       	bld	r24, 0
	rf_cmd(trx_status);

	return cca_value;
    1cfc:	01 c0       	rjmp	.+2      	; 0x1d00 <rf_cca_check+0x5e>
int8_t rf_cca_check()
{
	uint8_t trx_status, cca_value;

	if(!rf_ready)
		return NRK_ERROR;
    1cfe:	8f ef       	ldi	r24, 0xFF	; 255
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
	rf_cmd(trx_status);

	return cca_value;
}
    1d00:	df 91       	pop	r29
    1d02:	cf 91       	pop	r28
    1d04:	08 95       	ret

00001d06 <rf_rx_packet_nonblock>:
	#endif
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
    1d06:	80 91 82 0a 	lds	r24, 0x0A82
    1d0a:	88 23       	and	r24, r24
    1d0c:	09 f4       	brne	.+2      	; 0x1d10 <rf_rx_packet_nonblock+0xa>
    1d0e:	e3 c0       	rjmp	.+454    	; 0x1ed6 <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;

   if(!rx_ready)
    1d10:	80 91 99 0a 	lds	r24, 0x0A99
    1d14:	88 23       	and	r24, r24
    1d16:	09 f4       	brne	.+2      	; 0x1d1a <rf_rx_packet_nonblock+0x14>
    1d18:	dc c0       	rjmp	.+440    	; 0x1ed2 <rf_rx_packet_nonblock+0x1cc>
      return 0;
   else if((TST_RX_LENGTH - 2) > rfSettings.pRxInfo->max_length)
    1d1a:	80 91 7b 01 	lds	r24, 0x017B
    1d1e:	e0 91 68 0a 	lds	r30, 0x0A68
    1d22:	f0 91 69 0a 	lds	r31, 0x0A69
    1d26:	90 e0       	ldi	r25, 0x00	; 0
    1d28:	02 97       	sbiw	r24, 0x02	; 2
    1d2a:	24 81       	ldd	r18, Z+4	; 0x04
    1d2c:	33 27       	eor	r19, r19
    1d2e:	27 fd       	sbrc	r18, 7
    1d30:	30 95       	com	r19
    1d32:	28 17       	cp	r18, r24
    1d34:	39 07       	cpc	r19, r25
    1d36:	0c f4       	brge	.+2      	; 0x1d3a <rf_rx_packet_nonblock+0x34>
    1d38:	ce c0       	rjmp	.+412    	; 0x1ed6 <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;


	ieee_mac_frame_header_t *machead = frame_start;

	rfSettings.pRxInfo->seqNumber = machead->seq_num;
    1d3a:	e0 91 68 0a 	lds	r30, 0x0A68
    1d3e:	f0 91 69 0a 	lds	r31, 0x0A69
    1d42:	80 91 82 01 	lds	r24, 0x0182
    1d46:	80 83       	st	Z, r24
	rfSettings.pRxInfo->srcAddr = machead->src_addr;
    1d48:	e0 91 68 0a 	lds	r30, 0x0A68
    1d4c:	f0 91 69 0a 	lds	r31, 0x0A69
    1d50:	80 91 87 01 	lds	r24, 0x0187
    1d54:	90 91 88 01 	lds	r25, 0x0188
    1d58:	92 83       	std	Z+2, r25	; 0x02
    1d5a:	81 83       	std	Z+1, r24	; 0x01
	rfSettings.pRxInfo->length = TST_RX_LENGTH - sizeof(ieee_mac_frame_header_t) - 2;
    1d5c:	e0 91 68 0a 	lds	r30, 0x0A68
    1d60:	f0 91 69 0a 	lds	r31, 0x0A69
    1d64:	80 91 7b 01 	lds	r24, 0x017B
    1d68:	8b 50       	subi	r24, 0x0B	; 11
    1d6a:	83 83       	std	Z+3, r24	; 0x03

	if((rfSettings.pRxInfo->length > rfSettings.pRxInfo->max_length)
    1d6c:	a0 91 68 0a 	lds	r26, 0x0A68
    1d70:	b0 91 69 0a 	lds	r27, 0x0A69
    1d74:	e0 91 68 0a 	lds	r30, 0x0A68
    1d78:	f0 91 69 0a 	lds	r31, 0x0A69
    1d7c:	13 96       	adiw	r26, 0x03	; 3
    1d7e:	9c 91       	ld	r25, X
    1d80:	84 81       	ldd	r24, Z+4	; 0x04
    1d82:	89 17       	cp	r24, r25
    1d84:	3c f0       	brlt	.+14     	; 0x1d94 <rf_rx_packet_nonblock+0x8e>
			|| (rfSettings.pRxInfo->length < 0)){
    1d86:	e0 91 68 0a 	lds	r30, 0x0A68
    1d8a:	f0 91 69 0a 	lds	r31, 0x0A69
    1d8e:	83 81       	ldd	r24, Z+3	; 0x03
    1d90:	87 ff       	sbrs	r24, 7
    1d92:	0d c0       	rjmp	.+26     	; 0x1dae <rf_rx_packet_nonblock+0xa8>
		rx_ready = 0;
    1d94:	10 92 99 0a 	sts	0x0A99, r1
      TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    1d98:	80 91 4c 01 	lds	r24, 0x014C
    1d9c:	8f 77       	andi	r24, 0x7F	; 127
    1d9e:	80 93 4c 01 	sts	0x014C, r24
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    1da2:	80 91 4c 01 	lds	r24, 0x014C
    1da6:	80 68       	ori	r24, 0x80	; 128
    1da8:	80 93 4c 01 	sts	0x014C, r24
    1dac:	94 c0       	rjmp	.+296    	; 0x1ed6 <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);
    1dae:	a0 91 68 0a 	lds	r26, 0x0A68
    1db2:	b0 91 69 0a 	lds	r27, 0x0A69
      TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
    1db6:	e0 91 68 0a 	lds	r30, 0x0A68
    1dba:	f0 91 69 0a 	lds	r31, 0x0A69
    1dbe:	13 96       	adiw	r26, 0x03	; 3
    1dc0:	4c 91       	ld	r20, X
    1dc2:	55 27       	eor	r21, r21
    1dc4:	47 fd       	sbrc	r20, 7
    1dc6:	50 95       	com	r21
    1dc8:	69 e8       	ldi	r22, 0x89	; 137
    1dca:	71 e0       	ldi	r23, 0x01	; 1
    1dcc:	85 81       	ldd	r24, Z+5	; 0x05
    1dce:	96 81       	ldd	r25, Z+6	; 0x06
    1dd0:	0e 94 e5 32 	call	0x65ca	; 0x65ca <memcpy>
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);

   /* if reset packet received, perform reset */
   if(wireless_prog && (rfSettings.pRxInfo->length == 16)){
    1dd4:	80 91 15 06 	lds	r24, 0x0615
    1dd8:	88 23       	and	r24, r24
    1dda:	09 f4       	brne	.+2      	; 0x1dde <rf_rx_packet_nonblock+0xd8>
    1ddc:	3e c0       	rjmp	.+124    	; 0x1e5a <rf_rx_packet_nonblock+0x154>
    1dde:	e0 91 68 0a 	lds	r30, 0x0A68
    1de2:	f0 91 69 0a 	lds	r31, 0x0A69
    1de6:	83 81       	ldd	r24, Z+3	; 0x03
    1de8:	80 31       	cpi	r24, 0x10	; 16
    1dea:	b9 f5       	brne	.+110    	; 0x1e5a <rf_rx_packet_nonblock+0x154>
      if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 4) == 0){
    1dec:	e0 91 68 0a 	lds	r30, 0x0A68
    1df0:	f0 91 69 0a 	lds	r31, 0x0A69
    1df4:	65 81       	ldd	r22, Z+5	; 0x05
    1df6:	76 81       	ldd	r23, Z+6	; 0x06
    1df8:	44 e0       	ldi	r20, 0x04	; 4
    1dfa:	50 e0       	ldi	r21, 0x00	; 0
    1dfc:	81 e1       	ldi	r24, 0x11	; 17
    1dfe:	92 e0       	ldi	r25, 0x02	; 2
    1e00:	0e 94 ee 32 	call	0x65dc	; 0x65dc <strncmp>
    1e04:	89 2b       	or	r24, r25
    1e06:	49 f5       	brne	.+82     	; 0x1e5a <rf_rx_packet_nonblock+0x154>
         if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 16) == 0){
    1e08:	e0 91 68 0a 	lds	r30, 0x0A68
    1e0c:	f0 91 69 0a 	lds	r31, 0x0A69
    1e10:	65 81       	ldd	r22, Z+5	; 0x05
    1e12:	76 81       	ldd	r23, Z+6	; 0x06
    1e14:	40 e1       	ldi	r20, 0x10	; 16
    1e16:	50 e0       	ldi	r21, 0x00	; 0
    1e18:	81 e1       	ldi	r24, 0x11	; 17
    1e1a:	92 e0       	ldi	r25, 0x02	; 2
    1e1c:	0e 94 ee 32 	call	0x65dc	; 0x65dc <strncmp>
    1e20:	89 2b       	or	r24, r25
    1e22:	d9 f4       	brne	.+54     	; 0x1e5a <rf_rx_packet_nonblock+0x154>
            wdt_enable(WDTO_500MS);
    1e24:	9d e0       	ldi	r25, 0x0D	; 13
    1e26:	88 e1       	ldi	r24, 0x18	; 24
    1e28:	0f b6       	in	r0, 0x3f	; 63
    1e2a:	f8 94       	cli
    1e2c:	a8 95       	wdr
    1e2e:	80 93 60 00 	sts	0x0060, r24
    1e32:	0f be       	out	0x3f, r0	; 63
    1e34:	90 93 60 00 	sts	0x0060, r25
            nrk_led_set(0);
    1e38:	80 e0       	ldi	r24, 0x00	; 0
    1e3a:	90 e0       	ldi	r25, 0x00	; 0
    1e3c:	0e 94 39 15 	call	0x2a72	; 0x2a72 <nrk_led_set>
            nrk_led_set(1);
    1e40:	81 e0       	ldi	r24, 0x01	; 1
    1e42:	90 e0       	ldi	r25, 0x00	; 0
    1e44:	0e 94 39 15 	call	0x2a72	; 0x2a72 <nrk_led_set>
            nrk_led_set(2);
    1e48:	82 e0       	ldi	r24, 0x02	; 2
    1e4a:	90 e0       	ldi	r25, 0x00	; 0
    1e4c:	0e 94 39 15 	call	0x2a72	; 0x2a72 <nrk_led_set>
            nrk_led_set(3);
    1e50:	83 e0       	ldi	r24, 0x03	; 3
    1e52:	90 e0       	ldi	r25, 0x00	; 0
    1e54:	0e 94 39 15 	call	0x2a72	; 0x2a72 <nrk_led_set>
    1e58:	ff cf       	rjmp	.-2      	; 0x1e58 <rf_rx_packet_nonblock+0x152>
      }
   }

	/* I am assuming that ackRequest is supposed to
	 * be set, not read, by rf_basic */
	rfSettings.pRxInfo->ackRequest = machead->fcf.ack_request;
    1e5a:	e0 91 68 0a 	lds	r30, 0x0A68
    1e5e:	f0 91 69 0a 	lds	r31, 0x0A69
    1e62:	80 91 80 01 	lds	r24, 0x0180
    1e66:	85 fb       	bst	r24, 5
    1e68:	88 27       	eor	r24, r24
    1e6a:	80 f9       	bld	r24, 0
    1e6c:	87 83       	std	Z+7, r24	; 0x07
	//rfSettings.pRxInfo->rssi = *(frame_start + TST_RX_LENGTH);
	rfSettings.pRxInfo->rssi = PHY_ED_LEVEL;
    1e6e:	e0 91 68 0a 	lds	r30, 0x0A68
    1e72:	f0 91 69 0a 	lds	r31, 0x0A69
    1e76:	80 91 47 01 	lds	r24, 0x0147
    1e7a:	80 87       	std	Z+8, r24	; 0x08
	rfSettings.pRxInfo->actualRssi = PHY_RSSI >> 3;
    1e7c:	e0 91 68 0a 	lds	r30, 0x0A68
    1e80:	f0 91 69 0a 	lds	r31, 0x0A69
    1e84:	80 91 46 01 	lds	r24, 0x0146
    1e88:	86 95       	lsr	r24
    1e8a:	86 95       	lsr	r24
    1e8c:	86 95       	lsr	r24
    1e8e:	81 87       	std	Z+9, r24	; 0x09
	rfSettings.pRxInfo->energyDetectionLevel = PHY_ED_LEVEL;
    1e90:	e0 91 68 0a 	lds	r30, 0x0A68
    1e94:	f0 91 69 0a 	lds	r31, 0x0A69
    1e98:	80 91 47 01 	lds	r24, 0x0147
    1e9c:	82 87       	std	Z+10, r24	; 0x0a
	rfSettings.pRxInfo->linkQualityIndication = *(frame_start + TST_RX_LENGTH);
    1e9e:	a0 91 68 0a 	lds	r26, 0x0A68
    1ea2:	b0 91 69 0a 	lds	r27, 0x0A69
    1ea6:	e0 91 7b 01 	lds	r30, 0x017B
    1eaa:	f0 e0       	ldi	r31, 0x00	; 0
    1eac:	e0 58       	subi	r30, 0x80	; 128
    1eae:	fe 4f       	sbci	r31, 0xFE	; 254
    1eb0:	80 81       	ld	r24, Z
    1eb2:	1b 96       	adiw	r26, 0x0b	; 11
    1eb4:	8c 93       	st	X, r24

	/* Reset frame buffer protection */
	rx_ready = 0;
    1eb6:	10 92 99 0a 	sts	0x0A99, r1
   TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    1eba:	80 91 4c 01 	lds	r24, 0x014C
    1ebe:	8f 77       	andi	r24, 0x7F	; 127
    1ec0:	80 93 4c 01 	sts	0x014C, r24
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    1ec4:	80 91 4c 01 	lds	r24, 0x014C
    1ec8:	80 68       	ori	r24, 0x80	; 128
    1eca:	80 93 4c 01 	sts	0x014C, r24

	return NRK_OK;
    1ece:	81 e0       	ldi	r24, 0x01	; 1
    1ed0:	08 95       	ret

	if(!rf_ready)
		return NRK_ERROR;

   if(!rx_ready)
      return 0;
    1ed2:	80 e0       	ldi	r24, 0x00	; 0
    1ed4:	08 95       	ret
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
		return NRK_ERROR;
    1ed6:	8f ef       	ldi	r24, 0xFF	; 255
	rx_ready = 0;
   TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);

	return NRK_OK;
}
    1ed8:	08 95       	ret

00001eda <__vector_64>:

/* These interrupt handlers are useful for finding
 * out the exact order of events during a transmission */

SIGNAL(TRX24_AWAKE_vect)
{
    1eda:	1f 92       	push	r1
    1edc:	0f 92       	push	r0
    1ede:	0f b6       	in	r0, 0x3f	; 63
    1ee0:	0f 92       	push	r0
    1ee2:	11 24       	eor	r1, r1
    1ee4:	8f 93       	push	r24
	vprintf("RADIO AWAKE IRQ!\r\n");
	IRQ_STATUS = (1 << AWAKE);
    1ee6:	80 e8       	ldi	r24, 0x80	; 128
    1ee8:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1eec:	8f 91       	pop	r24
    1eee:	0f 90       	pop	r0
    1ef0:	0f be       	out	0x3f, r0	; 63
    1ef2:	0f 90       	pop	r0
    1ef4:	1f 90       	pop	r1
    1ef6:	18 95       	reti

00001ef8 <__vector_63>:

SIGNAL(TRX24_TX_END_vect)
{
    1ef8:	1f 92       	push	r1
    1efa:	0f 92       	push	r0
    1efc:	0f b6       	in	r0, 0x3f	; 63
    1efe:	0f 92       	push	r0
    1f00:	11 24       	eor	r1, r1
    1f02:	8f 93       	push	r24
	vprintf("TX_END IRQ!\r\n");
	tx_done = 1;
    1f04:	81 e0       	ldi	r24, 0x01	; 1
    1f06:	80 93 71 0a 	sts	0x0A71, r24
   IRQ_STATUS = (1 << TX_END);
    1f0a:	80 e4       	ldi	r24, 0x40	; 64
    1f0c:	80 93 4f 01 	sts	0x014F, r24
#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	return;
}
    1f10:	8f 91       	pop	r24
    1f12:	0f 90       	pop	r0
    1f14:	0f be       	out	0x3f, r0	; 63
    1f16:	0f 90       	pop	r0
    1f18:	1f 90       	pop	r1
    1f1a:	18 95       	reti

00001f1c <__vector_62>:

SIGNAL(TRX24_XAH_AMI_vect)
{
    1f1c:	1f 92       	push	r1
    1f1e:	0f 92       	push	r0
    1f20:	0f b6       	in	r0, 0x3f	; 63
    1f22:	0f 92       	push	r0
    1f24:	11 24       	eor	r1, r1
    1f26:	8f 93       	push	r24
	vprintf("AMI IRQ!\r\n");
	IRQ_STATUS = (1 << AMI);
    1f28:	80 e2       	ldi	r24, 0x20	; 32
    1f2a:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1f2e:	8f 91       	pop	r24
    1f30:	0f 90       	pop	r0
    1f32:	0f be       	out	0x3f, r0	; 63
    1f34:	0f 90       	pop	r0
    1f36:	1f 90       	pop	r1
    1f38:	18 95       	reti

00001f3a <__vector_61>:

SIGNAL(TRX24_CCA_ED_DONE_vect)
{
    1f3a:	1f 92       	push	r1
    1f3c:	0f 92       	push	r0
    1f3e:	0f b6       	in	r0, 0x3f	; 63
    1f40:	0f 92       	push	r0
    1f42:	11 24       	eor	r1, r1
    1f44:	8f 93       	push	r24
	vprintf("CCA_ED_DONE IRQ!\r\n");
	IRQ_STATUS = (1 << CCA_ED_DONE);
    1f46:	80 e1       	ldi	r24, 0x10	; 16
    1f48:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1f4c:	8f 91       	pop	r24
    1f4e:	0f 90       	pop	r0
    1f50:	0f be       	out	0x3f, r0	; 63
    1f52:	0f 90       	pop	r0
    1f54:	1f 90       	pop	r1
    1f56:	18 95       	reti

00001f58 <__vector_59>:

SIGNAL(TRX24_RX_START_vect)
{
    1f58:	1f 92       	push	r1
    1f5a:	0f 92       	push	r0
    1f5c:	0f b6       	in	r0, 0x3f	; 63
    1f5e:	0f 92       	push	r0
    1f60:	11 24       	eor	r1, r1
    1f62:	0b b6       	in	r0, 0x3b	; 59
    1f64:	0f 92       	push	r0
    1f66:	2f 93       	push	r18
    1f68:	3f 93       	push	r19
    1f6a:	4f 93       	push	r20
    1f6c:	5f 93       	push	r21
    1f6e:	6f 93       	push	r22
    1f70:	7f 93       	push	r23
    1f72:	8f 93       	push	r24
    1f74:	9f 93       	push	r25
    1f76:	af 93       	push	r26
    1f78:	bf 93       	push	r27
    1f7a:	ef 93       	push	r30
    1f7c:	ff 93       	push	r31
	vprintf("RX_START IRQ!\r\n");
	IRQ_STATUS = (1 << RX_START);
    1f7e:	84 e0       	ldi	r24, 0x04	; 4
    1f80:	80 93 4f 01 	sts	0x014F, r24

	if(rx_start_func)
    1f84:	e0 91 18 06 	lds	r30, 0x0618
    1f88:	f0 91 19 06 	lds	r31, 0x0619
    1f8c:	30 97       	sbiw	r30, 0x00	; 0
    1f8e:	09 f0       	breq	.+2      	; 0x1f92 <__vector_59+0x3a>
		rx_start_func();
    1f90:	09 95       	icall

	return;
}
    1f92:	ff 91       	pop	r31
    1f94:	ef 91       	pop	r30
    1f96:	bf 91       	pop	r27
    1f98:	af 91       	pop	r26
    1f9a:	9f 91       	pop	r25
    1f9c:	8f 91       	pop	r24
    1f9e:	7f 91       	pop	r23
    1fa0:	6f 91       	pop	r22
    1fa2:	5f 91       	pop	r21
    1fa4:	4f 91       	pop	r20
    1fa6:	3f 91       	pop	r19
    1fa8:	2f 91       	pop	r18
    1faa:	0f 90       	pop	r0
    1fac:	0b be       	out	0x3b, r0	; 59
    1fae:	0f 90       	pop	r0
    1fb0:	0f be       	out	0x3f, r0	; 63
    1fb2:	0f 90       	pop	r0
    1fb4:	1f 90       	pop	r1
    1fb6:	18 95       	reti

00001fb8 <__vector_58>:

SIGNAL(TRX24_PLL_UNLOCK_vect)
{
    1fb8:	1f 92       	push	r1
    1fba:	0f 92       	push	r0
    1fbc:	0f b6       	in	r0, 0x3f	; 63
    1fbe:	0f 92       	push	r0
    1fc0:	11 24       	eor	r1, r1
    1fc2:	8f 93       	push	r24
	vprintf("PLL_UNLOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_UNLOCK);
    1fc4:	82 e0       	ldi	r24, 0x02	; 2
    1fc6:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1fca:	8f 91       	pop	r24
    1fcc:	0f 90       	pop	r0
    1fce:	0f be       	out	0x3f, r0	; 63
    1fd0:	0f 90       	pop	r0
    1fd2:	1f 90       	pop	r1
    1fd4:	18 95       	reti

00001fd6 <__vector_57>:

SIGNAL(TRX24_PLL_LOCK_vect)
{
    1fd6:	1f 92       	push	r1
    1fd8:	0f 92       	push	r0
    1fda:	0f b6       	in	r0, 0x3f	; 63
    1fdc:	0f 92       	push	r0
    1fde:	11 24       	eor	r1, r1
    1fe0:	8f 93       	push	r24
	vprintf("PLL_LOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_LOCK);
    1fe2:	81 e0       	ldi	r24, 0x01	; 1
    1fe4:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1fe8:	8f 91       	pop	r24
    1fea:	0f 90       	pop	r0
    1fec:	0f be       	out	0x3f, r0	; 63
    1fee:	0f 90       	pop	r0
    1ff0:	1f 90       	pop	r1
    1ff2:	18 95       	reti

00001ff4 <rf_set_cca_thresh>:



void rf_set_cca_thresh(int8_t t)
{
	CCA_THRES &= 0xF0;
    1ff4:	e9 e4       	ldi	r30, 0x49	; 73
    1ff6:	f1 e0       	ldi	r31, 0x01	; 1
    1ff8:	90 81       	ld	r25, Z
    1ffa:	90 7f       	andi	r25, 0xF0	; 240
    1ffc:	90 83       	st	Z, r25
	CCA_THRES |= (t & 0xF);
    1ffe:	90 81       	ld	r25, Z
    2000:	8f 70       	andi	r24, 0x0F	; 15
    2002:	98 2b       	or	r25, r24
    2004:	90 83       	st	Z, r25
    2006:	08 95       	ret

00002008 <rf_security_last_pkt_status>:
// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
	//return last_pkt_encrypted;
	return NRK_ERROR;
}
    2008:	8f ef       	ldi	r24, 0xFF	; 255
    200a:	08 95       	ret

0000200c <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    200c:	08 95       	ret

0000200e <rf_security_set_key>:
	return;
}


void rf_security_set_key(uint8_t *key)
{
    200e:	08 95       	ret

00002010 <rf_security_disable>:
}



void rf_security_disable()
{
    2010:	08 95       	ret

00002012 <rf_tx_tdma_packet>:


uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time) {
//    return success;
	return NRK_ERROR;
}
    2012:	8f ef       	ldi	r24, 0xFF	; 255
    2014:	08 95       	ret

00002016 <rf_get_sem>:


nrk_sem_t* rf_get_sem()
{
return radio_sem;
}
    2016:	80 91 63 0a 	lds	r24, 0x0A63
    201a:	90 91 64 0a 	lds	r25, 0x0A64
    201e:	08 95       	ret

00002020 <rf_flush_rx_fifo>:



inline void rf_flush_rx_fifo()
{
    2020:	08 95       	ret

00002022 <rf_busy>:

uint8_t rf_busy()
{
//return SFD_IS_1;
return 1;
}
    2022:	81 e0       	ldi	r24, 0x01	; 1
    2024:	08 95       	ret

00002026 <rf_rx_check_fifop>:
/* Implement */
uint8_t rf_rx_check_fifop()
{
//return FIFOP_IS_1;
return 1;
}
    2026:	81 e0       	ldi	r24, 0x01	; 1
    2028:	08 95       	ret

0000202a <rf_rx_check_sfd>:

uint8_t rf_rx_check_sfd()
{
//return SFD_IS_1;
return 1;
}
    202a:	81 e0       	ldi	r24, 0x01	; 1
    202c:	08 95       	ret

0000202e <rf_carrier_on>:
/**********************************************************
 * start sending a carrier pulse
 * assumes wdrf_radio_test_mode() was called before doing this
 */
void rf_carrier_on()
{
    202e:	08 95       	ret

00002030 <rf_carrier_off>:

/**********************************************************
 * stop sending a carrier pulse; set the radio to idle state
 */
void rf_carrier_off()
{
    2030:	08 95       	ret

00002032 <rf_test_mode>:
}



void rf_test_mode()
{
    2032:	08 95       	ret

00002034 <rf_data_mode>:


/**********************************************************
 * set the radio into "normal" mode (buffered TXFIFO) and go into (data) receive */
void rf_data_mode()
{
    2034:	08 95       	ret

00002036 <rf_rx_set_serial>:
 * RX data is received through sampling the FIFO pin, timing is done using FIFOP 
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    2036:	08 95       	ret

00002038 <rf_tx_set_serial>:
 * to go up and down, then set next bit etc.
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    2038:	08 95       	ret

0000203a <rf_set_preamble_length>:
 * arg is equal to number of bytes - 1.
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    203a:	08 95       	ret

0000203c <rf_set_cca_mode>:
}


void rf_set_cca_mode(uint8_t mode)
{
    203c:	08 95       	ret

0000203e <rf_cc2591_tx_on>:
	PORTG	|= 0x1;
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	
	DDRG	&= ~(0x1);  // Set RXTX as input
    203e:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    2040:	8d b1       	in	r24, 0x0d	; 13
    2042:	80 6e       	ori	r24, 0xE0	; 224
    2044:	8d b9       	out	0x0d, r24	; 13
	// PAEN=1  EN=0  HGM=x RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0xA0;
    2046:	8e b1       	in	r24, 0x0e	; 14
    2048:	80 6a       	ori	r24, 0xA0	; 160
    204a:	8e b9       	out	0x0e, r24	; 14
    204c:	08 95       	ret

0000204e <rf_cc2591_rx_on>:
	DDRG	|= 0x1;
	PORTG	&= ~(0x1);
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	DDRG	&= ~(0x1);  // Set RXTX as input
    204e:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    2050:	8d b1       	in	r24, 0x0d	; 13
    2052:	80 6e       	ori	r24, 0xE0	; 224
    2054:	8d b9       	out	0x0d, r24	; 13
	// PAEN=0  EN=1  HGM=1 RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0x60;
    2056:	8e b1       	in	r24, 0x0e	; 14
    2058:	80 66       	ori	r24, 0x60	; 96
    205a:	8e b9       	out	0x0e, r24	; 14
    205c:	08 95       	ret

0000205e <rf_glossy_interrupt>:
	curr_count = 0;
}
#endif

void rf_glossy_interrupt()
{
    205e:	cf 92       	push	r12
    2060:	df 92       	push	r13
    2062:	ef 92       	push	r14
    2064:	ff 92       	push	r15
    2066:	0f 93       	push	r16
    2068:	1f 93       	push	r17
    206a:	cf 93       	push	r28
    206c:	df 93       	push	r29
    206e:	cd b7       	in	r28, 0x3d	; 61
    2070:	de b7       	in	r29, 0x3e	; 62
    2072:	27 97       	sbiw	r28, 0x07	; 7
    2074:	0f b6       	in	r0, 0x3f	; 63
    2076:	f8 94       	cli
    2078:	de bf       	out	0x3e, r29	; 62
    207a:	0f be       	out	0x3f, r0	; 63
    207c:	cd bf       	out	0x3d, r28	; 61
	nrk_int_disable();
    207e:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>

	RF_RX_INFO rfRxInfo = *(rfSettings.pRxInfo);
    2082:	e0 91 68 0a 	lds	r30, 0x0A68
    2086:	f0 91 69 0a 	lds	r31, 0x0A69
    208a:	c0 80       	ld	r12, Z
    208c:	d3 80       	ldd	r13, Z+3	; 0x03
    208e:	e5 80       	ldd	r14, Z+5	; 0x05
    2090:	f6 80       	ldd	r15, Z+6	; 0x06
    2092:	00 85       	ldd	r16, Z+8	; 0x08
	RF_TX_INFO rfTxInfo;

	/* Grab packet */
	int err = rf_rx_packet_nonblock();
    2094:	0e 94 83 0e 	call	0x1d06	; 0x1d06 <rf_rx_packet_nonblock>
	if (err < 1) {
    2098:	18 16       	cp	r1, r24
    209a:	1c f0       	brlt	.+6      	; 0x20a2 <rf_glossy_interrupt+0x44>
		printf("rf_rx_packet_nonblock failed]\r\n");
    209c:	84 ed       	ldi	r24, 0xD4	; 212
    209e:	92 e0       	ldi	r25, 0x02	; 2
    20a0:	06 c0       	rjmp	.+12     	; 0x20ae <rf_glossy_interrupt+0x50>
		nrk_int_enable();
		return;
	}

	/* TTL should be the first byte of the payload */
	uint8_t ttl = rfRxInfo.pPayload[0];
    20a2:	f7 01       	movw	r30, r14
    20a4:	10 81       	ld	r17, Z
	if (ttl == 0) {
    20a6:	11 11       	cpse	r17, r1
    20a8:	07 c0       	rjmp	.+14     	; 0x20b8 <rf_glossy_interrupt+0x5a>
#ifndef GLOSSY_TESTING
		printf("Packet is done bouncing around!\r\n\n");
    20aa:	83 ef       	ldi	r24, 0xF3	; 243
    20ac:	92 e0       	ldi	r25, 0x02	; 2
    20ae:	0e 94 99 33 	call	0x6732	; 0x6732 <puts>
#endif
		nrk_int_enable();
    20b2:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>
		return;
    20b6:	31 c0       	rjmp	.+98     	; 0x211a <rf_glossy_interrupt+0xbc>
	} else if (ttl == 5) {
    20b8:	15 30       	cpi	r17, 0x05	; 5
    20ba:	21 f4       	brne	.+8      	; 0x20c4 <rf_glossy_interrupt+0x66>
#ifndef GLOSSY_TESTING
		printf("\n");
    20bc:	8a e0       	ldi	r24, 0x0A	; 10
    20be:	90 e0       	ldi	r25, 0x00	; 0
    20c0:	0e 94 93 33 	call	0x6726	; 0x6726 <putchar>

	/* Print packet information */
#ifndef GLOSSY_TESTING
	int8_t rssi = rfRxInfo.rssi;
	uint8_t snum = rfRxInfo.seqNumber;
	printf("SEQ:%4u\tTTL:%2d\tRSSI:%4d\tPayload: [%s]\r\n", 
    20c4:	c7 01       	movw	r24, r14
    20c6:	01 96       	adiw	r24, 0x01	; 1
    20c8:	9f 93       	push	r25
    20ca:	8f 93       	push	r24
    20cc:	80 2f       	mov	r24, r16
    20ce:	99 27       	eor	r25, r25
    20d0:	87 fd       	sbrc	r24, 7
    20d2:	90 95       	com	r25
    20d4:	9f 93       	push	r25
    20d6:	0f 93       	push	r16
    20d8:	1f 92       	push	r1
    20da:	1f 93       	push	r17
    20dc:	1f 92       	push	r1
    20de:	cf 92       	push	r12
    20e0:	85 e1       	ldi	r24, 0x15	; 21
    20e2:	93 e0       	ldi	r25, 0x03	; 3
    20e4:	9f 93       	push	r25
    20e6:	8f 93       	push	r24
    20e8:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
					snum, ttl, rssi, rfRxInfo.pPayload + 1);
#endif
	/* Copy pointer to payload and length */
	rfTxInfo.pPayload = rfRxInfo.pPayload;
    20ec:	fd 82       	std	Y+5, r15	; 0x05
    20ee:	ec 82       	std	Y+4, r14	; 0x04
	rfTxInfo.pPayload[0] = ttl - 1;
    20f0:	11 50       	subi	r17, 0x01	; 1
    20f2:	f7 01       	movw	r30, r14
    20f4:	10 83       	st	Z, r17
	rfTxInfo.length = rfRxInfo.length;
    20f6:	db 82       	std	Y+3, r13	; 0x03
	rfTxInfo.cca = 0;
    20f8:	1e 82       	std	Y+6, r1	; 0x06
	rfTxInfo.ackRequest = 0;
    20fa:	1f 82       	std	Y+7, r1	; 0x07
	rfTxInfo.destAddr = 0xFFFF;
    20fc:	8f ef       	ldi	r24, 0xFF	; 255
    20fe:	9f ef       	ldi	r25, 0xFF	; 255
    2100:	9a 83       	std	Y+2, r25	; 0x02
    2102:	89 83       	std	Y+1, r24	; 0x01
		rf_tx_packet(&rfTxInfo);
	} else {
		nrk_int_enable();
	}
#else
	nrk_int_enable();
    2104:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>
	rf_tx_packet(&rfTxInfo);
    2108:	ce 01       	movw	r24, r28
    210a:	01 96       	adiw	r24, 0x01	; 1
    210c:	0e 94 85 0d 	call	0x1b0a	; 0x1b0a <rf_tx_packet>
#endif
	return;
    2110:	0f b6       	in	r0, 0x3f	; 63
    2112:	f8 94       	cli
    2114:	de bf       	out	0x3e, r29	; 62
    2116:	0f be       	out	0x3f, r0	; 63
    2118:	cd bf       	out	0x3d, r28	; 61
}
    211a:	27 96       	adiw	r28, 0x07	; 7
    211c:	0f b6       	in	r0, 0x3f	; 63
    211e:	f8 94       	cli
    2120:	de bf       	out	0x3e, r29	; 62
    2122:	0f be       	out	0x3f, r0	; 63
    2124:	cd bf       	out	0x3d, r28	; 61
    2126:	df 91       	pop	r29
    2128:	cf 91       	pop	r28
    212a:	1f 91       	pop	r17
    212c:	0f 91       	pop	r16
    212e:	ff 90       	pop	r15
    2130:	ef 90       	pop	r14
    2132:	df 90       	pop	r13
    2134:	cf 90       	pop	r12
    2136:	08 95       	ret

00002138 <__vector_60>:
	return NRK_OK;
}


SIGNAL(TRX24_RX_END_vect)
{	
    2138:	1f 92       	push	r1
    213a:	0f 92       	push	r0
    213c:	0f b6       	in	r0, 0x3f	; 63
    213e:	0f 92       	push	r0
    2140:	11 24       	eor	r1, r1
    2142:	0b b6       	in	r0, 0x3b	; 59
    2144:	0f 92       	push	r0
    2146:	2f 93       	push	r18
    2148:	3f 93       	push	r19
    214a:	4f 93       	push	r20
    214c:	5f 93       	push	r21
    214e:	6f 93       	push	r22
    2150:	7f 93       	push	r23
    2152:	8f 93       	push	r24
    2154:	9f 93       	push	r25
    2156:	af 93       	push	r26
    2158:	bf 93       	push	r27
    215a:	ef 93       	push	r30
    215c:	ff 93       	push	r31
	uint8_t i, *byte_ptr = &TRXFBST;

	/* Verbose mode print block */
	vprintf("RX_END IRQ!\r\n");	
	for(i=0; i<TST_RX_LENGTH; i++){
    215e:	80 e0       	ldi	r24, 0x00	; 0
    2160:	90 91 7b 01 	lds	r25, 0x017B
    2164:	89 17       	cp	r24, r25
    2166:	10 f4       	brcc	.+4      	; 0x216c <__vector_60+0x34>
    2168:	8f 5f       	subi	r24, 0xFF	; 255
    216a:	fa cf       	rjmp	.-12     	; 0x2160 <__vector_60+0x28>
		if(((i+1) % 16) == 0)
			vprintf("\r\n");
	}
	vprintf("\r\n");

   if((PHY_RSSI >> RX_CRC_VALID) & 0x1){
    216c:	80 91 46 01 	lds	r24, 0x0146
    2170:	87 ff       	sbrs	r24, 7
    2172:	04 c0       	rjmp	.+8      	; 0x217c <__vector_60+0x44>
      rx_ready = 1;
    2174:	81 e0       	ldi	r24, 0x01	; 1
    2176:	80 93 99 0a 	sts	0x0A99, r24
    217a:	04 c0       	rjmp	.+8      	; 0x2184 <__vector_60+0x4c>
   } else {
      printf("RX end failed checksum!\r\n");
    217c:	8e e3       	ldi	r24, 0x3E	; 62
    217e:	93 e0       	ldi	r25, 0x03	; 3
    2180:	0e 94 99 33 	call	0x6732	; 0x6732 <puts>
   }
   IRQ_STATUS = (1 << RX_END);
    2184:	88 e0       	ldi	r24, 0x08	; 8
    2186:	80 93 4f 01 	sts	0x014F, r24
	
	if((PHY_RSSI >> RX_CRC_VALID) & 0x1) {
    218a:	80 91 46 01 	lds	r24, 0x0146
    218e:	87 ff       	sbrs	r24, 7
    2190:	05 c0       	rjmp	.+10     	; 0x219c <__vector_60+0x64>
		if (use_glossy) rf_glossy_interrupt();
    2192:	80 91 65 0a 	lds	r24, 0x0A65
    2196:	81 11       	cpse	r24, r1
    2198:	0e 94 2f 10 	call	0x205e	; 0x205e <rf_glossy_interrupt>
	}

	if(rx_end_func)
    219c:	e0 91 16 06 	lds	r30, 0x0616
    21a0:	f0 91 17 06 	lds	r31, 0x0617
    21a4:	30 97       	sbiw	r30, 0x00	; 0
    21a6:	09 f0       	breq	.+2      	; 0x21aa <__vector_60+0x72>
		rx_end_func();
    21a8:	09 95       	icall

	return;
}
    21aa:	ff 91       	pop	r31
    21ac:	ef 91       	pop	r30
    21ae:	bf 91       	pop	r27
    21b0:	af 91       	pop	r26
    21b2:	9f 91       	pop	r25
    21b4:	8f 91       	pop	r24
    21b6:	7f 91       	pop	r23
    21b8:	6f 91       	pop	r22
    21ba:	5f 91       	pop	r21
    21bc:	4f 91       	pop	r20
    21be:	3f 91       	pop	r19
    21c0:	2f 91       	pop	r18
    21c2:	0f 90       	pop	r0
    21c4:	0b be       	out	0x3b, r0	; 59
    21c6:	0f 90       	pop	r0
    21c8:	0f be       	out	0x3f, r0	; 63
    21ca:	0f 90       	pop	r0
    21cc:	1f 90       	pop	r1
    21ce:	18 95       	reti

000021d0 <aes_setkey>:


/* AES encryption and decryption */

void aes_setkey(uint8_t *key)
{
    21d0:	a2 e7       	ldi	r26, 0x72	; 114
    21d2:	ba e0       	ldi	r27, 0x0A	; 10
    21d4:	fc 01       	movw	r30, r24
    21d6:	40 96       	adiw	r24, 0x10	; 16
   uint8_t i;

   for(i=0; i<16; i++){
      ekey[i] = key[i];
    21d8:	20 81       	ld	r18, Z
    21da:	2d 93       	st	X+, r18
      AES_KEY = key[i];
    21dc:	21 91       	ld	r18, Z+
    21de:	20 93 3f 01 	sts	0x013F, r18

void aes_setkey(uint8_t *key)
{
   uint8_t i;

   for(i=0; i<16; i++){
    21e2:	e8 17       	cp	r30, r24
    21e4:	f9 07       	cpc	r31, r25
    21e6:	c1 f7       	brne	.-16     	; 0x21d8 <aes_setkey+0x8>
    21e8:	80 e1       	ldi	r24, 0x10	; 16
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
      AES_STATE = 0x00;
    21ea:	10 92 3e 01 	sts	0x013E, r1
    21ee:	81 50       	subi	r24, 0x01	; 1

   for(i=0; i<16; i++){
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
    21f0:	e1 f7       	brne	.-8      	; 0x21ea <aes_setkey+0x1a>
      AES_STATE = 0x00;
   }
   AES_CTRL = (1 << AES_REQUEST);
    21f2:	80 e8       	ldi	r24, 0x80	; 128
    21f4:	80 93 3c 01 	sts	0x013C, r24

   while(!(AES_STATUS & (1 << AES_DONE))){
    21f8:	80 91 3d 01 	lds	r24, 0x013D
    21fc:	80 ff       	sbrs	r24, 0
    21fe:	fc cf       	rjmp	.-8      	; 0x21f8 <aes_setkey+0x28>
    2200:	e3 e8       	ldi	r30, 0x83	; 131
    2202:	fa e0       	ldi	r31, 0x0A	; 10
    2204:	80 e1       	ldi	r24, 0x10	; 16
    2206:	8e 0f       	add	r24, r30
      continue;
   }
   for(i=0; i<16; i++){
      dkey[i] = AES_KEY;
    2208:	90 91 3f 01 	lds	r25, 0x013F
    220c:	91 93       	st	Z+, r25
   AES_CTRL = (1 << AES_REQUEST);

   while(!(AES_STATUS & (1 << AES_DONE))){
      continue;
   }
   for(i=0; i<16; i++){
    220e:	8e 13       	cpse	r24, r30
    2210:	fb cf       	rjmp	.-10     	; 0x2208 <aes_setkey+0x38>
      dkey[i] = AES_KEY;
   }
}
    2212:	08 95       	ret

00002214 <aes_encrypt>:


uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
    2214:	cf 93       	push	r28
    2216:	df 93       	push	r29
    2218:	dc 01       	movw	r26, r24
   uint8_t i, j;

   if(len==0 || len%16!=0)
    221a:	66 23       	and	r22, r22
    221c:	09 f4       	brne	.+2      	; 0x2220 <aes_encrypt+0xc>
    221e:	45 c0       	rjmp	.+138    	; 0x22aa <aes_encrypt+0x96>
    2220:	86 2f       	mov	r24, r22
    2222:	8f 70       	andi	r24, 0x0F	; 15
    2224:	09 f0       	breq	.+2      	; 0x2228 <aes_encrypt+0x14>
    2226:	41 c0       	rjmp	.+130    	; 0x22aa <aes_encrypt+0x96>
    2228:	e2 e7       	ldi	r30, 0x72	; 114
    222a:	fa e0       	ldi	r31, 0x0A	; 10
    222c:	90 e1       	ldi	r25, 0x10	; 16
    222e:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];
    2230:	21 91       	ld	r18, Z+
    2232:	20 93 3f 01 	sts	0x013F, r18
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    2236:	9e 13       	cpse	r25, r30
    2238:	fb cf       	rjmp	.-10     	; 0x2230 <aes_encrypt+0x1c>
    223a:	90 e0       	ldi	r25, 0x00	; 0
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    223c:	70 e0       	ldi	r23, 0x00	; 0
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    223e:	e0 e2       	ldi	r30, 0x20	; 32
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    2240:	40 e1       	ldi	r20, 0x10	; 16
    2242:	94 9f       	mul	r25, r20
    2244:	90 01       	movw	r18, r0
    2246:	11 24       	eor	r1, r1
    2248:	26 17       	cp	r18, r22
    224a:	37 07       	cpc	r19, r23
    224c:	7c f5       	brge	.+94     	; 0x22ac <aes_encrypt+0x98>
      if(i==0)
    224e:	91 11       	cpse	r25, r1
    2250:	03 c0       	rjmp	.+6      	; 0x2258 <aes_encrypt+0x44>
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
    2252:	10 92 3c 01 	sts	0x013C, r1
    2256:	02 c0       	rjmp	.+4      	; 0x225c <aes_encrypt+0x48>
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    2258:	e0 93 3c 01 	sts	0x013C, r30

uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
    225c:	40 e0       	ldi	r20, 0x00	; 0
    225e:	50 e0       	ldi	r21, 0x00	; 0
    2260:	2a 0f       	add	r18, r26
    2262:	3b 1f       	adc	r19, r27
    2264:	e9 01       	movw	r28, r18
    2266:	c4 0f       	add	r28, r20
    2268:	d5 1f       	adc	r29, r21
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    226a:	f8 81       	ld	r31, Y
    226c:	f0 93 3e 01 	sts	0x013E, r31
    2270:	4f 5f       	subi	r20, 0xFF	; 255
    2272:	5f 4f       	sbci	r21, 0xFF	; 255
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
    2274:	40 31       	cpi	r20, 0x10	; 16
    2276:	51 05       	cpc	r21, r1
    2278:	a9 f7       	brne	.-22     	; 0x2264 <aes_encrypt+0x50>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    227a:	40 91 3c 01 	lds	r20, 0x013C
    227e:	40 68       	ori	r20, 0x80	; 128
    2280:	40 93 3c 01 	sts	0x013C, r20
      while(!(AES_STATUS & (1 << AES_DONE)))
    2284:	40 91 3d 01 	lds	r20, 0x013D
    2288:	40 ff       	sbrs	r20, 0
    228a:	fc cf       	rjmp	.-8      	; 0x2284 <aes_encrypt+0x70>
    228c:	40 e0       	ldi	r20, 0x00	; 0
    228e:	50 e0       	ldi	r21, 0x00	; 0
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
    2290:	f0 91 3e 01 	lds	r31, 0x013E
    2294:	e9 01       	movw	r28, r18
    2296:	c4 0f       	add	r28, r20
    2298:	d5 1f       	adc	r29, r21
    229a:	f8 83       	st	Y, r31
    229c:	4f 5f       	subi	r20, 0xFF	; 255
    229e:	5f 4f       	sbci	r21, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++)
    22a0:	40 31       	cpi	r20, 0x10	; 16
    22a2:	51 05       	cpc	r21, r1
    22a4:	a9 f7       	brne	.-22     	; 0x2290 <aes_encrypt+0x7c>
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    22a6:	9f 5f       	subi	r25, 0xFF	; 255
    22a8:	cb cf       	rjmp	.-106    	; 0x2240 <aes_encrypt+0x2c>
uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;
    22aa:	81 e0       	ldi	r24, 0x01	; 1
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
   }
   return 0;
}
    22ac:	df 91       	pop	r29
    22ae:	cf 91       	pop	r28
    22b0:	08 95       	ret

000022b2 <aes_decrypt>:

uint8_t aes_decrypt(uint8_t *data, uint8_t len)
{
    22b2:	0f 93       	push	r16
    22b4:	1f 93       	push	r17
    22b6:	cf 93       	push	r28
    22b8:	df 93       	push	r29
    22ba:	dc 01       	movw	r26, r24
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
    22bc:	61 30       	cpi	r22, 0x01	; 1
    22be:	09 f4       	brne	.+2      	; 0x22c2 <aes_decrypt+0x10>
    22c0:	58 c0       	rjmp	.+176    	; 0x2372 <aes_decrypt+0xc0>
    22c2:	86 2f       	mov	r24, r22
    22c4:	8f 70       	andi	r24, 0x0F	; 15
    22c6:	09 f0       	breq	.+2      	; 0x22ca <aes_decrypt+0x18>
    22c8:	54 c0       	rjmp	.+168    	; 0x2372 <aes_decrypt+0xc0>
    22ca:	e3 e8       	ldi	r30, 0x83	; 131
    22cc:	fa e0       	ldi	r31, 0x0A	; 10
    22ce:	90 e1       	ldi	r25, 0x10	; 16
    22d0:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];
    22d2:	21 91       	ld	r18, Z+
    22d4:	20 93 3f 01 	sts	0x013F, r18
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    22d8:	9e 13       	cpse	r25, r30
    22da:	fb cf       	rjmp	.-10     	; 0x22d2 <aes_decrypt+0x20>
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    22dc:	62 95       	swap	r22
    22de:	6f 70       	andi	r22, 0x0F	; 15
    22e0:	61 50       	subi	r22, 0x01	; 1
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    22e2:	78 e0       	ldi	r23, 0x08	; 8
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    22e4:	6f 3f       	cpi	r22, 0xFF	; 255
    22e6:	09 f4       	brne	.+2      	; 0x22ea <aes_decrypt+0x38>
    22e8:	45 c0       	rjmp	.+138    	; 0x2374 <aes_decrypt+0xc2>
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    22ea:	70 93 3c 01 	sts	0x013C, r23
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    22ee:	46 2f       	mov	r20, r22
    22f0:	55 27       	eor	r21, r21
    22f2:	47 fd       	sbrc	r20, 7
    22f4:	50 95       	com	r21
    22f6:	20 e0       	ldi	r18, 0x00	; 0
    22f8:	30 e0       	ldi	r19, 0x00	; 0
    22fa:	ed 01       	movw	r28, r26
    22fc:	90 e1       	ldi	r25, 0x10	; 16
    22fe:	69 02       	muls	r22, r25
    2300:	c0 0d       	add	r28, r0
    2302:	d1 1d       	adc	r29, r1
    2304:	11 24       	eor	r1, r1
    2306:	fe 01       	movw	r30, r28
    2308:	e2 0f       	add	r30, r18
    230a:	f3 1f       	adc	r31, r19
    230c:	90 81       	ld	r25, Z
    230e:	90 93 3e 01 	sts	0x013E, r25
    2312:	2f 5f       	subi	r18, 0xFF	; 255
    2314:	3f 4f       	sbci	r19, 0xFF	; 255
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
      
      for(j=0; j<16; j++)
    2316:	20 31       	cpi	r18, 0x10	; 16
    2318:	31 05       	cpc	r19, r1
    231a:	a9 f7       	brne	.-22     	; 0x2306 <aes_decrypt+0x54>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    231c:	90 91 3c 01 	lds	r25, 0x013C
    2320:	90 68       	ori	r25, 0x80	; 128
    2322:	90 93 3c 01 	sts	0x013C, r25
      while(!(AES_STATUS & (1 << AES_DONE)))
    2326:	90 91 3d 01 	lds	r25, 0x013D
    232a:	90 ff       	sbrs	r25, 0
    232c:	fc cf       	rjmp	.-8      	; 0x2326 <aes_decrypt+0x74>
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
    232e:	41 50       	subi	r20, 0x01	; 1
    2330:	51 09       	sbc	r21, r1
    2332:	94 e0       	ldi	r25, 0x04	; 4
    2334:	44 0f       	add	r20, r20
    2336:	55 1f       	adc	r21, r21
    2338:	9a 95       	dec	r25
    233a:	e1 f7       	brne	.-8      	; 0x2334 <aes_decrypt+0x82>
    233c:	20 e0       	ldi	r18, 0x00	; 0
    233e:	30 e0       	ldi	r19, 0x00	; 0
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
    2340:	90 91 3e 01 	lds	r25, 0x013E
    2344:	8e 01       	movw	r16, r28
    2346:	02 0f       	add	r16, r18
    2348:	13 1f       	adc	r17, r19
    234a:	f8 01       	movw	r30, r16
    234c:	90 83       	st	Z, r25
         if(i!=0)
    234e:	66 23       	and	r22, r22
    2350:	49 f0       	breq	.+18     	; 0x2364 <aes_decrypt+0xb2>
    2352:	f9 01       	movw	r30, r18
    2354:	e4 0f       	add	r30, r20
    2356:	f5 1f       	adc	r31, r21
    2358:	ea 0f       	add	r30, r26
    235a:	fb 1f       	adc	r31, r27
            data[16*i+j] ^= data[16*(i-1)+j];
    235c:	e0 81       	ld	r30, Z
    235e:	9e 27       	eor	r25, r30
    2360:	f8 01       	movw	r30, r16
    2362:	90 83       	st	Z, r25
    2364:	2f 5f       	subi	r18, 0xFF	; 255
    2366:	3f 4f       	sbci	r19, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
    2368:	20 31       	cpi	r18, 0x10	; 16
    236a:	31 05       	cpc	r19, r1
    236c:	49 f7       	brne	.-46     	; 0x2340 <aes_decrypt+0x8e>
    236e:	61 50       	subi	r22, 0x01	; 1
    2370:	b9 cf       	rjmp	.-142    	; 0x22e4 <aes_decrypt+0x32>
{
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;
    2372:	81 e0       	ldi	r24, 0x01	; 1
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
      }
   }
   return 0;
}
    2374:	df 91       	pop	r29
    2376:	cf 91       	pop	r28
    2378:	1f 91       	pop	r17
    237a:	0f 91       	pop	r16
    237c:	08 95       	ret

0000237e <getc0>:
return 0;
}

char getc0(void){
        unsigned char tmp;
        UART0_WAIT_AND_RECEIVE(tmp);
    237e:	80 91 c0 00 	lds	r24, 0x00C0
    2382:	87 ff       	sbrs	r24, 7
    2384:	fc cf       	rjmp	.-8      	; 0x237e <getc0>
    2386:	80 91 c0 00 	lds	r24, 0x00C0
    238a:	8f 77       	andi	r24, 0x7F	; 127
    238c:	80 93 c0 00 	sts	0x00C0, r24
    2390:	80 91 c6 00 	lds	r24, 0x00C6
        return tmp;
}
    2394:	08 95       	ret

00002396 <putc0>:
}
*/

void putc0(char x)
{
     UART0_WAIT_AND_SEND(x);
    2396:	90 91 c0 00 	lds	r25, 0x00C0
    239a:	95 ff       	sbrs	r25, 5
    239c:	fc cf       	rjmp	.-8      	; 0x2396 <putc0>
    239e:	90 91 c0 00 	lds	r25, 0x00C0
    23a2:	9f 7d       	andi	r25, 0xDF	; 223
    23a4:	90 93 c0 00 	sts	0x00C0, r25
    23a8:	80 93 c6 00 	sts	0x00C6, r24
    23ac:	08 95       	ret

000023ae <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
   return NRK_ERROR;
}
    23ae:	8f ef       	ldi	r24, 0xFF	; 255
    23b0:	08 95       	ret

000023b2 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
if(uart_num==1)
    23b2:	81 30       	cpi	r24, 0x01	; 1
    23b4:	19 f4       	brne	.+6      	; 0x23bc <nrk_uart_data_ready+0xa>
        {
        if( UCSR1A & BM(RXC1) ) return 1;
    23b6:	80 91 c8 00 	lds	r24, 0x00C8
    23ba:	04 c0       	rjmp	.+8      	; 0x23c4 <nrk_uart_data_ready+0x12>
        }
if(uart_num==0)
    23bc:	81 11       	cpse	r24, r1
    23be:	06 c0       	rjmp	.+12     	; 0x23cc <nrk_uart_data_ready+0x1a>
        {
        if( UCSR0A & BM(RXC0) ) return 1;
    23c0:	80 91 c0 00 	lds	r24, 0x00C0
    23c4:	88 1f       	adc	r24, r24
    23c6:	88 27       	eor	r24, r24
    23c8:	88 1f       	adc	r24, r24
    23ca:	08 95       	ret
        }
return 0;
    23cc:	80 e0       	ldi	r24, 0x00	; 0
}
    23ce:	08 95       	ret

000023d0 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    23d0:	cf 93       	push	r28
    23d2:	df 93       	push	r29
 char c;
   while((c=pgm_read_byte(addr++)))
    23d4:	fc 01       	movw	r30, r24
    23d6:	24 91       	lpm	r18, Z
    23d8:	ec 01       	movw	r28, r24
    23da:	21 96       	adiw	r28, 0x01	; 1
    23dc:	22 23       	and	r18, r18
    23de:	51 f0       	breq	.+20     	; 0x23f4 <nrk_kprintf+0x24>
        putchar(c);
    23e0:	60 91 f1 0b 	lds	r22, 0x0BF1
    23e4:	70 91 f2 0b 	lds	r23, 0x0BF2
    23e8:	82 2f       	mov	r24, r18
    23ea:	90 e0       	ldi	r25, 0x00	; 0
    23ec:	0e 94 47 33 	call	0x668e	; 0x668e <fputc>
    23f0:	ce 01       	movw	r24, r28
    23f2:	f0 cf       	rjmp	.-32     	; 0x23d4 <nrk_kprintf+0x4>
}
    23f4:	df 91       	pop	r29
    23f6:	cf 91       	pop	r28
    23f8:	08 95       	ret

000023fa <PORT_INIT>:

#ifdef SPI_SS_PULLUP
        DDRB  = BM(MOSI) | BM(SCK) | BM(SPI_SS);  
        PORTB = BM(MOSI) | BM(SCK) | BM(SPI_SS); 
#else
        DDRB  = BM(MOSI) | BM(SCK);  
    23fa:	86 e0       	ldi	r24, 0x06	; 6
    23fc:	84 b9       	out	0x04, r24	; 4
        PORTB = BM(MOSI) | BM(SCK); 
    23fe:	85 b9       	out	0x05, r24	; 5
#endif
        DDRD  = BM(LED_0) | BM(LED_1) | BM(LED_2) | BM(LED_3) |  BM(UART1_TXD) ; 
    2400:	88 ef       	ldi	r24, 0xF8	; 248
    2402:	8a b9       	out	0x0a, r24	; 10
	PORTD = BM(LED_0)|BM(LED_1)|BM(LED_2)|BM(LED_3);
    2404:	80 ef       	ldi	r24, 0xF0	; 240
    2406:	8b b9       	out	0x0b, r24	; 11
        DDRE = BM(UART0_TXD); 
    2408:	82 e0       	ldi	r24, 0x02	; 2
    240a:	8d b9       	out	0x0d, r24	; 13
    240c:	08 95       	ret

0000240e <nrk_setup_ports>:
        putchar(c);
}

void nrk_setup_ports()
{
PORT_INIT();
    240e:	0c 94 fd 11 	jmp	0x23fa	; 0x23fa <PORT_INIT>

00002412 <nrk_gpio_set>:
//-------------------------------
// GPIO handling functions

int8_t nrk_gpio_set(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    2412:	8f 3f       	cpi	r24, 0xFF	; 255
    2414:	09 f4       	brne	.+2      	; 0x2418 <nrk_gpio_set+0x6>
    2416:	6c c0       	rjmp	.+216    	; 0x24f0 <nrk_gpio_set+0xde>
        switch (pin & 0x07) {
    2418:	e8 2f       	mov	r30, r24
    241a:	e7 70       	andi	r30, 0x07	; 7
    241c:	4e 2f       	mov	r20, r30
    241e:	50 e0       	ldi	r21, 0x00	; 0
    2420:	47 30       	cpi	r20, 0x07	; 7
    2422:	51 05       	cpc	r21, r1
    2424:	08 f0       	brcs	.+2      	; 0x2428 <nrk_gpio_set+0x16>
    2426:	64 c0       	rjmp	.+200    	; 0x24f0 <nrk_gpio_set+0xde>
    2428:	fa 01       	movw	r30, r20
    242a:	e0 57       	subi	r30, 0x70	; 112
    242c:	ff 4f       	sbci	r31, 0xFF	; 255
    242e:	86 95       	lsr	r24
    2430:	86 95       	lsr	r24
    2432:	86 95       	lsr	r24
    2434:	0c 94 c5 32 	jmp	0x658a	; 0x658a <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2438:	42 b1       	in	r20, 0x02	; 2
    243a:	21 e0       	ldi	r18, 0x01	; 1
    243c:	30 e0       	ldi	r19, 0x00	; 0
    243e:	b9 01       	movw	r22, r18
    2440:	02 c0       	rjmp	.+4      	; 0x2446 <nrk_gpio_set+0x34>
    2442:	66 0f       	add	r22, r22
    2444:	77 1f       	adc	r23, r23
    2446:	8a 95       	dec	r24
    2448:	e2 f7       	brpl	.-8      	; 0x2442 <nrk_gpio_set+0x30>
    244a:	cb 01       	movw	r24, r22
    244c:	84 2b       	or	r24, r20
    244e:	82 b9       	out	0x02, r24	; 2
    2450:	4d c0       	rjmp	.+154    	; 0x24ec <nrk_gpio_set+0xda>
                case NRK_PORTB:
                        do { PORTB |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2452:	45 b1       	in	r20, 0x05	; 5
    2454:	21 e0       	ldi	r18, 0x01	; 1
    2456:	30 e0       	ldi	r19, 0x00	; 0
    2458:	b9 01       	movw	r22, r18
    245a:	02 c0       	rjmp	.+4      	; 0x2460 <nrk_gpio_set+0x4e>
    245c:	66 0f       	add	r22, r22
    245e:	77 1f       	adc	r23, r23
    2460:	8a 95       	dec	r24
    2462:	e2 f7       	brpl	.-8      	; 0x245c <nrk_gpio_set+0x4a>
    2464:	cb 01       	movw	r24, r22
    2466:	84 2b       	or	r24, r20
    2468:	85 b9       	out	0x05, r24	; 5
    246a:	40 c0       	rjmp	.+128    	; 0x24ec <nrk_gpio_set+0xda>
                case NRK_PORTC:
                        do { PORTC |= BM((pin & 0xF8) >> 3); } while(0); break; 
    246c:	48 b1       	in	r20, 0x08	; 8
    246e:	21 e0       	ldi	r18, 0x01	; 1
    2470:	30 e0       	ldi	r19, 0x00	; 0
    2472:	b9 01       	movw	r22, r18
    2474:	02 c0       	rjmp	.+4      	; 0x247a <nrk_gpio_set+0x68>
    2476:	66 0f       	add	r22, r22
    2478:	77 1f       	adc	r23, r23
    247a:	8a 95       	dec	r24
    247c:	e2 f7       	brpl	.-8      	; 0x2476 <nrk_gpio_set+0x64>
    247e:	cb 01       	movw	r24, r22
    2480:	84 2b       	or	r24, r20
    2482:	88 b9       	out	0x08, r24	; 8
    2484:	33 c0       	rjmp	.+102    	; 0x24ec <nrk_gpio_set+0xda>
                case NRK_PORTD:
                        do { PORTD |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2486:	4b b1       	in	r20, 0x0b	; 11
    2488:	21 e0       	ldi	r18, 0x01	; 1
    248a:	30 e0       	ldi	r19, 0x00	; 0
    248c:	b9 01       	movw	r22, r18
    248e:	02 c0       	rjmp	.+4      	; 0x2494 <nrk_gpio_set+0x82>
    2490:	66 0f       	add	r22, r22
    2492:	77 1f       	adc	r23, r23
    2494:	8a 95       	dec	r24
    2496:	e2 f7       	brpl	.-8      	; 0x2490 <nrk_gpio_set+0x7e>
    2498:	cb 01       	movw	r24, r22
    249a:	84 2b       	or	r24, r20
    249c:	8b b9       	out	0x0b, r24	; 11
    249e:	26 c0       	rjmp	.+76     	; 0x24ec <nrk_gpio_set+0xda>
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
    24a0:	4e b1       	in	r20, 0x0e	; 14
    24a2:	21 e0       	ldi	r18, 0x01	; 1
    24a4:	30 e0       	ldi	r19, 0x00	; 0
    24a6:	b9 01       	movw	r22, r18
    24a8:	02 c0       	rjmp	.+4      	; 0x24ae <nrk_gpio_set+0x9c>
    24aa:	66 0f       	add	r22, r22
    24ac:	77 1f       	adc	r23, r23
    24ae:	8a 95       	dec	r24
    24b0:	e2 f7       	brpl	.-8      	; 0x24aa <nrk_gpio_set+0x98>
    24b2:	cb 01       	movw	r24, r22
    24b4:	84 2b       	or	r24, r20
    24b6:	8e b9       	out	0x0e, r24	; 14
    24b8:	19 c0       	rjmp	.+50     	; 0x24ec <nrk_gpio_set+0xda>
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
    24ba:	41 b3       	in	r20, 0x11	; 17
    24bc:	21 e0       	ldi	r18, 0x01	; 1
    24be:	30 e0       	ldi	r19, 0x00	; 0
    24c0:	b9 01       	movw	r22, r18
    24c2:	02 c0       	rjmp	.+4      	; 0x24c8 <nrk_gpio_set+0xb6>
    24c4:	66 0f       	add	r22, r22
    24c6:	77 1f       	adc	r23, r23
    24c8:	8a 95       	dec	r24
    24ca:	e2 f7       	brpl	.-8      	; 0x24c4 <nrk_gpio_set+0xb2>
    24cc:	cb 01       	movw	r24, r22
    24ce:	84 2b       	or	r24, r20
    24d0:	81 bb       	out	0x11, r24	; 17
    24d2:	0c c0       	rjmp	.+24     	; 0x24ec <nrk_gpio_set+0xda>
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    24d4:	44 b3       	in	r20, 0x14	; 20
    24d6:	21 e0       	ldi	r18, 0x01	; 1
    24d8:	30 e0       	ldi	r19, 0x00	; 0
    24da:	b9 01       	movw	r22, r18
    24dc:	02 c0       	rjmp	.+4      	; 0x24e2 <nrk_gpio_set+0xd0>
    24de:	66 0f       	add	r22, r22
    24e0:	77 1f       	adc	r23, r23
    24e2:	8a 95       	dec	r24
    24e4:	e2 f7       	brpl	.-8      	; 0x24de <nrk_gpio_set+0xcc>
    24e6:	cb 01       	movw	r24, r22
    24e8:	84 2b       	or	r24, r20
    24ea:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    24ec:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    24ee:	08 95       	ret
                default: return -1;
    24f0:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    24f2:	08 95       	ret

000024f4 <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    24f4:	8f 3f       	cpi	r24, 0xFF	; 255
    24f6:	09 f4       	brne	.+2      	; 0x24fa <nrk_gpio_clr+0x6>
    24f8:	73 c0       	rjmp	.+230    	; 0x25e0 <nrk_gpio_clr+0xec>
        switch (pin & 0x07) {
    24fa:	e8 2f       	mov	r30, r24
    24fc:	e7 70       	andi	r30, 0x07	; 7
    24fe:	4e 2f       	mov	r20, r30
    2500:	50 e0       	ldi	r21, 0x00	; 0
    2502:	47 30       	cpi	r20, 0x07	; 7
    2504:	51 05       	cpc	r21, r1
    2506:	08 f0       	brcs	.+2      	; 0x250a <nrk_gpio_clr+0x16>
    2508:	6b c0       	rjmp	.+214    	; 0x25e0 <nrk_gpio_clr+0xec>
    250a:	fa 01       	movw	r30, r20
    250c:	e9 56       	subi	r30, 0x69	; 105
    250e:	ff 4f       	sbci	r31, 0xFF	; 255
    2510:	86 95       	lsr	r24
    2512:	86 95       	lsr	r24
    2514:	86 95       	lsr	r24
    2516:	0c 94 c5 32 	jmp	0x658a	; 0x658a <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    251a:	42 b1       	in	r20, 0x02	; 2
    251c:	21 e0       	ldi	r18, 0x01	; 1
    251e:	30 e0       	ldi	r19, 0x00	; 0
    2520:	b9 01       	movw	r22, r18
    2522:	02 c0       	rjmp	.+4      	; 0x2528 <nrk_gpio_clr+0x34>
    2524:	66 0f       	add	r22, r22
    2526:	77 1f       	adc	r23, r23
    2528:	8a 95       	dec	r24
    252a:	e2 f7       	brpl	.-8      	; 0x2524 <nrk_gpio_clr+0x30>
    252c:	cb 01       	movw	r24, r22
    252e:	80 95       	com	r24
    2530:	84 23       	and	r24, r20
    2532:	82 b9       	out	0x02, r24	; 2
    2534:	53 c0       	rjmp	.+166    	; 0x25dc <nrk_gpio_clr+0xe8>
                case NRK_PORTB:
                        do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    2536:	45 b1       	in	r20, 0x05	; 5
    2538:	21 e0       	ldi	r18, 0x01	; 1
    253a:	30 e0       	ldi	r19, 0x00	; 0
    253c:	b9 01       	movw	r22, r18
    253e:	02 c0       	rjmp	.+4      	; 0x2544 <nrk_gpio_clr+0x50>
    2540:	66 0f       	add	r22, r22
    2542:	77 1f       	adc	r23, r23
    2544:	8a 95       	dec	r24
    2546:	e2 f7       	brpl	.-8      	; 0x2540 <nrk_gpio_clr+0x4c>
    2548:	cb 01       	movw	r24, r22
    254a:	80 95       	com	r24
    254c:	84 23       	and	r24, r20
    254e:	85 b9       	out	0x05, r24	; 5
    2550:	45 c0       	rjmp	.+138    	; 0x25dc <nrk_gpio_clr+0xe8>
                case NRK_PORTC:
                        do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2552:	48 b1       	in	r20, 0x08	; 8
    2554:	21 e0       	ldi	r18, 0x01	; 1
    2556:	30 e0       	ldi	r19, 0x00	; 0
    2558:	b9 01       	movw	r22, r18
    255a:	02 c0       	rjmp	.+4      	; 0x2560 <nrk_gpio_clr+0x6c>
    255c:	66 0f       	add	r22, r22
    255e:	77 1f       	adc	r23, r23
    2560:	8a 95       	dec	r24
    2562:	e2 f7       	brpl	.-8      	; 0x255c <nrk_gpio_clr+0x68>
    2564:	cb 01       	movw	r24, r22
    2566:	80 95       	com	r24
    2568:	84 23       	and	r24, r20
    256a:	88 b9       	out	0x08, r24	; 8
    256c:	37 c0       	rjmp	.+110    	; 0x25dc <nrk_gpio_clr+0xe8>
                case NRK_PORTD:
                        do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    256e:	4b b1       	in	r20, 0x0b	; 11
    2570:	21 e0       	ldi	r18, 0x01	; 1
    2572:	30 e0       	ldi	r19, 0x00	; 0
    2574:	b9 01       	movw	r22, r18
    2576:	02 c0       	rjmp	.+4      	; 0x257c <nrk_gpio_clr+0x88>
    2578:	66 0f       	add	r22, r22
    257a:	77 1f       	adc	r23, r23
    257c:	8a 95       	dec	r24
    257e:	e2 f7       	brpl	.-8      	; 0x2578 <nrk_gpio_clr+0x84>
    2580:	cb 01       	movw	r24, r22
    2582:	80 95       	com	r24
    2584:	84 23       	and	r24, r20
    2586:	8b b9       	out	0x0b, r24	; 11
    2588:	29 c0       	rjmp	.+82     	; 0x25dc <nrk_gpio_clr+0xe8>
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    258a:	4e b1       	in	r20, 0x0e	; 14
    258c:	21 e0       	ldi	r18, 0x01	; 1
    258e:	30 e0       	ldi	r19, 0x00	; 0
    2590:	b9 01       	movw	r22, r18
    2592:	02 c0       	rjmp	.+4      	; 0x2598 <nrk_gpio_clr+0xa4>
    2594:	66 0f       	add	r22, r22
    2596:	77 1f       	adc	r23, r23
    2598:	8a 95       	dec	r24
    259a:	e2 f7       	brpl	.-8      	; 0x2594 <nrk_gpio_clr+0xa0>
    259c:	cb 01       	movw	r24, r22
    259e:	80 95       	com	r24
    25a0:	84 23       	and	r24, r20
    25a2:	8e b9       	out	0x0e, r24	; 14
    25a4:	1b c0       	rjmp	.+54     	; 0x25dc <nrk_gpio_clr+0xe8>
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    25a6:	41 b3       	in	r20, 0x11	; 17
    25a8:	21 e0       	ldi	r18, 0x01	; 1
    25aa:	30 e0       	ldi	r19, 0x00	; 0
    25ac:	b9 01       	movw	r22, r18
    25ae:	02 c0       	rjmp	.+4      	; 0x25b4 <nrk_gpio_clr+0xc0>
    25b0:	66 0f       	add	r22, r22
    25b2:	77 1f       	adc	r23, r23
    25b4:	8a 95       	dec	r24
    25b6:	e2 f7       	brpl	.-8      	; 0x25b0 <nrk_gpio_clr+0xbc>
    25b8:	cb 01       	movw	r24, r22
    25ba:	80 95       	com	r24
    25bc:	84 23       	and	r24, r20
    25be:	81 bb       	out	0x11, r24	; 17
    25c0:	0d c0       	rjmp	.+26     	; 0x25dc <nrk_gpio_clr+0xe8>
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    25c2:	44 b3       	in	r20, 0x14	; 20
    25c4:	21 e0       	ldi	r18, 0x01	; 1
    25c6:	30 e0       	ldi	r19, 0x00	; 0
    25c8:	b9 01       	movw	r22, r18
    25ca:	02 c0       	rjmp	.+4      	; 0x25d0 <nrk_gpio_clr+0xdc>
    25cc:	66 0f       	add	r22, r22
    25ce:	77 1f       	adc	r23, r23
    25d0:	8a 95       	dec	r24
    25d2:	e2 f7       	brpl	.-8      	; 0x25cc <nrk_gpio_clr+0xd8>
    25d4:	cb 01       	movw	r24, r22
    25d6:	80 95       	com	r24
    25d8:	84 23       	and	r24, r20
    25da:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    25dc:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    25de:	08 95       	ret
                default: return -1;
    25e0:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    25e2:	08 95       	ret

000025e4 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    25e4:	8f 3f       	cpi	r24, 0xFF	; 255
    25e6:	31 f1       	breq	.+76     	; 0x2634 <nrk_gpio_get+0x50>
        switch (pin & 0x07) {
    25e8:	e8 2f       	mov	r30, r24
    25ea:	e7 70       	andi	r30, 0x07	; 7
    25ec:	4e 2f       	mov	r20, r30
    25ee:	50 e0       	ldi	r21, 0x00	; 0
    25f0:	47 30       	cpi	r20, 0x07	; 7
    25f2:	51 05       	cpc	r21, r1
    25f4:	f8 f4       	brcc	.+62     	; 0x2634 <nrk_gpio_get+0x50>
    25f6:	fa 01       	movw	r30, r20
    25f8:	e2 56       	subi	r30, 0x62	; 98
    25fa:	ff 4f       	sbci	r31, 0xFF	; 255
    25fc:	28 2f       	mov	r18, r24
    25fe:	26 95       	lsr	r18
    2600:	26 95       	lsr	r18
    2602:	26 95       	lsr	r18
    2604:	0c 94 c5 32 	jmp	0x658a	; 0x658a <__tablejump2__>
                case NRK_PORTA:
                        return !!(PINA & BM((pin & 0xF8) >> 3));
    2608:	90 b1       	in	r25, 0x00	; 0
    260a:	0b c0       	rjmp	.+22     	; 0x2622 <nrk_gpio_get+0x3e>
                case NRK_PORTB:
                        return !!(PINB & BM((pin & 0xF8) >> 3));
    260c:	93 b1       	in	r25, 0x03	; 3
    260e:	09 c0       	rjmp	.+18     	; 0x2622 <nrk_gpio_get+0x3e>
                case NRK_PORTC:
                        return !!(PINC & BM((pin & 0xF8) >> 3));
    2610:	96 b1       	in	r25, 0x06	; 6
    2612:	07 c0       	rjmp	.+14     	; 0x2622 <nrk_gpio_get+0x3e>
                case NRK_PORTD:
                        return !!(PIND & BM((pin & 0xF8) >> 3));
    2614:	99 b1       	in	r25, 0x09	; 9
    2616:	05 c0       	rjmp	.+10     	; 0x2622 <nrk_gpio_get+0x3e>
                case NRK_PORTE:
                        return !!(PINE & BM((pin & 0xF8) >> 3));
    2618:	9c b1       	in	r25, 0x0c	; 12
    261a:	03 c0       	rjmp	.+6      	; 0x2622 <nrk_gpio_get+0x3e>
                case NRK_PORTF:
                        return !!(PINF & BM((pin & 0xF8) >> 3));
    261c:	9f b1       	in	r25, 0x0f	; 15
    261e:	01 c0       	rjmp	.+2      	; 0x2622 <nrk_gpio_get+0x3e>
                case NRK_PORTG:
                        return !!(PING & BM((pin & 0xF8) >> 3));
    2620:	92 b3       	in	r25, 0x12	; 18
    2622:	89 2f       	mov	r24, r25
    2624:	90 e0       	ldi	r25, 0x00	; 0
    2626:	02 c0       	rjmp	.+4      	; 0x262c <nrk_gpio_get+0x48>
    2628:	95 95       	asr	r25
    262a:	87 95       	ror	r24
    262c:	2a 95       	dec	r18
    262e:	e2 f7       	brpl	.-8      	; 0x2628 <nrk_gpio_get+0x44>
    2630:	81 70       	andi	r24, 0x01	; 1
    2632:	08 95       	ret
                default: return -1;
    2634:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    2636:	08 95       	ret

00002638 <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2638:	8f 3f       	cpi	r24, 0xFF	; 255
    263a:	09 f4       	brne	.+2      	; 0x263e <nrk_gpio_toggle+0x6>
    263c:	06 c1       	rjmp	.+524    	; 0x284a <nrk_gpio_toggle+0x212>
        switch (pin & 0x07) {
    263e:	e8 2f       	mov	r30, r24
    2640:	e7 70       	andi	r30, 0x07	; 7
    2642:	4e 2f       	mov	r20, r30
    2644:	50 e0       	ldi	r21, 0x00	; 0
    2646:	47 30       	cpi	r20, 0x07	; 7
    2648:	51 05       	cpc	r21, r1
    264a:	08 f0       	brcs	.+2      	; 0x264e <nrk_gpio_toggle+0x16>
    264c:	fe c0       	rjmp	.+508    	; 0x284a <nrk_gpio_toggle+0x212>
    264e:	fa 01       	movw	r30, r20
    2650:	eb 55       	subi	r30, 0x5B	; 91
    2652:	ff 4f       	sbci	r31, 0xFF	; 255
    2654:	86 95       	lsr	r24
    2656:	86 95       	lsr	r24
    2658:	86 95       	lsr	r24
    265a:	0c 94 c5 32 	jmp	0x658a	; 0x658a <__tablejump2__>
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    265e:	20 b1       	in	r18, 0x00	; 0
    2660:	30 e0       	ldi	r19, 0x00	; 0
    2662:	08 2e       	mov	r0, r24
    2664:	02 c0       	rjmp	.+4      	; 0x266a <nrk_gpio_toggle+0x32>
    2666:	35 95       	asr	r19
    2668:	27 95       	ror	r18
    266a:	0a 94       	dec	r0
    266c:	e2 f7       	brpl	.-8      	; 0x2666 <nrk_gpio_toggle+0x2e>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    266e:	42 b1       	in	r20, 0x02	; 2
int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
        switch (pin & 0x07) {
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    2670:	20 fd       	sbrc	r18, 0
    2672:	0b c0       	rjmp	.+22     	; 0x268a <nrk_gpio_toggle+0x52>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    2674:	21 e0       	ldi	r18, 0x01	; 1
    2676:	30 e0       	ldi	r19, 0x00	; 0
    2678:	b9 01       	movw	r22, r18
    267a:	02 c0       	rjmp	.+4      	; 0x2680 <nrk_gpio_toggle+0x48>
    267c:	66 0f       	add	r22, r22
    267e:	77 1f       	adc	r23, r23
    2680:	8a 95       	dec	r24
    2682:	e2 f7       	brpl	.-8      	; 0x267c <nrk_gpio_toggle+0x44>
    2684:	cb 01       	movw	r24, r22
    2686:	84 2b       	or	r24, r20
    2688:	0b c0       	rjmp	.+22     	; 0x26a0 <nrk_gpio_toggle+0x68>
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
    268a:	21 e0       	ldi	r18, 0x01	; 1
    268c:	30 e0       	ldi	r19, 0x00	; 0
    268e:	b9 01       	movw	r22, r18
    2690:	02 c0       	rjmp	.+4      	; 0x2696 <nrk_gpio_toggle+0x5e>
    2692:	66 0f       	add	r22, r22
    2694:	77 1f       	adc	r23, r23
    2696:	8a 95       	dec	r24
    2698:	e2 f7       	brpl	.-8      	; 0x2692 <nrk_gpio_toggle+0x5a>
    269a:	cb 01       	movw	r24, r22
    269c:	80 95       	com	r24
    269e:	84 23       	and	r24, r20
    26a0:	82 b9       	out	0x02, r24	; 2
    26a2:	16 c0       	rjmp	.+44     	; 0x26d0 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    26a4:	23 b1       	in	r18, 0x03	; 3
    26a6:	30 e0       	ldi	r19, 0x00	; 0
    26a8:	08 2e       	mov	r0, r24
    26aa:	02 c0       	rjmp	.+4      	; 0x26b0 <nrk_gpio_toggle+0x78>
    26ac:	35 95       	asr	r19
    26ae:	27 95       	ror	r18
    26b0:	0a 94       	dec	r0
    26b2:	e2 f7       	brpl	.-8      	; 0x26ac <nrk_gpio_toggle+0x74>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    26b4:	45 b1       	in	r20, 0x05	; 5
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    26b6:	20 fd       	sbrc	r18, 0
    26b8:	0d c0       	rjmp	.+26     	; 0x26d4 <nrk_gpio_toggle+0x9c>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    26ba:	21 e0       	ldi	r18, 0x01	; 1
    26bc:	30 e0       	ldi	r19, 0x00	; 0
    26be:	b9 01       	movw	r22, r18
    26c0:	02 c0       	rjmp	.+4      	; 0x26c6 <nrk_gpio_toggle+0x8e>
    26c2:	66 0f       	add	r22, r22
    26c4:	77 1f       	adc	r23, r23
    26c6:	8a 95       	dec	r24
    26c8:	e2 f7       	brpl	.-8      	; 0x26c2 <nrk_gpio_toggle+0x8a>
    26ca:	cb 01       	movw	r24, r22
    26cc:	84 2b       	or	r24, r20
    26ce:	85 b9       	out	0x05, r24	; 5
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                 default: return -1;
        }
        return 1;
    26d0:	81 e0       	ldi	r24, 0x01	; 1
    26d2:	08 95       	ret
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
    26d4:	21 e0       	ldi	r18, 0x01	; 1
    26d6:	30 e0       	ldi	r19, 0x00	; 0
    26d8:	b9 01       	movw	r22, r18
    26da:	02 c0       	rjmp	.+4      	; 0x26e0 <nrk_gpio_toggle+0xa8>
    26dc:	66 0f       	add	r22, r22
    26de:	77 1f       	adc	r23, r23
    26e0:	8a 95       	dec	r24
    26e2:	e2 f7       	brpl	.-8      	; 0x26dc <nrk_gpio_toggle+0xa4>
    26e4:	cb 01       	movw	r24, r22
    26e6:	80 95       	com	r24
    26e8:	84 23       	and	r24, r20
    26ea:	f1 cf       	rjmp	.-30     	; 0x26ce <nrk_gpio_toggle+0x96>
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    26ec:	26 b1       	in	r18, 0x06	; 6
    26ee:	30 e0       	ldi	r19, 0x00	; 0
    26f0:	08 2e       	mov	r0, r24
    26f2:	02 c0       	rjmp	.+4      	; 0x26f8 <nrk_gpio_toggle+0xc0>
    26f4:	35 95       	asr	r19
    26f6:	27 95       	ror	r18
    26f8:	0a 94       	dec	r0
    26fa:	e2 f7       	brpl	.-8      	; 0x26f4 <nrk_gpio_toggle+0xbc>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    26fc:	48 b1       	in	r20, 0x08	; 8
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    26fe:	20 fd       	sbrc	r18, 0
    2700:	0b c0       	rjmp	.+22     	; 0x2718 <nrk_gpio_toggle+0xe0>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    2702:	21 e0       	ldi	r18, 0x01	; 1
    2704:	30 e0       	ldi	r19, 0x00	; 0
    2706:	b9 01       	movw	r22, r18
    2708:	02 c0       	rjmp	.+4      	; 0x270e <nrk_gpio_toggle+0xd6>
    270a:	66 0f       	add	r22, r22
    270c:	77 1f       	adc	r23, r23
    270e:	8a 95       	dec	r24
    2710:	e2 f7       	brpl	.-8      	; 0x270a <nrk_gpio_toggle+0xd2>
    2712:	cb 01       	movw	r24, r22
    2714:	84 2b       	or	r24, r20
    2716:	0b c0       	rjmp	.+22     	; 0x272e <nrk_gpio_toggle+0xf6>
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
    2718:	21 e0       	ldi	r18, 0x01	; 1
    271a:	30 e0       	ldi	r19, 0x00	; 0
    271c:	b9 01       	movw	r22, r18
    271e:	02 c0       	rjmp	.+4      	; 0x2724 <nrk_gpio_toggle+0xec>
    2720:	66 0f       	add	r22, r22
    2722:	77 1f       	adc	r23, r23
    2724:	8a 95       	dec	r24
    2726:	e2 f7       	brpl	.-8      	; 0x2720 <nrk_gpio_toggle+0xe8>
    2728:	cb 01       	movw	r24, r22
    272a:	80 95       	com	r24
    272c:	84 23       	and	r24, r20
    272e:	88 b9       	out	0x08, r24	; 8
    2730:	cf cf       	rjmp	.-98     	; 0x26d0 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    2732:	29 b1       	in	r18, 0x09	; 9
    2734:	30 e0       	ldi	r19, 0x00	; 0
    2736:	08 2e       	mov	r0, r24
    2738:	02 c0       	rjmp	.+4      	; 0x273e <nrk_gpio_toggle+0x106>
    273a:	35 95       	asr	r19
    273c:	27 95       	ror	r18
    273e:	0a 94       	dec	r0
    2740:	e2 f7       	brpl	.-8      	; 0x273a <nrk_gpio_toggle+0x102>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    2742:	4b b1       	in	r20, 0x0b	; 11
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    2744:	20 fd       	sbrc	r18, 0
    2746:	0b c0       	rjmp	.+22     	; 0x275e <nrk_gpio_toggle+0x126>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    2748:	21 e0       	ldi	r18, 0x01	; 1
    274a:	30 e0       	ldi	r19, 0x00	; 0
    274c:	b9 01       	movw	r22, r18
    274e:	02 c0       	rjmp	.+4      	; 0x2754 <nrk_gpio_toggle+0x11c>
    2750:	66 0f       	add	r22, r22
    2752:	77 1f       	adc	r23, r23
    2754:	8a 95       	dec	r24
    2756:	e2 f7       	brpl	.-8      	; 0x2750 <nrk_gpio_toggle+0x118>
    2758:	cb 01       	movw	r24, r22
    275a:	84 2b       	or	r24, r20
    275c:	0b c0       	rjmp	.+22     	; 0x2774 <nrk_gpio_toggle+0x13c>
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
    275e:	21 e0       	ldi	r18, 0x01	; 1
    2760:	30 e0       	ldi	r19, 0x00	; 0
    2762:	b9 01       	movw	r22, r18
    2764:	02 c0       	rjmp	.+4      	; 0x276a <nrk_gpio_toggle+0x132>
    2766:	66 0f       	add	r22, r22
    2768:	77 1f       	adc	r23, r23
    276a:	8a 95       	dec	r24
    276c:	e2 f7       	brpl	.-8      	; 0x2766 <nrk_gpio_toggle+0x12e>
    276e:	cb 01       	movw	r24, r22
    2770:	80 95       	com	r24
    2772:	84 23       	and	r24, r20
    2774:	8b b9       	out	0x0b, r24	; 11
    2776:	ac cf       	rjmp	.-168    	; 0x26d0 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    2778:	2c b1       	in	r18, 0x0c	; 12
    277a:	30 e0       	ldi	r19, 0x00	; 0
    277c:	08 2e       	mov	r0, r24
    277e:	02 c0       	rjmp	.+4      	; 0x2784 <nrk_gpio_toggle+0x14c>
    2780:	35 95       	asr	r19
    2782:	27 95       	ror	r18
    2784:	0a 94       	dec	r0
    2786:	e2 f7       	brpl	.-8      	; 0x2780 <nrk_gpio_toggle+0x148>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    2788:	4e b1       	in	r20, 0x0e	; 14
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    278a:	20 fd       	sbrc	r18, 0
    278c:	0b c0       	rjmp	.+22     	; 0x27a4 <nrk_gpio_toggle+0x16c>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    278e:	21 e0       	ldi	r18, 0x01	; 1
    2790:	30 e0       	ldi	r19, 0x00	; 0
    2792:	b9 01       	movw	r22, r18
    2794:	02 c0       	rjmp	.+4      	; 0x279a <nrk_gpio_toggle+0x162>
    2796:	66 0f       	add	r22, r22
    2798:	77 1f       	adc	r23, r23
    279a:	8a 95       	dec	r24
    279c:	e2 f7       	brpl	.-8      	; 0x2796 <nrk_gpio_toggle+0x15e>
    279e:	cb 01       	movw	r24, r22
    27a0:	84 2b       	or	r24, r20
    27a2:	0b c0       	rjmp	.+22     	; 0x27ba <nrk_gpio_toggle+0x182>
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
    27a4:	21 e0       	ldi	r18, 0x01	; 1
    27a6:	30 e0       	ldi	r19, 0x00	; 0
    27a8:	b9 01       	movw	r22, r18
    27aa:	02 c0       	rjmp	.+4      	; 0x27b0 <nrk_gpio_toggle+0x178>
    27ac:	66 0f       	add	r22, r22
    27ae:	77 1f       	adc	r23, r23
    27b0:	8a 95       	dec	r24
    27b2:	e2 f7       	brpl	.-8      	; 0x27ac <nrk_gpio_toggle+0x174>
    27b4:	cb 01       	movw	r24, r22
    27b6:	80 95       	com	r24
    27b8:	84 23       	and	r24, r20
    27ba:	8e b9       	out	0x0e, r24	; 14
    27bc:	89 cf       	rjmp	.-238    	; 0x26d0 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    27be:	2f b1       	in	r18, 0x0f	; 15
    27c0:	30 e0       	ldi	r19, 0x00	; 0
    27c2:	08 2e       	mov	r0, r24
    27c4:	02 c0       	rjmp	.+4      	; 0x27ca <nrk_gpio_toggle+0x192>
    27c6:	35 95       	asr	r19
    27c8:	27 95       	ror	r18
    27ca:	0a 94       	dec	r0
    27cc:	e2 f7       	brpl	.-8      	; 0x27c6 <nrk_gpio_toggle+0x18e>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    27ce:	41 b3       	in	r20, 0x11	; 17
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    27d0:	20 fd       	sbrc	r18, 0
    27d2:	0b c0       	rjmp	.+22     	; 0x27ea <nrk_gpio_toggle+0x1b2>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    27d4:	21 e0       	ldi	r18, 0x01	; 1
    27d6:	30 e0       	ldi	r19, 0x00	; 0
    27d8:	b9 01       	movw	r22, r18
    27da:	02 c0       	rjmp	.+4      	; 0x27e0 <nrk_gpio_toggle+0x1a8>
    27dc:	66 0f       	add	r22, r22
    27de:	77 1f       	adc	r23, r23
    27e0:	8a 95       	dec	r24
    27e2:	e2 f7       	brpl	.-8      	; 0x27dc <nrk_gpio_toggle+0x1a4>
    27e4:	cb 01       	movw	r24, r22
    27e6:	84 2b       	or	r24, r20
    27e8:	0b c0       	rjmp	.+22     	; 0x2800 <nrk_gpio_toggle+0x1c8>
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
    27ea:	21 e0       	ldi	r18, 0x01	; 1
    27ec:	30 e0       	ldi	r19, 0x00	; 0
    27ee:	b9 01       	movw	r22, r18
    27f0:	02 c0       	rjmp	.+4      	; 0x27f6 <nrk_gpio_toggle+0x1be>
    27f2:	66 0f       	add	r22, r22
    27f4:	77 1f       	adc	r23, r23
    27f6:	8a 95       	dec	r24
    27f8:	e2 f7       	brpl	.-8      	; 0x27f2 <nrk_gpio_toggle+0x1ba>
    27fa:	cb 01       	movw	r24, r22
    27fc:	80 95       	com	r24
    27fe:	84 23       	and	r24, r20
    2800:	81 bb       	out	0x11, r24	; 17
    2802:	66 cf       	rjmp	.-308    	; 0x26d0 <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    2804:	22 b3       	in	r18, 0x12	; 18
    2806:	30 e0       	ldi	r19, 0x00	; 0
    2808:	08 2e       	mov	r0, r24
    280a:	02 c0       	rjmp	.+4      	; 0x2810 <nrk_gpio_toggle+0x1d8>
    280c:	35 95       	asr	r19
    280e:	27 95       	ror	r18
    2810:	0a 94       	dec	r0
    2812:	e2 f7       	brpl	.-8      	; 0x280c <nrk_gpio_toggle+0x1d4>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    2814:	44 b3       	in	r20, 0x14	; 20
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    2816:	20 fd       	sbrc	r18, 0
    2818:	0b c0       	rjmp	.+22     	; 0x2830 <nrk_gpio_toggle+0x1f8>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    281a:	21 e0       	ldi	r18, 0x01	; 1
    281c:	30 e0       	ldi	r19, 0x00	; 0
    281e:	b9 01       	movw	r22, r18
    2820:	02 c0       	rjmp	.+4      	; 0x2826 <nrk_gpio_toggle+0x1ee>
    2822:	66 0f       	add	r22, r22
    2824:	77 1f       	adc	r23, r23
    2826:	8a 95       	dec	r24
    2828:	e2 f7       	brpl	.-8      	; 0x2822 <nrk_gpio_toggle+0x1ea>
    282a:	cb 01       	movw	r24, r22
    282c:	84 2b       	or	r24, r20
    282e:	0b c0       	rjmp	.+22     	; 0x2846 <nrk_gpio_toggle+0x20e>
                        } else {
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
    2830:	21 e0       	ldi	r18, 0x01	; 1
    2832:	30 e0       	ldi	r19, 0x00	; 0
    2834:	b9 01       	movw	r22, r18
    2836:	02 c0       	rjmp	.+4      	; 0x283c <nrk_gpio_toggle+0x204>
    2838:	66 0f       	add	r22, r22
    283a:	77 1f       	adc	r23, r23
    283c:	8a 95       	dec	r24
    283e:	e2 f7       	brpl	.-8      	; 0x2838 <nrk_gpio_toggle+0x200>
    2840:	cb 01       	movw	r24, r22
    2842:	80 95       	com	r24
    2844:	84 23       	and	r24, r20
    2846:	84 bb       	out	0x14, r24	; 20
    2848:	43 cf       	rjmp	.-378    	; 0x26d0 <nrk_gpio_toggle+0x98>
                        }
                        break;
                 default: return -1;
    284a:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    284c:	08 95       	ret

0000284e <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    284e:	8f 3f       	cpi	r24, 0xFF	; 255
    2850:	09 f4       	brne	.+2      	; 0x2854 <nrk_gpio_direction+0x6>
    2852:	d5 c0       	rjmp	.+426    	; 0x29fe <nrk_gpio_direction+0x1b0>
    2854:	e8 2f       	mov	r30, r24
    2856:	e7 70       	andi	r30, 0x07	; 7
        if (pin_direction == NRK_PIN_INPUT) {
                switch (pin & 0x07) {
    2858:	4e 2f       	mov	r20, r30
    285a:	50 e0       	ldi	r21, 0x00	; 0
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
        if (pin_direction == NRK_PIN_INPUT) {
    285c:	61 11       	cpse	r22, r1
    285e:	67 c0       	rjmp	.+206    	; 0x292e <nrk_gpio_direction+0xe0>
                switch (pin & 0x07) {
    2860:	47 30       	cpi	r20, 0x07	; 7
    2862:	51 05       	cpc	r21, r1
    2864:	08 f0       	brcs	.+2      	; 0x2868 <nrk_gpio_direction+0x1a>
    2866:	cb c0       	rjmp	.+406    	; 0x29fe <nrk_gpio_direction+0x1b0>
    2868:	fa 01       	movw	r30, r20
    286a:	e4 55       	subi	r30, 0x54	; 84
    286c:	ff 4f       	sbci	r31, 0xFF	; 255
    286e:	86 95       	lsr	r24
    2870:	86 95       	lsr	r24
    2872:	86 95       	lsr	r24
    2874:	0c 94 c5 32 	jmp	0x658a	; 0x658a <__tablejump2__>
                        case NRK_PORTA:
                                DDRA &= ~BM((pin & 0xF8) >> 3); 
    2878:	41 b1       	in	r20, 0x01	; 1
    287a:	21 e0       	ldi	r18, 0x01	; 1
    287c:	30 e0       	ldi	r19, 0x00	; 0
    287e:	b9 01       	movw	r22, r18
    2880:	02 c0       	rjmp	.+4      	; 0x2886 <nrk_gpio_direction+0x38>
    2882:	66 0f       	add	r22, r22
    2884:	77 1f       	adc	r23, r23
    2886:	8a 95       	dec	r24
    2888:	e2 f7       	brpl	.-8      	; 0x2882 <nrk_gpio_direction+0x34>
    288a:	cb 01       	movw	r24, r22
    288c:	80 95       	com	r24
    288e:	84 23       	and	r24, r20
    2890:	65 c0       	rjmp	.+202    	; 0x295c <nrk_gpio_direction+0x10e>
                                //PORTA |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTB:
                                DDRB &= ~BM((pin & 0xF8) >> 3); 
    2892:	44 b1       	in	r20, 0x04	; 4
    2894:	21 e0       	ldi	r18, 0x01	; 1
    2896:	30 e0       	ldi	r19, 0x00	; 0
    2898:	b9 01       	movw	r22, r18
    289a:	02 c0       	rjmp	.+4      	; 0x28a0 <nrk_gpio_direction+0x52>
    289c:	66 0f       	add	r22, r22
    289e:	77 1f       	adc	r23, r23
    28a0:	8a 95       	dec	r24
    28a2:	e2 f7       	brpl	.-8      	; 0x289c <nrk_gpio_direction+0x4e>
    28a4:	cb 01       	movw	r24, r22
    28a6:	80 95       	com	r24
    28a8:	84 23       	and	r24, r20
    28aa:	65 c0       	rjmp	.+202    	; 0x2976 <nrk_gpio_direction+0x128>
                                //PORTB |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTC:
                                DDRC &= ~BM((pin & 0xF8) >> 3); 
    28ac:	47 b1       	in	r20, 0x07	; 7
    28ae:	21 e0       	ldi	r18, 0x01	; 1
    28b0:	30 e0       	ldi	r19, 0x00	; 0
    28b2:	b9 01       	movw	r22, r18
    28b4:	02 c0       	rjmp	.+4      	; 0x28ba <nrk_gpio_direction+0x6c>
    28b6:	66 0f       	add	r22, r22
    28b8:	77 1f       	adc	r23, r23
    28ba:	8a 95       	dec	r24
    28bc:	e2 f7       	brpl	.-8      	; 0x28b6 <nrk_gpio_direction+0x68>
    28be:	cb 01       	movw	r24, r22
    28c0:	80 95       	com	r24
    28c2:	84 23       	and	r24, r20
    28c4:	65 c0       	rjmp	.+202    	; 0x2990 <nrk_gpio_direction+0x142>
                                //PORTC |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTD:
                                DDRD &= ~BM((pin & 0xF8) >> 3); 
    28c6:	4a b1       	in	r20, 0x0a	; 10
    28c8:	21 e0       	ldi	r18, 0x01	; 1
    28ca:	30 e0       	ldi	r19, 0x00	; 0
    28cc:	b9 01       	movw	r22, r18
    28ce:	02 c0       	rjmp	.+4      	; 0x28d4 <nrk_gpio_direction+0x86>
    28d0:	66 0f       	add	r22, r22
    28d2:	77 1f       	adc	r23, r23
    28d4:	8a 95       	dec	r24
    28d6:	e2 f7       	brpl	.-8      	; 0x28d0 <nrk_gpio_direction+0x82>
    28d8:	cb 01       	movw	r24, r22
    28da:	80 95       	com	r24
    28dc:	84 23       	and	r24, r20
    28de:	65 c0       	rjmp	.+202    	; 0x29aa <nrk_gpio_direction+0x15c>
                                //PORTD |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTE:
                                DDRE &= ~BM((pin & 0xF8) >> 3); 
    28e0:	4d b1       	in	r20, 0x0d	; 13
    28e2:	21 e0       	ldi	r18, 0x01	; 1
    28e4:	30 e0       	ldi	r19, 0x00	; 0
    28e6:	b9 01       	movw	r22, r18
    28e8:	02 c0       	rjmp	.+4      	; 0x28ee <nrk_gpio_direction+0xa0>
    28ea:	66 0f       	add	r22, r22
    28ec:	77 1f       	adc	r23, r23
    28ee:	8a 95       	dec	r24
    28f0:	e2 f7       	brpl	.-8      	; 0x28ea <nrk_gpio_direction+0x9c>
    28f2:	cb 01       	movw	r24, r22
    28f4:	80 95       	com	r24
    28f6:	84 23       	and	r24, r20
    28f8:	65 c0       	rjmp	.+202    	; 0x29c4 <nrk_gpio_direction+0x176>
                                //PORTE |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTF:
                                DDRF &= ~BM((pin & 0xF8) >> 3);
    28fa:	40 b3       	in	r20, 0x10	; 16
    28fc:	21 e0       	ldi	r18, 0x01	; 1
    28fe:	30 e0       	ldi	r19, 0x00	; 0
    2900:	b9 01       	movw	r22, r18
    2902:	02 c0       	rjmp	.+4      	; 0x2908 <nrk_gpio_direction+0xba>
    2904:	66 0f       	add	r22, r22
    2906:	77 1f       	adc	r23, r23
    2908:	8a 95       	dec	r24
    290a:	e2 f7       	brpl	.-8      	; 0x2904 <nrk_gpio_direction+0xb6>
    290c:	cb 01       	movw	r24, r22
    290e:	80 95       	com	r24
    2910:	84 23       	and	r24, r20
    2912:	65 c0       	rjmp	.+202    	; 0x29de <nrk_gpio_direction+0x190>
                                //PORTF |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTG:
                                DDRG &= ~BM((pin & 0xF8) >> 3);
    2914:	43 b3       	in	r20, 0x13	; 19
    2916:	21 e0       	ldi	r18, 0x01	; 1
    2918:	30 e0       	ldi	r19, 0x00	; 0
    291a:	b9 01       	movw	r22, r18
    291c:	02 c0       	rjmp	.+4      	; 0x2922 <nrk_gpio_direction+0xd4>
    291e:	66 0f       	add	r22, r22
    2920:	77 1f       	adc	r23, r23
    2922:	8a 95       	dec	r24
    2924:	e2 f7       	brpl	.-8      	; 0x291e <nrk_gpio_direction+0xd0>
    2926:	cb 01       	movw	r24, r22
    2928:	80 95       	com	r24
    292a:	84 23       	and	r24, r20
    292c:	65 c0       	rjmp	.+202    	; 0x29f8 <nrk_gpio_direction+0x1aa>
                                //PORTG |= BM((pin & 0xF8) >> 3); 
                                break;
                        default: return -1;
                }
        } else {
                switch (pin & 0x07) {
    292e:	47 30       	cpi	r20, 0x07	; 7
    2930:	51 05       	cpc	r21, r1
    2932:	08 f0       	brcs	.+2      	; 0x2936 <nrk_gpio_direction+0xe8>
    2934:	64 c0       	rjmp	.+200    	; 0x29fe <nrk_gpio_direction+0x1b0>
    2936:	fa 01       	movw	r30, r20
    2938:	ed 54       	subi	r30, 0x4D	; 77
    293a:	ff 4f       	sbci	r31, 0xFF	; 255
    293c:	86 95       	lsr	r24
    293e:	86 95       	lsr	r24
    2940:	86 95       	lsr	r24
    2942:	0c 94 c5 32 	jmp	0x658a	; 0x658a <__tablejump2__>
                        case NRK_PORTA:
                                DDRA |= BM((pin & 0xF8) >> 3); break;
    2946:	41 b1       	in	r20, 0x01	; 1
    2948:	21 e0       	ldi	r18, 0x01	; 1
    294a:	30 e0       	ldi	r19, 0x00	; 0
    294c:	b9 01       	movw	r22, r18
    294e:	02 c0       	rjmp	.+4      	; 0x2954 <nrk_gpio_direction+0x106>
    2950:	66 0f       	add	r22, r22
    2952:	77 1f       	adc	r23, r23
    2954:	8a 95       	dec	r24
    2956:	e2 f7       	brpl	.-8      	; 0x2950 <nrk_gpio_direction+0x102>
    2958:	cb 01       	movw	r24, r22
    295a:	84 2b       	or	r24, r20
    295c:	81 b9       	out	0x01, r24	; 1
    295e:	4d c0       	rjmp	.+154    	; 0x29fa <nrk_gpio_direction+0x1ac>
                        case NRK_PORTB:
                                DDRB |= BM((pin & 0xF8) >> 3); break;
    2960:	44 b1       	in	r20, 0x04	; 4
    2962:	21 e0       	ldi	r18, 0x01	; 1
    2964:	30 e0       	ldi	r19, 0x00	; 0
    2966:	b9 01       	movw	r22, r18
    2968:	02 c0       	rjmp	.+4      	; 0x296e <nrk_gpio_direction+0x120>
    296a:	66 0f       	add	r22, r22
    296c:	77 1f       	adc	r23, r23
    296e:	8a 95       	dec	r24
    2970:	e2 f7       	brpl	.-8      	; 0x296a <nrk_gpio_direction+0x11c>
    2972:	cb 01       	movw	r24, r22
    2974:	84 2b       	or	r24, r20
    2976:	84 b9       	out	0x04, r24	; 4
    2978:	40 c0       	rjmp	.+128    	; 0x29fa <nrk_gpio_direction+0x1ac>
                        case NRK_PORTC:
                                DDRC |= BM((pin & 0xF8) >> 3); break;
    297a:	47 b1       	in	r20, 0x07	; 7
    297c:	21 e0       	ldi	r18, 0x01	; 1
    297e:	30 e0       	ldi	r19, 0x00	; 0
    2980:	b9 01       	movw	r22, r18
    2982:	02 c0       	rjmp	.+4      	; 0x2988 <nrk_gpio_direction+0x13a>
    2984:	66 0f       	add	r22, r22
    2986:	77 1f       	adc	r23, r23
    2988:	8a 95       	dec	r24
    298a:	e2 f7       	brpl	.-8      	; 0x2984 <nrk_gpio_direction+0x136>
    298c:	cb 01       	movw	r24, r22
    298e:	84 2b       	or	r24, r20
    2990:	87 b9       	out	0x07, r24	; 7
    2992:	33 c0       	rjmp	.+102    	; 0x29fa <nrk_gpio_direction+0x1ac>
                        case NRK_PORTD:
                                DDRD |= BM((pin & 0xF8) >> 3); break;
    2994:	4a b1       	in	r20, 0x0a	; 10
    2996:	21 e0       	ldi	r18, 0x01	; 1
    2998:	30 e0       	ldi	r19, 0x00	; 0
    299a:	b9 01       	movw	r22, r18
    299c:	02 c0       	rjmp	.+4      	; 0x29a2 <nrk_gpio_direction+0x154>
    299e:	66 0f       	add	r22, r22
    29a0:	77 1f       	adc	r23, r23
    29a2:	8a 95       	dec	r24
    29a4:	e2 f7       	brpl	.-8      	; 0x299e <nrk_gpio_direction+0x150>
    29a6:	cb 01       	movw	r24, r22
    29a8:	84 2b       	or	r24, r20
    29aa:	8a b9       	out	0x0a, r24	; 10
    29ac:	26 c0       	rjmp	.+76     	; 0x29fa <nrk_gpio_direction+0x1ac>
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
    29ae:	4d b1       	in	r20, 0x0d	; 13
    29b0:	21 e0       	ldi	r18, 0x01	; 1
    29b2:	30 e0       	ldi	r19, 0x00	; 0
    29b4:	b9 01       	movw	r22, r18
    29b6:	02 c0       	rjmp	.+4      	; 0x29bc <nrk_gpio_direction+0x16e>
    29b8:	66 0f       	add	r22, r22
    29ba:	77 1f       	adc	r23, r23
    29bc:	8a 95       	dec	r24
    29be:	e2 f7       	brpl	.-8      	; 0x29b8 <nrk_gpio_direction+0x16a>
    29c0:	cb 01       	movw	r24, r22
    29c2:	84 2b       	or	r24, r20
    29c4:	8d b9       	out	0x0d, r24	; 13
    29c6:	19 c0       	rjmp	.+50     	; 0x29fa <nrk_gpio_direction+0x1ac>
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
    29c8:	40 b3       	in	r20, 0x10	; 16
    29ca:	21 e0       	ldi	r18, 0x01	; 1
    29cc:	30 e0       	ldi	r19, 0x00	; 0
    29ce:	b9 01       	movw	r22, r18
    29d0:	02 c0       	rjmp	.+4      	; 0x29d6 <nrk_gpio_direction+0x188>
    29d2:	66 0f       	add	r22, r22
    29d4:	77 1f       	adc	r23, r23
    29d6:	8a 95       	dec	r24
    29d8:	e2 f7       	brpl	.-8      	; 0x29d2 <nrk_gpio_direction+0x184>
    29da:	cb 01       	movw	r24, r22
    29dc:	84 2b       	or	r24, r20
    29de:	80 bb       	out	0x10, r24	; 16
    29e0:	0c c0       	rjmp	.+24     	; 0x29fa <nrk_gpio_direction+0x1ac>
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    29e2:	43 b3       	in	r20, 0x13	; 19
    29e4:	21 e0       	ldi	r18, 0x01	; 1
    29e6:	30 e0       	ldi	r19, 0x00	; 0
    29e8:	b9 01       	movw	r22, r18
    29ea:	02 c0       	rjmp	.+4      	; 0x29f0 <nrk_gpio_direction+0x1a2>
    29ec:	66 0f       	add	r22, r22
    29ee:	77 1f       	adc	r23, r23
    29f0:	8a 95       	dec	r24
    29f2:	e2 f7       	brpl	.-8      	; 0x29ec <nrk_gpio_direction+0x19e>
    29f4:	cb 01       	movw	r24, r22
    29f6:	84 2b       	or	r24, r20
    29f8:	83 bb       	out	0x13, r24	; 19
                        default: return -1;
                }
        }
        return 1;
    29fa:	81 e0       	ldi	r24, 0x01	; 1
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    29fc:	08 95       	ret
                        default: return -1;
    29fe:	8f ef       	ldi	r24, 0xFF	; 255
                }
        }
        return 1;
}
    2a00:	08 95       	ret

00002a02 <nrk_get_button>:

int8_t nrk_get_button(uint8_t b)
{
if(b==0) {
    2a02:	81 11       	cpse	r24, r1
    2a04:	06 c0       	rjmp	.+12     	; 0x2a12 <nrk_get_button+0x10>
	 return( !(PINA & BM(BUTTON))); 
    2a06:	80 b1       	in	r24, 0x00	; 0
    2a08:	86 95       	lsr	r24
    2a0a:	81 70       	andi	r24, 0x01	; 1
    2a0c:	91 e0       	ldi	r25, 0x01	; 1
    2a0e:	89 27       	eor	r24, r25
    2a10:	08 95       	ret
	} 
return -1;
    2a12:	8f ef       	ldi	r24, 0xFF	; 255
}
    2a14:	08 95       	ret

00002a16 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
if(led==0) { nrk_gpio_toggle(NRK_LED_0); return 1; }
    2a16:	00 97       	sbiw	r24, 0x00	; 0
    2a18:	11 f4       	brne	.+4      	; 0x2a1e <nrk_led_toggle+0x8>
    2a1a:	83 e2       	ldi	r24, 0x23	; 35
    2a1c:	0d c0       	rjmp	.+26     	; 0x2a38 <nrk_led_toggle+0x22>
if(led==1) { nrk_gpio_toggle(NRK_LED_1); return 1; }
    2a1e:	81 30       	cpi	r24, 0x01	; 1
    2a20:	91 05       	cpc	r25, r1
    2a22:	11 f4       	brne	.+4      	; 0x2a28 <nrk_led_toggle+0x12>
    2a24:	8b e2       	ldi	r24, 0x2B	; 43
    2a26:	08 c0       	rjmp	.+16     	; 0x2a38 <nrk_led_toggle+0x22>
if(led==2) { nrk_gpio_toggle(NRK_LED_2); return 1; }
    2a28:	82 30       	cpi	r24, 0x02	; 2
    2a2a:	91 05       	cpc	r25, r1
    2a2c:	11 f4       	brne	.+4      	; 0x2a32 <nrk_led_toggle+0x1c>
    2a2e:	83 e3       	ldi	r24, 0x33	; 51
    2a30:	03 c0       	rjmp	.+6      	; 0x2a38 <nrk_led_toggle+0x22>
if(led==3) { nrk_gpio_toggle(NRK_LED_3); return 1; }
    2a32:	03 97       	sbiw	r24, 0x03	; 3
    2a34:	29 f4       	brne	.+10     	; 0x2a40 <nrk_led_toggle+0x2a>
    2a36:	8b e3       	ldi	r24, 0x3B	; 59
    2a38:	0e 94 1c 13 	call	0x2638	; 0x2638 <nrk_gpio_toggle>
    2a3c:	81 e0       	ldi	r24, 0x01	; 1
    2a3e:	08 95       	ret
return -1;
    2a40:	8f ef       	ldi	r24, 0xFF	; 255
}
    2a42:	08 95       	ret

00002a44 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
if(led==0) { nrk_gpio_set(NRK_LED_0); return 1; }
    2a44:	00 97       	sbiw	r24, 0x00	; 0
    2a46:	11 f4       	brne	.+4      	; 0x2a4c <nrk_led_clr+0x8>
    2a48:	83 e2       	ldi	r24, 0x23	; 35
    2a4a:	0d c0       	rjmp	.+26     	; 0x2a66 <nrk_led_clr+0x22>
if(led==1) { nrk_gpio_set(NRK_LED_1); return 1; }
    2a4c:	81 30       	cpi	r24, 0x01	; 1
    2a4e:	91 05       	cpc	r25, r1
    2a50:	11 f4       	brne	.+4      	; 0x2a56 <nrk_led_clr+0x12>
    2a52:	8b e2       	ldi	r24, 0x2B	; 43
    2a54:	08 c0       	rjmp	.+16     	; 0x2a66 <nrk_led_clr+0x22>
if(led==2) { nrk_gpio_set(NRK_LED_2); return 1; }
    2a56:	82 30       	cpi	r24, 0x02	; 2
    2a58:	91 05       	cpc	r25, r1
    2a5a:	11 f4       	brne	.+4      	; 0x2a60 <nrk_led_clr+0x1c>
    2a5c:	83 e3       	ldi	r24, 0x33	; 51
    2a5e:	03 c0       	rjmp	.+6      	; 0x2a66 <nrk_led_clr+0x22>
if(led==3) { nrk_gpio_set(NRK_LED_3); return 1; }
    2a60:	03 97       	sbiw	r24, 0x03	; 3
    2a62:	29 f4       	brne	.+10     	; 0x2a6e <nrk_led_clr+0x2a>
    2a64:	8b e3       	ldi	r24, 0x3B	; 59
    2a66:	0e 94 09 12 	call	0x2412	; 0x2412 <nrk_gpio_set>
    2a6a:	81 e0       	ldi	r24, 0x01	; 1
    2a6c:	08 95       	ret
return -1;
    2a6e:	8f ef       	ldi	r24, 0xFF	; 255
}
    2a70:	08 95       	ret

00002a72 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
if(led==0) { nrk_gpio_clr(NRK_LED_0); return 1; }
    2a72:	00 97       	sbiw	r24, 0x00	; 0
    2a74:	11 f4       	brne	.+4      	; 0x2a7a <nrk_led_set+0x8>
    2a76:	83 e2       	ldi	r24, 0x23	; 35
    2a78:	0d c0       	rjmp	.+26     	; 0x2a94 <nrk_led_set+0x22>
if(led==1) { nrk_gpio_clr(NRK_LED_1); return 1; }
    2a7a:	81 30       	cpi	r24, 0x01	; 1
    2a7c:	91 05       	cpc	r25, r1
    2a7e:	11 f4       	brne	.+4      	; 0x2a84 <nrk_led_set+0x12>
    2a80:	8b e2       	ldi	r24, 0x2B	; 43
    2a82:	08 c0       	rjmp	.+16     	; 0x2a94 <nrk_led_set+0x22>
if(led==2) { nrk_gpio_clr(NRK_LED_2); return 1; }
    2a84:	82 30       	cpi	r24, 0x02	; 2
    2a86:	91 05       	cpc	r25, r1
    2a88:	11 f4       	brne	.+4      	; 0x2a8e <nrk_led_set+0x1c>
    2a8a:	83 e3       	ldi	r24, 0x33	; 51
    2a8c:	03 c0       	rjmp	.+6      	; 0x2a94 <nrk_led_set+0x22>
if(led==3) { nrk_gpio_clr(NRK_LED_3); return 1; }
    2a8e:	03 97       	sbiw	r24, 0x03	; 3
    2a90:	29 f4       	brne	.+10     	; 0x2a9c <nrk_led_set+0x2a>
    2a92:	8b e3       	ldi	r24, 0x3B	; 59
    2a94:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <nrk_gpio_clr>
    2a98:	81 e0       	ldi	r24, 0x01	; 1
    2a9a:	08 95       	ret
return -1;
    2a9c:	8f ef       	ldi	r24, 0xFF	; 255
}
    2a9e:	08 95       	ret

00002aa0 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
if(enable) MCUCR &= ~BM(PUD);
    2aa0:	88 23       	and	r24, r24
    2aa2:	19 f0       	breq	.+6      	; 0x2aaa <nrk_gpio_pullups+0xa>
    2aa4:	85 b7       	in	r24, 0x35	; 53
    2aa6:	8f 7e       	andi	r24, 0xEF	; 239
    2aa8:	02 c0       	rjmp	.+4      	; 0x2aae <nrk_gpio_pullups+0xe>
else MCUCR |= BM(PUD);
    2aaa:	85 b7       	in	r24, 0x35	; 53
    2aac:	80 61       	ori	r24, 0x10	; 16
    2aae:	85 bf       	out	0x35, r24	; 53
return NRK_OK;
}
    2ab0:	81 e0       	ldi	r24, 0x01	; 1
    2ab2:	08 95       	ret

00002ab4 <putc1>:
     UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
     UART1_WAIT_AND_SEND(x);
    2ab4:	90 91 c8 00 	lds	r25, 0x00C8
    2ab8:	95 ff       	sbrs	r25, 5
    2aba:	fc cf       	rjmp	.-8      	; 0x2ab4 <putc1>
    2abc:	80 93 ce 00 	sts	0x00CE, r24
    2ac0:	08 95       	ret

00002ac2 <setup_uart0>:
}

void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2ac2:	90 93 c5 00 	sts	0x00C5, r25
    2ac6:	80 93 c4 00 	sts	0x00C4, r24
    2aca:	86 e0       	ldi	r24, 0x06	; 6
    2acc:	80 93 c2 00 	sts	0x00C2, r24
    2ad0:	e1 ec       	ldi	r30, 0xC1	; 193
    2ad2:	f0 e0       	ldi	r31, 0x00	; 0
    2ad4:	80 81       	ld	r24, Z
    2ad6:	8b 7f       	andi	r24, 0xFB	; 251
    2ad8:	80 83       	st	Z, r24
    2ada:	a0 ec       	ldi	r26, 0xC0	; 192
    2adc:	b0 e0       	ldi	r27, 0x00	; 0
    2ade:	8c 91       	ld	r24, X
    2ae0:	82 60       	ori	r24, 0x02	; 2
    2ae2:	8c 93       	st	X, r24
ENABLE_UART0();
    2ae4:	80 81       	ld	r24, Z
    2ae6:	88 61       	ori	r24, 0x18	; 24
    2ae8:	80 83       	st	Z, r24
    2aea:	08 95       	ret

00002aec <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2aec:	90 93 cd 00 	sts	0x00CD, r25
    2af0:	80 93 cc 00 	sts	0x00CC, r24
    2af4:	86 e0       	ldi	r24, 0x06	; 6
    2af6:	80 93 ca 00 	sts	0x00CA, r24
    2afa:	e9 ec       	ldi	r30, 0xC9	; 201
    2afc:	f0 e0       	ldi	r31, 0x00	; 0
    2afe:	80 81       	ld	r24, Z
    2b00:	8b 7f       	andi	r24, 0xFB	; 251
    2b02:	80 83       	st	Z, r24
    2b04:	a8 ec       	ldi	r26, 0xC8	; 200
    2b06:	b0 e0       	ldi	r27, 0x00	; 0
    2b08:	8c 91       	ld	r24, X
    2b0a:	82 60       	ori	r24, 0x02	; 2
    2b0c:	8c 93       	st	X, r24
ENABLE_UART1();
    2b0e:	80 81       	ld	r24, Z
    2b10:	88 61       	ori	r24, 0x18	; 24
    2b12:	80 83       	st	Z, r24
    2b14:	08 95       	ret

00002b16 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    2b16:	cf 93       	push	r28
    2b18:	df 93       	push	r29

//  setup_uart1(baudrate);
//  stdout = fdevopen( (void *)putc1, (void *)getc1);
//  stdin = fdevopen( (void *)putc1, (void *)getc1);

  setup_uart0(baudrate);
    2b1a:	0e 94 61 15 	call	0x2ac2	; 0x2ac2 <setup_uart0>

  stdout = fdevopen( (void *)putc0, (void *)getc0);
    2b1e:	6f eb       	ldi	r22, 0xBF	; 191
    2b20:	71 e1       	ldi	r23, 0x11	; 17
    2b22:	8b ec       	ldi	r24, 0xCB	; 203
    2b24:	91 e1       	ldi	r25, 0x11	; 17
    2b26:	0e 94 fc 32 	call	0x65f8	; 0x65f8 <fdevopen>
    2b2a:	cf ee       	ldi	r28, 0xEF	; 239
    2b2c:	db e0       	ldi	r29, 0x0B	; 11
    2b2e:	9b 83       	std	Y+3, r25	; 0x03
    2b30:	8a 83       	std	Y+2, r24	; 0x02
  stdin = fdevopen( (void *)putc0, (void *)getc0);
    2b32:	6f eb       	ldi	r22, 0xBF	; 191
    2b34:	71 e1       	ldi	r23, 0x11	; 17
    2b36:	8b ec       	ldi	r24, 0xCB	; 203
    2b38:	91 e1       	ldi	r25, 0x11	; 17
    2b3a:	0e 94 fc 32 	call	0x65f8	; 0x65f8 <fdevopen>
    2b3e:	99 83       	std	Y+1, r25	; 0x01
    2b40:	88 83       	st	Y, r24
   uart_rx_buf_start=0;
   uart_rx_buf_end=0;
   ENABLE_UART0_RX_INT();
#endif

}
    2b42:	df 91       	pop	r29
    2b44:	cf 91       	pop	r28
    2b46:	08 95       	ret

00002b48 <getc1>:

char getc1()
{
char tmp;

UART1_WAIT_AND_RECEIVE(tmp);
    2b48:	80 91 c8 00 	lds	r24, 0x00C8
    2b4c:	87 ff       	sbrs	r24, 7
    2b4e:	fc cf       	rjmp	.-8      	; 0x2b48 <getc1>
    2b50:	80 91 c8 00 	lds	r24, 0x00C8
    2b54:	8f 77       	andi	r24, 0x7F	; 127
    2b56:	80 93 c8 00 	sts	0x00C8, r24
    2b5a:	80 91 ce 00 	lds	r24, 0x00CE
return tmp;
}
    2b5e:	08 95       	ret

00002b60 <halWait>:
	...
    do {
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    2b68:	01 97       	sbiw	r24, 0x01	; 1
    2b6a:	d1 f7       	brne	.-12     	; 0x2b60 <halWait>

} // halWait
    2b6c:	08 95       	ret

00002b6e <nrk_eeprom_read_byte>:
#include <nrk_error.h>

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
uint8_t v;
v=eeprom_read_byte((uint8_t*)addr);
    2b6e:	0c 94 57 34 	jmp	0x68ae	; 0x68ae <__eerd_byte_m128rfa1>

00002b72 <nrk_eeprom_write_byte>:
return v;
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
eeprom_write_byte( (uint8_t*)addr, value );
    2b72:	0e 94 5f 34 	call	0x68be	; 0x68be <__eewr_byte_m128rfa1>
}
    2b76:	08 95       	ret

00002b78 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2b78:	ef 92       	push	r14
    2b7a:	ff 92       	push	r15
    2b7c:	0f 93       	push	r16
    2b7e:	1f 93       	push	r17
    2b80:	cf 93       	push	r28
    2b82:	df 93       	push	r29
    2b84:	7c 01       	movw	r14, r24
uint8_t checksum,ct;
uint8_t *buf;
buf=(uint8_t *)mac_addr;
checksum=buf[0]+buf[1]+buf[2]+buf[3];
buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2b86:	80 e0       	ldi	r24, 0x00	; 0
    2b88:	90 e0       	ldi	r25, 0x00	; 0
    2b8a:	0e 94 57 34 	call	0x68ae	; 0x68ae <__eerd_byte_m128rfa1>
    2b8e:	18 2f       	mov	r17, r24
    2b90:	f7 01       	movw	r30, r14
    2b92:	83 83       	std	Z+3, r24	; 0x03
buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2b94:	81 e0       	ldi	r24, 0x01	; 1
    2b96:	90 e0       	ldi	r25, 0x00	; 0
    2b98:	0e 94 57 34 	call	0x68ae	; 0x68ae <__eerd_byte_m128rfa1>
    2b9c:	08 2f       	mov	r16, r24
    2b9e:	f7 01       	movw	r30, r14
    2ba0:	82 83       	std	Z+2, r24	; 0x02
buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2ba2:	82 e0       	ldi	r24, 0x02	; 2
    2ba4:	90 e0       	ldi	r25, 0x00	; 0
    2ba6:	0e 94 57 34 	call	0x68ae	; 0x68ae <__eerd_byte_m128rfa1>
    2baa:	d8 2f       	mov	r29, r24
    2bac:	f7 01       	movw	r30, r14
    2bae:	81 83       	std	Z+1, r24	; 0x01
buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    2bb0:	83 e0       	ldi	r24, 0x03	; 3
    2bb2:	90 e0       	ldi	r25, 0x00	; 0
    2bb4:	0e 94 57 34 	call	0x68ae	; 0x68ae <__eerd_byte_m128rfa1>
    2bb8:	c8 2f       	mov	r28, r24
    2bba:	f7 01       	movw	r30, r14
    2bbc:	80 83       	st	Z, r24
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    2bbe:	84 e0       	ldi	r24, 0x04	; 4
    2bc0:	90 e0       	ldi	r25, 0x00	; 0
    2bc2:	0e 94 57 34 	call	0x68ae	; 0x68ae <__eerd_byte_m128rfa1>
    2bc6:	10 0f       	add	r17, r16
    2bc8:	d1 0f       	add	r29, r17
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
    2bca:	cd 0f       	add	r28, r29
if(checksum==ct) return NRK_OK;
    2bcc:	8c 17       	cp	r24, r28
    2bce:	11 f0       	breq	.+4      	; 0x2bd4 <read_eeprom_mac_address+0x5c>

return NRK_ERROR;
    2bd0:	8f ef       	ldi	r24, 0xFF	; 255
    2bd2:	01 c0       	rjmp	.+2      	; 0x2bd6 <read_eeprom_mac_address+0x5e>
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
if(checksum==ct) return NRK_OK;
    2bd4:	81 e0       	ldi	r24, 0x01	; 1

return NRK_ERROR;
}
    2bd6:	df 91       	pop	r29
    2bd8:	cf 91       	pop	r28
    2bda:	1f 91       	pop	r17
    2bdc:	0f 91       	pop	r16
    2bde:	ff 90       	pop	r15
    2be0:	ef 90       	pop	r14
    2be2:	08 95       	ret

00002be4 <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    2be4:	cf 93       	push	r28
    2be6:	df 93       	push	r29
    2be8:	ec 01       	movw	r28, r24
  *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2bea:	85 e0       	ldi	r24, 0x05	; 5
    2bec:	90 e0       	ldi	r25, 0x00	; 0
    2bee:	0e 94 57 34 	call	0x68ae	; 0x68ae <__eerd_byte_m128rfa1>
    2bf2:	88 83       	st	Y, r24
return NRK_OK;
}
    2bf4:	81 e0       	ldi	r24, 0x01	; 1
    2bf6:	df 91       	pop	r29
    2bf8:	cf 91       	pop	r28
    2bfa:	08 95       	ret

00002bfc <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
  eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2bfc:	fc 01       	movw	r30, r24
    2bfe:	60 81       	ld	r22, Z
    2c00:	86 e0       	ldi	r24, 0x06	; 6
    2c02:	90 e0       	ldi	r25, 0x00	; 0
    2c04:	0e 94 5f 34 	call	0x68be	; 0x68be <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    2c08:	81 e0       	ldi	r24, 0x01	; 1
    2c0a:	08 95       	ret

00002c0c <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2c0c:	cf 93       	push	r28
    2c0e:	df 93       	push	r29
    2c10:	ec 01       	movw	r28, r24
  *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    2c12:	86 e0       	ldi	r24, 0x06	; 6
    2c14:	90 e0       	ldi	r25, 0x00	; 0
    2c16:	0e 94 57 34 	call	0x68ae	; 0x68ae <__eerd_byte_m128rfa1>
    2c1a:	88 83       	st	Y, r24
  return NRK_OK;
}
    2c1c:	81 e0       	ldi	r24, 0x01	; 1
    2c1e:	df 91       	pop	r29
    2c20:	cf 91       	pop	r28
    2c22:	08 95       	ret

00002c24 <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2c24:	0f 93       	push	r16
    2c26:	1f 93       	push	r17
    2c28:	cf 93       	push	r28
    2c2a:	df 93       	push	r29
    2c2c:	8c 01       	movw	r16, r24
    2c2e:	c0 e0       	ldi	r28, 0x00	; 0
    2c30:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2c32:	ce 01       	movw	r24, r28
    2c34:	08 96       	adiw	r24, 0x08	; 8
    2c36:	0e 94 57 34 	call	0x68ae	; 0x68ae <__eerd_byte_m128rfa1>
    2c3a:	f8 01       	movw	r30, r16
    2c3c:	81 93       	st	Z+, r24
    2c3e:	8f 01       	movw	r16, r30
    2c40:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    2c42:	c0 31       	cpi	r28, 0x10	; 16
    2c44:	d1 05       	cpc	r29, r1
    2c46:	a9 f7       	brne	.-22     	; 0x2c32 <read_eeprom_aes_key+0xe>
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
  return NRK_OK;
}
    2c48:	81 e0       	ldi	r24, 0x01	; 1
    2c4a:	df 91       	pop	r29
    2c4c:	cf 91       	pop	r28
    2c4e:	1f 91       	pop	r17
    2c50:	0f 91       	pop	r16
    2c52:	08 95       	ret

00002c54 <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    2c54:	0f 93       	push	r16
    2c56:	1f 93       	push	r17
    2c58:	cf 93       	push	r28
    2c5a:	df 93       	push	r29
    2c5c:	8c 01       	movw	r16, r24
    2c5e:	c0 e0       	ldi	r28, 0x00	; 0
    2c60:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    2c62:	f8 01       	movw	r30, r16
    2c64:	61 91       	ld	r22, Z+
    2c66:	8f 01       	movw	r16, r30
    2c68:	ce 01       	movw	r24, r28
    2c6a:	08 96       	adiw	r24, 0x08	; 8
    2c6c:	0e 94 5f 34 	call	0x68be	; 0x68be <__eewr_byte_m128rfa1>
    2c70:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    2c72:	c0 31       	cpi	r28, 0x10	; 16
    2c74:	d1 05       	cpc	r29, r1
    2c76:	a9 f7       	brne	.-22     	; 0x2c62 <write_eeprom_aes_key+0xe>
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
  return NRK_OK;
}
    2c78:	81 e0       	ldi	r24, 0x01	; 1
    2c7a:	df 91       	pop	r29
    2c7c:	cf 91       	pop	r28
    2c7e:	1f 91       	pop	r17
    2c80:	0f 91       	pop	r16
    2c82:	08 95       	ret

00002c84 <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2c84:	cf 93       	push	r28
    2c86:	df 93       	push	r29
    2c88:	ec 01       	movw	r28, r24
  *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2c8a:	87 e0       	ldi	r24, 0x07	; 7
    2c8c:	90 e0       	ldi	r25, 0x00	; 0
    2c8e:	0e 94 57 34 	call	0x68ae	; 0x68ae <__eerd_byte_m128rfa1>
    2c92:	88 83       	st	Y, r24
  return NRK_OK;
}
    2c94:	81 e0       	ldi	r24, 0x01	; 1
    2c96:	df 91       	pop	r29
    2c98:	cf 91       	pop	r28
    2c9a:	08 95       	ret

00002c9c <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
  eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2c9c:	fc 01       	movw	r30, r24
    2c9e:	60 81       	ld	r22, Z
    2ca0:	87 e0       	ldi	r24, 0x07	; 7
    2ca2:	90 e0       	ldi	r25, 0x00	; 0
    2ca4:	0e 94 5f 34 	call	0x68be	; 0x68be <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    2ca8:	81 e0       	ldi	r24, 0x01	; 1
    2caa:	08 95       	ret

00002cac <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2cac:	f8 94       	cli
    2cae:	08 95       	ret

00002cb0 <nrk_int_enable>:
};

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2cb0:	78 94       	sei
    2cb2:	08 95       	ret

00002cb4 <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    2cb4:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
while(1);
    2cb8:	ff cf       	rjmp	.-2      	; 0x2cb8 <nrk_halt+0x4>

00002cba <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2cba:	cf 93       	push	r28
    2cbc:	df 93       	push	r29
    2cbe:	cd b7       	in	r28, 0x3d	; 61
    2cc0:	de b7       	in	r29, 0x3e	; 62
    2cc2:	a3 97       	sbiw	r28, 0x23	; 35
    2cc4:	0f b6       	in	r0, 0x3f	; 63
    2cc6:	f8 94       	cli
    2cc8:	de bf       	out	0x3e, r29	; 62
    2cca:	0f be       	out	0x3f, r0	; 63
    2ccc:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2cce:	0e 94 79 1e 	call	0x3cf2	; 0x3cf2 <nrk_signal_create>
    2cd2:	80 93 7c 0b 	sts	0x0B7C, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2cd6:	8f 3f       	cpi	r24, 0xFF	; 255
    2cd8:	21 f4       	brne	.+8      	; 0x2ce2 <nrk_init+0x28>
    2cda:	60 e0       	ldi	r22, 0x00	; 0
    2cdc:	8e e0       	ldi	r24, 0x0E	; 14
    2cde:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2ce2:	0e 94 a5 2d 	call	0x5b4a	; 0x5b4a <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    2ce6:	80 ff       	sbrs	r24, 0
    2ce8:	04 c0       	rjmp	.+8      	; 0x2cf2 <nrk_init+0x38>
    2cea:	60 e0       	ldi	r22, 0x00	; 0
    2cec:	86 e0       	ldi	r24, 0x06	; 6
    2cee:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    2cf2:	0e 94 bc 2f 	call	0x5f78	; 0x5f78 <nrk_watchdog_check>
    2cf6:	8f 3f       	cpi	r24, 0xFF	; 255
    2cf8:	31 f4       	brne	.+12     	; 0x2d06 <nrk_init+0x4c>
	{
    	nrk_watchdog_disable();
    2cfa:	0e 94 9f 2f 	call	0x5f3e	; 0x5f3e <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    2cfe:	60 e0       	ldi	r22, 0x00	; 0
    2d00:	80 e1       	ldi	r24, 0x10	; 16
    2d02:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    2d06:	0e 94 ad 2f 	call	0x5f5a	; 0x5f5a <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2d0a:	10 92 7f 0b 	sts	0x0B7F, r1
    nrk_cur_task_TCB = NULL;
    2d0e:	10 92 8d 0b 	sts	0x0B8D, r1
    2d12:	10 92 8c 0b 	sts	0x0B8C, r1
    
    nrk_high_ready_TCB = NULL;
    2d16:	10 92 7e 0b 	sts	0x0B7E, r1
    2d1a:	10 92 7d 0b 	sts	0x0B7D, r1
    nrk_high_ready_prio = 0; 
    2d1e:	10 92 8e 0b 	sts	0x0B8E, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    2d22:	0e 94 06 18 	call	0x300c	; 0x300c <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2d26:	10 92 8b 0b 	sts	0x0B8B, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2d2a:	8f ef       	ldi	r24, 0xFF	; 255
    2d2c:	80 93 75 0b 	sts	0x0B75, r24
    nrk_sem_list[i].value=-1;
    2d30:	80 93 77 0b 	sts	0x0B77, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2d34:	80 93 76 0b 	sts	0x0B76, r24

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2d38:	80 93 78 0b 	sts	0x0B78, r24
    nrk_sem_list[i].value=-1;
    2d3c:	80 93 7a 0b 	sts	0x0B7A, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2d40:	80 93 79 0b 	sts	0x0B79, r24
    2d44:	80 e0       	ldi	r24, 0x00	; 0
    2d46:	90 e0       	ldi	r25, 0x00	; 0
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2d48:	33 e6       	ldi	r19, 0x63	; 99
        nrk_task_TCB[i].task_ID = -1; 
    2d4a:	2f ef       	ldi	r18, 0xFF	; 255
    2d4c:	fc 01       	movw	r30, r24
    2d4e:	e4 56       	subi	r30, 0x64	; 100
    2d50:	f5 4f       	sbci	r31, 0xF5	; 245
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2d52:	32 87       	std	Z+10, r19	; 0x0a
        nrk_task_TCB[i].task_ID = -1; 
    2d54:	20 87       	std	Z+8, r18	; 0x08
    2d56:	8b 96       	adiw	r24, 0x2b	; 43
    //nrk_resource_count[i]=-1;
    //nrk_resource_value[i]=-1;
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
    2d58:	87 3d       	cpi	r24, 0xD7	; 215
    2d5a:	91 05       	cpc	r25, r1
    2d5c:	b9 f7       	brne	.-18     	; 0x2d4c <nrk_init+0x92>
    2d5e:	e8 ec       	ldi	r30, 0xC8	; 200
    2d60:	fb e0       	ldi	r31, 0x0B	; 11
    2d62:	cf 01       	movw	r24, r30
    2d64:	05 96       	adiw	r24, 0x05	; 5
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2d66:	94 83       	std	Z+4, r25	; 0x04
    2d68:	83 83       	std	Z+3, r24	; 0x03
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2d6a:	f7 83       	std	Z+7, r31	; 0x07
    2d6c:	e6 83       	std	Z+6, r30	; 0x06
    2d6e:	fc 01       	movw	r30, r24
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2d70:	8b e0       	ldi	r24, 0x0B	; 11
    2d72:	e1 3e       	cpi	r30, 0xE1	; 225
    2d74:	f8 07       	cpc	r31, r24
    2d76:	a9 f7       	brne	.-22     	; 0x2d62 <nrk_init+0xa8>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2d78:	10 92 ca 0b 	sts	0x0BCA, r1
    2d7c:	10 92 c9 0b 	sts	0x0BC9, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2d80:	10 92 e5 0b 	sts	0x0BE5, r1
    2d84:	10 92 e4 0b 	sts	0x0BE4, r1
	_head_node = NULL;
    2d88:	10 92 82 0b 	sts	0x0B82, r1
    2d8c:	10 92 81 0b 	sts	0x0B81, r1
	_free_node = &_nrk_readyQ[0];
    2d90:	88 ec       	ldi	r24, 0xC8	; 200
    2d92:	9b e0       	ldi	r25, 0x0B	; 11
    2d94:	90 93 9b 0a 	sts	0x0A9B, r25
    2d98:	80 93 9a 0a 	sts	0x0A9A, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2d9c:	69 e6       	ldi	r22, 0x69	; 105
    2d9e:	77 e2       	ldi	r23, 0x27	; 39
    2da0:	ce 01       	movw	r24, r28
    2da2:	01 96       	adiw	r24, 0x01	; 1
    2da4:	0e 94 dd 2f 	call	0x5fba	; 0x5fba <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2da8:	40 e8       	ldi	r20, 0x80	; 128
    2daa:	50 e0       	ldi	r21, 0x00	; 0
    2dac:	6f ed       	ldi	r22, 0xDF	; 223
    2dae:	79 e0       	ldi	r23, 0x09	; 9
    2db0:	ce 01       	movw	r24, r28
    2db2:	01 96       	adiw	r24, 0x01	; 1
    2db4:	0e 94 e1 2f 	call	0x5fc2	; 0x5fc2 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2db8:	85 e5       	ldi	r24, 0x55	; 85
    2dba:	80 93 df 09 	sts	0x09DF, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2dbe:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2dc0:	1c 86       	std	Y+12, r1	; 0x0c
    2dc2:	1d 86       	std	Y+13, r1	; 0x0d
    2dc4:	1e 86       	std	Y+14, r1	; 0x0e
    2dc6:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2dc8:	18 8a       	std	Y+16, r1	; 0x10
    2dca:	19 8a       	std	Y+17, r1	; 0x11
    2dcc:	1a 8a       	std	Y+18, r1	; 0x12
    2dce:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2dd0:	1c 8a       	std	Y+20, r1	; 0x14
    2dd2:	1d 8a       	std	Y+21, r1	; 0x15
    2dd4:	1e 8a       	std	Y+22, r1	; 0x16
    2dd6:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2dd8:	18 8e       	std	Y+24, r1	; 0x18
    2dda:	19 8e       	std	Y+25, r1	; 0x19
    2ddc:	1a 8e       	std	Y+26, r1	; 0x1a
    2dde:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2de0:	1c 8e       	std	Y+28, r1	; 0x1c
    2de2:	1d 8e       	std	Y+29, r1	; 0x1d
    2de4:	1e 8e       	std	Y+30, r1	; 0x1e
    2de6:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2de8:	18 a2       	std	Y+32, r1	; 0x20
    2dea:	19 a2       	std	Y+33, r1	; 0x21
    2dec:	1a a2       	std	Y+34, r1	; 0x22
    2dee:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2df0:	81 e0       	ldi	r24, 0x01	; 1
    2df2:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2df4:	92 e0       	ldi	r25, 0x02	; 2
    2df6:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2df8:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2dfa:	ce 01       	movw	r24, r28
    2dfc:	01 96       	adiw	r24, 0x01	; 1
    2dfe:	0e 94 9e 22 	call	0x453c	; 0x453c <nrk_activate_task>
	
}
    2e02:	a3 96       	adiw	r28, 0x23	; 35
    2e04:	0f b6       	in	r0, 0x3f	; 63
    2e06:	f8 94       	cli
    2e08:	de bf       	out	0x3e, r29	; 62
    2e0a:	0f be       	out	0x3f, r0	; 63
    2e0c:	cd bf       	out	0x3d, r28	; 61
    2e0e:	df 91       	pop	r29
    2e10:	cf 91       	pop	r28
    2e12:	08 95       	ret

00002e14 <nrk_start>:




void nrk_start (void)
{
    2e14:	04 ea       	ldi	r16, 0xA4	; 164
    2e16:	1a e0       	ldi	r17, 0x0A	; 10
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2e18:	c0 e0       	ldi	r28, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2e1a:	f8 01       	movw	r30, r16
    2e1c:	d0 80       	ld	r13, Z
	// only check activated tasks
	if(task_ID!=-1)
    2e1e:	ff ef       	ldi	r31, 0xFF	; 255
    2e20:	df 12       	cpse	r13, r31
    2e22:	22 c0       	rjmp	.+68     	; 0x2e68 <nrk_start+0x54>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2e24:	cf 5f       	subi	r28, 0xFF	; 255
    2e26:	05 5d       	subi	r16, 0xD5	; 213
    2e28:	1f 4f       	sbci	r17, 0xFF	; 255
    2e2a:	c5 30       	cpi	r28, 0x05	; 5
    2e2c:	b1 f7       	brne	.-20     	; 0x2e1a <nrk_start+0x6>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2e2e:	0e 94 8d 21 	call	0x431a	; 0x431a <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2e32:	2b e2       	ldi	r18, 0x2B	; 43
    2e34:	82 02       	muls	r24, r18
    2e36:	c0 01       	movw	r24, r0
    2e38:	11 24       	eor	r1, r1
    2e3a:	fc 01       	movw	r30, r24
    2e3c:	e4 56       	subi	r30, 0x64	; 100
    2e3e:	f5 4f       	sbci	r31, 0xF5	; 245
    2e40:	82 85       	ldd	r24, Z+10	; 0x0a
    2e42:	80 93 8e 0b 	sts	0x0B8E, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2e46:	f0 93 8d 0b 	sts	0x0B8D, r31
    2e4a:	e0 93 8c 0b 	sts	0x0B8C, r30
    2e4e:	f0 93 7e 0b 	sts	0x0B7E, r31
    2e52:	e0 93 7d 0b 	sts	0x0B7D, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2e56:	80 93 7f 0b 	sts	0x0B7F, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2e5a:	0e 94 53 30 	call	0x60a6	; 0x60a6 <nrk_target_start>
    nrk_stack_pointer_init(); 
    2e5e:	0e 94 3d 30 	call	0x607a	; 0x607a <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2e62:	0e 94 57 30 	call	0x60ae	; 0x60ae <nrk_start_high_ready_task>
    2e66:	16 c0       	rjmp	.+44     	; 0x2e94 <nrk_start+0x80>
    2e68:	84 ea       	ldi	r24, 0xA4	; 164
    2e6a:	e8 2e       	mov	r14, r24
    2e6c:	8a e0       	ldi	r24, 0x0A	; 10
    2e6e:	f8 2e       	mov	r15, r24
    2e70:	d0 e0       	ldi	r29, 0x00	; 0
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2e72:	cd 17       	cp	r28, r29
    2e74:	41 f0       	breq	.+16     	; 0x2e86 <nrk_start+0x72>
    2e76:	f7 01       	movw	r30, r14
    2e78:	80 81       	ld	r24, Z
    2e7a:	d8 12       	cpse	r13, r24
    2e7c:	04 c0       	rjmp	.+8      	; 0x2e86 <nrk_start+0x72>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2e7e:	6d 2d       	mov	r22, r13
    2e80:	85 e0       	ldi	r24, 0x05	; 5
    2e82:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2e86:	df 5f       	subi	r29, 0xFF	; 255
    2e88:	fb e2       	ldi	r31, 0x2B	; 43
    2e8a:	ef 0e       	add	r14, r31
    2e8c:	f1 1c       	adc	r15, r1
    2e8e:	d5 30       	cpi	r29, 0x05	; 5
    2e90:	81 f7       	brne	.-32     	; 0x2e72 <nrk_start+0x5e>
    2e92:	c8 cf       	rjmp	.-112    	; 0x2e24 <nrk_start+0x10>
    nrk_target_start();
    nrk_stack_pointer_init(); 
    nrk_start_high_ready_task();	

    // you should never get here    
    while(1);
    2e94:	ff cf       	rjmp	.-2      	; 0x2e94 <nrk_start+0x80>

00002e96 <nrk_TCB_init>:
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2e96:	cf 92       	push	r12
    2e98:	df 92       	push	r13
    2e9a:	ef 92       	push	r14
    2e9c:	ff 92       	push	r15
    2e9e:	0f 93       	push	r16
    2ea0:	1f 93       	push	r17
    2ea2:	cf 93       	push	r28
    2ea4:	df 93       	push	r29
    2ea6:	ec 01       	movw	r28, r24
    2ea8:	8b 01       	movw	r16, r22
    2eaa:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2eac:	89 85       	ldd	r24, Y+9	; 0x09
    2eae:	82 30       	cpi	r24, 0x02	; 2
    2eb0:	21 f0       	breq	.+8      	; 0x2eba <nrk_TCB_init+0x24>
    	Task->task_ID=nrk_task_init_cnt;
    2eb2:	80 91 7b 0b 	lds	r24, 0x0B7B
    2eb6:	88 83       	st	Y, r24
    2eb8:	01 c0       	rjmp	.+2      	; 0x2ebc <nrk_TCB_init+0x26>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2eba:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2ebc:	80 91 7b 0b 	lds	r24, 0x0B7B
    2ec0:	85 30       	cpi	r24, 0x05	; 5
    2ec2:	20 f0       	brcs	.+8      	; 0x2ecc <nrk_TCB_init+0x36>
    2ec4:	60 e0       	ldi	r22, 0x00	; 0
    2ec6:	87 e0       	ldi	r24, 0x07	; 7
    2ec8:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2ecc:	89 85       	ldd	r24, Y+9	; 0x09
    2ece:	82 30       	cpi	r24, 0x02	; 2
    2ed0:	29 f0       	breq	.+10     	; 0x2edc <nrk_TCB_init+0x46>
    2ed2:	80 91 7b 0b 	lds	r24, 0x0B7B
    2ed6:	8f 5f       	subi	r24, 0xFF	; 255
    2ed8:	80 93 7b 0b 	sts	0x0B7B, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2edc:	80 91 7b 0b 	lds	r24, 0x0B7B
    2ee0:	81 11       	cpse	r24, r1
    2ee2:	03 c0       	rjmp	.+6      	; 0x2eea <nrk_TCB_init+0x54>
    2ee4:	81 e0       	ldi	r24, 0x01	; 1
    2ee6:	80 93 7b 0b 	sts	0x0B7B, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2eea:	38 81       	ld	r19, Y
    2eec:	2b e2       	ldi	r18, 0x2B	; 43
    2eee:	32 03       	mulsu	r19, r18
    2ef0:	f0 01       	movw	r30, r0
    2ef2:	11 24       	eor	r1, r1
    2ef4:	e4 56       	subi	r30, 0x64	; 100
    2ef6:	f5 4f       	sbci	r31, 0xF5	; 245
    2ef8:	11 83       	std	Z+1, r17	; 0x01
    2efa:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2efc:	88 85       	ldd	r24, Y+8	; 0x08
    2efe:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2f00:	38 81       	ld	r19, Y
    2f02:	32 03       	mulsu	r19, r18
    2f04:	f0 01       	movw	r30, r0
    2f06:	11 24       	eor	r1, r1
    2f08:	e4 56       	subi	r30, 0x64	; 100
    2f0a:	f5 4f       	sbci	r31, 0xF5	; 245
    2f0c:	83 e0       	ldi	r24, 0x03	; 3
    2f0e:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2f10:	38 81       	ld	r19, Y
    2f12:	32 03       	mulsu	r19, r18
    2f14:	f0 01       	movw	r30, r0
    2f16:	11 24       	eor	r1, r1
    2f18:	e4 56       	subi	r30, 0x64	; 100
    2f1a:	f5 4f       	sbci	r31, 0xF5	; 245
    2f1c:	30 87       	std	Z+8, r19	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2f1e:	08 81       	ld	r16, Y
    2f20:	02 03       	mulsu	r16, r18
    2f22:	80 01       	movw	r16, r0
    2f24:	11 24       	eor	r1, r1
    2f26:	04 56       	subi	r16, 0x64	; 100
    2f28:	15 4f       	sbci	r17, 0xF5	; 245
    2f2a:	f8 01       	movw	r30, r16
    2f2c:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks_long( &(Task->period) );
    2f2e:	ce 01       	movw	r24, r28
    2f30:	0b 96       	adiw	r24, 0x0b	; 11
    2f32:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <_nrk_time_to_ticks_long>
    2f36:	f8 01       	movw	r30, r16
    2f38:	61 a3       	std	Z+33, r22	; 0x21
    2f3a:	72 a3       	std	Z+34, r23	; 0x22
    2f3c:	83 a3       	std	Z+35, r24	; 0x23
    2f3e:	94 a3       	std	Z+36, r25	; 0x24
    if(Task->period.secs > 4294967) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2f40:	8b 85       	ldd	r24, Y+11	; 0x0b
    2f42:	9c 85       	ldd	r25, Y+12	; 0x0c
    2f44:	ad 85       	ldd	r26, Y+13	; 0x0d
    2f46:	be 85       	ldd	r27, Y+14	; 0x0e
    2f48:	88 33       	cpi	r24, 0x38	; 56
    2f4a:	99 48       	sbci	r25, 0x89	; 137
    2f4c:	a1 44       	sbci	r26, 0x41	; 65
    2f4e:	b1 05       	cpc	r27, r1
    2f50:	20 f0       	brcs	.+8      	; 0x2f5a <nrk_TCB_init+0xc4>
    2f52:	68 81       	ld	r22, Y
    2f54:	86 e1       	ldi	r24, 0x16	; 22
    2f56:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks_long( &(Task->offset));
    2f5a:	c8 80       	ld	r12, Y
    2f5c:	dd 24       	eor	r13, r13
    2f5e:	c7 fc       	sbrc	r12, 7
    2f60:	d0 94       	com	r13
    2f62:	ce 01       	movw	r24, r28
    2f64:	4b 96       	adiw	r24, 0x1b	; 27
    2f66:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <_nrk_time_to_ticks_long>
    2f6a:	1b e2       	ldi	r17, 0x2B	; 43
    2f6c:	1c 9d       	mul	r17, r12
    2f6e:	f0 01       	movw	r30, r0
    2f70:	1d 9d       	mul	r17, r13
    2f72:	f0 0d       	add	r31, r0
    2f74:	11 24       	eor	r1, r1
    2f76:	e4 56       	subi	r30, 0x64	; 100
    2f78:	f5 4f       	sbci	r31, 0xF5	; 245
    2f7a:	65 8b       	std	Z+21, r22	; 0x15
    2f7c:	76 8b       	std	Z+22, r23	; 0x16
    2f7e:	87 8b       	std	Z+23, r24	; 0x17
    2f80:	90 8f       	std	Z+24, r25	; 0x18
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2f82:	28 81       	ld	r18, Y
    2f84:	21 03       	mulsu	r18, r17
    2f86:	c0 01       	movw	r24, r0
    2f88:	11 24       	eor	r1, r1
    2f8a:	9c 01       	movw	r18, r24
    2f8c:	24 56       	subi	r18, 0x64	; 100
    2f8e:	35 4f       	sbci	r19, 0xF5	; 245
    2f90:	69 01       	movw	r12, r18
    2f92:	f9 01       	movw	r30, r18
    2f94:	45 89       	ldd	r20, Z+21	; 0x15
    2f96:	56 89       	ldd	r21, Z+22	; 0x16
    2f98:	67 89       	ldd	r22, Z+23	; 0x17
    2f9a:	70 8d       	ldd	r23, Z+24	; 0x18
    2f9c:	81 a1       	ldd	r24, Z+33	; 0x21
    2f9e:	92 a1       	ldd	r25, Z+34	; 0x22
    2fa0:	a3 a1       	ldd	r26, Z+35	; 0x23
    2fa2:	b4 a1       	ldd	r27, Z+36	; 0x24
    2fa4:	84 0f       	add	r24, r20
    2fa6:	95 1f       	adc	r25, r21
    2fa8:	a6 1f       	adc	r26, r22
    2faa:	b7 1f       	adc	r27, r23
    2fac:	81 8f       	std	Z+25, r24	; 0x19
    2fae:	92 8f       	std	Z+26, r25	; 0x1a
    2fb0:	a3 8f       	std	Z+27, r26	; 0x1b
    2fb2:	b4 8f       	std	Z+28, r27	; 0x1c
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks_long(&(Task->cpu_reserve));
    2fb4:	ce 01       	movw	r24, r28
    2fb6:	43 96       	adiw	r24, 0x13	; 19
    2fb8:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <_nrk_time_to_ticks_long>
    2fbc:	f6 01       	movw	r30, r12
    2fbe:	65 a3       	std	Z+37, r22	; 0x25
    2fc0:	76 a3       	std	Z+38, r23	; 0x26
    2fc2:	87 a3       	std	Z+39, r24	; 0x27
    2fc4:	90 a7       	std	Z+40, r25	; 0x28
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2fc6:	28 81       	ld	r18, Y
    2fc8:	21 03       	mulsu	r18, r17
    2fca:	f0 01       	movw	r30, r0
    2fcc:	11 24       	eor	r1, r1
    2fce:	e4 56       	subi	r30, 0x64	; 100
    2fd0:	f5 4f       	sbci	r31, 0xF5	; 245
    2fd2:	85 a1       	ldd	r24, Z+37	; 0x25
    2fd4:	96 a1       	ldd	r25, Z+38	; 0x26
    2fd6:	a7 a1       	ldd	r26, Z+39	; 0x27
    2fd8:	b0 a5       	ldd	r27, Z+40	; 0x28
    2fda:	85 8f       	std	Z+29, r24	; 0x1d
    2fdc:	96 8f       	std	Z+30, r25	; 0x1e
    2fde:	a7 8f       	std	Z+31, r26	; 0x1f
    2fe0:	b0 a3       	std	Z+32, r27	; 0x20
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2fe2:	81 e0       	ldi	r24, 0x01	; 1
    2fe4:	90 e0       	ldi	r25, 0x00	; 0
    2fe6:	92 a7       	std	Z+42, r25	; 0x2a
    2fe8:	81 a7       	std	Z+41, r24	; 0x29
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2fea:	f3 82       	std	Z+3, r15	; 0x03
    2fec:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2fee:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2ff0:	df 91       	pop	r29
    2ff2:	cf 91       	pop	r28
    2ff4:	1f 91       	pop	r17
    2ff6:	0f 91       	pop	r16
    2ff8:	ff 90       	pop	r15
    2ffa:	ef 90       	pop	r14
    2ffc:	df 90       	pop	r13
    2ffe:	cf 90       	pop	r12
    3000:	08 95       	ret

00003002 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    3002:	0c 94 8d 27 	jmp	0x4f1a	; 0x4f1a <_nrk_scheduler>

00003006 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    3006:	85 e6       	ldi	r24, 0x65	; 101
    3008:	90 e0       	ldi	r25, 0x00	; 0
    300a:	08 95       	ret

0000300c <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    300c:	10 92 ea 06 	sts	0x06EA, r1
    3010:	10 92 eb 06 	sts	0x06EB, r1
    3014:	10 92 ec 06 	sts	0x06EC, r1
    3018:	10 92 ed 06 	sts	0x06ED, r1
    _nrk_stats_sleep_time.nano_secs=0;
    301c:	10 92 ee 06 	sts	0x06EE, r1
    3020:	10 92 ef 06 	sts	0x06EF, r1
    3024:	10 92 f0 06 	sts	0x06F0, r1
    3028:	10 92 f1 06 	sts	0x06F1, r1
    302c:	e4 e3       	ldi	r30, 0x34	; 52
    302e:	f9 e0       	ldi	r31, 0x09	; 9
    3030:	80 e0       	ldi	r24, 0x00	; 0
    3032:	90 e0       	ldi	r25, 0x00	; 0
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    3034:	10 82       	st	Z, r1
    3036:	11 82       	std	Z+1, r1	; 0x01
    3038:	12 82       	std	Z+2, r1	; 0x02
    303a:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    303c:	10 86       	std	Z+8, r1	; 0x08
    303e:	11 86       	std	Z+9, r1	; 0x09
    3040:	12 86       	std	Z+10, r1	; 0x0a
    3042:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    3044:	14 82       	std	Z+4, r1	; 0x04
    3046:	15 82       	std	Z+5, r1	; 0x05
    3048:	16 82       	std	Z+6, r1	; 0x06
    304a:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    304c:	14 86       	std	Z+12, r1	; 0x0c
    304e:	15 86       	std	Z+13, r1	; 0x0d
    3050:	16 86       	std	Z+14, r1	; 0x0e
    3052:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    3054:	10 8a       	std	Z+16, r1	; 0x10
    3056:	11 8a       	std	Z+17, r1	; 0x11
    3058:	12 8a       	std	Z+18, r1	; 0x12
    305a:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    305c:	10 8e       	std	Z+24, r1	; 0x18
    305e:	11 8e       	std	Z+25, r1	; 0x19
    3060:	12 8e       	std	Z+26, r1	; 0x1a
    3062:	13 8e       	std	Z+27, r1	; 0x1b
    3064:	dc 01       	movw	r26, r24
    3066:	ac 5c       	subi	r26, 0xCC	; 204
    3068:	b6 4f       	sbci	r27, 0xF6	; 246
        cur_task_stats[i].violations=0;
    306a:	5c 96       	adiw	r26, 0x1c	; 28
    306c:	1c 92       	st	X, r1
    306e:	5c 97       	sbiw	r26, 0x1c	; 28
        cur_task_stats[i].overflow=0;
    3070:	5d 96       	adiw	r26, 0x1d	; 29
    3072:	1c 92       	st	X, r1
    3074:	7e 96       	adiw	r30, 0x1e	; 30
    3076:	4e 96       	adiw	r24, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    3078:	86 39       	cpi	r24, 0x96	; 150
    307a:	91 05       	cpc	r25, r1
    307c:	d9 f6       	brne	.-74     	; 0x3034 <nrk_stats_reset+0x28>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    307e:	08 95       	ret

00003080 <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
    3080:	0f 93       	push	r16
    3082:	1f 93       	push	r17
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    3084:	ea ee       	ldi	r30, 0xEA	; 234
    3086:	f6 e0       	ldi	r31, 0x06	; 6
    3088:	a8 2f       	mov	r26, r24
    308a:	b0 e0       	ldi	r27, 0x00	; 0
    308c:	23 eb       	ldi	r18, 0xB3	; 179
    308e:	36 ee       	ldi	r19, 0xE6	; 230
    3090:	4e e0       	ldi	r20, 0x0E	; 14
    3092:	50 e0       	ldi	r21, 0x00	; 0
    3094:	0e 94 15 32 	call	0x642a	; 0x642a <__muluhisi3>
    3098:	04 81       	ldd	r16, Z+4	; 0x04
    309a:	15 81       	ldd	r17, Z+5	; 0x05
    309c:	26 81       	ldd	r18, Z+6	; 0x06
    309e:	37 81       	ldd	r19, Z+7	; 0x07
    30a0:	dc 01       	movw	r26, r24
    30a2:	cb 01       	movw	r24, r22
    30a4:	80 0f       	add	r24, r16
    30a6:	91 1f       	adc	r25, r17
    30a8:	a2 1f       	adc	r26, r18
    30aa:	b3 1f       	adc	r27, r19
    30ac:	84 83       	std	Z+4, r24	; 0x04
    30ae:	95 83       	std	Z+5, r25	; 0x05
    30b0:	a6 83       	std	Z+6, r26	; 0x06
    30b2:	b7 83       	std	Z+7, r27	; 0x07
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    30b4:	cf 01       	movw	r24, r30
}
    30b6:	1f 91       	pop	r17
    30b8:	0f 91       	pop	r16

void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    30ba:	0c 94 c8 25 	jmp	0x4b90	; 0x4b90 <nrk_time_compact_nanos>

000030be <nrk_stats_get_deep_sleep>:
}

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    t->secs=_nrk_stats_sleep_time.secs;
    30be:	ea ee       	ldi	r30, 0xEA	; 234
    30c0:	f6 e0       	ldi	r31, 0x06	; 6
    30c2:	40 81       	ld	r20, Z
    30c4:	51 81       	ldd	r21, Z+1	; 0x01
    30c6:	62 81       	ldd	r22, Z+2	; 0x02
    30c8:	73 81       	ldd	r23, Z+3	; 0x03
    30ca:	dc 01       	movw	r26, r24
    30cc:	4d 93       	st	X+, r20
    30ce:	5d 93       	st	X+, r21
    30d0:	6d 93       	st	X+, r22
    30d2:	7c 93       	st	X, r23
    30d4:	13 97       	sbiw	r26, 0x03	; 3
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    30d6:	44 81       	ldd	r20, Z+4	; 0x04
    30d8:	55 81       	ldd	r21, Z+5	; 0x05
    30da:	66 81       	ldd	r22, Z+6	; 0x06
    30dc:	77 81       	ldd	r23, Z+7	; 0x07
    30de:	fc 01       	movw	r30, r24
    30e0:	44 83       	std	Z+4, r20	; 0x04
    30e2:	55 83       	std	Z+5, r21	; 0x05
    30e4:	66 83       	std	Z+6, r22	; 0x06
    30e6:	77 83       	std	Z+7, r23	; 0x07
    30e8:	08 95       	ret

000030ea <_nrk_stats_add_violation>:
}

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    30ea:	2e e1       	ldi	r18, 0x1E	; 30
    30ec:	82 9f       	mul	r24, r18
    30ee:	c0 01       	movw	r24, r0
    30f0:	11 24       	eor	r1, r1
    30f2:	fc 01       	movw	r30, r24
    30f4:	ec 5c       	subi	r30, 0xCC	; 204
    30f6:	f6 4f       	sbci	r31, 0xF6	; 246
    30f8:	85 8d       	ldd	r24, Z+29	; 0x1d
    30fa:	81 30       	cpi	r24, 0x01	; 1
    30fc:	39 f0       	breq	.+14     	; 0x310c <_nrk_stats_add_violation+0x22>
    cur_task_stats[task_id].violations++;
    30fe:	84 8d       	ldd	r24, Z+28	; 0x1c
    3100:	8f 5f       	subi	r24, 0xFF	; 255
    3102:	84 8f       	std	Z+28, r24	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    3104:	8f 3f       	cpi	r24, 0xFF	; 255
    3106:	11 f4       	brne	.+4      	; 0x310c <_nrk_stats_add_violation+0x22>
    3108:	81 e0       	ldi	r24, 0x01	; 1
    310a:	85 8f       	std	Z+29, r24	; 0x1d
    310c:	08 95       	ret

0000310e <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    310e:	2e e1       	ldi	r18, 0x1E	; 30
    3110:	82 9f       	mul	r24, r18
    3112:	c0 01       	movw	r24, r0
    3114:	11 24       	eor	r1, r1
    3116:	fc 01       	movw	r30, r24
    3118:	ec 5c       	subi	r30, 0xCC	; 204
    311a:	f6 4f       	sbci	r31, 0xF6	; 246
    311c:	85 8d       	ldd	r24, Z+29	; 0x1d
    311e:	81 30       	cpi	r24, 0x01	; 1
    3120:	b1 f0       	breq	.+44     	; 0x314e <_nrk_stats_task_start+0x40>
    cur_task_stats[task_id].cur_ticks=0;
    3122:	14 8a       	std	Z+20, r1	; 0x14
    3124:	15 8a       	std	Z+21, r1	; 0x15
    3126:	16 8a       	std	Z+22, r1	; 0x16
    3128:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    312a:	80 89       	ldd	r24, Z+16	; 0x10
    312c:	91 89       	ldd	r25, Z+17	; 0x11
    312e:	a2 89       	ldd	r26, Z+18	; 0x12
    3130:	b3 89       	ldd	r27, Z+19	; 0x13
    3132:	01 96       	adiw	r24, 0x01	; 1
    3134:	a1 1d       	adc	r26, r1
    3136:	b1 1d       	adc	r27, r1
    3138:	80 8b       	std	Z+16, r24	; 0x10
    313a:	91 8b       	std	Z+17, r25	; 0x11
    313c:	a2 8b       	std	Z+18, r26	; 0x12
    313e:	b3 8b       	std	Z+19, r27	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    3140:	8e 3f       	cpi	r24, 0xFE	; 254
    3142:	9f 4f       	sbci	r25, 0xFF	; 255
    3144:	af 4f       	sbci	r26, 0xFF	; 255
    3146:	bf 4f       	sbci	r27, 0xFF	; 255
    3148:	11 f4       	brne	.+4      	; 0x314e <_nrk_stats_task_start+0x40>
    314a:	81 e0       	ldi	r24, 0x01	; 1
    314c:	85 8f       	std	Z+29, r24	; 0x1d
    314e:	08 95       	ret

00003150 <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    3150:	0f 93       	push	r16
    3152:	1f 93       	push	r17
    if( cur_task_stats[task_id].overflow==1) return;
    3154:	2e e1       	ldi	r18, 0x1E	; 30
    3156:	82 9f       	mul	r24, r18
    3158:	c0 01       	movw	r24, r0
    315a:	11 24       	eor	r1, r1
    315c:	fc 01       	movw	r30, r24
    315e:	ec 5c       	subi	r30, 0xCC	; 204
    3160:	f6 4f       	sbci	r31, 0xF6	; 246
    3162:	85 8d       	ldd	r24, Z+29	; 0x1d
    3164:	81 30       	cpi	r24, 0x01	; 1
    3166:	71 f1       	breq	.+92     	; 0x31c4 <_nrk_stats_task_preempted+0x74>
    cur_task_stats[task_id].preempted++;
    3168:	80 8d       	ldd	r24, Z+24	; 0x18
    316a:	91 8d       	ldd	r25, Z+25	; 0x19
    316c:	a2 8d       	ldd	r26, Z+26	; 0x1a
    316e:	b3 8d       	ldd	r27, Z+27	; 0x1b
    3170:	01 96       	adiw	r24, 0x01	; 1
    3172:	a1 1d       	adc	r26, r1
    3174:	b1 1d       	adc	r27, r1
    3176:	80 8f       	std	Z+24, r24	; 0x18
    3178:	91 8f       	std	Z+25, r25	; 0x19
    317a:	a2 8f       	std	Z+26, r26	; 0x1a
    317c:	b3 8f       	std	Z+27, r27	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    317e:	46 2f       	mov	r20, r22
    3180:	50 e0       	ldi	r21, 0x00	; 0
    3182:	60 e0       	ldi	r22, 0x00	; 0
    3184:	70 e0       	ldi	r23, 0x00	; 0
    3186:	04 89       	ldd	r16, Z+20	; 0x14
    3188:	15 89       	ldd	r17, Z+21	; 0x15
    318a:	26 89       	ldd	r18, Z+22	; 0x16
    318c:	37 89       	ldd	r19, Z+23	; 0x17
    318e:	04 0f       	add	r16, r20
    3190:	15 1f       	adc	r17, r21
    3192:	26 1f       	adc	r18, r22
    3194:	37 1f       	adc	r19, r23
    3196:	04 8b       	std	Z+20, r16	; 0x14
    3198:	15 8b       	std	Z+21, r17	; 0x15
    319a:	26 8b       	std	Z+22, r18	; 0x16
    319c:	37 8b       	std	Z+23, r19	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    319e:	00 81       	ld	r16, Z
    31a0:	11 81       	ldd	r17, Z+1	; 0x01
    31a2:	22 81       	ldd	r18, Z+2	; 0x02
    31a4:	33 81       	ldd	r19, Z+3	; 0x03
    31a6:	40 0f       	add	r20, r16
    31a8:	51 1f       	adc	r21, r17
    31aa:	62 1f       	adc	r22, r18
    31ac:	73 1f       	adc	r23, r19
    31ae:	40 83       	st	Z, r20
    31b0:	51 83       	std	Z+1, r21	; 0x01
    31b2:	62 83       	std	Z+2, r22	; 0x02
    31b4:	73 83       	std	Z+3, r23	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    31b6:	8e 3f       	cpi	r24, 0xFE	; 254
    31b8:	9f 4f       	sbci	r25, 0xFF	; 255
    31ba:	af 4f       	sbci	r26, 0xFF	; 255
    31bc:	bf 4f       	sbci	r27, 0xFF	; 255
    31be:	11 f4       	brne	.+4      	; 0x31c4 <_nrk_stats_task_preempted+0x74>
    31c0:	81 e0       	ldi	r24, 0x01	; 1
    31c2:	85 8f       	std	Z+29, r24	; 0x1d
}
    31c4:	1f 91       	pop	r17
    31c6:	0f 91       	pop	r16
    31c8:	08 95       	ret

000031ca <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    31ca:	cf 92       	push	r12
    31cc:	df 92       	push	r13
    31ce:	ef 92       	push	r14
    31d0:	ff 92       	push	r15
    if( cur_task_stats[task_id].overflow==1) return;
    31d2:	28 2f       	mov	r18, r24
    31d4:	30 e0       	ldi	r19, 0x00	; 0
    31d6:	9e e1       	ldi	r25, 0x1E	; 30
    31d8:	89 9f       	mul	r24, r25
    31da:	f0 01       	movw	r30, r0
    31dc:	11 24       	eor	r1, r1
    31de:	ec 5c       	subi	r30, 0xCC	; 204
    31e0:	f6 4f       	sbci	r31, 0xF6	; 246
    31e2:	85 8d       	ldd	r24, Z+29	; 0x1d
    31e4:	81 30       	cpi	r24, 0x01	; 1
    31e6:	09 f4       	brne	.+2      	; 0x31ea <_nrk_stats_task_suspend+0x20>
    31e8:	4b c0       	rjmp	.+150    	; 0x3280 <_nrk_stats_task_suspend+0xb6>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    31ea:	46 2f       	mov	r20, r22
    31ec:	50 e0       	ldi	r21, 0x00	; 0
    31ee:	60 e0       	ldi	r22, 0x00	; 0
    31f0:	70 e0       	ldi	r23, 0x00	; 0
    31f2:	84 89       	ldd	r24, Z+20	; 0x14
    31f4:	95 89       	ldd	r25, Z+21	; 0x15
    31f6:	a6 89       	ldd	r26, Z+22	; 0x16
    31f8:	b7 89       	ldd	r27, Z+23	; 0x17
    31fa:	84 0f       	add	r24, r20
    31fc:	95 1f       	adc	r25, r21
    31fe:	a6 1f       	adc	r26, r22
    3200:	b7 1f       	adc	r27, r23
    3202:	84 87       	std	Z+12, r24	; 0x0c
    3204:	95 87       	std	Z+13, r25	; 0x0d
    3206:	a6 87       	std	Z+14, r26	; 0x0e
    3208:	b7 87       	std	Z+15, r27	; 0x0f
    cur_task_stats[task_id].total_ticks+=ticks;
    320a:	c0 80       	ld	r12, Z
    320c:	d1 80       	ldd	r13, Z+1	; 0x01
    320e:	e2 80       	ldd	r14, Z+2	; 0x02
    3210:	f3 80       	ldd	r15, Z+3	; 0x03
    3212:	4c 0d       	add	r20, r12
    3214:	5d 1d       	adc	r21, r13
    3216:	6e 1d       	adc	r22, r14
    3218:	7f 1d       	adc	r23, r15
    321a:	40 83       	st	Z, r20
    321c:	51 83       	std	Z+1, r21	; 0x01
    321e:	62 83       	std	Z+2, r22	; 0x02
    3220:	73 83       	std	Z+3, r23	; 0x03

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    3222:	44 81       	ldd	r20, Z+4	; 0x04
    3224:	55 81       	ldd	r21, Z+5	; 0x05
    3226:	66 81       	ldd	r22, Z+6	; 0x06
    3228:	77 81       	ldd	r23, Z+7	; 0x07
    322a:	41 15       	cp	r20, r1
    322c:	51 05       	cpc	r21, r1
    322e:	61 05       	cpc	r22, r1
    3230:	71 05       	cpc	r23, r1
    3232:	29 f0       	breq	.+10     	; 0x323e <_nrk_stats_task_suspend+0x74>
    3234:	84 17       	cp	r24, r20
    3236:	95 07       	cpc	r25, r21
    3238:	a6 07       	cpc	r26, r22
    323a:	b7 07       	cpc	r27, r23
    323c:	60 f4       	brcc	.+24     	; 0x3256 <_nrk_stats_task_suspend+0x8c>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    323e:	4e e1       	ldi	r20, 0x1E	; 30
    3240:	42 9f       	mul	r20, r18
    3242:	f0 01       	movw	r30, r0
    3244:	43 9f       	mul	r20, r19
    3246:	f0 0d       	add	r31, r0
    3248:	11 24       	eor	r1, r1
    324a:	ec 5c       	subi	r30, 0xCC	; 204
    324c:	f6 4f       	sbci	r31, 0xF6	; 246
    324e:	84 83       	std	Z+4, r24	; 0x04
    3250:	95 83       	std	Z+5, r25	; 0x05
    3252:	a6 83       	std	Z+6, r26	; 0x06
    3254:	b7 83       	std	Z+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    3256:	4e e1       	ldi	r20, 0x1E	; 30
    3258:	42 9f       	mul	r20, r18
    325a:	f0 01       	movw	r30, r0
    325c:	43 9f       	mul	r20, r19
    325e:	f0 0d       	add	r31, r0
    3260:	11 24       	eor	r1, r1
    3262:	ec 5c       	subi	r30, 0xCC	; 204
    3264:	f6 4f       	sbci	r31, 0xF6	; 246
    3266:	40 85       	ldd	r20, Z+8	; 0x08
    3268:	51 85       	ldd	r21, Z+9	; 0x09
    326a:	62 85       	ldd	r22, Z+10	; 0x0a
    326c:	73 85       	ldd	r23, Z+11	; 0x0b
    326e:	48 17       	cp	r20, r24
    3270:	59 07       	cpc	r21, r25
    3272:	6a 07       	cpc	r22, r26
    3274:	7b 07       	cpc	r23, r27
    3276:	20 f4       	brcc	.+8      	; 0x3280 <_nrk_stats_task_suspend+0xb6>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    3278:	80 87       	std	Z+8, r24	; 0x08
    327a:	91 87       	std	Z+9, r25	; 0x09
    327c:	a2 87       	std	Z+10, r26	; 0x0a
    327e:	b3 87       	std	Z+11, r27	; 0x0b

}
    3280:	ff 90       	pop	r15
    3282:	ef 90       	pop	r14
    3284:	df 90       	pop	r13
    3286:	cf 90       	pop	r12
    3288:	08 95       	ret

0000328a <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    328a:	8f 92       	push	r8
    328c:	9f 92       	push	r9
    328e:	af 92       	push	r10
    3290:	bf 92       	push	r11
    3292:	cf 92       	push	r12
    3294:	df 92       	push	r13
    3296:	ef 92       	push	r14
    3298:	ff 92       	push	r15
    329a:	0f 93       	push	r16
    329c:	1f 93       	push	r17
    329e:	cf 93       	push	r28
    32a0:	df 93       	push	r29
    32a2:	cd b7       	in	r28, 0x3d	; 61
    32a4:	de b7       	in	r29, 0x3e	; 62
    32a6:	28 97       	sbiw	r28, 0x08	; 8
    32a8:	0f b6       	in	r0, 0x3f	; 63
    32aa:	f8 94       	cli
    32ac:	de bf       	out	0x3e, r29	; 62
    32ae:	0f be       	out	0x3f, r0	; 63
    32b0:	cd bf       	out	0x3d, r28	; 61
    32b2:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    32b4:	8d ea       	ldi	r24, 0xAD	; 173
    32b6:	93 e0       	ldi	r25, 0x03	; 3
    32b8:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
    printf( "%d",pid );
    32bc:	a1 2e       	mov	r10, r17
    32be:	b1 2c       	mov	r11, r1
    32c0:	1f 92       	push	r1
    32c2:	1f 93       	push	r17
    32c4:	87 e5       	ldi	r24, 0x57	; 87
    32c6:	93 e0       	ldi	r25, 0x03	; 3
    32c8:	9f 93       	push	r25
    32ca:	8f 93       	push	r24
    32cc:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    if(pid==NRK_IDLE_TASK_ID)
    32d0:	0f 90       	pop	r0
    32d2:	0f 90       	pop	r0
    32d4:	0f 90       	pop	r0
    32d6:	0f 90       	pop	r0
    32d8:	11 11       	cpse	r17, r1
    32da:	52 c0       	rjmp	.+164    	; 0x3380 <nrk_stats_display_pid+0xf6>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    32dc:	82 e9       	ldi	r24, 0x92	; 146
    32de:	93 e0       	ldi	r25, 0x03	; 3
    32e0:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
        nrk_time_get(&t);
    32e4:	ce 01       	movw	r24, r28
    32e6:	01 96       	adiw	r24, 0x01	; 1
    32e8:	0e 94 df 24 	call	0x49be	; 0x49be <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    32ec:	6d 81       	ldd	r22, Y+5	; 0x05
    32ee:	7e 81       	ldd	r23, Y+6	; 0x06
    32f0:	8f 81       	ldd	r24, Y+7	; 0x07
    32f2:	98 85       	ldd	r25, Y+8	; 0x08
    32f4:	e0 e4       	ldi	r30, 0x40	; 64
    32f6:	ce 2e       	mov	r12, r30
    32f8:	e2 e4       	ldi	r30, 0x42	; 66
    32fa:	de 2e       	mov	r13, r30
    32fc:	ef e0       	ldi	r30, 0x0F	; 15
    32fe:	ee 2e       	mov	r14, r30
    3300:	f1 2c       	mov	r15, r1
    3302:	a7 01       	movw	r20, r14
    3304:	96 01       	movw	r18, r12
    3306:	0e 94 44 32 	call	0x6488	; 0x6488 <__udivmodsi4>
    330a:	5f 93       	push	r21
    330c:	4f 93       	push	r20
    330e:	3f 93       	push	r19
    3310:	2f 93       	push	r18
    3312:	8c 81       	ldd	r24, Y+4	; 0x04
    3314:	8f 93       	push	r24
    3316:	8b 81       	ldd	r24, Y+3	; 0x03
    3318:	8f 93       	push	r24
    331a:	8a 81       	ldd	r24, Y+2	; 0x02
    331c:	8f 93       	push	r24
    331e:	89 81       	ldd	r24, Y+1	; 0x01
    3320:	8f 93       	push	r24
    3322:	0a e5       	ldi	r16, 0x5A	; 90
    3324:	13 e0       	ldi	r17, 0x03	; 3
    3326:	1f 93       	push	r17
    3328:	0f 93       	push	r16
    332a:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    332e:	81 e7       	ldi	r24, 0x71	; 113
    3330:	93 e0       	ldi	r25, 0x03	; 3
    3332:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    3336:	60 91 ee 06 	lds	r22, 0x06EE
    333a:	70 91 ef 06 	lds	r23, 0x06EF
    333e:	80 91 f0 06 	lds	r24, 0x06F0
    3342:	90 91 f1 06 	lds	r25, 0x06F1
    3346:	a7 01       	movw	r20, r14
    3348:	96 01       	movw	r18, r12
    334a:	0e 94 44 32 	call	0x6488	; 0x6488 <__udivmodsi4>
    334e:	5f 93       	push	r21
    3350:	4f 93       	push	r20
    3352:	3f 93       	push	r19
    3354:	2f 93       	push	r18
    3356:	80 91 ed 06 	lds	r24, 0x06ED
    335a:	8f 93       	push	r24
    335c:	80 91 ec 06 	lds	r24, 0x06EC
    3360:	8f 93       	push	r24
    3362:	80 91 eb 06 	lds	r24, 0x06EB
    3366:	8f 93       	push	r24
    3368:	80 91 ea 06 	lds	r24, 0x06EA
    336c:	8f 93       	push	r24
    336e:	1f 93       	push	r17
    3370:	0f 93       	push	r16
    3372:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    3376:	0f b6       	in	r0, 0x3f	; 63
    3378:	f8 94       	cli
    337a:	de bf       	out	0x3e, r29	; 62
    337c:	0f be       	out	0x3f, r0	; 63
    337e:	cd bf       	out	0x3d, r28	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    3380:	80 e6       	ldi	r24, 0x60	; 96
    3382:	93 e0       	ldi	r25, 0x03	; 3
    3384:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    3388:	8e e1       	ldi	r24, 0x1E	; 30
    338a:	8a 9d       	mul	r24, r10
    338c:	80 01       	movw	r16, r0
    338e:	8b 9d       	mul	r24, r11
    3390:	10 0d       	add	r17, r0
    3392:	11 24       	eor	r1, r1
    3394:	0c 5c       	subi	r16, 0xCC	; 204
    3396:	16 4f       	sbci	r17, 0xF6	; 246
    3398:	f8 01       	movw	r30, r16
    339a:	60 81       	ld	r22, Z
    339c:	71 81       	ldd	r23, Z+1	; 0x01
    339e:	82 81       	ldd	r24, Z+2	; 0x02
    33a0:	93 81       	ldd	r25, Z+3	; 0x03
    33a2:	0e 94 c4 26 	call	0x4d88	; 0x4d88 <_nrk_ticks_to_time>
    33a6:	29 83       	std	Y+1, r18	; 0x01
    33a8:	3a 83       	std	Y+2, r19	; 0x02
    33aa:	4b 83       	std	Y+3, r20	; 0x03
    33ac:	5c 83       	std	Y+4, r21	; 0x04
    33ae:	6d 83       	std	Y+5, r22	; 0x05
    33b0:	7e 83       	std	Y+6, r23	; 0x06
    33b2:	8f 83       	std	Y+7, r24	; 0x07
    33b4:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    33b6:	6d 81       	ldd	r22, Y+5	; 0x05
    33b8:	7e 81       	ldd	r23, Y+6	; 0x06
    33ba:	8f 81       	ldd	r24, Y+7	; 0x07
    33bc:	98 85       	ldd	r25, Y+8	; 0x08
    33be:	20 e4       	ldi	r18, 0x40	; 64
    33c0:	82 2e       	mov	r8, r18
    33c2:	22 e4       	ldi	r18, 0x42	; 66
    33c4:	92 2e       	mov	r9, r18
    33c6:	2f e0       	ldi	r18, 0x0F	; 15
    33c8:	a2 2e       	mov	r10, r18
    33ca:	b1 2c       	mov	r11, r1
    33cc:	a5 01       	movw	r20, r10
    33ce:	94 01       	movw	r18, r8
    33d0:	0e 94 44 32 	call	0x6488	; 0x6488 <__udivmodsi4>
    33d4:	5f 93       	push	r21
    33d6:	4f 93       	push	r20
    33d8:	3f 93       	push	r19
    33da:	2f 93       	push	r18
    33dc:	8c 81       	ldd	r24, Y+4	; 0x04
    33de:	8f 93       	push	r24
    33e0:	8b 81       	ldd	r24, Y+3	; 0x03
    33e2:	8f 93       	push	r24
    33e4:	8a 81       	ldd	r24, Y+2	; 0x02
    33e6:	8f 93       	push	r24
    33e8:	89 81       	ldd	r24, Y+1	; 0x01
    33ea:	8f 93       	push	r24
    33ec:	3a e5       	ldi	r19, 0x5A	; 90
    33ee:	e3 2e       	mov	r14, r19
    33f0:	33 e0       	ldi	r19, 0x03	; 3
    33f2:	f3 2e       	mov	r15, r19
    33f4:	ff 92       	push	r15
    33f6:	ef 92       	push	r14
    33f8:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    33fc:	85 e4       	ldi	r24, 0x45	; 69
    33fe:	93 e0       	ldi	r25, 0x03	; 3
    3400:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    3404:	f8 01       	movw	r30, r16
    3406:	64 81       	ldd	r22, Z+4	; 0x04
    3408:	75 81       	ldd	r23, Z+5	; 0x05
    340a:	86 81       	ldd	r24, Z+6	; 0x06
    340c:	97 81       	ldd	r25, Z+7	; 0x07
    340e:	0e 94 c4 26 	call	0x4d88	; 0x4d88 <_nrk_ticks_to_time>
    3412:	29 83       	std	Y+1, r18	; 0x01
    3414:	3a 83       	std	Y+2, r19	; 0x02
    3416:	4b 83       	std	Y+3, r20	; 0x03
    3418:	5c 83       	std	Y+4, r21	; 0x04
    341a:	6d 83       	std	Y+5, r22	; 0x05
    341c:	7e 83       	std	Y+6, r23	; 0x06
    341e:	8f 83       	std	Y+7, r24	; 0x07
    3420:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    3422:	6d 81       	ldd	r22, Y+5	; 0x05
    3424:	7e 81       	ldd	r23, Y+6	; 0x06
    3426:	8f 81       	ldd	r24, Y+7	; 0x07
    3428:	98 85       	ldd	r25, Y+8	; 0x08
    342a:	a5 01       	movw	r20, r10
    342c:	94 01       	movw	r18, r8
    342e:	0e 94 44 32 	call	0x6488	; 0x6488 <__udivmodsi4>
    3432:	5f 93       	push	r21
    3434:	4f 93       	push	r20
    3436:	3f 93       	push	r19
    3438:	2f 93       	push	r18
    343a:	8c 81       	ldd	r24, Y+4	; 0x04
    343c:	8f 93       	push	r24
    343e:	8b 81       	ldd	r24, Y+3	; 0x03
    3440:	8f 93       	push	r24
    3442:	8a 81       	ldd	r24, Y+2	; 0x02
    3444:	8f 93       	push	r24
    3446:	89 81       	ldd	r24, Y+1	; 0x01
    3448:	8f 93       	push	r24
    344a:	4a e6       	ldi	r20, 0x6A	; 106
    344c:	c4 2e       	mov	r12, r20
    344e:	43 e0       	ldi	r20, 0x03	; 3
    3450:	d4 2e       	mov	r13, r20
    3452:	df 92       	push	r13
    3454:	cf 92       	push	r12
    3456:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    345a:	f8 01       	movw	r30, r16
    345c:	64 85       	ldd	r22, Z+12	; 0x0c
    345e:	75 85       	ldd	r23, Z+13	; 0x0d
    3460:	86 85       	ldd	r24, Z+14	; 0x0e
    3462:	97 85       	ldd	r25, Z+15	; 0x0f
    3464:	0e 94 c4 26 	call	0x4d88	; 0x4d88 <_nrk_ticks_to_time>
    3468:	29 83       	std	Y+1, r18	; 0x01
    346a:	3a 83       	std	Y+2, r19	; 0x02
    346c:	4b 83       	std	Y+3, r20	; 0x03
    346e:	5c 83       	std	Y+4, r21	; 0x04
    3470:	6d 83       	std	Y+5, r22	; 0x05
    3472:	7e 83       	std	Y+6, r23	; 0x06
    3474:	8f 83       	std	Y+7, r24	; 0x07
    3476:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    3478:	6d 81       	ldd	r22, Y+5	; 0x05
    347a:	7e 81       	ldd	r23, Y+6	; 0x06
    347c:	8f 81       	ldd	r24, Y+7	; 0x07
    347e:	98 85       	ldd	r25, Y+8	; 0x08
    3480:	a5 01       	movw	r20, r10
    3482:	94 01       	movw	r18, r8
    3484:	0e 94 44 32 	call	0x6488	; 0x6488 <__udivmodsi4>
    3488:	5f 93       	push	r21
    348a:	4f 93       	push	r20
    348c:	3f 93       	push	r19
    348e:	2f 93       	push	r18
    3490:	8c 81       	ldd	r24, Y+4	; 0x04
    3492:	8f 93       	push	r24
    3494:	8b 81       	ldd	r24, Y+3	; 0x03
    3496:	8f 93       	push	r24
    3498:	8a 81       	ldd	r24, Y+2	; 0x02
    349a:	8f 93       	push	r24
    349c:	89 81       	ldd	r24, Y+1	; 0x01
    349e:	8f 93       	push	r24
    34a0:	df 92       	push	r13
    34a2:	cf 92       	push	r12
    34a4:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    34a8:	f8 01       	movw	r30, r16
    34aa:	60 85       	ldd	r22, Z+8	; 0x08
    34ac:	71 85       	ldd	r23, Z+9	; 0x09
    34ae:	82 85       	ldd	r24, Z+10	; 0x0a
    34b0:	93 85       	ldd	r25, Z+11	; 0x0b
    34b2:	0e 94 c4 26 	call	0x4d88	; 0x4d88 <_nrk_ticks_to_time>
    34b6:	29 83       	std	Y+1, r18	; 0x01
    34b8:	3a 83       	std	Y+2, r19	; 0x02
    34ba:	4b 83       	std	Y+3, r20	; 0x03
    34bc:	5c 83       	std	Y+4, r21	; 0x04
    34be:	6d 83       	std	Y+5, r22	; 0x05
    34c0:	7e 83       	std	Y+6, r23	; 0x06
    34c2:	8f 83       	std	Y+7, r24	; 0x07
    34c4:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    34c6:	6d 81       	ldd	r22, Y+5	; 0x05
    34c8:	7e 81       	ldd	r23, Y+6	; 0x06
    34ca:	8f 81       	ldd	r24, Y+7	; 0x07
    34cc:	98 85       	ldd	r25, Y+8	; 0x08
    34ce:	a5 01       	movw	r20, r10
    34d0:	94 01       	movw	r18, r8
    34d2:	0e 94 44 32 	call	0x6488	; 0x6488 <__udivmodsi4>
    34d6:	5f 93       	push	r21
    34d8:	4f 93       	push	r20
    34da:	3f 93       	push	r19
    34dc:	2f 93       	push	r18
    34de:	8c 81       	ldd	r24, Y+4	; 0x04
    34e0:	8f 93       	push	r24
    34e2:	8b 81       	ldd	r24, Y+3	; 0x03
    34e4:	8f 93       	push	r24
    34e6:	8a 81       	ldd	r24, Y+2	; 0x02
    34e8:	8f 93       	push	r24
    34ea:	89 81       	ldd	r24, Y+1	; 0x01
    34ec:	8f 93       	push	r24
    34ee:	ff 92       	push	r15
    34f0:	ef 92       	push	r14
    34f2:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    34f6:	0f b6       	in	r0, 0x3f	; 63
    34f8:	f8 94       	cli
    34fa:	de bf       	out	0x3e, r29	; 62
    34fc:	0f be       	out	0x3f, r0	; 63
    34fe:	cd bf       	out	0x3d, r28	; 61
    3500:	85 e3       	ldi	r24, 0x35	; 53
    3502:	93 e0       	ldi	r25, 0x03	; 3
    3504:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    3508:	f8 01       	movw	r30, r16
    350a:	70 96       	adiw	r30, 0x10	; 16
    350c:	83 81       	ldd	r24, Z+3	; 0x03
    350e:	8f 93       	push	r24
    3510:	82 81       	ldd	r24, Z+2	; 0x02
    3512:	8f 93       	push	r24
    3514:	81 81       	ldd	r24, Z+1	; 0x01
    3516:	8f 93       	push	r24
    3518:	f8 01       	movw	r30, r16
    351a:	80 89       	ldd	r24, Z+16	; 0x10
    351c:	8f 93       	push	r24
    351e:	5c e7       	ldi	r21, 0x7C	; 124
    3520:	e5 2e       	mov	r14, r21
    3522:	53 e0       	ldi	r21, 0x03	; 3
    3524:	f5 2e       	mov	r15, r21
    3526:	ff 92       	push	r15
    3528:	ef 92       	push	r14
    352a:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    352e:	82 e2       	ldi	r24, 0x22	; 34
    3530:	93 e0       	ldi	r25, 0x03	; 3
    3532:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    3536:	f8 01       	movw	r30, r16
    3538:	78 96       	adiw	r30, 0x18	; 24
    353a:	83 81       	ldd	r24, Z+3	; 0x03
    353c:	8f 93       	push	r24
    353e:	82 81       	ldd	r24, Z+2	; 0x02
    3540:	8f 93       	push	r24
    3542:	81 81       	ldd	r24, Z+1	; 0x01
    3544:	8f 93       	push	r24
    3546:	f8 01       	movw	r30, r16
    3548:	80 8d       	ldd	r24, Z+24	; 0x18
    354a:	8f 93       	push	r24
    354c:	ff 92       	push	r15
    354e:	ef 92       	push	r14
    3550:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    3554:	89 e0       	ldi	r24, 0x09	; 9
    3556:	93 e0       	ldi	r25, 0x03	; 3
    3558:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    355c:	f8 01       	movw	r30, r16
    355e:	84 8d       	ldd	r24, Z+28	; 0x1c
    3560:	1f 92       	push	r1
    3562:	8f 93       	push	r24
    3564:	60 e8       	ldi	r22, 0x80	; 128
    3566:	e6 2e       	mov	r14, r22
    3568:	63 e0       	ldi	r22, 0x03	; 3
    356a:	f6 2e       	mov	r15, r22
    356c:	ff 92       	push	r15
    356e:	ef 92       	push	r14
    3570:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    3574:	8c ee       	ldi	r24, 0xEC	; 236
    3576:	92 e0       	ldi	r25, 0x02	; 2
    3578:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    357c:	f8 01       	movw	r30, r16
    357e:	85 8d       	ldd	r24, Z+29	; 0x1d
    3580:	1f 92       	push	r1
    3582:	8f 93       	push	r24
    3584:	ff 92       	push	r15
    3586:	ef 92       	push	r14
    3588:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    nrk_kprintf( PSTR("\r\n") );
    358c:	89 ee       	ldi	r24, 0xE9	; 233
    358e:	92 e0       	ldi	r25, 0x02	; 2
    3590:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
    3594:	0f b6       	in	r0, 0x3f	; 63
    3596:	f8 94       	cli
    3598:	de bf       	out	0x3e, r29	; 62
    359a:	0f be       	out	0x3f, r0	; 63
    359c:	cd bf       	out	0x3d, r28	; 61

}
    359e:	28 96       	adiw	r28, 0x08	; 8
    35a0:	0f b6       	in	r0, 0x3f	; 63
    35a2:	f8 94       	cli
    35a4:	de bf       	out	0x3e, r29	; 62
    35a6:	0f be       	out	0x3f, r0	; 63
    35a8:	cd bf       	out	0x3d, r28	; 61
    35aa:	df 91       	pop	r29
    35ac:	cf 91       	pop	r28
    35ae:	1f 91       	pop	r17
    35b0:	0f 91       	pop	r16
    35b2:	ff 90       	pop	r15
    35b4:	ef 90       	pop	r14
    35b6:	df 90       	pop	r13
    35b8:	cf 90       	pop	r12
    35ba:	bf 90       	pop	r11
    35bc:	af 90       	pop	r10
    35be:	9f 90       	pop	r9
    35c0:	8f 90       	pop	r8
    35c2:	08 95       	ret

000035c4 <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    35c4:	cf 93       	push	r28
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    35c6:	8c ec       	ldi	r24, 0xCC	; 204
    35c8:	92 e0       	ldi	r25, 0x02	; 2
    35ca:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
    35ce:	c0 e0       	ldi	r28, 0x00	; 0
        nrk_stats_display_pid(i);
    35d0:	8c 2f       	mov	r24, r28
    35d2:	0e 94 45 19 	call	0x328a	; 0x328a <nrk_stats_display_pid>
void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));

    for(i=0; i<NRK_MAX_TASKS; i++ )
    35d6:	cf 5f       	subi	r28, 0xFF	; 255
    35d8:	c5 30       	cpi	r28, 0x05	; 5
    35da:	d1 f7       	brne	.-12     	; 0x35d0 <nrk_stats_display_all+0xc>
        nrk_stats_display_pid(i);
}
    35dc:	cf 91       	pop	r28
    35de:	08 95       	ret

000035e0 <nrk_stats_get>:


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    35e0:	db 01       	movw	r26, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    35e2:	85 30       	cpi	r24, 0x05	; 5
    35e4:	08 f0       	brcs	.+2      	; 0x35e8 <nrk_stats_get+0x8>
    35e6:	54 c0       	rjmp	.+168    	; 0x3690 <nrk_stats_get+0xb0>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    35e8:	9e e1       	ldi	r25, 0x1E	; 30
    35ea:	89 9f       	mul	r24, r25
    35ec:	f0 01       	movw	r30, r0
    35ee:	11 24       	eor	r1, r1
    35f0:	ec 5c       	subi	r30, 0xCC	; 204
    35f2:	f6 4f       	sbci	r31, 0xF6	; 246
    35f4:	40 81       	ld	r20, Z
    35f6:	51 81       	ldd	r21, Z+1	; 0x01
    35f8:	62 81       	ldd	r22, Z+2	; 0x02
    35fa:	73 81       	ldd	r23, Z+3	; 0x03
    35fc:	4d 93       	st	X+, r20
    35fe:	5d 93       	st	X+, r21
    3600:	6d 93       	st	X+, r22
    3602:	7c 93       	st	X, r23
    3604:	13 97       	sbiw	r26, 0x03	; 3
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    3606:	44 81       	ldd	r20, Z+4	; 0x04
    3608:	55 81       	ldd	r21, Z+5	; 0x05
    360a:	66 81       	ldd	r22, Z+6	; 0x06
    360c:	77 81       	ldd	r23, Z+7	; 0x07
    360e:	14 96       	adiw	r26, 0x04	; 4
    3610:	4d 93       	st	X+, r20
    3612:	5d 93       	st	X+, r21
    3614:	6d 93       	st	X+, r22
    3616:	7c 93       	st	X, r23
    3618:	17 97       	sbiw	r26, 0x07	; 7
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    361a:	40 85       	ldd	r20, Z+8	; 0x08
    361c:	51 85       	ldd	r21, Z+9	; 0x09
    361e:	62 85       	ldd	r22, Z+10	; 0x0a
    3620:	73 85       	ldd	r23, Z+11	; 0x0b
    3622:	18 96       	adiw	r26, 0x08	; 8
    3624:	4d 93       	st	X+, r20
    3626:	5d 93       	st	X+, r21
    3628:	6d 93       	st	X+, r22
    362a:	7c 93       	st	X, r23
    362c:	1b 97       	sbiw	r26, 0x0b	; 11
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    362e:	44 85       	ldd	r20, Z+12	; 0x0c
    3630:	55 85       	ldd	r21, Z+13	; 0x0d
    3632:	66 85       	ldd	r22, Z+14	; 0x0e
    3634:	77 85       	ldd	r23, Z+15	; 0x0f
    3636:	1c 96       	adiw	r26, 0x0c	; 12
    3638:	4d 93       	st	X+, r20
    363a:	5d 93       	st	X+, r21
    363c:	6d 93       	st	X+, r22
    363e:	7c 93       	st	X, r23
    3640:	1f 97       	sbiw	r26, 0x0f	; 15
    t->swapped_in=cur_task_stats[pid].swapped_in;
    3642:	40 89       	ldd	r20, Z+16	; 0x10
    3644:	51 89       	ldd	r21, Z+17	; 0x11
    3646:	62 89       	ldd	r22, Z+18	; 0x12
    3648:	73 89       	ldd	r23, Z+19	; 0x13
    364a:	50 96       	adiw	r26, 0x10	; 16
    364c:	4d 93       	st	X+, r20
    364e:	5d 93       	st	X+, r21
    3650:	6d 93       	st	X+, r22
    3652:	7c 93       	st	X, r23
    3654:	53 97       	sbiw	r26, 0x13	; 19
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    3656:	44 89       	ldd	r20, Z+20	; 0x14
    3658:	55 89       	ldd	r21, Z+21	; 0x15
    365a:	66 89       	ldd	r22, Z+22	; 0x16
    365c:	77 89       	ldd	r23, Z+23	; 0x17
    365e:	54 96       	adiw	r26, 0x14	; 20
    3660:	4d 93       	st	X+, r20
    3662:	5d 93       	st	X+, r21
    3664:	6d 93       	st	X+, r22
    3666:	7c 93       	st	X, r23
    3668:	57 97       	sbiw	r26, 0x17	; 23
    t->preempted=cur_task_stats[pid].preempted;
    366a:	40 8d       	ldd	r20, Z+24	; 0x18
    366c:	51 8d       	ldd	r21, Z+25	; 0x19
    366e:	62 8d       	ldd	r22, Z+26	; 0x1a
    3670:	73 8d       	ldd	r23, Z+27	; 0x1b
    3672:	58 96       	adiw	r26, 0x18	; 24
    3674:	4d 93       	st	X+, r20
    3676:	5d 93       	st	X+, r21
    3678:	6d 93       	st	X+, r22
    367a:	7c 93       	st	X, r23
    367c:	5b 97       	sbiw	r26, 0x1b	; 27
    t->violations=cur_task_stats[pid].violations;
    367e:	84 8d       	ldd	r24, Z+28	; 0x1c
    3680:	5c 96       	adiw	r26, 0x1c	; 28
    3682:	8c 93       	st	X, r24
    3684:	5c 97       	sbiw	r26, 0x1c	; 28
    t->overflow=cur_task_stats[pid].overflow;
    3686:	85 8d       	ldd	r24, Z+29	; 0x1d
    3688:	5d 96       	adiw	r26, 0x1d	; 29
    368a:	8c 93       	st	X, r24

    return NRK_OK;
    368c:	81 e0       	ldi	r24, 0x01	; 1
    368e:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    3690:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    3692:	08 95       	ret

00003694 <_nrk_errno_set>:
inline void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    3694:	e0 91 8c 0b 	lds	r30, 0x0B8C
    3698:	f0 91 8d 0b 	lds	r31, 0x0B8D
    369c:	84 87       	std	Z+12, r24	; 0x0c
    369e:	08 95       	ret

000036a0 <nrk_errno_get>:
}

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    36a0:	e0 91 8c 0b 	lds	r30, 0x0B8C
    36a4:	f0 91 8d 0b 	lds	r31, 0x0B8D
}
    36a8:	84 85       	ldd	r24, Z+12	; 0x0c
    36aa:	08 95       	ret

000036ac <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    36ac:	cf 93       	push	r28
    36ae:	df 93       	push	r29
    36b0:	d8 2f       	mov	r29, r24
    36b2:	c6 2f       	mov	r28, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    36b4:	80 e0       	ldi	r24, 0x00	; 0
    36b6:	92 e0       	ldi	r25, 0x02	; 2
    36b8:	0e 94 b7 15 	call	0x2b6e	; 0x2b6e <nrk_eeprom_read_byte>
    error_cnt++;
    36bc:	8f 5f       	subi	r24, 0xFF	; 255
    if(error_cnt==255) error_cnt=0;
    36be:	8f 3f       	cpi	r24, 0xFF	; 255
    36c0:	19 f0       	breq	.+6      	; 0x36c8 <_nrk_log_error+0x1c>
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    error_cnt++;
    36c2:	80 93 1a 06 	sts	0x061A, r24
    36c6:	02 c0       	rjmp	.+4      	; 0x36cc <_nrk_log_error+0x20>
    if(error_cnt==255) error_cnt=0;
    36c8:	10 92 1a 06 	sts	0x061A, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    36cc:	20 91 1a 06 	lds	r18, 0x061A
    36d0:	36 e0       	ldi	r19, 0x06	; 6
    36d2:	23 9f       	mul	r18, r19
    36d4:	c0 01       	movw	r24, r0
    36d6:	11 24       	eor	r1, r1
    36d8:	6d 2f       	mov	r22, r29
    36da:	8f 5f       	subi	r24, 0xFF	; 255
    36dc:	9d 4f       	sbci	r25, 0xFD	; 253
    36de:	0e 94 b9 15 	call	0x2b72	; 0x2b72 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    36e2:	80 91 1a 06 	lds	r24, 0x061A
    36e6:	46 e0       	ldi	r20, 0x06	; 6
    36e8:	84 9f       	mul	r24, r20
    36ea:	c0 01       	movw	r24, r0
    36ec:	11 24       	eor	r1, r1
    36ee:	6c 2f       	mov	r22, r28
    36f0:	8e 5f       	subi	r24, 0xFE	; 254
    36f2:	9d 4f       	sbci	r25, 0xFD	; 253
    36f4:	0e 94 b9 15 	call	0x2b72	; 0x2b72 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    36f8:	20 91 1a 06 	lds	r18, 0x061A
    36fc:	40 91 83 0b 	lds	r20, 0x0B83
    3700:	50 91 84 0b 	lds	r21, 0x0B84
    3704:	60 91 85 0b 	lds	r22, 0x0B85
    3708:	70 91 86 0b 	lds	r23, 0x0B86
    370c:	67 2f       	mov	r22, r23
    370e:	77 27       	eor	r23, r23
    3710:	88 27       	eor	r24, r24
    3712:	99 27       	eor	r25, r25
    3714:	46 e0       	ldi	r20, 0x06	; 6
    3716:	24 9f       	mul	r18, r20
    3718:	90 01       	movw	r18, r0
    371a:	11 24       	eor	r1, r1
    371c:	c9 01       	movw	r24, r18
    371e:	8d 5f       	subi	r24, 0xFD	; 253
    3720:	9d 4f       	sbci	r25, 0xFD	; 253
    3722:	0e 94 b9 15 	call	0x2b72	; 0x2b72 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    3726:	20 91 1a 06 	lds	r18, 0x061A
    372a:	40 91 83 0b 	lds	r20, 0x0B83
    372e:	50 91 84 0b 	lds	r21, 0x0B84
    3732:	60 91 85 0b 	lds	r22, 0x0B85
    3736:	70 91 86 0b 	lds	r23, 0x0B86
    373a:	88 27       	eor	r24, r24
    373c:	99 27       	eor	r25, r25
    373e:	46 e0       	ldi	r20, 0x06	; 6
    3740:	24 9f       	mul	r18, r20
    3742:	90 01       	movw	r18, r0
    3744:	11 24       	eor	r1, r1
    3746:	c9 01       	movw	r24, r18
    3748:	8c 5f       	subi	r24, 0xFC	; 252
    374a:	9d 4f       	sbci	r25, 0xFD	; 253
    374c:	0e 94 b9 15 	call	0x2b72	; 0x2b72 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    3750:	20 91 1a 06 	lds	r18, 0x061A
    3754:	40 91 83 0b 	lds	r20, 0x0B83
    3758:	50 91 84 0b 	lds	r21, 0x0B84
    375c:	60 91 85 0b 	lds	r22, 0x0B85
    3760:	70 91 86 0b 	lds	r23, 0x0B86
    3764:	99 27       	eor	r25, r25
    3766:	87 2f       	mov	r24, r23
    3768:	76 2f       	mov	r23, r22
    376a:	65 2f       	mov	r22, r21
    376c:	46 e0       	ldi	r20, 0x06	; 6
    376e:	24 9f       	mul	r18, r20
    3770:	90 01       	movw	r18, r0
    3772:	11 24       	eor	r1, r1
    3774:	c9 01       	movw	r24, r18
    3776:	8b 5f       	subi	r24, 0xFB	; 251
    3778:	9d 4f       	sbci	r25, 0xFD	; 253
    377a:	0e 94 b9 15 	call	0x2b72	; 0x2b72 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    377e:	80 91 1a 06 	lds	r24, 0x061A
    3782:	26 e0       	ldi	r18, 0x06	; 6
    3784:	82 9f       	mul	r24, r18
    3786:	c0 01       	movw	r24, r0
    3788:	11 24       	eor	r1, r1
    378a:	60 91 83 0b 	lds	r22, 0x0B83
    378e:	8a 5f       	subi	r24, 0xFA	; 250
    3790:	9d 4f       	sbci	r25, 0xFD	; 253
    3792:	0e 94 b9 15 	call	0x2b72	; 0x2b72 <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    3796:	60 91 1a 06 	lds	r22, 0x061A
    379a:	80 e0       	ldi	r24, 0x00	; 0
    379c:	92 e0       	ldi	r25, 0x02	; 2
}
    379e:	df 91       	pop	r29
    37a0:	cf 91       	pop	r28
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    37a2:	0c 94 b9 15 	jmp	0x2b72	; 0x2b72 <nrk_eeprom_write_byte>

000037a6 <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    37a6:	fc 01       	movw	r30, r24
    if (error_num == 0)
    37a8:	80 91 ca 09 	lds	r24, 0x09CA
    37ac:	88 23       	and	r24, r24
    37ae:	31 f0       	breq	.+12     	; 0x37bc <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    37b0:	db 01       	movw	r26, r22
    37b2:	8c 93       	st	X, r24
    *task_id = error_task;
    37b4:	80 91 ba 06 	lds	r24, 0x06BA
    37b8:	80 83       	st	Z, r24
    return 1;
    37ba:	81 e0       	ldi	r24, 0x01	; 1
}
    37bc:	08 95       	ret

000037be <nrk_error_print>:
uint8_t i,t;




    if (error_num == 0)
    37be:	80 91 ca 09 	lds	r24, 0x09CA
    37c2:	88 23       	and	r24, r24
    37c4:	09 f4       	brne	.+2      	; 0x37c8 <nrk_error_print+0xa>
    37c6:	83 c0       	rjmp	.+262    	; 0x38ce <nrk_error_print+0x110>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    37c8:	84 ee       	ldi	r24, 0xE4	; 228
    37ca:	95 e0       	ldi	r25, 0x05	; 5
    37cc:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
        printf ("%d", error_task);
    37d0:	80 91 ba 06 	lds	r24, 0x06BA
    37d4:	1f 92       	push	r1
    37d6:	8f 93       	push	r24
    37d8:	87 e5       	ldi	r24, 0x57	; 87
    37da:	93 e0       	ldi	r25, 0x03	; 3
    37dc:	9f 93       	push	r25
    37de:	8f 93       	push	r24
    37e0:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
        nrk_kprintf (PSTR ("): "));
    37e4:	80 ee       	ldi	r24, 0xE0	; 224
    37e6:	95 e0       	ldi	r25, 0x05	; 5
    37e8:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    37ec:	0f 90       	pop	r0
    37ee:	0f 90       	pop	r0
    37f0:	0f 90       	pop	r0
    37f2:	0f 90       	pop	r0
    37f4:	80 91 ca 09 	lds	r24, 0x09CA
    37f8:	88 31       	cpi	r24, 0x18	; 24
    37fa:	10 f0       	brcs	.+4      	; 0x3800 <nrk_error_print+0x42>
            error_num = NRK_UNKOWN;
    37fc:	10 92 ca 09 	sts	0x09CA, r1
        switch (error_num)
    3800:	e0 91 ca 09 	lds	r30, 0x09CA
    3804:	8e 2f       	mov	r24, r30
    3806:	90 e0       	ldi	r25, 0x00	; 0
    3808:	fc 01       	movw	r30, r24
    380a:	31 97       	sbiw	r30, 0x01	; 1
    380c:	e6 31       	cpi	r30, 0x16	; 22
    380e:	f1 05       	cpc	r31, r1
    3810:	08 f0       	brcs	.+2      	; 0x3814 <nrk_error_print+0x56>
    3812:	46 c0       	rjmp	.+140    	; 0x38a0 <nrk_error_print+0xe2>
    3814:	e6 54       	subi	r30, 0x46	; 70
    3816:	ff 4f       	sbci	r31, 0xFF	; 255
    3818:	0c 94 c5 32 	jmp	0x658a	; 0x658a <__tablejump2__>
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    381c:	84 ea       	ldi	r24, 0xA4	; 164
    381e:	95 e0       	ldi	r25, 0x05	; 5
    3820:	41 c0       	rjmp	.+130    	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    3822:	8d e7       	ldi	r24, 0x7D	; 125
    3824:	95 e0       	ldi	r25, 0x05	; 5
    3826:	3e c0       	rjmp	.+124    	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    3828:	89 e6       	ldi	r24, 0x69	; 105
    382a:	95 e0       	ldi	r25, 0x05	; 5
    382c:	3b c0       	rjmp	.+118    	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    382e:	83 e5       	ldi	r24, 0x53	; 83
    3830:	95 e0       	ldi	r25, 0x05	; 5
    3832:	38 c0       	rjmp	.+112    	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    3834:	88 e3       	ldi	r24, 0x38	; 56
    3836:	95 e0       	ldi	r25, 0x05	; 5
    3838:	35 c0       	rjmp	.+106    	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    383a:	82 e2       	ldi	r24, 0x22	; 34
    383c:	95 e0       	ldi	r25, 0x05	; 5
    383e:	32 c0       	rjmp	.+100    	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    3840:	8a e0       	ldi	r24, 0x0A	; 10
    3842:	95 e0       	ldi	r25, 0x05	; 5
    3844:	2f c0       	rjmp	.+94     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    3846:	87 ef       	ldi	r24, 0xF7	; 247
    3848:	94 e0       	ldi	r25, 0x04	; 4
    384a:	2c c0       	rjmp	.+88     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    384c:	84 ee       	ldi	r24, 0xE4	; 228
    384e:	94 e0       	ldi	r25, 0x04	; 4
    3850:	29 c0       	rjmp	.+82     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    3852:	86 ec       	ldi	r24, 0xC6	; 198
    3854:	94 e0       	ldi	r25, 0x04	; 4
    3856:	26 c0       	rjmp	.+76     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    3858:	81 ea       	ldi	r24, 0xA1	; 161
    385a:	94 e0       	ldi	r25, 0x04	; 4
    385c:	23 c0       	rjmp	.+70     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    385e:	85 e9       	ldi	r24, 0x95	; 149
    3860:	94 e0       	ldi	r25, 0x04	; 4
    3862:	20 c0       	rjmp	.+64     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    3864:	8a e7       	ldi	r24, 0x7A	; 122
    3866:	94 e0       	ldi	r25, 0x04	; 4
    3868:	1d c0       	rjmp	.+58     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    386a:	8b e6       	ldi	r24, 0x6B	; 107
    386c:	94 e0       	ldi	r25, 0x04	; 4
    386e:	1a c0       	rjmp	.+52     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    3870:	87 e5       	ldi	r24, 0x57	; 87
    3872:	94 e0       	ldi	r25, 0x04	; 4
    3874:	17 c0       	rjmp	.+46     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    3876:	86 e4       	ldi	r24, 0x46	; 70
    3878:	94 e0       	ldi	r25, 0x04	; 4
    387a:	14 c0       	rjmp	.+40     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    387c:	82 e3       	ldi	r24, 0x32	; 50
    387e:	94 e0       	ldi	r25, 0x04	; 4
    3880:	11 c0       	rjmp	.+34     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    3882:	82 e1       	ldi	r24, 0x12	; 18
    3884:	94 e0       	ldi	r25, 0x04	; 4
    3886:	0e c0       	rjmp	.+28     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3888:	8a ef       	ldi	r24, 0xFA	; 250
    388a:	93 e0       	ldi	r25, 0x03	; 3
    388c:	0b c0       	rjmp	.+22     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    388e:	8f ed       	ldi	r24, 0xDF	; 223
    3890:	93 e0       	ldi	r25, 0x03	; 3
    3892:	08 c0       	rjmp	.+16     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    3894:	8e ec       	ldi	r24, 0xCE	; 206
    3896:	93 e0       	ldi	r25, 0x03	; 3
    3898:	05 c0       	rjmp	.+10     	; 0x38a4 <nrk_error_print+0xe6>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    389a:	8f eb       	ldi	r24, 0xBF	; 191
    389c:	93 e0       	ldi	r25, 0x03	; 3
    389e:	02 c0       	rjmp	.+4      	; 0x38a4 <nrk_error_print+0xe6>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    38a0:	88 eb       	ldi	r24, 0xB8	; 184
    38a2:	93 e0       	ldi	r25, 0x03	; 3
    38a4:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
        }
        putchar ('\r');
    38a8:	60 91 f1 0b 	lds	r22, 0x0BF1
    38ac:	70 91 f2 0b 	lds	r23, 0x0BF2
    38b0:	8d e0       	ldi	r24, 0x0D	; 13
    38b2:	90 e0       	ldi	r25, 0x00	; 0
    38b4:	0e 94 47 33 	call	0x668e	; 0x668e <fputc>
        putchar ('\n');
    38b8:	60 91 f1 0b 	lds	r22, 0x0BF1
    38bc:	70 91 f2 0b 	lds	r23, 0x0BF2
    38c0:	8a e0       	ldi	r24, 0x0A	; 10
    38c2:	90 e0       	ldi	r25, 0x00	; 0
    38c4:	0e 94 47 33 	call	0x668e	; 0x668e <fputc>
}


#endif

    return error_num;
    38c8:	80 91 ca 09 	lds	r24, 0x09CA
    38cc:	08 95       	ret




    if (error_num == 0)
        return 0;
    38ce:	80 e0       	ldi	r24, 0x00	; 0


#endif

    return error_num;
}
    38d0:	08 95       	ret

000038d2 <clear_regs>:

inline void clear_regs()
{

        GTCCR=0;
    38d2:	13 bc       	out	0x23, r1	; 35
        ASSR=0;
    38d4:	10 92 b6 00 	sts	0x00B6, r1

        OCR0B=0;
    38d8:	18 bc       	out	0x28, r1	; 40
        OCR0A=0;
    38da:	17 bc       	out	0x27, r1	; 39
        TCNT0=0;
    38dc:	16 bc       	out	0x26, r1	; 38
        TCCR0B=0;
    38de:	15 bc       	out	0x25, r1	; 37
        TCCR0A=0;
    38e0:	14 bc       	out	0x24, r1	; 36

        EIMSK=0;
    38e2:	1d ba       	out	0x1d, r1	; 29
        EIFR=0;
    38e4:	1c ba       	out	0x1c, r1	; 28
        PCIFR=0;
    38e6:	1b ba       	out	0x1b, r1	; 27


        OCR3B =0;
    38e8:	10 92 9b 00 	sts	0x009B, r1
    38ec:	10 92 9a 00 	sts	0x009A, r1
        OCR3A =0;
    38f0:	10 92 99 00 	sts	0x0099, r1
    38f4:	10 92 98 00 	sts	0x0098, r1
        TCNT3 =0;
    38f8:	10 92 95 00 	sts	0x0095, r1
    38fc:	10 92 94 00 	sts	0x0094, r1
        TCCR3B=0;
    3900:	10 92 91 00 	sts	0x0091, r1
        TCCR3A=0;
    3904:	10 92 90 00 	sts	0x0090, r1
        TIFR3=0;
    3908:	18 ba       	out	0x18, r1	; 24
        TIMSK3=0;
    390a:	10 92 71 00 	sts	0x0071, r1


        OCR2B =0;
    390e:	10 92 b4 00 	sts	0x00B4, r1
        OCR2A =0;
    3912:	10 92 b3 00 	sts	0x00B3, r1
        TCNT2 =0;
    3916:	10 92 b2 00 	sts	0x00B2, r1
        TCCR2B=0;
    391a:	10 92 b1 00 	sts	0x00B1, r1
        TCCR2A=0;
    391e:	e0 eb       	ldi	r30, 0xB0	; 176
    3920:	f0 e0       	ldi	r31, 0x00	; 0
    3922:	10 82       	st	Z, r1
        TCCR2A=0;
    3924:	10 82       	st	Z, r1
        TIFR2=0;
    3926:	17 ba       	out	0x17, r1	; 23
        TIMSK2=0;
    3928:	10 92 70 00 	sts	0x0070, r1


	// set all bits to 1 in order to clear
	MCUSR=0xff;
    392c:	8f ef       	ldi	r24, 0xFF	; 255
    392e:	84 bf       	out	0x34, r24	; 52
    3930:	08 95       	ret

00003932 <nrk_error_handle>:
    		nrk_watchdog_disable();
	#endif
#endif

#ifdef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    3932:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
    nrk_watchdog_disable();
    3936:	0e 94 9f 2f 	call	0x5f3e	; 0x5f3e <nrk_watchdog_disable>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    393a:	80 91 ca 09 	lds	r24, 0x09CA
    393e:	80 31       	cpi	r24, 0x10	; 16
    3940:	71 f0       	breq	.+28     	; 0x395e <nrk_error_handle+0x2c>
    3942:	83 51       	subi	r24, 0x13	; 19
    3944:	82 30       	cpi	r24, 0x02	; 2
    3946:	58 f0       	brcs	.+22     	; 0x395e <nrk_error_handle+0x2c>
        {
	    clear_regs();
    3948:	0e 94 69 1c 	call	0x38d2	; 0x38d2 <clear_regs>
	    #ifdef NRK_REPORT_ERRORS
	    nrk_kprintf(PSTR("NRK Reboot...\r\n" ));
    394c:	80 ef       	ldi	r24, 0xF0	; 240
    394e:	95 e0       	ldi	r25, 0x05	; 5
    3950:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>
	    #endif NRK_REPORT_ERRORS
            nrk_watchdog_enable();
    3954:	0e 94 ad 2f 	call	0x5f5a	; 0x5f5a <nrk_watchdog_enable>
            nrk_int_disable();
    3958:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
    395c:	ff cf       	rjmp	.-2      	; 0x395c <nrk_error_handle+0x2a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    395e:	10 92 ca 09 	sts	0x09CA, r1
    3962:	08 95       	ret

00003964 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3964:	80 93 ca 09 	sts	0x09CA, r24
    error_task = nrk_cur_task_TCB->task_ID;
    3968:	e0 91 8c 0b 	lds	r30, 0x0B8C
    396c:	f0 91 8d 0b 	lds	r31, 0x0B8D
    3970:	60 85       	ldd	r22, Z+8	; 0x08
    3972:	60 93 ba 06 	sts	0x06BA, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3976:	0e 94 56 1b 	call	0x36ac	; 0x36ac <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    397a:	0e 94 df 1b 	call	0x37be	; 0x37be <nrk_error_print>
#endif 

nrk_error_handle();
    397e:	0c 94 99 1c 	jmp	0x3932	; 0x3932 <nrk_error_handle>

00003982 <nrk_kernel_error_add>:

}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    error_num = n;
    3982:	80 93 ca 09 	sts	0x09CA, r24
    error_task = task;
    3986:	60 93 ba 06 	sts	0x06BA, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    398a:	0e 94 56 1b 	call	0x36ac	; 0x36ac <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    398e:	0e 94 df 1b 	call	0x37be	; 0x37be <nrk_error_print>
#endif 

nrk_error_handle();
    3992:	0c 94 99 1c 	jmp	0x3932	; 0x3932 <nrk_error_handle>

00003996 <pause>:
    }

}

void pause()
{
    3996:	cf 93       	push	r28
    3998:	df 93       	push	r29
    399a:	1f 92       	push	r1
    399c:	cd b7       	in	r28, 0x3d	; 61
    399e:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    39a0:	19 82       	std	Y+1, r1	; 0x01
    39a2:	89 81       	ldd	r24, Y+1	; 0x01
    39a4:	84 36       	cpi	r24, 0x64	; 100
    39a6:	40 f4       	brcc	.+16     	; 0x39b8 <pause+0x22>
        nrk_spin_wait_us (2000);
    39a8:	80 ed       	ldi	r24, 0xD0	; 208
    39aa:	97 e0       	ldi	r25, 0x07	; 7
    39ac:	0e 94 db 2b 	call	0x57b6	; 0x57b6 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    39b0:	89 81       	ldd	r24, Y+1	; 0x01
    39b2:	8f 5f       	subi	r24, 0xFF	; 255
    39b4:	89 83       	std	Y+1, r24	; 0x01
    39b6:	f5 cf       	rjmp	.-22     	; 0x39a2 <pause+0xc>
        nrk_spin_wait_us (2000);
}
    39b8:	0f 90       	pop	r0
    39ba:	df 91       	pop	r29
    39bc:	cf 91       	pop	r28
    39be:	08 95       	ret

000039c0 <blink_dash>:

}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    39c0:	81 e0       	ldi	r24, 0x01	; 1
    39c2:	90 e0       	ldi	r25, 0x00	; 0
    39c4:	0e 94 39 15 	call	0x2a72	; 0x2a72 <nrk_led_set>
    pause();
    39c8:	0e 94 cb 1c 	call	0x3996	; 0x3996 <pause>
    pause();
    39cc:	0e 94 cb 1c 	call	0x3996	; 0x3996 <pause>
    pause();
    39d0:	0e 94 cb 1c 	call	0x3996	; 0x3996 <pause>
    nrk_led_clr(GREEN_LED);
    39d4:	81 e0       	ldi	r24, 0x01	; 1
    39d6:	90 e0       	ldi	r25, 0x00	; 0
    39d8:	0e 94 22 15 	call	0x2a44	; 0x2a44 <nrk_led_clr>
    pause();
    39dc:	0c 94 cb 1c 	jmp	0x3996	; 0x3996 <pause>

000039e0 <blink_dot>:
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    39e0:	81 e0       	ldi	r24, 0x01	; 1
    39e2:	90 e0       	ldi	r25, 0x00	; 0
    39e4:	0e 94 39 15 	call	0x2a72	; 0x2a72 <nrk_led_set>
    pause();
    39e8:	0e 94 cb 1c 	call	0x3996	; 0x3996 <pause>
    nrk_led_clr(GREEN_LED);
    39ec:	81 e0       	ldi	r24, 0x01	; 1
    39ee:	90 e0       	ldi	r25, 0x00	; 0
    39f0:	0e 94 22 15 	call	0x2a44	; 0x2a44 <nrk_led_clr>
    pause();
    39f4:	0c 94 cb 1c 	jmp	0x3996	; 0x3996 <pause>

000039f8 <blink_morse_code_error>:
}


void blink_morse_code_error( uint8_t number )
{
    39f8:	ff 92       	push	r15
    39fa:	0f 93       	push	r16
    39fc:	1f 93       	push	r17
    39fe:	cf 93       	push	r28
    3a00:	df 93       	push	r29
    3a02:	00 d0       	rcall	.+0      	; 0x3a04 <blink_morse_code_error+0xc>
    3a04:	1f 92       	push	r1
    3a06:	cd b7       	in	r28, 0x3d	; 61
    3a08:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3a0a:	1f 92       	push	r1
    3a0c:	8f 93       	push	r24
    3a0e:	87 e5       	ldi	r24, 0x57	; 87
    3a10:	93 e0       	ldi	r25, 0x03	; 3
    3a12:	9f 93       	push	r25
    3a14:	8f 93       	push	r24
    3a16:	8e 01       	movw	r16, r28
    3a18:	0f 5f       	subi	r16, 0xFF	; 255
    3a1a:	1f 4f       	sbci	r17, 0xFF	; 255
    3a1c:	1f 93       	push	r17
    3a1e:	0f 93       	push	r16
    3a20:	0e 94 c9 33 	call	0x6792	; 0x6792 <sprintf>

    for(i=0; i<strlen(str); i++ )
    3a24:	0f 90       	pop	r0
    3a26:	0f 90       	pop	r0
    3a28:	0f 90       	pop	r0
    3a2a:	0f 90       	pop	r0
    3a2c:	0f 90       	pop	r0
    3a2e:	0f 90       	pop	r0
    3a30:	f1 2c       	mov	r15, r1
    3a32:	f8 01       	movw	r30, r16
    3a34:	01 90       	ld	r0, Z+
    3a36:	00 20       	and	r0, r0
    3a38:	e9 f7       	brne	.-6      	; 0x3a34 <blink_morse_code_error+0x3c>
    3a3a:	31 97       	sbiw	r30, 0x01	; 1
    3a3c:	e0 1b       	sub	r30, r16
    3a3e:	f1 0b       	sbc	r31, r17
    3a40:	8f 2d       	mov	r24, r15
    3a42:	90 e0       	ldi	r25, 0x00	; 0
    3a44:	8e 17       	cp	r24, r30
    3a46:	9f 07       	cpc	r25, r31
    3a48:	08 f0       	brcs	.+2      	; 0x3a4c <blink_morse_code_error+0x54>
    3a4a:	5d c0       	rjmp	.+186    	; 0x3b06 <blink_morse_code_error+0x10e>
    {
        switch( str[i])
    3a4c:	f8 01       	movw	r30, r16
    3a4e:	e8 0f       	add	r30, r24
    3a50:	f9 1f       	adc	r31, r25
    3a52:	e0 81       	ld	r30, Z
    3a54:	8e 2f       	mov	r24, r30
    3a56:	90 e0       	ldi	r25, 0x00	; 0
    3a58:	fc 01       	movw	r30, r24
    3a5a:	f0 97       	sbiw	r30, 0x30	; 48
    3a5c:	ea 30       	cpi	r30, 0x0A	; 10
    3a5e:	f1 05       	cpc	r31, r1
    3a60:	08 f0       	brcs	.+2      	; 0x3a64 <blink_morse_code_error+0x6c>
    3a62:	49 c0       	rjmp	.+146    	; 0x3af6 <blink_morse_code_error+0xfe>
    3a64:	e0 53       	subi	r30, 0x30	; 48
    3a66:	ff 4f       	sbci	r31, 0xFF	; 255
    3a68:	0c 94 c5 32 	jmp	0x658a	; 0x658a <__tablejump2__>
        {
        case '0':
            blink_dash();
    3a6c:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
    3a70:	02 c0       	rjmp	.+4      	; 0x3a76 <blink_morse_code_error+0x7e>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3a72:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
            blink_dash();
    3a76:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dash();
    3a7a:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dash();
    3a7e:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dash();
    3a82:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            break;
    3a86:	37 c0       	rjmp	.+110    	; 0x3af6 <blink_morse_code_error+0xfe>
        case '2':
            blink_dot();
    3a88:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
            blink_dot();
    3a8c:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
    3a90:	f4 cf       	rjmp	.-24     	; 0x3a7a <blink_morse_code_error+0x82>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3a92:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
            blink_dot();
    3a96:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
            blink_dot();
    3a9a:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
    3a9e:	ef cf       	rjmp	.-34     	; 0x3a7e <blink_morse_code_error+0x86>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3aa0:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
            blink_dot();
    3aa4:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
            blink_dot();
    3aa8:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
            blink_dot();
    3aac:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
    3ab0:	e8 cf       	rjmp	.-48     	; 0x3a82 <blink_morse_code_error+0x8a>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3ab2:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
    3ab6:	02 c0       	rjmp	.+4      	; 0x3abc <blink_morse_code_error+0xc4>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3ab8:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dot();
    3abc:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
    3ac0:	04 c0       	rjmp	.+8      	; 0x3aca <blink_morse_code_error+0xd2>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3ac2:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dash();
    3ac6:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dot();
    3aca:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
    3ace:	06 c0       	rjmp	.+12     	; 0x3adc <blink_morse_code_error+0xe4>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3ad0:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dash();
    3ad4:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dash();
    3ad8:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dot();
    3adc:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
    3ae0:	08 c0       	rjmp	.+16     	; 0x3af2 <blink_morse_code_error+0xfa>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3ae2:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dash();
    3ae6:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dash();
    3aea:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dash();
    3aee:	0e 94 e0 1c 	call	0x39c0	; 0x39c0 <blink_dash>
            blink_dot();
    3af2:	0e 94 f0 1c 	call	0x39e0	; 0x39e0 <blink_dot>
            break;
        }
        pause();
    3af6:	0e 94 cb 1c 	call	0x3996	; 0x3996 <pause>
        pause();
    3afa:	0e 94 cb 1c 	call	0x3996	; 0x3996 <pause>
        pause();
    3afe:	0e 94 cb 1c 	call	0x3996	; 0x3996 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3b02:	f3 94       	inc	r15
    3b04:	96 cf       	rjmp	.-212    	; 0x3a32 <blink_morse_code_error+0x3a>
        pause();
        pause();
        pause();
    }

}
    3b06:	0f 90       	pop	r0
    3b08:	0f 90       	pop	r0
    3b0a:	0f 90       	pop	r0
    3b0c:	df 91       	pop	r29
    3b0e:	cf 91       	pop	r28
    3b10:	1f 91       	pop	r17
    3b12:	0f 91       	pop	r16
    3b14:	ff 90       	pop	r15
    3b16:	08 95       	ret

00003b18 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3b18:	6f 92       	push	r6
    3b1a:	7f 92       	push	r7
    3b1c:	8f 92       	push	r8
    3b1e:	9f 92       	push	r9
    3b20:	af 92       	push	r10
    3b22:	bf 92       	push	r11
    3b24:	cf 92       	push	r12
    3b26:	df 92       	push	r13
    3b28:	ef 92       	push	r14
    3b2a:	ff 92       	push	r15
    3b2c:	0f 93       	push	r16
    3b2e:	1f 93       	push	r17
    3b30:	cf 93       	push	r28
    3b32:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3b34:	80 e0       	ldi	r24, 0x00	; 0
    3b36:	96 e0       	ldi	r25, 0x06	; 6
    3b38:	0e 94 e8 11 	call	0x23d0	; 0x23d0 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3b3c:	e0 91 8c 0b 	lds	r30, 0x0B8C
    3b40:	f0 91 8d 0b 	lds	r31, 0x0B8D
    3b44:	80 85       	ldd	r24, Z+8	; 0x08
    3b46:	28 2f       	mov	r18, r24
    3b48:	33 27       	eor	r19, r19
    3b4a:	27 fd       	sbrc	r18, 7
    3b4c:	30 95       	com	r19
    3b4e:	3f 93       	push	r19
    3b50:	8f 93       	push	r24
    3b52:	83 e8       	ldi	r24, 0x83	; 131
    3b54:	93 e0       	ldi	r25, 0x03	; 3
    3b56:	9f 93       	push	r25
    3b58:	8f 93       	push	r24
    3b5a:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    3b5e:	e0 91 8c 0b 	lds	r30, 0x0B8C
    3b62:	f0 91 8d 0b 	lds	r31, 0x0B8D
    3b66:	c2 81       	ldd	r28, Z+2	; 0x02
    3b68:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    3b6a:	df 93       	push	r29
    3b6c:	cf 93       	push	r28
    3b6e:	87 eb       	ldi	r24, 0xB7	; 183
    3b70:	93 e0       	ldi	r25, 0x03	; 3
    3b72:	9f 93       	push	r25
    3b74:	8f 93       	push	r24
    3b76:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    printf( "canary = %x ",*stkc );
    3b7a:	88 81       	ld	r24, Y
    3b7c:	1f 92       	push	r1
    3b7e:	8f 93       	push	r24
    3b80:	8c e8       	ldi	r24, 0x8C	; 140
    3b82:	93 e0       	ldi	r25, 0x03	; 3
    3b84:	9f 93       	push	r25
    3b86:	8f 93       	push	r24
    3b88:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    3b8c:	e0 91 8c 0b 	lds	r30, 0x0B8C
    3b90:	f0 91 8d 0b 	lds	r31, 0x0B8D
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3b94:	81 81       	ldd	r24, Z+1	; 0x01
    3b96:	8f 93       	push	r24
    3b98:	80 81       	ld	r24, Z
    3b9a:	8f 93       	push	r24
    3b9c:	89 e9       	ldi	r24, 0x99	; 153
    3b9e:	93 e0       	ldi	r25, 0x03	; 3
    3ba0:	9f 93       	push	r25
    3ba2:	8f 93       	push	r24
    3ba4:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    3ba8:	80 91 8d 0b 	lds	r24, 0x0B8D
    3bac:	8f 93       	push	r24
    3bae:	80 91 8c 0b 	lds	r24, 0x0B8C
    3bb2:	8f 93       	push	r24
    3bb4:	83 ea       	ldi	r24, 0xA3	; 163
    3bb6:	93 e0       	ldi	r25, 0x03	; 3
    3bb8:	9f 93       	push	r25
    3bba:	8f 93       	push	r24
    3bbc:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    3bc0:	cc e9       	ldi	r28, 0x9C	; 156
    3bc2:	da e0       	ldi	r29, 0x0A	; 10
    3bc4:	ed b7       	in	r30, 0x3d	; 61
    3bc6:	fe b7       	in	r31, 0x3e	; 62
    3bc8:	74 96       	adiw	r30, 0x14	; 20
    3bca:	0f b6       	in	r0, 0x3f	; 63
    3bcc:	f8 94       	cli
    3bce:	fe bf       	out	0x3e, r31	; 62
    3bd0:	0f be       	out	0x3f, r0	; 63
    3bd2:	ed bf       	out	0x3d, r30	; 61
    3bd4:	00 e0       	ldi	r16, 0x00	; 0
    3bd6:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3bd8:	83 eb       	ldi	r24, 0xB3	; 179
    3bda:	68 2e       	mov	r6, r24
    3bdc:	83 e0       	ldi	r24, 0x03	; 3
    3bde:	78 2e       	mov	r7, r24
        printf( "canary = %x ",*stkc );
    3be0:	9c e8       	ldi	r25, 0x8C	; 140
    3be2:	89 2e       	mov	r8, r25
    3be4:	93 e0       	ldi	r25, 0x03	; 3
    3be6:	99 2e       	mov	r9, r25
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3be8:	29 e9       	ldi	r18, 0x99	; 153
    3bea:	a2 2e       	mov	r10, r18
    3bec:	23 e0       	ldi	r18, 0x03	; 3
    3bee:	b2 2e       	mov	r11, r18
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3bf0:	33 ea       	ldi	r19, 0xA3	; 163
    3bf2:	c3 2e       	mov	r12, r19
    3bf4:	33 e0       	ldi	r19, 0x03	; 3
    3bf6:	d3 2e       	mov	r13, r19
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    3bf8:	ea 80       	ldd	r14, Y+2	; 0x02
    3bfa:	fb 80       	ldd	r15, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3bfc:	ff 92       	push	r15
    3bfe:	ef 92       	push	r14
    3c00:	1f 93       	push	r17
    3c02:	0f 93       	push	r16
    3c04:	7f 92       	push	r7
    3c06:	6f 92       	push	r6
    3c08:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
        printf( "canary = %x ",*stkc );
    3c0c:	f7 01       	movw	r30, r14
    3c0e:	80 81       	ld	r24, Z
    3c10:	1f 92       	push	r1
    3c12:	8f 93       	push	r24
    3c14:	9f 92       	push	r9
    3c16:	8f 92       	push	r8
    3c18:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3c1c:	89 81       	ldd	r24, Y+1	; 0x01
    3c1e:	8f 93       	push	r24
    3c20:	88 81       	ld	r24, Y
    3c22:	8f 93       	push	r24
    3c24:	bf 92       	push	r11
    3c26:	af 92       	push	r10
    3c28:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3c2c:	df 93       	push	r29
    3c2e:	cf 93       	push	r28
    3c30:	df 92       	push	r13
    3c32:	cf 92       	push	r12
    3c34:	0e 94 7f 33 	call	0x66fe	; 0x66fe <printf>
    3c38:	0f 5f       	subi	r16, 0xFF	; 255
    3c3a:	1f 4f       	sbci	r17, 0xFF	; 255
    3c3c:	ab 96       	adiw	r28, 0x2b	; 43
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3c3e:	ed b7       	in	r30, 0x3d	; 61
    3c40:	fe b7       	in	r31, 0x3e	; 62
    3c42:	72 96       	adiw	r30, 0x12	; 18
    3c44:	0f b6       	in	r0, 0x3f	; 63
    3c46:	f8 94       	cli
    3c48:	fe bf       	out	0x3e, r31	; 62
    3c4a:	0f be       	out	0x3f, r0	; 63
    3c4c:	ed bf       	out	0x3d, r30	; 61
    3c4e:	05 30       	cpi	r16, 0x05	; 5
    3c50:	11 05       	cpc	r17, r1
    3c52:	91 f6       	brne	.-92     	; 0x3bf8 <dump_stack_info+0xe0>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    3c54:	df 91       	pop	r29
    3c56:	cf 91       	pop	r28
    3c58:	1f 91       	pop	r17
    3c5a:	0f 91       	pop	r16
    3c5c:	ff 90       	pop	r15
    3c5e:	ef 90       	pop	r14
    3c60:	df 90       	pop	r13
    3c62:	cf 90       	pop	r12
    3c64:	bf 90       	pop	r11
    3c66:	af 90       	pop	r10
    3c68:	9f 90       	pop	r9
    3c6a:	8f 90       	pop	r8
    3c6c:	7f 90       	pop	r7
    3c6e:	6f 90       	pop	r6
    3c70:	08 95       	ret

00003c72 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    3c72:	cf 93       	push	r28
    3c74:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    3c76:	e0 91 8c 0b 	lds	r30, 0x0B8C
    3c7a:	f0 91 8d 0b 	lds	r31, 0x0B8D
    3c7e:	c2 81       	ldd	r28, Z+2	; 0x02
    3c80:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3c82:	88 81       	ld	r24, Y
    3c84:	85 35       	cpi	r24, 0x55	; 85
    3c86:	39 f0       	breq	.+14     	; 0x3c96 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3c88:	0e 94 8c 1d 	call	0x3b18	; 0x3b18 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    3c8c:	81 e0       	ldi	r24, 0x01	; 1
    3c8e:	0e 94 b2 1c 	call	0x3964	; 0x3964 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    3c92:	85 e5       	ldi	r24, 0x55	; 85
    3c94:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    3c96:	e0 91 8c 0b 	lds	r30, 0x0B8C
    3c9a:	f0 91 8d 0b 	lds	r31, 0x0B8D
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3c9e:	80 81       	ld	r24, Z
    3ca0:	91 81       	ldd	r25, Z+1	; 0x01
    3ca2:	81 15       	cp	r24, r1
    3ca4:	92 44       	sbci	r25, 0x42	; 66
    3ca6:	38 f0       	brcs	.+14     	; 0x3cb6 <nrk_stack_check+0x44>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3ca8:	0e 94 8c 1d 	call	0x3b18	; 0x3b18 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3cac:	82 e1       	ldi	r24, 0x12	; 18




#endif
}
    3cae:	df 91       	pop	r29
    3cb0:	cf 91       	pop	r28
    if(stkc > (unsigned char *)RAMEND )
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3cb2:	0c 94 b2 1c 	jmp	0x3964	; 0x3964 <nrk_error_add>




#endif
}
    3cb6:	df 91       	pop	r29
    3cb8:	cf 91       	pop	r28
    3cba:	08 95       	ret

00003cbc <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3cbc:	2b e2       	ldi	r18, 0x2B	; 43
    3cbe:	82 02       	muls	r24, r18
    3cc0:	c0 01       	movw	r24, r0
    3cc2:	11 24       	eor	r1, r1
    3cc4:	fc 01       	movw	r30, r24
    3cc6:	e4 56       	subi	r30, 0x64	; 100
    3cc8:	f5 4f       	sbci	r31, 0xF5	; 245
    3cca:	a2 81       	ldd	r26, Z+2	; 0x02
    3ccc:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3cce:	8c 91       	ld	r24, X
    3cd0:	85 35       	cpi	r24, 0x55	; 85
    3cd2:	19 f0       	breq	.+6      	; 0x3cda <nrk_stack_check_pid+0x1e>
    {
        *stkc=STK_CANARY_VAL;
    3cd4:	85 e5       	ldi	r24, 0x55	; 85
    3cd6:	8c 93       	st	X, r24
    3cd8:	08 c0       	rjmp	.+16     	; 0x3cea <nrk_stack_check_pid+0x2e>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3cda:	80 81       	ld	r24, Z
    3cdc:	91 81       	ldd	r25, Z+1	; 0x01
    3cde:	81 15       	cp	r24, r1
    3ce0:	92 44       	sbci	r25, 0x42	; 66
    3ce2:	28 f0       	brcs	.+10     	; 0x3cee <nrk_stack_check_pid+0x32>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3ce4:	82 e1       	ldi	r24, 0x12	; 18
    3ce6:	0e 94 b2 1c 	call	0x3964	; 0x3964 <nrk_error_add>
        return NRK_ERROR;
    3cea:	8f ef       	ldi	r24, 0xFF	; 255
    3cec:	08 95       	ret
    }
#endif
    return NRK_OK;
    3cee:	81 e0       	ldi	r24, 0x01	; 1
}
    3cf0:	08 95       	ret

00003cf2 <nrk_signal_create>:
#include <nrk_cfg.h>
#include <nrk_cpu.h>
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    3cf2:	0f 93       	push	r16
    3cf4:	1f 93       	push	r17
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    3cf6:	40 91 72 07 	lds	r20, 0x0772
    3cfa:	50 91 73 07 	lds	r21, 0x0773
    3cfe:	60 91 74 07 	lds	r22, 0x0774
    3d02:	70 91 75 07 	lds	r23, 0x0775
    3d06:	80 e0       	ldi	r24, 0x00	; 0
    3d08:	90 e0       	ldi	r25, 0x00	; 0
    3d0a:	8a 01       	movw	r16, r20
    3d0c:	9b 01       	movw	r18, r22
    3d0e:	08 2e       	mov	r0, r24
    3d10:	04 c0       	rjmp	.+8      	; 0x3d1a <nrk_signal_create+0x28>
    3d12:	36 95       	lsr	r19
    3d14:	27 95       	ror	r18
    3d16:	17 95       	ror	r17
    3d18:	07 95       	ror	r16
    3d1a:	0a 94       	dec	r0
    3d1c:	d2 f7       	brpl	.-12     	; 0x3d12 <nrk_signal_create+0x20>
    3d1e:	00 fd       	sbrc	r16, 0
    3d20:	19 c0       	rjmp	.+50     	; 0x3d54 <nrk_signal_create+0x62>
		{    
			_nrk_signal_list|=SIG(i);
    3d22:	01 e0       	ldi	r16, 0x01	; 1
    3d24:	10 e0       	ldi	r17, 0x00	; 0
    3d26:	20 e0       	ldi	r18, 0x00	; 0
    3d28:	30 e0       	ldi	r19, 0x00	; 0
    3d2a:	08 2e       	mov	r0, r24
    3d2c:	04 c0       	rjmp	.+8      	; 0x3d36 <nrk_signal_create+0x44>
    3d2e:	00 0f       	add	r16, r16
    3d30:	11 1f       	adc	r17, r17
    3d32:	22 1f       	adc	r18, r18
    3d34:	33 1f       	adc	r19, r19
    3d36:	0a 94       	dec	r0
    3d38:	d2 f7       	brpl	.-12     	; 0x3d2e <nrk_signal_create+0x3c>
    3d3a:	40 2b       	or	r20, r16
    3d3c:	51 2b       	or	r21, r17
    3d3e:	62 2b       	or	r22, r18
    3d40:	73 2b       	or	r23, r19
    3d42:	40 93 72 07 	sts	0x0772, r20
    3d46:	50 93 73 07 	sts	0x0773, r21
    3d4a:	60 93 74 07 	sts	0x0774, r22
    3d4e:	70 93 75 07 	sts	0x0775, r23
			return i;
    3d52:	05 c0       	rjmp	.+10     	; 0x3d5e <nrk_signal_create+0x6c>
    3d54:	01 96       	adiw	r24, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    3d56:	80 32       	cpi	r24, 0x20	; 32
    3d58:	91 05       	cpc	r25, r1
    3d5a:	b9 f6       	brne	.-82     	; 0x3d0a <nrk_signal_create+0x18>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    3d5c:	8f ef       	ldi	r24, 0xFF	; 255


}
    3d5e:	1f 91       	pop	r17
    3d60:	0f 91       	pop	r16
    3d62:	08 95       	ret

00003d64 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    3d64:	e0 91 8c 0b 	lds	r30, 0x0B8C
    3d68:	f0 91 8d 0b 	lds	r31, 0x0B8D
    3d6c:	65 85       	ldd	r22, Z+13	; 0x0d
    3d6e:	76 85       	ldd	r23, Z+14	; 0x0e
    3d70:	87 85       	ldd	r24, Z+15	; 0x0f
    3d72:	90 89       	ldd	r25, Z+16	; 0x10
}
    3d74:	08 95       	ret

00003d76 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    3d76:	cf 92       	push	r12
    3d78:	df 92       	push	r13
    3d7a:	ef 92       	push	r14
    3d7c:	ff 92       	push	r15
    3d7e:	0f 93       	push	r16
    3d80:	1f 93       	push	r17
    3d82:	cf 93       	push	r28
    3d84:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    3d86:	c1 2c       	mov	r12, r1
    3d88:	d1 2c       	mov	r13, r1
    3d8a:	76 01       	movw	r14, r12
    3d8c:	c3 94       	inc	r12
    3d8e:	08 2e       	mov	r0, r24
    3d90:	04 c0       	rjmp	.+8      	; 0x3d9a <nrk_signal_delete+0x24>
    3d92:	cc 0c       	add	r12, r12
    3d94:	dd 1c       	adc	r13, r13
    3d96:	ee 1c       	adc	r14, r14
    3d98:	ff 1c       	adc	r15, r15
    3d9a:	0a 94       	dec	r0
    3d9c:	d2 f7       	brpl	.-12     	; 0x3d92 <nrk_signal_delete+0x1c>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3d9e:	40 91 72 07 	lds	r20, 0x0772
    3da2:	50 91 73 07 	lds	r21, 0x0773
    3da6:	60 91 74 07 	lds	r22, 0x0774
    3daa:	70 91 75 07 	lds	r23, 0x0775
    3dae:	4c 21       	and	r20, r12
    3db0:	5d 21       	and	r21, r13
    3db2:	6e 21       	and	r22, r14
    3db4:	7f 21       	and	r23, r15
    3db6:	45 2b       	or	r20, r21
    3db8:	46 2b       	or	r20, r22
    3dba:	47 2b       	or	r20, r23
    3dbc:	09 f4       	brne	.+2      	; 0x3dc0 <nrk_signal_delete+0x4a>
    3dbe:	60 c0       	rjmp	.+192    	; 0x3e80 <nrk_signal_delete+0x10a>
    3dc0:	08 2f       	mov	r16, r24

	nrk_int_disable();
    3dc2:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
    3dc6:	e5 ea       	ldi	r30, 0xA5	; 165
    3dc8:	fa e0       	ldi	r31, 0x0A	; 10
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3dca:	b7 01       	movw	r22, r14
    3dcc:	a6 01       	movw	r20, r12
    3dce:	40 95       	com	r20
    3dd0:	50 95       	com	r21
    3dd2:	60 95       	com	r22
    3dd4:	70 95       	com	r23
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3dd6:	13 e0       	ldi	r17, 0x03	; 3
    3dd8:	df 01       	movw	r26, r30
    3dda:	11 97       	sbiw	r26, 0x01	; 1

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3ddc:	8c 91       	ld	r24, X
    3dde:	8f 3f       	cpi	r24, 0xFF	; 255
    3de0:	39 f1       	breq	.+78     	; 0x3e30 <nrk_signal_delete+0xba>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    3de2:	84 81       	ldd	r24, Z+4	; 0x04
    3de4:	95 81       	ldd	r25, Z+5	; 0x05
    3de6:	a6 81       	ldd	r26, Z+6	; 0x06
    3de8:	b7 81       	ldd	r27, Z+7	; 0x07
    3dea:	8c 15       	cp	r24, r12
    3dec:	9d 05       	cpc	r25, r13
    3dee:	ae 05       	cpc	r26, r14
    3df0:	bf 05       	cpc	r27, r15
    3df2:	51 f4       	brne	.+20     	; 0x3e08 <nrk_signal_delete+0x92>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    3df4:	10 86       	std	Z+8, r1	; 0x08
    3df6:	11 86       	std	Z+9, r1	; 0x09
    3df8:	12 86       	std	Z+10, r1	; 0x0a
    3dfa:	13 86       	std	Z+11, r1	; 0x0b
    3dfc:	9f 01       	movw	r18, r30
    3dfe:	22 50       	subi	r18, 0x02	; 2
    3e00:	31 09       	sbc	r19, r1
			nrk_task_TCB[task_ID].event_suspend=0;
    3e02:	e9 01       	movw	r28, r18
    3e04:	18 82       	st	Y, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3e06:	10 83       	st	Z, r17
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3e08:	84 23       	and	r24, r20
    3e0a:	95 23       	and	r25, r21
    3e0c:	a6 23       	and	r26, r22
    3e0e:	b7 23       	and	r27, r23
    3e10:	84 83       	std	Z+4, r24	; 0x04
    3e12:	95 83       	std	Z+5, r25	; 0x05
    3e14:	a6 83       	std	Z+6, r26	; 0x06
    3e16:	b7 83       	std	Z+7, r27	; 0x07
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3e18:	80 85       	ldd	r24, Z+8	; 0x08
    3e1a:	91 85       	ldd	r25, Z+9	; 0x09
    3e1c:	a2 85       	ldd	r26, Z+10	; 0x0a
    3e1e:	b3 85       	ldd	r27, Z+11	; 0x0b
    3e20:	84 23       	and	r24, r20
    3e22:	95 23       	and	r25, r21
    3e24:	a6 23       	and	r26, r22
    3e26:	b7 23       	and	r27, r23
    3e28:	80 87       	std	Z+8, r24	; 0x08
    3e2a:	91 87       	std	Z+9, r25	; 0x09
    3e2c:	a2 87       	std	Z+10, r26	; 0x0a
    3e2e:	b3 87       	std	Z+11, r27	; 0x0b
    3e30:	bb 96       	adiw	r30, 0x2b	; 43
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3e32:	db e0       	ldi	r29, 0x0B	; 11
    3e34:	ec 37       	cpi	r30, 0x7C	; 124
    3e36:	fd 07       	cpc	r31, r29
    3e38:	79 f6       	brne	.-98     	; 0x3dd8 <nrk_signal_delete+0x62>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    3e3a:	8e ef       	ldi	r24, 0xFE	; 254
    3e3c:	9f ef       	ldi	r25, 0xFF	; 255
    3e3e:	af ef       	ldi	r26, 0xFF	; 255
    3e40:	bf ef       	ldi	r27, 0xFF	; 255
    3e42:	04 c0       	rjmp	.+8      	; 0x3e4c <nrk_signal_delete+0xd6>
    3e44:	88 0f       	add	r24, r24
    3e46:	99 1f       	adc	r25, r25
    3e48:	aa 1f       	adc	r26, r26
    3e4a:	bb 1f       	adc	r27, r27
    3e4c:	0a 95       	dec	r16
    3e4e:	d2 f7       	brpl	.-12     	; 0x3e44 <nrk_signal_delete+0xce>
    3e50:	40 91 72 07 	lds	r20, 0x0772
    3e54:	50 91 73 07 	lds	r21, 0x0773
    3e58:	60 91 74 07 	lds	r22, 0x0774
    3e5c:	70 91 75 07 	lds	r23, 0x0775
    3e60:	84 23       	and	r24, r20
    3e62:	95 23       	and	r25, r21
    3e64:	a6 23       	and	r26, r22
    3e66:	b7 23       	and	r27, r23
    3e68:	80 93 72 07 	sts	0x0772, r24
    3e6c:	90 93 73 07 	sts	0x0773, r25
    3e70:	a0 93 74 07 	sts	0x0774, r26
    3e74:	b0 93 75 07 	sts	0x0775, r27
	nrk_int_enable();
    3e78:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>

	return NRK_OK;
    3e7c:	81 e0       	ldi	r24, 0x01	; 1
    3e7e:	01 c0       	rjmp	.+2      	; 0x3e82 <nrk_signal_delete+0x10c>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3e80:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    3e82:	df 91       	pop	r29
    3e84:	cf 91       	pop	r28
    3e86:	1f 91       	pop	r17
    3e88:	0f 91       	pop	r16
    3e8a:	ff 90       	pop	r15
    3e8c:	ef 90       	pop	r14
    3e8e:	df 90       	pop	r13
    3e90:	cf 90       	pop	r12
    3e92:	08 95       	ret

00003e94 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    3e94:	0f 93       	push	r16
    3e96:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    3e98:	41 e0       	ldi	r20, 0x01	; 1
    3e9a:	50 e0       	ldi	r21, 0x00	; 0
    3e9c:	60 e0       	ldi	r22, 0x00	; 0
    3e9e:	70 e0       	ldi	r23, 0x00	; 0
    3ea0:	8a 01       	movw	r16, r20
    3ea2:	9b 01       	movw	r18, r22
    3ea4:	04 c0       	rjmp	.+8      	; 0x3eae <nrk_signal_unregister+0x1a>
    3ea6:	00 0f       	add	r16, r16
    3ea8:	11 1f       	adc	r17, r17
    3eaa:	22 1f       	adc	r18, r18
    3eac:	33 1f       	adc	r19, r19
    3eae:	8a 95       	dec	r24
    3eb0:	d2 f7       	brpl	.-12     	; 0x3ea6 <nrk_signal_unregister+0x12>
    3eb2:	d9 01       	movw	r26, r18
    3eb4:	c8 01       	movw	r24, r16

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    3eb6:	e0 91 8c 0b 	lds	r30, 0x0B8C
    3eba:	f0 91 8d 0b 	lds	r31, 0x0B8D
    3ebe:	45 85       	ldd	r20, Z+13	; 0x0d
    3ec0:	56 85       	ldd	r21, Z+14	; 0x0e
    3ec2:	67 85       	ldd	r22, Z+15	; 0x0f
    3ec4:	70 89       	ldd	r23, Z+16	; 0x10
    3ec6:	04 23       	and	r16, r20
    3ec8:	15 23       	and	r17, r21
    3eca:	26 23       	and	r18, r22
    3ecc:	37 23       	and	r19, r23
    3ece:	01 2b       	or	r16, r17
    3ed0:	02 2b       	or	r16, r18
    3ed2:	03 2b       	or	r16, r19
    3ed4:	d1 f0       	breq	.+52     	; 0x3f0a <nrk_signal_unregister+0x76>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    3ed6:	80 95       	com	r24
    3ed8:	90 95       	com	r25
    3eda:	a0 95       	com	r26
    3edc:	b0 95       	com	r27
    3ede:	48 23       	and	r20, r24
    3ee0:	59 23       	and	r21, r25
    3ee2:	6a 23       	and	r22, r26
    3ee4:	7b 23       	and	r23, r27
    3ee6:	45 87       	std	Z+13, r20	; 0x0d
    3ee8:	56 87       	std	Z+14, r21	; 0x0e
    3eea:	67 87       	std	Z+15, r22	; 0x0f
    3eec:	70 8b       	std	Z+16, r23	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    3eee:	41 89       	ldd	r20, Z+17	; 0x11
    3ef0:	52 89       	ldd	r21, Z+18	; 0x12
    3ef2:	63 89       	ldd	r22, Z+19	; 0x13
    3ef4:	74 89       	ldd	r23, Z+20	; 0x14
    3ef6:	84 23       	and	r24, r20
    3ef8:	95 23       	and	r25, r21
    3efa:	a6 23       	and	r26, r22
    3efc:	b7 23       	and	r27, r23
    3efe:	81 8b       	std	Z+17, r24	; 0x11
    3f00:	92 8b       	std	Z+18, r25	; 0x12
    3f02:	a3 8b       	std	Z+19, r26	; 0x13
    3f04:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    3f06:	81 e0       	ldi	r24, 0x01	; 1
    3f08:	01 c0       	rjmp	.+2      	; 0x3f0c <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    3f0a:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    3f0c:	1f 91       	pop	r17
    3f0e:	0f 91       	pop	r16
    3f10:	08 95       	ret

00003f12 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{
    3f12:	28 2f       	mov	r18, r24

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    3f14:	40 91 72 07 	lds	r20, 0x0772
    3f18:	50 91 73 07 	lds	r21, 0x0773
    3f1c:	60 91 74 07 	lds	r22, 0x0774
    3f20:	70 91 75 07 	lds	r23, 0x0775
    3f24:	08 2e       	mov	r0, r24
    3f26:	04 c0       	rjmp	.+8      	; 0x3f30 <nrk_signal_register+0x1e>
    3f28:	76 95       	lsr	r23
    3f2a:	67 95       	ror	r22
    3f2c:	57 95       	ror	r21
    3f2e:	47 95       	ror	r20
    3f30:	0a 94       	dec	r0
    3f32:	d2 f7       	brpl	.-12     	; 0x3f28 <nrk_signal_register+0x16>
    3f34:	40 ff       	sbrs	r20, 0
    3f36:	1d c0       	rjmp	.+58     	; 0x3f72 <nrk_signal_register+0x60>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    3f38:	e0 91 8c 0b 	lds	r30, 0x0B8C
    3f3c:	f0 91 8d 0b 	lds	r31, 0x0B8D
    3f40:	81 e0       	ldi	r24, 0x01	; 1
    3f42:	90 e0       	ldi	r25, 0x00	; 0
    3f44:	a0 e0       	ldi	r26, 0x00	; 0
    3f46:	b0 e0       	ldi	r27, 0x00	; 0
    3f48:	04 c0       	rjmp	.+8      	; 0x3f52 <nrk_signal_register+0x40>
    3f4a:	88 0f       	add	r24, r24
    3f4c:	99 1f       	adc	r25, r25
    3f4e:	aa 1f       	adc	r26, r26
    3f50:	bb 1f       	adc	r27, r27
    3f52:	2a 95       	dec	r18
    3f54:	d2 f7       	brpl	.-12     	; 0x3f4a <nrk_signal_register+0x38>
    3f56:	45 85       	ldd	r20, Z+13	; 0x0d
    3f58:	56 85       	ldd	r21, Z+14	; 0x0e
    3f5a:	67 85       	ldd	r22, Z+15	; 0x0f
    3f5c:	70 89       	ldd	r23, Z+16	; 0x10
    3f5e:	84 2b       	or	r24, r20
    3f60:	95 2b       	or	r25, r21
    3f62:	a6 2b       	or	r26, r22
    3f64:	b7 2b       	or	r27, r23
    3f66:	85 87       	std	Z+13, r24	; 0x0d
    3f68:	96 87       	std	Z+14, r25	; 0x0e
    3f6a:	a7 87       	std	Z+15, r26	; 0x0f
    3f6c:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    3f6e:	81 e0       	ldi	r24, 0x01	; 1
    3f70:	08 95       	ret
	}
            
	return NRK_ERROR;
    3f72:	8f ef       	ldi	r24, 0xFF	; 255
}
    3f74:	08 95       	ret

00003f76 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    3f76:	cf 92       	push	r12
    3f78:	df 92       	push	r13
    3f7a:	ef 92       	push	r14
    3f7c:	ff 92       	push	r15
    3f7e:	cf 93       	push	r28
	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;
    uint8_t timer;

	sig_mask=SIG(sig_id);
    3f80:	c1 2c       	mov	r12, r1
    3f82:	d1 2c       	mov	r13, r1
    3f84:	76 01       	movw	r14, r12
    3f86:	c3 94       	inc	r12
    3f88:	04 c0       	rjmp	.+8      	; 0x3f92 <nrk_event_signal+0x1c>
    3f8a:	cc 0c       	add	r12, r12
    3f8c:	dd 1c       	adc	r13, r13
    3f8e:	ee 1c       	adc	r14, r14
    3f90:	ff 1c       	adc	r15, r15
    3f92:	8a 95       	dec	r24
    3f94:	d2 f7       	brpl	.-12     	; 0x3f8a <nrk_event_signal+0x14>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    3f96:	80 91 72 07 	lds	r24, 0x0772
    3f9a:	90 91 73 07 	lds	r25, 0x0773
    3f9e:	a0 91 74 07 	lds	r26, 0x0774
    3fa2:	b0 91 75 07 	lds	r27, 0x0775
    3fa6:	8c 21       	and	r24, r12
    3fa8:	9d 21       	and	r25, r13
    3faa:	ae 21       	and	r26, r14
    3fac:	bf 21       	and	r27, r15
    3fae:	89 2b       	or	r24, r25
    3fb0:	8a 2b       	or	r24, r26
    3fb2:	8b 2b       	or	r24, r27
    3fb4:	11 f4       	brne	.+4      	; 0x3fba <nrk_event_signal+0x44>
    3fb6:	81 e0       	ldi	r24, 0x01	; 1
    3fb8:	44 c0       	rjmp	.+136    	; 0x4042 <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    3fba:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
    3fbe:	e3 ea       	ldi	r30, 0xA3	; 163
    3fc0:	fa e0       	ldi	r31, 0x0A	; 10
    3fc2:	a5 ea       	ldi	r26, 0xA5	; 165
    3fc4:	ba e0       	ldi	r27, 0x0A	; 10

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    3fc6:	c0 e0       	ldi	r28, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3fc8:	83 e0       	ldi	r24, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    3fca:	90 81       	ld	r25, Z
    3fcc:	91 30       	cpi	r25, 0x01	; 1
    3fce:	b9 f4       	brne	.+46     	; 0x3ffe <nrk_event_signal+0x88>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    3fd0:	42 85       	ldd	r20, Z+10	; 0x0a
    3fd2:	53 85       	ldd	r21, Z+11	; 0x0b
    3fd4:	64 85       	ldd	r22, Z+12	; 0x0c
    3fd6:	75 85       	ldd	r23, Z+13	; 0x0d
    3fd8:	4c 21       	and	r20, r12
    3fda:	5d 21       	and	r21, r13
    3fdc:	6e 21       	and	r22, r14
    3fde:	7f 21       	and	r23, r15
    3fe0:	45 2b       	or	r20, r21
    3fe2:	46 2b       	or	r20, r22
    3fe4:	47 2b       	or	r20, r23
    3fe6:	59 f0       	breq	.+22     	; 0x3ffe <nrk_event_signal+0x88>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3fe8:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    3fea:	16 86       	std	Z+14, r1	; 0x0e
    3fec:	17 86       	std	Z+15, r1	; 0x0f
    3fee:	10 8a       	std	Z+16, r1	; 0x10
    3ff0:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    3ff2:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    3ff4:	c2 86       	std	Z+10, r12	; 0x0a
    3ff6:	d3 86       	std	Z+11, r13	; 0x0b
    3ff8:	e4 86       	std	Z+12, r14	; 0x0c
    3ffa:	f5 86       	std	Z+13, r15	; 0x0d
					event_occured=1;
    3ffc:	c1 e0       	ldi	r28, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    3ffe:	90 81       	ld	r25, Z
    4000:	92 30       	cpi	r25, 0x02	; 2
    4002:	a1 f4       	brne	.+40     	; 0x402c <nrk_event_signal+0xb6>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    4004:	42 85       	ldd	r20, Z+10	; 0x0a
    4006:	53 85       	ldd	r21, Z+11	; 0x0b
    4008:	64 85       	ldd	r22, Z+12	; 0x0c
    400a:	75 85       	ldd	r23, Z+13	; 0x0d
    400c:	4c 15       	cp	r20, r12
    400e:	5d 05       	cpc	r21, r13
    4010:	6e 05       	cpc	r22, r14
    4012:	7f 05       	cpc	r23, r15
    4014:	59 f4       	brne	.+22     	; 0x402c <nrk_event_signal+0xb6>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4016:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    4018:	16 86       	std	Z+14, r1	; 0x0e
    401a:	17 86       	std	Z+15, r1	; 0x0f
    401c:	10 8a       	std	Z+16, r1	; 0x10
    401e:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    4020:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    4022:	12 86       	std	Z+10, r1	; 0x0a
    4024:	13 86       	std	Z+11, r1	; 0x0b
    4026:	14 86       	std	Z+12, r1	; 0x0c
    4028:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    402a:	c1 e0       	ldi	r28, 0x01	; 1
    402c:	bb 96       	adiw	r30, 0x2b	; 43
    402e:	9b 96       	adiw	r26, 0x2b	; 43
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4030:	9b e0       	ldi	r25, 0x0B	; 11
    4032:	ea 37       	cpi	r30, 0x7A	; 122
    4034:	f9 07       	cpc	r31, r25
    4036:	49 f6       	brne	.-110    	; 0x3fca <nrk_event_signal+0x54>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    4038:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>
	if(event_occured)
    403c:	c1 11       	cpse	r28, r1
    403e:	05 c0       	rjmp	.+10     	; 0x404a <nrk_event_signal+0xd4>
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    4040:	82 e0       	ldi	r24, 0x02	; 2
    4042:	0e 94 4a 1b 	call	0x3694	; 0x3694 <_nrk_errno_set>
	return NRK_ERROR;
    4046:	8f ef       	ldi	r24, 0xFF	; 255
    4048:	01 c0       	rjmp	.+2      	; 0x404c <nrk_event_signal+0xd6>
            			_nrk_set_next_wakeup (timer);
			}	
		else
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
    404a:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    404c:	cf 91       	pop	r28
    404e:	ff 90       	pop	r15
    4050:	ef 90       	pop	r14
    4052:	df 90       	pop	r13
    4054:	cf 90       	pop	r12
    4056:	08 95       	ret

00004058 <nrk_event_wait>:


uint32_t nrk_event_wait(uint32_t event_mask)
{
    4058:	0f 93       	push	r16
    405a:	1f 93       	push	r17

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    405c:	e0 91 8c 0b 	lds	r30, 0x0B8C
    4060:	f0 91 8d 0b 	lds	r31, 0x0B8D
    4064:	05 85       	ldd	r16, Z+13	; 0x0d
    4066:	16 85       	ldd	r17, Z+14	; 0x0e
    4068:	27 85       	ldd	r18, Z+15	; 0x0f
    406a:	30 89       	ldd	r19, Z+16	; 0x10
    406c:	06 23       	and	r16, r22
    406e:	17 23       	and	r17, r23
    4070:	28 23       	and	r18, r24
    4072:	39 23       	and	r19, r25
    4074:	01 15       	cp	r16, r1
    4076:	11 05       	cpc	r17, r1
    4078:	21 05       	cpc	r18, r1
    407a:	31 05       	cpc	r19, r1
    407c:	11 f1       	breq	.+68     	; 0x40c2 <nrk_event_wait+0x6a>
    407e:	dc 01       	movw	r26, r24
    4080:	cb 01       	movw	r24, r22
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    4082:	81 8b       	std	Z+17, r24	; 0x11
    4084:	92 8b       	std	Z+18, r25	; 0x12
    4086:	a3 8b       	std	Z+19, r26	; 0x13
    4088:	b4 8b       	std	Z+20, r27	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    408a:	21 e0       	ldi	r18, 0x01	; 1
    408c:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    408e:	00 90 7c 0b 	lds	r0, 0x0B7C
    4092:	04 c0       	rjmp	.+8      	; 0x409c <nrk_event_wait+0x44>
    4094:	b6 95       	lsr	r27
    4096:	a7 95       	ror	r26
    4098:	97 95       	ror	r25
    409a:	87 95       	ror	r24
    409c:	0a 94       	dec	r0
    409e:	d2 f7       	brpl	.-12     	; 0x4094 <nrk_event_wait+0x3c>
    40a0:	80 ff       	sbrs	r24, 0
    40a2:	03 c0       	rjmp	.+6      	; 0x40aa <nrk_event_wait+0x52>
		nrk_wait_until_nw();
    40a4:	0e 94 06 24 	call	0x480c	; 0x480c <nrk_wait_until_nw>
    40a8:	04 c0       	rjmp	.+8      	; 0x40b2 <nrk_event_wait+0x5a>
	else
		nrk_wait_until_ticks(0);
    40aa:	80 e0       	ldi	r24, 0x00	; 0
    40ac:	90 e0       	ldi	r25, 0x00	; 0
    40ae:	0e 94 d7 23 	call	0x47ae	; 0x47ae <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    40b2:	e0 91 8c 0b 	lds	r30, 0x0B8C
    40b6:	f0 91 8d 0b 	lds	r31, 0x0B8D
    40ba:	01 89       	ldd	r16, Z+17	; 0x11
    40bc:	12 89       	ldd	r17, Z+18	; 0x12
    40be:	23 89       	ldd	r18, Z+19	; 0x13
    40c0:	34 89       	ldd	r19, Z+20	; 0x14
}
    40c2:	c9 01       	movw	r24, r18
    40c4:	b8 01       	movw	r22, r16
    40c6:	1f 91       	pop	r17
    40c8:	0f 91       	pop	r16
    40ca:	08 95       	ret

000040cc <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
    40cc:	90 91 8b 0b 	lds	r25, 0x0B8B
    40d0:	91 11       	cpse	r25, r1
    40d2:	1d c0       	rjmp	.+58     	; 0x410e <nrk_sem_create+0x42>
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
		{
		   if(nrk_sem_list[i].count==-1) break;
    40d4:	90 91 75 0b 	lds	r25, 0x0B75
    40d8:	9f 3f       	cpi	r25, 0xFF	; 255
    40da:	31 f0       	breq	.+12     	; 0x40e8 <nrk_sem_create+0x1c>
    40dc:	90 91 78 0b 	lds	r25, 0x0B78
    40e0:	9f 3f       	cpi	r25, 0xFF	; 255
    40e2:	21 f0       	breq	.+8      	; 0x40ec <nrk_sem_create+0x20>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    40e4:	e2 e0       	ldi	r30, 0x02	; 2
    40e6:	03 c0       	rjmp	.+6      	; 0x40ee <nrk_sem_create+0x22>
		{
		   if(nrk_sem_list[i].count==-1) break;
    40e8:	e0 e0       	ldi	r30, 0x00	; 0
    40ea:	01 c0       	rjmp	.+2      	; 0x40ee <nrk_sem_create+0x22>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    40ec:	e1 e0       	ldi	r30, 0x01	; 1
		{
		   if(nrk_sem_list[i].count==-1) break;
		}
	                                              
	nrk_sem_list[i].value=count;
    40ee:	f0 e0       	ldi	r31, 0x00	; 0
    40f0:	9f 01       	movw	r18, r30
    40f2:	22 0f       	add	r18, r18
    40f4:	33 1f       	adc	r19, r19
    40f6:	e2 0f       	add	r30, r18
    40f8:	f3 1f       	adc	r31, r19
    40fa:	eb 58       	subi	r30, 0x8B	; 139
    40fc:	f4 4f       	sbci	r31, 0xF4	; 244
    40fe:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[i].count=count;
    4100:	80 83       	st	Z, r24
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
    4102:	61 83       	std	Z+1, r22	; 0x01
	_nrk_resource_cnt++;
    4104:	81 e0       	ldi	r24, 0x01	; 1
    4106:	80 93 8b 0b 	sts	0x0B8B, r24
	return	&nrk_sem_list[i];
    410a:	cf 01       	movw	r24, r30
    410c:	08 95       	ret

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
    410e:	80 e0       	ldi	r24, 0x00	; 0
    4110:	90 e0       	ldi	r25, 0x00	; 0
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    4112:	08 95       	ret

00004114 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    4114:	2b e0       	ldi	r18, 0x0B	; 11
    4116:	85 37       	cpi	r24, 0x75	; 117
    4118:	92 07       	cpc	r25, r18
    411a:	29 f0       	breq	.+10     	; 0x4126 <nrk_get_resource_index+0x12>
    411c:	88 57       	subi	r24, 0x78	; 120
    411e:	9b 40       	sbci	r25, 0x0B	; 11
    4120:	21 f4       	brne	.+8      	; 0x412a <nrk_get_resource_index+0x16>
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    4122:	81 e0       	ldi	r24, 0x01	; 1
    4124:	08 95       	ret
    4126:	80 e0       	ldi	r24, 0x00	; 0
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
    4128:	08 95       	ret
	return NRK_ERROR;
    412a:	8f ef       	ldi	r24, 0xFF	; 255
}
    412c:	08 95       	ret

0000412e <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    412e:	0e 94 8a 20 	call	0x4114	; 0x4114 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4132:	8f 3f       	cpi	r24, 0xFF	; 255
    4134:	11 f4       	brne	.+4      	; 0x413a <nrk_sem_query+0xc>
    4136:	81 e0       	ldi	r24, 0x01	; 1
    4138:	02 c0       	rjmp	.+4      	; 0x413e <nrk_sem_query+0x10>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    413a:	82 30       	cpi	r24, 0x02	; 2
    413c:	21 f4       	brne	.+8      	; 0x4146 <nrk_sem_query+0x18>
    413e:	0e 94 4a 1b 	call	0x3694	; 0x3694 <_nrk_errno_set>
    4142:	8f ef       	ldi	r24, 0xFF	; 255
    4144:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    4146:	99 27       	eor	r25, r25
    4148:	87 fd       	sbrc	r24, 7
    414a:	90 95       	com	r25
    414c:	fc 01       	movw	r30, r24
    414e:	ee 0f       	add	r30, r30
    4150:	ff 1f       	adc	r31, r31
    4152:	8e 0f       	add	r24, r30
    4154:	9f 1f       	adc	r25, r31
    4156:	fc 01       	movw	r30, r24
    4158:	eb 58       	subi	r30, 0x8B	; 139
    415a:	f4 4f       	sbci	r31, 0xF4	; 244
    415c:	82 81       	ldd	r24, Z+2	; 0x02
}
    415e:	08 95       	ret

00004160 <nrk_sem_pend>:



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    4160:	ef 92       	push	r14
    4162:	ff 92       	push	r15
    4164:	0f 93       	push	r16
    4166:	1f 93       	push	r17
    4168:	cf 93       	push	r28
    416a:	df 93       	push	r29
    416c:	1f 92       	push	r1
    416e:	cd b7       	in	r28, 0x3d	; 61
    4170:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    4172:	0e 94 8a 20 	call	0x4114	; 0x4114 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4176:	8f 3f       	cpi	r24, 0xFF	; 255
    4178:	11 f4       	brne	.+4      	; 0x417e <nrk_sem_pend+0x1e>
    417a:	81 e0       	ldi	r24, 0x01	; 1
    417c:	02 c0       	rjmp	.+4      	; 0x4182 <nrk_sem_pend+0x22>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    417e:	82 30       	cpi	r24, 0x02	; 2
    4180:	21 f4       	brne	.+8      	; 0x418a <nrk_sem_pend+0x2a>
    4182:	0e 94 4a 1b 	call	0x3694	; 0x3694 <_nrk_errno_set>
    4186:	8f ef       	ldi	r24, 0xFF	; 255
    4188:	41 c0       	rjmp	.+130    	; 0x420c <__stack+0xd>
	
	nrk_int_disable();
    418a:	89 83       	std	Y+1, r24	; 0x01
    418c:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    4190:	89 81       	ldd	r24, Y+1	; 0x01
    4192:	e8 2e       	mov	r14, r24
    4194:	ff 24       	eor	r15, r15
    4196:	e7 fc       	sbrc	r14, 7
    4198:	f0 94       	com	r15
    419a:	87 01       	movw	r16, r14
    419c:	00 0f       	add	r16, r16
    419e:	11 1f       	adc	r17, r17
    41a0:	f8 01       	movw	r30, r16
    41a2:	ee 0d       	add	r30, r14
    41a4:	ff 1d       	adc	r31, r15
    41a6:	eb 58       	subi	r30, 0x8B	; 139
    41a8:	f4 4f       	sbci	r31, 0xF4	; 244
    41aa:	92 81       	ldd	r25, Z+2	; 0x02
    41ac:	91 11       	cpse	r25, r1
    41ae:	16 c0       	rjmp	.+44     	; 0x41dc <nrk_sem_pend+0x7c>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    41b0:	e0 91 8c 0b 	lds	r30, 0x0B8C
    41b4:	f0 91 8d 0b 	lds	r31, 0x0B8D
    41b8:	97 81       	ldd	r25, Z+7	; 0x07
    41ba:	92 60       	ori	r25, 0x02	; 2
    41bc:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    41be:	99 27       	eor	r25, r25
    41c0:	87 fd       	sbrc	r24, 7
    41c2:	90 95       	com	r25
    41c4:	a9 2f       	mov	r26, r25
    41c6:	b9 2f       	mov	r27, r25
    41c8:	81 8b       	std	Z+17, r24	; 0x11
    41ca:	92 8b       	std	Z+18, r25	; 0x12
    41cc:	a3 8b       	std	Z+19, r26	; 0x13
    41ce:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    41d0:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    41d4:	80 e0       	ldi	r24, 0x00	; 0
    41d6:	90 e0       	ldi	r25, 0x00	; 0
    41d8:	0e 94 d7 23 	call	0x47ae	; 0x47ae <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    41dc:	0e 0d       	add	r16, r14
    41de:	1f 1d       	adc	r17, r15
    41e0:	d8 01       	movw	r26, r16
    41e2:	ab 58       	subi	r26, 0x8B	; 139
    41e4:	b4 4f       	sbci	r27, 0xF4	; 244
    41e6:	12 96       	adiw	r26, 0x02	; 2
    41e8:	8c 91       	ld	r24, X
    41ea:	12 97       	sbiw	r26, 0x02	; 2
    41ec:	81 50       	subi	r24, 0x01	; 1
    41ee:	12 96       	adiw	r26, 0x02	; 2
    41f0:	8c 93       	st	X, r24
    41f2:	12 97       	sbiw	r26, 0x02	; 2
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    41f4:	e0 91 8c 0b 	lds	r30, 0x0B8C
    41f8:	f0 91 8d 0b 	lds	r31, 0x0B8D
    41fc:	11 96       	adiw	r26, 0x01	; 1
    41fe:	8c 91       	ld	r24, X
    4200:	83 87       	std	Z+11, r24	; 0x0b
	nrk_cur_task_TCB->elevated_prio_flag=1;
    4202:	81 e0       	ldi	r24, 0x01	; 1
    4204:	84 83       	std	Z+4, r24	; 0x04
	nrk_int_enable();
    4206:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>

	return NRK_OK;
    420a:	81 e0       	ldi	r24, 0x01	; 1
}
    420c:	0f 90       	pop	r0
    420e:	df 91       	pop	r29
    4210:	cf 91       	pop	r28
    4212:	1f 91       	pop	r17
    4214:	0f 91       	pop	r16
    4216:	ff 90       	pop	r15
    4218:	ef 90       	pop	r14
    421a:	08 95       	ret

0000421c <nrk_sem_post>:



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    421c:	0f 93       	push	r16
    421e:	1f 93       	push	r17
    4220:	cf 93       	push	r28
    4222:	df 93       	push	r29
    4224:	1f 92       	push	r1
    4226:	cd b7       	in	r28, 0x3d	; 61
    4228:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    422a:	0e 94 8a 20 	call	0x4114	; 0x4114 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    422e:	8f 3f       	cpi	r24, 0xFF	; 255
    4230:	11 f4       	brne	.+4      	; 0x4236 <nrk_sem_post+0x1a>
    4232:	81 e0       	ldi	r24, 0x01	; 1
    4234:	02 c0       	rjmp	.+4      	; 0x423a <nrk_sem_post+0x1e>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    4236:	82 30       	cpi	r24, 0x02	; 2
    4238:	21 f4       	brne	.+8      	; 0x4242 <nrk_sem_post+0x26>
    423a:	0e 94 4a 1b 	call	0x3694	; 0x3694 <_nrk_errno_set>
    423e:	8f ef       	ldi	r24, 0xFF	; 255
    4240:	44 c0       	rjmp	.+136    	; 0x42ca <nrk_sem_post+0xae>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    4242:	48 2f       	mov	r20, r24
    4244:	55 27       	eor	r21, r21
    4246:	47 fd       	sbrc	r20, 7
    4248:	50 95       	com	r21
    424a:	9a 01       	movw	r18, r20
    424c:	22 0f       	add	r18, r18
    424e:	33 1f       	adc	r19, r19
    4250:	24 0f       	add	r18, r20
    4252:	35 1f       	adc	r19, r21
    4254:	89 01       	movw	r16, r18
    4256:	0b 58       	subi	r16, 0x8B	; 139
    4258:	14 4f       	sbci	r17, 0xF4	; 244
    425a:	f8 01       	movw	r30, r16
    425c:	22 81       	ldd	r18, Z+2	; 0x02
    425e:	90 81       	ld	r25, Z
    4260:	29 17       	cp	r18, r25
    4262:	94 f5       	brge	.+100    	; 0x42c8 <nrk_sem_post+0xac>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    4264:	89 83       	std	Y+1, r24	; 0x01
    4266:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>

		nrk_sem_list[id].value++;
    426a:	f8 01       	movw	r30, r16
    426c:	92 81       	ldd	r25, Z+2	; 0x02
    426e:	9f 5f       	subi	r25, 0xFF	; 255
    4270:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    4272:	e0 91 8c 0b 	lds	r30, 0x0B8C
    4276:	f0 91 8d 0b 	lds	r31, 0x0B8D
    427a:	14 82       	std	Z+4, r1	; 0x04
    427c:	e3 ea       	ldi	r30, 0xA3	; 163
    427e:	fa e0       	ldi	r31, 0x0A	; 10

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    4280:	89 81       	ldd	r24, Y+1	; 0x01
    4282:	99 27       	eor	r25, r25
    4284:	87 fd       	sbrc	r24, 7
    4286:	90 95       	com	r25
    4288:	a9 2f       	mov	r26, r25
    428a:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    428c:	23 e0       	ldi	r18, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    428e:	30 81       	ld	r19, Z
    4290:	32 30       	cpi	r19, 0x02	; 2
    4292:	99 f4       	brne	.+38     	; 0x42ba <nrk_sem_post+0x9e>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    4294:	42 85       	ldd	r20, Z+10	; 0x0a
    4296:	53 85       	ldd	r21, Z+11	; 0x0b
    4298:	64 85       	ldd	r22, Z+12	; 0x0c
    429a:	75 85       	ldd	r23, Z+13	; 0x0d
    429c:	48 17       	cp	r20, r24
    429e:	59 07       	cpc	r21, r25
    42a0:	6a 07       	cpc	r22, r26
    42a2:	7b 07       	cpc	r23, r27
    42a4:	51 f4       	brne	.+20     	; 0x42ba <nrk_sem_post+0x9e>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    42a6:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    42a8:	16 86       	std	Z+14, r1	; 0x0e
    42aa:	17 86       	std	Z+15, r1	; 0x0f
    42ac:	10 8a       	std	Z+16, r1	; 0x10
    42ae:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    42b0:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    42b2:	12 86       	std	Z+10, r1	; 0x0a
    42b4:	13 86       	std	Z+11, r1	; 0x0b
    42b6:	14 86       	std	Z+12, r1	; 0x0c
    42b8:	15 86       	std	Z+13, r1	; 0x0d
    42ba:	bb 96       	adiw	r30, 0x2b	; 43
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    42bc:	3b e0       	ldi	r19, 0x0B	; 11
    42be:	ea 37       	cpi	r30, 0x7A	; 122
    42c0:	f3 07       	cpc	r31, r19
    42c2:	29 f7       	brne	.-54     	; 0x428e <nrk_sem_post+0x72>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    42c4:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>
	}
		
return NRK_OK;
    42c8:	81 e0       	ldi	r24, 0x01	; 1
}
    42ca:	0f 90       	pop	r0
    42cc:	df 91       	pop	r29
    42ce:	cf 91       	pop	r28
    42d0:	1f 91       	pop	r17
    42d2:	0f 91       	pop	r16
    42d4:	08 95       	ret

000042d6 <nrk_sem_delete>:

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    42d6:	0e 94 8a 20 	call	0x4114	; 0x4114 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    42da:	8f 3f       	cpi	r24, 0xFF	; 255
    42dc:	11 f4       	brne	.+4      	; 0x42e2 <nrk_sem_delete+0xc>
    42de:	81 e0       	ldi	r24, 0x01	; 1
    42e0:	02 c0       	rjmp	.+4      	; 0x42e6 <nrk_sem_delete+0x10>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    42e2:	82 30       	cpi	r24, 0x02	; 2
    42e4:	21 f4       	brne	.+8      	; 0x42ee <nrk_sem_delete+0x18>
    42e6:	0e 94 4a 1b 	call	0x3694	; 0x3694 <_nrk_errno_set>
    42ea:	8f ef       	ldi	r24, 0xFF	; 255
    42ec:	08 95       	ret

	nrk_sem_list[id].count=-1;
    42ee:	99 27       	eor	r25, r25
    42f0:	87 fd       	sbrc	r24, 7
    42f2:	90 95       	com	r25
    42f4:	fc 01       	movw	r30, r24
    42f6:	ee 0f       	add	r30, r30
    42f8:	ff 1f       	adc	r31, r31
    42fa:	8e 0f       	add	r24, r30
    42fc:	9f 1f       	adc	r25, r31
    42fe:	fc 01       	movw	r30, r24
    4300:	eb 58       	subi	r30, 0x8B	; 139
    4302:	f4 4f       	sbci	r31, 0xF4	; 244
    4304:	8f ef       	ldi	r24, 0xFF	; 255
    4306:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    4308:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    430a:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    430c:	80 91 8b 0b 	lds	r24, 0x0B8B
    4310:	81 50       	subi	r24, 0x01	; 1
    4312:	80 93 8b 0b 	sts	0x0B8B, r24
return NRK_OK;
    4316:	81 e0       	ldi	r24, 0x01	; 1
}
    4318:	08 95       	ret

0000431a <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    431a:	e0 91 81 0b 	lds	r30, 0x0B81
    431e:	f0 91 82 0b 	lds	r31, 0x0B82
}
    4322:	80 81       	ld	r24, Z
    4324:	08 95       	ret

00004326 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    4326:	e0 91 81 0b 	lds	r30, 0x0B81
    432a:	f0 91 82 0b 	lds	r31, 0x0B82
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    432e:	30 97       	sbiw	r30, 0x00	; 0
    4330:	21 f0       	breq	.+8      	; 0x433a <nrk_print_readyQ+0x14>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    4332:	03 80       	ldd	r0, Z+3	; 0x03
    4334:	f4 81       	ldd	r31, Z+4	; 0x04
    4336:	e0 2d       	mov	r30, r0
    4338:	fa cf       	rjmp	.-12     	; 0x432e <nrk_print_readyQ+0x8>
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    433a:	08 95       	ret

0000433c <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    433c:	af 92       	push	r10
    433e:	bf 92       	push	r11
    4340:	cf 92       	push	r12
    4342:	df 92       	push	r13
    4344:	ef 92       	push	r14
    4346:	ff 92       	push	r15
    4348:	0f 93       	push	r16
    434a:	1f 93       	push	r17
    434c:	cf 93       	push	r28
    434e:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    4350:	e0 91 9a 0a 	lds	r30, 0x0A9A
    4354:	f0 91 9b 0a 	lds	r31, 0x0A9B
    4358:	30 97       	sbiw	r30, 0x00	; 0
    435a:	09 f4       	brne	.+2      	; 0x435e <nrk_add_to_readyQ+0x22>
    435c:	94 c0       	rjmp	.+296    	; 0x4486 <nrk_add_to_readyQ+0x14a>
    {
        return;
    }


    NextNode = _head_node;
    435e:	00 91 81 0b 	lds	r16, 0x0B81
    4362:	10 91 82 0b 	lds	r17, 0x0B82
    CurNode = _free_node;

    if (_head_node != NULL)
    4366:	01 15       	cp	r16, r1
    4368:	11 05       	cpc	r17, r1
    436a:	09 f4       	brne	.+2      	; 0x436e <nrk_add_to_readyQ+0x32>
    436c:	4c c0       	rjmp	.+152    	; 0x4406 <nrk_add_to_readyQ+0xca>
    436e:	d8 01       	movw	r26, r16
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    4370:	4b e2       	ldi	r20, 0x2B	; 43
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    4372:	58 2f       	mov	r21, r24
    4374:	54 03       	mulsu	r21, r20
    4376:	90 01       	movw	r18, r0
    4378:	11 24       	eor	r1, r1
    437a:	24 56       	subi	r18, 0x64	; 100
    437c:	35 4f       	sbci	r19, 0xF5	; 245
    437e:	79 01       	movw	r14, r18
    4380:	9a e0       	ldi	r25, 0x0A	; 10
    4382:	e9 0e       	add	r14, r25
    4384:	f1 1c       	adc	r15, r1
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    4386:	69 01       	movw	r12, r18
    4388:	c4 e0       	ldi	r28, 0x04	; 4
    438a:	cc 0e       	add	r12, r28
    438c:	d1 1c       	adc	r13, r1
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    438e:	59 01       	movw	r10, r18
    4390:	db e0       	ldi	r29, 0x0B	; 11
    4392:	ad 0e       	add	r10, r29
    4394:	b1 1c       	adc	r11, r1
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    4396:	2c 91       	ld	r18, X
    4398:	30 e0       	ldi	r19, 0x00	; 0
    439a:	42 9f       	mul	r20, r18
    439c:	b0 01       	movw	r22, r0
    439e:	43 9f       	mul	r20, r19
    43a0:	70 0d       	add	r23, r0
    43a2:	11 24       	eor	r1, r1
    43a4:	64 56       	subi	r22, 0x64	; 100
    43a6:	75 4f       	sbci	r23, 0xF5	; 245
    43a8:	eb 01       	movw	r28, r22
    43aa:	9c 81       	ldd	r25, Y+4	; 0x04
    43ac:	99 23       	and	r25, r25
    43ae:	29 f0       	breq	.+10     	; 0x43ba <nrk_add_to_readyQ+0x7e>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    43b0:	5b 85       	ldd	r21, Y+11	; 0x0b
    43b2:	e7 01       	movw	r28, r14
    43b4:	98 81       	ld	r25, Y
    43b6:	59 17       	cp	r21, r25
    43b8:	40 f1       	brcs	.+80     	; 0x440a <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    43ba:	e6 01       	movw	r28, r12
    43bc:	98 81       	ld	r25, Y
    43be:	99 23       	and	r25, r25
    43c0:	69 f0       	breq	.+26     	; 0x43dc <nrk_add_to_readyQ+0xa0>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    43c2:	42 9f       	mul	r20, r18
    43c4:	b0 01       	movw	r22, r0
    43c6:	43 9f       	mul	r20, r19
    43c8:	70 0d       	add	r23, r0
    43ca:	11 24       	eor	r1, r1
    43cc:	64 56       	subi	r22, 0x64	; 100
    43ce:	75 4f       	sbci	r23, 0xF5	; 245
    43d0:	eb 01       	movw	r28, r22
    43d2:	5a 85       	ldd	r21, Y+10	; 0x0a
    43d4:	e5 01       	movw	r28, r10
    43d6:	98 81       	ld	r25, Y
    43d8:	59 17       	cp	r21, r25
    43da:	b8 f0       	brcs	.+46     	; 0x440a <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    43dc:	42 9f       	mul	r20, r18
    43de:	b0 01       	movw	r22, r0
    43e0:	43 9f       	mul	r20, r19
    43e2:	70 0d       	add	r23, r0
    43e4:	11 24       	eor	r1, r1
    43e6:	9b 01       	movw	r18, r22
    43e8:	24 56       	subi	r18, 0x64	; 100
    43ea:	35 4f       	sbci	r19, 0xF5	; 245
    43ec:	e9 01       	movw	r28, r18
    43ee:	2a 85       	ldd	r18, Y+10	; 0x0a
    43f0:	e7 01       	movw	r28, r14
    43f2:	98 81       	ld	r25, Y
    43f4:	29 17       	cp	r18, r25
    43f6:	48 f0       	brcs	.+18     	; 0x440a <nrk_add_to_readyQ+0xce>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    43f8:	13 96       	adiw	r26, 0x03	; 3
    43fa:	0d 90       	ld	r0, X+
    43fc:	bc 91       	ld	r27, X
    43fe:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    4400:	10 97       	sbiw	r26, 0x00	; 0
    4402:	49 f6       	brne	.-110    	; 0x4396 <nrk_add_to_readyQ+0x5a>
    4404:	02 c0       	rjmp	.+4      	; 0x440a <nrk_add_to_readyQ+0xce>
    4406:	a0 e0       	ldi	r26, 0x00	; 0
    4408:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    440a:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    440c:	c3 81       	ldd	r28, Z+3	; 0x03
    440e:	d4 81       	ldd	r29, Z+4	; 0x04
    4410:	d0 93 9b 0a 	sts	0x0A9B, r29
    4414:	c0 93 9a 0a 	sts	0x0A9A, r28

    if (NextNode == _head_node)
    4418:	a0 17       	cp	r26, r16
    441a:	b1 07       	cpc	r27, r17
    441c:	b1 f4       	brne	.+44     	; 0x444a <nrk_add_to_readyQ+0x10e>
    {
        //at start
        if (_head_node != NULL)
    441e:	10 97       	sbiw	r26, 0x00	; 0
    4420:	49 f0       	breq	.+18     	; 0x4434 <nrk_add_to_readyQ+0xf8>
        {
            CurNode->Next = _head_node;
    4422:	b4 83       	std	Z+4, r27	; 0x04
    4424:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    4426:	12 82       	std	Z+2, r1	; 0x02
    4428:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    442a:	12 96       	adiw	r26, 0x02	; 2
    442c:	fc 93       	st	X, r31
    442e:	ee 93       	st	-X, r30
    4430:	11 97       	sbiw	r26, 0x01	; 1
    4432:	06 c0       	rjmp	.+12     	; 0x4440 <nrk_add_to_readyQ+0x104>
        }
        else
        {
            CurNode->Next = NULL;
    4434:	14 82       	std	Z+4, r1	; 0x04
    4436:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    4438:	12 82       	std	Z+2, r1	; 0x02
    443a:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    443c:	fa 83       	std	Y+2, r31	; 0x02
    443e:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    4440:	f0 93 82 0b 	sts	0x0B82, r31
    4444:	e0 93 81 0b 	sts	0x0B81, r30
    4448:	1e c0       	rjmp	.+60     	; 0x4486 <nrk_add_to_readyQ+0x14a>

    }
    else
    {
        if (NextNode != _free_node)
    444a:	ac 17       	cp	r26, r28
    444c:	bd 07       	cpc	r27, r29
    444e:	79 f0       	breq	.+30     	; 0x446e <nrk_add_to_readyQ+0x132>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    4450:	11 96       	adiw	r26, 0x01	; 1
    4452:	8d 91       	ld	r24, X+
    4454:	9c 91       	ld	r25, X
    4456:	12 97       	sbiw	r26, 0x02	; 2
    4458:	92 83       	std	Z+2, r25	; 0x02
    445a:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    445c:	b4 83       	std	Z+4, r27	; 0x04
    445e:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    4460:	11 96       	adiw	r26, 0x01	; 1
    4462:	cd 91       	ld	r28, X+
    4464:	dc 91       	ld	r29, X
    4466:	12 97       	sbiw	r26, 0x02	; 2
    4468:	fc 83       	std	Y+4, r31	; 0x04
    446a:	eb 83       	std	Y+3, r30	; 0x03
    446c:	08 c0       	rjmp	.+16     	; 0x447e <nrk_add_to_readyQ+0x142>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    446e:	14 82       	std	Z+4, r1	; 0x04
    4470:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    4472:	11 96       	adiw	r26, 0x01	; 1
    4474:	8d 91       	ld	r24, X+
    4476:	9c 91       	ld	r25, X
    4478:	12 97       	sbiw	r26, 0x02	; 2
    447a:	92 83       	std	Z+2, r25	; 0x02
    447c:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    447e:	12 96       	adiw	r26, 0x02	; 2
    4480:	fc 93       	st	X, r31
    4482:	ee 93       	st	-X, r30
    4484:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    4486:	df 91       	pop	r29
    4488:	cf 91       	pop	r28
    448a:	1f 91       	pop	r17
    448c:	0f 91       	pop	r16
    448e:	ff 90       	pop	r15
    4490:	ef 90       	pop	r14
    4492:	df 90       	pop	r13
    4494:	cf 90       	pop	r12
    4496:	bf 90       	pop	r11
    4498:	af 90       	pop	r10
    449a:	08 95       	ret

0000449c <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    449c:	cf 93       	push	r28
    449e:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    44a0:	e0 91 81 0b 	lds	r30, 0x0B81
    44a4:	f0 91 82 0b 	lds	r31, 0x0B82
    44a8:	30 97       	sbiw	r30, 0x00	; 0
    44aa:	09 f4       	brne	.+2      	; 0x44ae <nrk_rem_from_readyQ+0x12>
    44ac:	44 c0       	rjmp	.+136    	; 0x4536 <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    44ae:	99 27       	eor	r25, r25
    44b0:	87 fd       	sbrc	r24, 7
    44b2:	90 95       	com	r25
    44b4:	20 81       	ld	r18, Z
    44b6:	30 e0       	ldi	r19, 0x00	; 0
    44b8:	28 17       	cp	r18, r24
    44ba:	39 07       	cpc	r19, r25
    44bc:	81 f4       	brne	.+32     	; 0x44de <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    44be:	a3 81       	ldd	r26, Z+3	; 0x03
    44c0:	b4 81       	ldd	r27, Z+4	; 0x04
    44c2:	b0 93 82 0b 	sts	0x0B82, r27
    44c6:	a0 93 81 0b 	sts	0x0B81, r26
        _head_node->Prev = NULL;
    44ca:	12 96       	adiw	r26, 0x02	; 2
    44cc:	1c 92       	st	X, r1
    44ce:	1e 92       	st	-X, r1
    44d0:	11 97       	sbiw	r26, 0x01	; 1
    44d2:	18 c0       	rjmp	.+48     	; 0x4504 <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    44d4:	03 80       	ldd	r0, Z+3	; 0x03
    44d6:	f4 81       	ldd	r31, Z+4	; 0x04
    44d8:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    44da:	30 97       	sbiw	r30, 0x00	; 0
    44dc:	61 f1       	breq	.+88     	; 0x4536 <nrk_rem_from_readyQ+0x9a>
    44de:	20 81       	ld	r18, Z
    44e0:	30 e0       	ldi	r19, 0x00	; 0
    44e2:	28 17       	cp	r18, r24
    44e4:	39 07       	cpc	r19, r25
    44e6:	b1 f7       	brne	.-20     	; 0x44d4 <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    44e8:	c1 81       	ldd	r28, Z+1	; 0x01
    44ea:	d2 81       	ldd	r29, Z+2	; 0x02
    44ec:	83 81       	ldd	r24, Z+3	; 0x03
    44ee:	94 81       	ldd	r25, Z+4	; 0x04
    44f0:	9c 83       	std	Y+4, r25	; 0x04
    44f2:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    44f4:	a3 81       	ldd	r26, Z+3	; 0x03
    44f6:	b4 81       	ldd	r27, Z+4	; 0x04
    44f8:	10 97       	sbiw	r26, 0x00	; 0
    44fa:	21 f0       	breq	.+8      	; 0x4504 <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    44fc:	12 96       	adiw	r26, 0x02	; 2
    44fe:	dc 93       	st	X, r29
    4500:	ce 93       	st	-X, r28
    4502:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    4504:	a0 91 9a 0a 	lds	r26, 0x0A9A
    4508:	b0 91 9b 0a 	lds	r27, 0x0A9B
    450c:	10 97       	sbiw	r26, 0x00	; 0
    450e:	39 f4       	brne	.+14     	; 0x451e <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    4510:	f0 93 9b 0a 	sts	0x0A9B, r31
    4514:	e0 93 9a 0a 	sts	0x0A9A, r30
        _free_node->Next = NULL;
    4518:	14 82       	std	Z+4, r1	; 0x04
    451a:	13 82       	std	Z+3, r1	; 0x03
    451c:	0a c0       	rjmp	.+20     	; 0x4532 <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    451e:	b4 83       	std	Z+4, r27	; 0x04
    4520:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    4522:	12 96       	adiw	r26, 0x02	; 2
    4524:	fc 93       	st	X, r31
    4526:	ee 93       	st	-X, r30
    4528:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    452a:	f0 93 9b 0a 	sts	0x0A9B, r31
    452e:	e0 93 9a 0a 	sts	0x0A9A, r30
    }
    _free_node->Prev = NULL;
    4532:	12 82       	std	Z+2, r1	; 0x02
    4534:	11 82       	std	Z+1, r1	; 0x01
}
    4536:	df 91       	pop	r29
    4538:	cf 91       	pop	r28
    453a:	08 95       	ret

0000453c <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    453c:	ef 92       	push	r14
    453e:	ff 92       	push	r15
    4540:	0f 93       	push	r16
    4542:	1f 93       	push	r17
    4544:	cf 93       	push	r28
    4546:	df 93       	push	r29
    4548:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    454a:	4b 81       	ldd	r20, Y+3	; 0x03
    454c:	5c 81       	ldd	r21, Y+4	; 0x04
    454e:	69 81       	ldd	r22, Y+1	; 0x01
    4550:	7a 81       	ldd	r23, Y+2	; 0x02
    4552:	8d 81       	ldd	r24, Y+5	; 0x05
    4554:	9e 81       	ldd	r25, Y+6	; 0x06
    4556:	0e 94 ff 2f 	call	0x5ffe	; 0x5ffe <nrk_task_stk_init>
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    455a:	2f 81       	ldd	r18, Y+7	; 0x07
    455c:	22 23       	and	r18, r18
    455e:	71 f0       	breq	.+28     	; 0x457c <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    4560:	4b 81       	ldd	r20, Y+3	; 0x03
    4562:	5c 81       	ldd	r21, Y+4	; 0x04
    4564:	e1 2c       	mov	r14, r1
    4566:	f1 2c       	mov	r15, r1
    4568:	00 e0       	ldi	r16, 0x00	; 0
    456a:	10 e0       	ldi	r17, 0x00	; 0
    456c:	20 e0       	ldi	r18, 0x00	; 0
    456e:	30 e0       	ldi	r19, 0x00	; 0
    4570:	bc 01       	movw	r22, r24
    4572:	ce 01       	movw	r24, r28
    4574:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    4578:	1f 82       	std	Y+7, r1	; 0x07
    457a:	0c c0       	rjmp	.+24     	; 0x4594 <nrk_activate_task+0x58>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    457c:	e8 81       	ld	r30, Y
    457e:	2b e2       	ldi	r18, 0x2B	; 43
    4580:	e2 02       	muls	r30, r18
    4582:	f0 01       	movw	r30, r0
    4584:	11 24       	eor	r1, r1
    4586:	e4 56       	subi	r30, 0x64	; 100
    4588:	f5 4f       	sbci	r31, 0xF5	; 245
    458a:	21 85       	ldd	r18, Z+9	; 0x09
    458c:	23 30       	cpi	r18, 0x03	; 3
    458e:	b9 f4       	brne	.+46     	; 0x45be <nrk_activate_task+0x82>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    4590:	91 83       	std	Z+1, r25	; 0x01
    4592:	80 83       	st	Z, r24
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    4594:	e8 81       	ld	r30, Y
    4596:	8b e2       	ldi	r24, 0x2B	; 43
    4598:	e8 02       	muls	r30, r24
    459a:	f0 01       	movw	r30, r0
    459c:	11 24       	eor	r1, r1
    459e:	e4 56       	subi	r30, 0x64	; 100
    45a0:	f5 4f       	sbci	r31, 0xF5	; 245
    45a2:	85 89       	ldd	r24, Z+21	; 0x15
    45a4:	96 89       	ldd	r25, Z+22	; 0x16
    45a6:	a7 89       	ldd	r26, Z+23	; 0x17
    45a8:	b0 8d       	ldd	r27, Z+24	; 0x18
    45aa:	89 2b       	or	r24, r25
    45ac:	8a 2b       	or	r24, r26
    45ae:	8b 2b       	or	r24, r27
    45b0:	41 f4       	brne	.+16     	; 0x45c2 <nrk_activate_task+0x86>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    45b2:	82 e0       	ldi	r24, 0x02	; 2
    45b4:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    45b6:	88 81       	ld	r24, Y
    45b8:	0e 94 9e 21 	call	0x433c	; 0x433c <nrk_add_to_readyQ>
    45bc:	02 c0       	rjmp	.+4      	; 0x45c2 <nrk_activate_task+0x86>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    45be:	8f ef       	ldi	r24, 0xFF	; 255
    45c0:	01 c0       	rjmp	.+2      	; 0x45c4 <nrk_activate_task+0x88>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    45c2:	81 e0       	ldi	r24, 0x01	; 1
}
    45c4:	df 91       	pop	r29
    45c6:	cf 91       	pop	r28
    45c8:	1f 91       	pop	r17
    45ca:	0f 91       	pop	r16
    45cc:	ff 90       	pop	r15
    45ce:	ef 90       	pop	r14
    45d0:	08 95       	ret

000045d2 <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    45d2:	1f 93       	push	r17
    45d4:	cf 93       	push	r28
    45d6:	df 93       	push	r29
    45d8:	cd b7       	in	r28, 0x3d	; 61
    45da:	de b7       	in	r29, 0x3e	; 62
    45dc:	28 97       	sbiw	r28, 0x08	; 8
    45de:	0f b6       	in	r0, 0x3f	; 63
    45e0:	f8 94       	cli
    45e2:	de bf       	out	0x3e, r29	; 62
    45e4:	0f be       	out	0x3f, r0	; 63
    45e6:	cd bf       	out	0x3d, r28	; 61
    45e8:	29 83       	std	Y+1, r18	; 0x01
    45ea:	3a 83       	std	Y+2, r19	; 0x02
    45ec:	4b 83       	std	Y+3, r20	; 0x03
    45ee:	5c 83       	std	Y+4, r21	; 0x04
    45f0:	6d 83       	std	Y+5, r22	; 0x05
    45f2:	7e 83       	std	Y+6, r23	; 0x06
    45f4:	8f 83       	std	Y+7, r24	; 0x07
    45f6:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    45f8:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    45fc:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <_nrk_os_timer_get>
    4600:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks_long(&t);
    4602:	ce 01       	movw	r24, r28
    4604:	01 96       	adiw	r24, 0x01	; 1
    4606:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <_nrk_time_to_ticks_long>
    if (nw <= TIME_PAD)
    460a:	63 30       	cpi	r22, 0x03	; 3
    460c:	71 05       	cpc	r23, r1
    460e:	98 f0       	brcs	.+38     	; 0x4636 <nrk_set_next_wakeup+0x64>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4610:	e0 91 8c 0b 	lds	r30, 0x0B8C
    4614:	f0 91 8d 0b 	lds	r31, 0x0B8D
    4618:	21 2f       	mov	r18, r17
    461a:	30 e0       	ldi	r19, 0x00	; 0
    461c:	62 0f       	add	r22, r18
    461e:	73 1f       	adc	r23, r19
    4620:	cb 01       	movw	r24, r22
    4622:	a0 e0       	ldi	r26, 0x00	; 0
    4624:	b0 e0       	ldi	r27, 0x00	; 0
    4626:	85 8b       	std	Z+21, r24	; 0x15
    4628:	96 8b       	std	Z+22, r25	; 0x16
    462a:	a7 8b       	std	Z+23, r26	; 0x17
    462c:	b0 8f       	std	Z+24, r27	; 0x18
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    462e:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>

    return NRK_OK;
    4632:	81 e0       	ldi	r24, 0x01	; 1
    4634:	01 c0       	rjmp	.+2      	; 0x4638 <nrk_set_next_wakeup+0x66>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks_long(&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    4636:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    4638:	28 96       	adiw	r28, 0x08	; 8
    463a:	0f b6       	in	r0, 0x3f	; 63
    463c:	f8 94       	cli
    463e:	de bf       	out	0x3e, r29	; 62
    4640:	0f be       	out	0x3f, r0	; 63
    4642:	cd bf       	out	0x3d, r28	; 61
    4644:	df 91       	pop	r29
    4646:	cf 91       	pop	r28
    4648:	1f 91       	pop	r17
    464a:	08 95       	ret

0000464c <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    464c:	0e 94 d2 2f 	call	0x5fa4	; 0x5fa4 <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    4650:	e0 91 8c 0b 	lds	r30, 0x0B8C
    4654:	f0 91 8d 0b 	lds	r31, 0x0B8D
    4658:	85 81       	ldd	r24, Z+5	; 0x05
    465a:	81 11       	cpse	r24, r1
    465c:	f7 cf       	rjmp	.-18     	; 0x464c <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    465e:	08 95       	ret

00004660 <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    4660:	cf 93       	push	r28
    uint8_t timer;

    nrk_stack_check ();
    4662:	0e 94 39 1e 	call	0x3c72	; 0x3c72 <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4666:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    466a:	e0 91 8c 0b 	lds	r30, 0x0B8C
    466e:	f0 91 8d 0b 	lds	r31, 0x0B8D
    4672:	81 e0       	ldi	r24, 0x01	; 1
    4674:	90 e0       	ldi	r25, 0x00	; 0
    4676:	92 a7       	std	Z+42, r25	; 0x2a
    4678:	81 a7       	std	Z+41, r24	; 0x29
    nrk_cur_task_TCB->suspend_flag = 1;
    467a:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    467c:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <_nrk_os_timer_get>
    4680:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4682:	88 3f       	cpi	r24, 0xF8	; 248
    4684:	80 f4       	brcc	.+32     	; 0x46a6 <nrk_wait_until_next_period+0x46>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4686:	0e 94 c3 2c 	call	0x5986	; 0x5986 <_nrk_get_next_wakeup>
    468a:	2c 2f       	mov	r18, r28
    468c:	30 e0       	ldi	r19, 0x00	; 0
    468e:	2f 5f       	subi	r18, 0xFF	; 255
    4690:	3f 4f       	sbci	r19, 0xFF	; 255
    4692:	90 e0       	ldi	r25, 0x00	; 0
    4694:	28 17       	cp	r18, r24
    4696:	39 07       	cpc	r19, r25
    4698:	34 f4       	brge	.+12     	; 0x46a6 <nrk_wait_until_next_period+0x46>
        {
            timer += TIME_PAD;
    469a:	82 e0       	ldi	r24, 0x02	; 2
    469c:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    469e:	80 93 33 09 	sts	0x0933, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    46a2:	0e 94 c7 2c 	call	0x598e	; 0x598e <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    46a6:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    46aa:	0e 94 26 23 	call	0x464c	; 0x464c <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    46ae:	81 e0       	ldi	r24, 0x01	; 1
    46b0:	cf 91       	pop	r28
    46b2:	08 95       	ret

000046b4 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    46b4:	e0 91 8c 0b 	lds	r30, 0x0B8C
    46b8:	f0 91 8d 0b 	lds	r31, 0x0B8D
    46bc:	80 85       	ldd	r24, Z+8	; 0x08
    46be:	0e 94 4e 22 	call	0x449c	; 0x449c <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    46c2:	e0 91 8c 0b 	lds	r30, 0x0B8C
    46c6:	f0 91 8d 0b 	lds	r31, 0x0B8D
    46ca:	84 e0       	ldi	r24, 0x04	; 4
    46cc:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    46ce:	0e 94 30 23 	call	0x4660	; 0x4660 <nrk_wait_until_next_period>
    return NRK_OK;
}
    46d2:	81 e0       	ldi	r24, 0x01	; 1
    46d4:	08 95       	ret

000046d6 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    46d6:	cf 93       	push	r28
    46d8:	df 93       	push	r29
    46da:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    46dc:	0e 94 39 1e 	call	0x3c72	; 0x3c72 <nrk_stack_check>

    if (p == 0)
    46e0:	20 97       	sbiw	r28, 0x00	; 0
    46e2:	11 f4       	brne	.+4      	; 0x46e8 <nrk_wait_until_next_n_periods+0x12>
        p = 1;
    46e4:	c1 e0       	ldi	r28, 0x01	; 1
    46e6:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    46e8:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    46ec:	e0 91 8c 0b 	lds	r30, 0x0B8C
    46f0:	f0 91 8d 0b 	lds	r31, 0x0B8D
    46f4:	81 e0       	ldi	r24, 0x01	; 1
    46f6:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    46f8:	d2 a7       	std	Z+42, r29	; 0x2a
    46fa:	c1 a7       	std	Z+41, r28	; 0x29
    timer = _nrk_os_timer_get ();
    46fc:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <_nrk_os_timer_get>
    4700:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    4702:	88 3f       	cpi	r24, 0xF8	; 248
    4704:	80 f4       	brcc	.+32     	; 0x4726 <nrk_wait_until_next_n_periods+0x50>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4706:	0e 94 c3 2c 	call	0x5986	; 0x5986 <_nrk_get_next_wakeup>
    470a:	2c 2f       	mov	r18, r28
    470c:	30 e0       	ldi	r19, 0x00	; 0
    470e:	2f 5f       	subi	r18, 0xFF	; 255
    4710:	3f 4f       	sbci	r19, 0xFF	; 255
    4712:	90 e0       	ldi	r25, 0x00	; 0
    4714:	28 17       	cp	r18, r24
    4716:	39 07       	cpc	r19, r25
    4718:	34 f4       	brge	.+12     	; 0x4726 <nrk_wait_until_next_n_periods+0x50>
        {
            timer += TIME_PAD;
    471a:	82 e0       	ldi	r24, 0x02	; 2
    471c:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    471e:	80 93 33 09 	sts	0x0933, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4722:	0e 94 c7 2c 	call	0x598e	; 0x598e <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4726:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    472a:	0e 94 26 23 	call	0x464c	; 0x464c <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    472e:	81 e0       	ldi	r24, 0x01	; 1
    4730:	df 91       	pop	r29
    4732:	cf 91       	pop	r28
    4734:	08 95       	ret

00004736 <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    4736:	ef 92       	push	r14
    4738:	ff 92       	push	r15
    473a:	0f 93       	push	r16
    473c:	1f 93       	push	r17
    473e:	cf 93       	push	r28
    4740:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    4742:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4746:	e0 91 8c 0b 	lds	r30, 0x0B8C
    474a:	f0 91 8d 0b 	lds	r31, 0x0B8D
    474e:	81 e0       	ldi	r24, 0x01	; 1
    4750:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4752:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <_nrk_os_timer_get>
    4756:	c8 2f       	mov	r28, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    4758:	e0 91 8c 0b 	lds	r30, 0x0B8C
    475c:	f0 91 8d 0b 	lds	r31, 0x0B8D
    4760:	e8 2e       	mov	r14, r24
    4762:	f1 2c       	mov	r15, r1
    4764:	c7 01       	movw	r24, r14
    4766:	80 0f       	add	r24, r16
    4768:	91 1f       	adc	r25, r17
    476a:	a0 e0       	ldi	r26, 0x00	; 0
    476c:	b0 e0       	ldi	r27, 0x00	; 0
    476e:	85 8b       	std	Z+21, r24	; 0x15
    4770:	96 8b       	std	Z+22, r25	; 0x16
    4772:	a7 8b       	std	Z+23, r26	; 0x17
    4774:	b0 8f       	std	Z+24, r27	; 0x18

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4776:	c8 3f       	cpi	r28, 0xF8	; 248
    4778:	78 f4       	brcc	.+30     	; 0x4798 <nrk_wait_ticks+0x62>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    477a:	0e 94 c3 2c 	call	0x5986	; 0x5986 <_nrk_get_next_wakeup>
    477e:	9f ef       	ldi	r25, 0xFF	; 255
    4780:	e9 1a       	sub	r14, r25
    4782:	f9 0a       	sbc	r15, r25
    4784:	90 e0       	ldi	r25, 0x00	; 0
    4786:	e8 16       	cp	r14, r24
    4788:	f9 06       	cpc	r15, r25
    478a:	34 f4       	brge	.+12     	; 0x4798 <nrk_wait_ticks+0x62>
        {
            timer += TIME_PAD;
    478c:	82 e0       	ldi	r24, 0x02	; 2
    478e:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    4790:	80 93 33 09 	sts	0x0933, r24
            _nrk_set_next_wakeup (timer);
    4794:	0e 94 c7 2c 	call	0x598e	; 0x598e <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4798:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    479c:	0e 94 26 23 	call	0x464c	; 0x464c <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    47a0:	81 e0       	ldi	r24, 0x01	; 1
    47a2:	cf 91       	pop	r28
    47a4:	1f 91       	pop	r17
    47a6:	0f 91       	pop	r16
    47a8:	ff 90       	pop	r15
    47aa:	ef 90       	pop	r14
    47ac:	08 95       	ret

000047ae <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    47ae:	cf 93       	push	r28
    47b0:	df 93       	push	r29
    47b2:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    47b4:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    47b8:	e0 91 8c 0b 	lds	r30, 0x0B8C
    47bc:	f0 91 8d 0b 	lds	r31, 0x0B8D
    47c0:	21 e0       	ldi	r18, 0x01	; 1
    47c2:	25 83       	std	Z+5, r18	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    47c4:	ce 01       	movw	r24, r28
    47c6:	a0 e0       	ldi	r26, 0x00	; 0
    47c8:	b0 e0       	ldi	r27, 0x00	; 0
    47ca:	85 8b       	std	Z+21, r24	; 0x15
    47cc:	96 8b       	std	Z+22, r25	; 0x16
    47ce:	a7 8b       	std	Z+23, r26	; 0x17
    47d0:	b0 8f       	std	Z+24, r27	; 0x18
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    47d2:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <_nrk_os_timer_get>
    47d6:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    47d8:	88 3f       	cpi	r24, 0xF8	; 248
    47da:	80 f4       	brcc	.+32     	; 0x47fc <nrk_wait_until_ticks+0x4e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    47dc:	0e 94 c3 2c 	call	0x5986	; 0x5986 <_nrk_get_next_wakeup>
    47e0:	2c 2f       	mov	r18, r28
    47e2:	30 e0       	ldi	r19, 0x00	; 0
    47e4:	2f 5f       	subi	r18, 0xFF	; 255
    47e6:	3f 4f       	sbci	r19, 0xFF	; 255
    47e8:	90 e0       	ldi	r25, 0x00	; 0
    47ea:	28 17       	cp	r18, r24
    47ec:	39 07       	cpc	r19, r25
    47ee:	34 f4       	brge	.+12     	; 0x47fc <nrk_wait_until_ticks+0x4e>
        {
            timer += TIME_PAD;
    47f0:	82 e0       	ldi	r24, 0x02	; 2
    47f2:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    47f4:	80 93 33 09 	sts	0x0933, r24
            _nrk_set_next_wakeup (timer);
    47f8:	0e 94 c7 2c 	call	0x598e	; 0x598e <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    47fc:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4800:	0e 94 26 23 	call	0x464c	; 0x464c <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4804:	81 e0       	ldi	r24, 0x01	; 1
    4806:	df 91       	pop	r29
    4808:	cf 91       	pop	r28
    480a:	08 95       	ret

0000480c <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    480c:	cf 93       	push	r28
    uint8_t timer;
    nrk_int_disable ();
    480e:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4812:	e0 91 8c 0b 	lds	r30, 0x0B8C
    4816:	f0 91 8d 0b 	lds	r31, 0x0B8D
    481a:	81 e0       	ldi	r24, 0x01	; 1
    481c:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    481e:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    4820:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <_nrk_os_timer_get>
    4824:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4826:	88 3f       	cpi	r24, 0xF8	; 248
    4828:	80 f4       	brcc	.+32     	; 0x484a <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    482a:	0e 94 c3 2c 	call	0x5986	; 0x5986 <_nrk_get_next_wakeup>
    482e:	2c 2f       	mov	r18, r28
    4830:	30 e0       	ldi	r19, 0x00	; 0
    4832:	2f 5f       	subi	r18, 0xFF	; 255
    4834:	3f 4f       	sbci	r19, 0xFF	; 255
    4836:	90 e0       	ldi	r25, 0x00	; 0
    4838:	28 17       	cp	r18, r24
    483a:	39 07       	cpc	r19, r25
    483c:	34 f4       	brge	.+12     	; 0x484a <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    483e:	82 e0       	ldi	r24, 0x02	; 2
    4840:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    4842:	80 93 33 09 	sts	0x0933, r24
            _nrk_set_next_wakeup (timer);
    4846:	0e 94 c7 2c 	call	0x598e	; 0x598e <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    484a:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    484e:	0e 94 26 23 	call	0x464c	; 0x464c <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4852:	81 e0       	ldi	r24, 0x01	; 1
    4854:	cf 91       	pop	r28
    4856:	08 95       	ret

00004858 <nrk_wait>:


int8_t nrk_wait (nrk_time_t t)
{
    4858:	1f 93       	push	r17
    485a:	cf 93       	push	r28
    485c:	df 93       	push	r29
    485e:	cd b7       	in	r28, 0x3d	; 61
    4860:	de b7       	in	r29, 0x3e	; 62
    4862:	28 97       	sbiw	r28, 0x08	; 8
    4864:	0f b6       	in	r0, 0x3f	; 63
    4866:	f8 94       	cli
    4868:	de bf       	out	0x3e, r29	; 62
    486a:	0f be       	out	0x3f, r0	; 63
    486c:	cd bf       	out	0x3d, r28	; 61
    486e:	29 83       	std	Y+1, r18	; 0x01
    4870:	3a 83       	std	Y+2, r19	; 0x02
    4872:	4b 83       	std	Y+3, r20	; 0x03
    4874:	5c 83       	std	Y+4, r21	; 0x04
    4876:	6d 83       	std	Y+5, r22	; 0x05
    4878:	7e 83       	std	Y+6, r23	; 0x06
    487a:	8f 83       	std	Y+7, r24	; 0x07
    487c:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint32_t nw;

    nrk_stack_check ();
    487e:	0e 94 39 1e 	call	0x3c72	; 0x3c72 <nrk_stack_check>

    nrk_int_disable ();
    4882:	0e 94 56 16 	call	0x2cac	; 0x2cac <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4886:	e0 91 8c 0b 	lds	r30, 0x0B8C
    488a:	f0 91 8d 0b 	lds	r31, 0x0B8D
    488e:	81 e0       	ldi	r24, 0x01	; 1
    4890:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    4892:	81 e0       	ldi	r24, 0x01	; 1
    4894:	90 e0       	ldi	r25, 0x00	; 0
    4896:	92 a7       	std	Z+42, r25	; 0x2a
    4898:	81 a7       	std	Z+41, r24	; 0x29
    timer = _nrk_os_timer_get ();
    489a:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <_nrk_os_timer_get>
    489e:	18 2f       	mov	r17, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks_long (&t);
    48a0:	ce 01       	movw	r24, r28
    48a2:	01 96       	adiw	r24, 0x01	; 1
    48a4:	0e 94 fb 26 	call	0x4df6	; 0x4df6 <_nrk_time_to_ticks_long>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    48a8:	e0 91 8c 0b 	lds	r30, 0x0B8C
    48ac:	f0 91 8d 0b 	lds	r31, 0x0B8D
    48b0:	dc 01       	movw	r26, r24
    48b2:	cb 01       	movw	r24, r22
    48b4:	81 0f       	add	r24, r17
    48b6:	91 1d       	adc	r25, r1
    48b8:	a1 1d       	adc	r26, r1
    48ba:	b1 1d       	adc	r27, r1
    48bc:	85 8b       	std	Z+21, r24	; 0x15
    48be:	96 8b       	std	Z+22, r25	; 0x16
    48c0:	a7 8b       	std	Z+23, r26	; 0x17
    48c2:	b0 8f       	std	Z+24, r27	; 0x18
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    48c4:	18 3f       	cpi	r17, 0xF8	; 248
    48c6:	80 f4       	brcc	.+32     	; 0x48e8 <nrk_wait+0x90>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    48c8:	0e 94 c3 2c 	call	0x5986	; 0x5986 <_nrk_get_next_wakeup>
    48cc:	21 2f       	mov	r18, r17
    48ce:	30 e0       	ldi	r19, 0x00	; 0
    48d0:	2f 5f       	subi	r18, 0xFF	; 255
    48d2:	3f 4f       	sbci	r19, 0xFF	; 255
    48d4:	90 e0       	ldi	r25, 0x00	; 0
    48d6:	28 17       	cp	r18, r24
    48d8:	39 07       	cpc	r19, r25
    48da:	34 f4       	brge	.+12     	; 0x48e8 <nrk_wait+0x90>
        {
            timer += TIME_PAD;
    48dc:	82 e0       	ldi	r24, 0x02	; 2
    48de:	81 0f       	add	r24, r17
            _nrk_prev_timer_val = timer;
    48e0:	80 93 33 09 	sts	0x0933, r24
            _nrk_set_next_wakeup (timer);
    48e4:	0e 94 c7 2c 	call	0x598e	; 0x598e <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    48e8:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    48ec:	0e 94 26 23 	call	0x464c	; 0x464c <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    48f0:	81 e0       	ldi	r24, 0x01	; 1
    48f2:	28 96       	adiw	r28, 0x08	; 8
    48f4:	0f b6       	in	r0, 0x3f	; 63
    48f6:	f8 94       	cli
    48f8:	de bf       	out	0x3e, r29	; 62
    48fa:	0f be       	out	0x3f, r0	; 63
    48fc:	cd bf       	out	0x3d, r28	; 61
    48fe:	df 91       	pop	r29
    4900:	cf 91       	pop	r28
    4902:	1f 91       	pop	r17
    4904:	08 95       	ret

00004906 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    4906:	8f 92       	push	r8
    4908:	9f 92       	push	r9
    490a:	af 92       	push	r10
    490c:	bf 92       	push	r11
    490e:	cf 92       	push	r12
    4910:	df 92       	push	r13
    4912:	ef 92       	push	r14
    4914:	ff 92       	push	r15
    4916:	0f 93       	push	r16
    4918:	1f 93       	push	r17
    491a:	cf 93       	push	r28
    491c:	df 93       	push	r29
    491e:	cd b7       	in	r28, 0x3d	; 61
    4920:	de b7       	in	r29, 0x3e	; 62
    4922:	60 97       	sbiw	r28, 0x10	; 16
    4924:	0f b6       	in	r0, 0x3f	; 63
    4926:	f8 94       	cli
    4928:	de bf       	out	0x3e, r29	; 62
    492a:	0f be       	out	0x3f, r0	; 63
    492c:	cd bf       	out	0x3d, r28	; 61
    492e:	29 87       	std	Y+9, r18	; 0x09
    4930:	3a 87       	std	Y+10, r19	; 0x0a
    4932:	4b 87       	std	Y+11, r20	; 0x0b
    4934:	5c 87       	std	Y+12, r21	; 0x0c
    4936:	6d 87       	std	Y+13, r22	; 0x0d
    4938:	7e 87       	std	Y+14, r23	; 0x0e
    493a:	8f 87       	std	Y+15, r24	; 0x0f
    493c:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    493e:	ce 01       	movw	r24, r28
    4940:	01 96       	adiw	r24, 0x01	; 1
    4942:	0e 94 df 24 	call	0x49be	; 0x49be <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    4946:	89 80       	ldd	r8, Y+1	; 0x01
    4948:	9a 80       	ldd	r9, Y+2	; 0x02
    494a:	ab 80       	ldd	r10, Y+3	; 0x03
    494c:	bc 80       	ldd	r11, Y+4	; 0x04
    494e:	cd 80       	ldd	r12, Y+5	; 0x05
    4950:	de 80       	ldd	r13, Y+6	; 0x06
    4952:	ef 80       	ldd	r14, Y+7	; 0x07
    4954:	f8 84       	ldd	r15, Y+8	; 0x08
    4956:	09 85       	ldd	r16, Y+9	; 0x09
    4958:	1a 85       	ldd	r17, Y+10	; 0x0a
    495a:	2b 85       	ldd	r18, Y+11	; 0x0b
    495c:	3c 85       	ldd	r19, Y+12	; 0x0c
    495e:	4d 85       	ldd	r20, Y+13	; 0x0d
    4960:	5e 85       	ldd	r21, Y+14	; 0x0e
    4962:	6f 85       	ldd	r22, Y+15	; 0x0f
    4964:	78 89       	ldd	r23, Y+16	; 0x10
    4966:	ce 01       	movw	r24, r28
    4968:	09 96       	adiw	r24, 0x09	; 9
    496a:	0e 94 3c 25 	call	0x4a78	; 0x4a78 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    496e:	8f 3f       	cpi	r24, 0xFF	; 255
    4970:	61 f0       	breq	.+24     	; 0x498a <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    4972:	29 85       	ldd	r18, Y+9	; 0x09
    4974:	3a 85       	ldd	r19, Y+10	; 0x0a
    4976:	4b 85       	ldd	r20, Y+11	; 0x0b
    4978:	5c 85       	ldd	r21, Y+12	; 0x0c
    497a:	6d 85       	ldd	r22, Y+13	; 0x0d
    497c:	7e 85       	ldd	r23, Y+14	; 0x0e
    497e:	8f 85       	ldd	r24, Y+15	; 0x0f
    4980:	98 89       	ldd	r25, Y+16	; 0x10
    4982:	0e 94 2c 24 	call	0x4858	; 0x4858 <nrk_wait>

    return NRK_OK;
    4986:	81 e0       	ldi	r24, 0x01	; 1
    4988:	01 c0       	rjmp	.+2      	; 0x498c <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    498a:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    498c:	60 96       	adiw	r28, 0x10	; 16
    498e:	0f b6       	in	r0, 0x3f	; 63
    4990:	f8 94       	cli
    4992:	de bf       	out	0x3e, r29	; 62
    4994:	0f be       	out	0x3f, r0	; 63
    4996:	cd bf       	out	0x3d, r28	; 61
    4998:	df 91       	pop	r29
    499a:	cf 91       	pop	r28
    499c:	1f 91       	pop	r17
    499e:	0f 91       	pop	r16
    49a0:	ff 90       	pop	r15
    49a2:	ef 90       	pop	r14
    49a4:	df 90       	pop	r13
    49a6:	cf 90       	pop	r12
    49a8:	bf 90       	pop	r11
    49aa:	af 90       	pop	r10
    49ac:	9f 90       	pop	r9
    49ae:	8f 90       	pop	r8
    49b0:	08 95       	ret

000049b2 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    49b2:	e0 91 8c 0b 	lds	r30, 0x0B8C
    49b6:	f0 91 8d 0b 	lds	r31, 0x0B8D
}
    49ba:	80 85       	ldd	r24, Z+8	; 0x08
    49bc:	08 95       	ret

000049be <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    49be:	0f 93       	push	r16
    49c0:	1f 93       	push	r17
    49c2:	cf 93       	push	r28
    49c4:	df 93       	push	r29
    49c6:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    49c8:	1c 82       	std	Y+4, r1	; 0x04
    49ca:	1d 82       	std	Y+5, r1	; 0x05
    49cc:	1e 82       	std	Y+6, r1	; 0x06
    49ce:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    49d0:	80 91 83 0b 	lds	r24, 0x0B83
    49d4:	90 91 84 0b 	lds	r25, 0x0B84
    49d8:	a0 91 85 0b 	lds	r26, 0x0B85
    49dc:	b0 91 86 0b 	lds	r27, 0x0B86
    49e0:	88 83       	st	Y, r24
    49e2:	99 83       	std	Y+1, r25	; 0x01
    49e4:	aa 83       	std	Y+2, r26	; 0x02
    49e6:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    49e8:	80 91 87 0b 	lds	r24, 0x0B87
    49ec:	90 91 88 0b 	lds	r25, 0x0B88
    49f0:	a0 91 89 0b 	lds	r26, 0x0B89
    49f4:	b0 91 8a 0b 	lds	r27, 0x0B8A
    49f8:	8c 83       	std	Y+4, r24	; 0x04
    49fa:	9d 83       	std	Y+5, r25	; 0x05
    49fc:	ae 83       	std	Y+6, r26	; 0x06
    49fe:	bf 83       	std	Y+7, r27	; 0x07
 
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    4a00:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <_nrk_os_timer_get>
    4a04:	a8 2f       	mov	r26, r24
    4a06:	b0 e0       	ldi	r27, 0x00	; 0
    4a08:	23 eb       	ldi	r18, 0xB3	; 179
    4a0a:	36 ee       	ldi	r19, 0xE6	; 230
    4a0c:	4e e0       	ldi	r20, 0x0E	; 14
    4a0e:	50 e0       	ldi	r21, 0x00	; 0
    4a10:	0e 94 15 32 	call	0x642a	; 0x642a <__muluhisi3>
    4a14:	0c 81       	ldd	r16, Y+4	; 0x04
    4a16:	1d 81       	ldd	r17, Y+5	; 0x05
    4a18:	2e 81       	ldd	r18, Y+6	; 0x06
    4a1a:	3f 81       	ldd	r19, Y+7	; 0x07
    4a1c:	dc 01       	movw	r26, r24
    4a1e:	cb 01       	movw	r24, r22
    4a20:	80 0f       	add	r24, r16
    4a22:	91 1f       	adc	r25, r17
    4a24:	a2 1f       	adc	r26, r18
    4a26:	b3 1f       	adc	r27, r19
    4a28:	8c 83       	std	Y+4, r24	; 0x04
    4a2a:	9d 83       	std	Y+5, r25	; 0x05
    4a2c:	ae 83       	std	Y+6, r26	; 0x06
    4a2e:	bf 83       	std	Y+7, r27	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4a30:	8c 81       	ldd	r24, Y+4	; 0x04
    4a32:	9d 81       	ldd	r25, Y+5	; 0x05
    4a34:	ae 81       	ldd	r26, Y+6	; 0x06
    4a36:	bf 81       	ldd	r27, Y+7	; 0x07
    4a38:	81 15       	cp	r24, r1
    4a3a:	2a ec       	ldi	r18, 0xCA	; 202
    4a3c:	92 07       	cpc	r25, r18
    4a3e:	2a e9       	ldi	r18, 0x9A	; 154
    4a40:	a2 07       	cpc	r26, r18
    4a42:	2b e3       	ldi	r18, 0x3B	; 59
    4a44:	b2 07       	cpc	r27, r18
    4a46:	98 f0       	brcs	.+38     	; 0x4a6e <nrk_time_get+0xb0>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    4a48:	9a 5c       	subi	r25, 0xCA	; 202
    4a4a:	aa 49       	sbci	r26, 0x9A	; 154
    4a4c:	bb 43       	sbci	r27, 0x3B	; 59
    4a4e:	8c 83       	std	Y+4, r24	; 0x04
    4a50:	9d 83       	std	Y+5, r25	; 0x05
    4a52:	ae 83       	std	Y+6, r26	; 0x06
    4a54:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    4a56:	88 81       	ld	r24, Y
    4a58:	99 81       	ldd	r25, Y+1	; 0x01
    4a5a:	aa 81       	ldd	r26, Y+2	; 0x02
    4a5c:	bb 81       	ldd	r27, Y+3	; 0x03
    4a5e:	01 96       	adiw	r24, 0x01	; 1
    4a60:	a1 1d       	adc	r26, r1
    4a62:	b1 1d       	adc	r27, r1
    4a64:	88 83       	st	Y, r24
    4a66:	99 83       	std	Y+1, r25	; 0x01
    4a68:	aa 83       	std	Y+2, r26	; 0x02
    4a6a:	bb 83       	std	Y+3, r27	; 0x03
    4a6c:	e1 cf       	rjmp	.-62     	; 0x4a30 <nrk_time_get+0x72>
    }

}
    4a6e:	df 91       	pop	r29
    4a70:	cf 91       	pop	r28
    4a72:	1f 91       	pop	r17
    4a74:	0f 91       	pop	r16
    4a76:	08 95       	ret

00004a78 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    4a78:	8f 92       	push	r8
    4a7a:	9f 92       	push	r9
    4a7c:	af 92       	push	r10
    4a7e:	bf 92       	push	r11
    4a80:	cf 92       	push	r12
    4a82:	df 92       	push	r13
    4a84:	ef 92       	push	r14
    4a86:	ff 92       	push	r15
    4a88:	0f 93       	push	r16
    4a8a:	1f 93       	push	r17
    4a8c:	cf 93       	push	r28
    4a8e:	df 93       	push	r29
    4a90:	cd b7       	in	r28, 0x3d	; 61
    4a92:	de b7       	in	r29, 0x3e	; 62
    4a94:	60 97       	sbiw	r28, 0x10	; 16
    4a96:	0f b6       	in	r0, 0x3f	; 63
    4a98:	f8 94       	cli
    4a9a:	de bf       	out	0x3e, r29	; 62
    4a9c:	0f be       	out	0x3f, r0	; 63
    4a9e:	cd bf       	out	0x3d, r28	; 61
    4aa0:	fc 01       	movw	r30, r24
    4aa2:	09 83       	std	Y+1, r16	; 0x01
    4aa4:	1a 83       	std	Y+2, r17	; 0x02
    4aa6:	2b 83       	std	Y+3, r18	; 0x03
    4aa8:	3c 83       	std	Y+4, r19	; 0x04
    4aaa:	4d 83       	std	Y+5, r20	; 0x05
    4aac:	5e 83       	std	Y+6, r21	; 0x06
    4aae:	6f 83       	std	Y+7, r22	; 0x07
    4ab0:	78 87       	std	Y+8, r23	; 0x08
    4ab2:	89 86       	std	Y+9, r8	; 0x09
    4ab4:	9a 86       	std	Y+10, r9	; 0x0a
    4ab6:	ab 86       	std	Y+11, r10	; 0x0b
    4ab8:	bc 86       	std	Y+12, r11	; 0x0c
    4aba:	cd 86       	std	Y+13, r12	; 0x0d
    4abc:	de 86       	std	Y+14, r13	; 0x0e
    4abe:	ef 86       	std	Y+15, r14	; 0x0f
    4ac0:	f8 8a       	std	Y+16, r15	; 0x10
    4ac2:	09 81       	ldd	r16, Y+1	; 0x01
    4ac4:	1a 81       	ldd	r17, Y+2	; 0x02
    4ac6:	2b 81       	ldd	r18, Y+3	; 0x03
    4ac8:	3c 81       	ldd	r19, Y+4	; 0x04
    4aca:	4d 81       	ldd	r20, Y+5	; 0x05
    4acc:	5e 81       	ldd	r21, Y+6	; 0x06
    4ace:	6f 81       	ldd	r22, Y+7	; 0x07
    4ad0:	78 85       	ldd	r23, Y+8	; 0x08
    4ad2:	c9 84       	ldd	r12, Y+9	; 0x09
    4ad4:	da 84       	ldd	r13, Y+10	; 0x0a
    4ad6:	eb 84       	ldd	r14, Y+11	; 0x0b
    4ad8:	fc 84       	ldd	r15, Y+12	; 0x0c
    4ada:	8d 85       	ldd	r24, Y+13	; 0x0d
    4adc:	9e 85       	ldd	r25, Y+14	; 0x0e
    4ade:	af 85       	ldd	r26, Y+15	; 0x0f
    4ae0:	b8 89       	ldd	r27, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    4ae2:	0c 15       	cp	r16, r12
    4ae4:	1d 05       	cpc	r17, r13
    4ae6:	2e 05       	cpc	r18, r14
    4ae8:	3f 05       	cpc	r19, r15
    4aea:	f0 f1       	brcs	.+124    	; 0x4b68 <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    4aec:	c0 16       	cp	r12, r16
    4aee:	d1 06       	cpc	r13, r17
    4af0:	e2 06       	cpc	r14, r18
    4af2:	f3 06       	cpc	r15, r19
    4af4:	91 f4       	brne	.+36     	; 0x4b1a <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4af6:	48 17       	cp	r20, r24
    4af8:	59 07       	cpc	r21, r25
    4afa:	6a 07       	cpc	r22, r26
    4afc:	7b 07       	cpc	r23, r27
    4afe:	a0 f1       	brcs	.+104    	; 0x4b68 <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4b00:	48 1b       	sub	r20, r24
    4b02:	59 0b       	sbc	r21, r25
    4b04:	6a 0b       	sbc	r22, r26
    4b06:	7b 0b       	sbc	r23, r27
    4b08:	44 83       	std	Z+4, r20	; 0x04
    4b0a:	55 83       	std	Z+5, r21	; 0x05
    4b0c:	66 83       	std	Z+6, r22	; 0x06
    4b0e:	77 83       	std	Z+7, r23	; 0x07
	result->secs=0;
    4b10:	10 82       	st	Z, r1
    4b12:	11 82       	std	Z+1, r1	; 0x01
    4b14:	12 82       	std	Z+2, r1	; 0x02
    4b16:	13 82       	std	Z+3, r1	; 0x03
    4b18:	25 c0       	rjmp	.+74     	; 0x4b64 <nrk_time_sub+0xec>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4b1a:	48 17       	cp	r20, r24
    4b1c:	59 07       	cpc	r21, r25
    4b1e:	6a 07       	cpc	r22, r26
    4b20:	7b 07       	cpc	r23, r27
    4b22:	80 f4       	brcc	.+32     	; 0x4b44 <nrk_time_sub+0xcc>
{
	high.secs--;
    4b24:	01 50       	subi	r16, 0x01	; 1
    4b26:	11 09       	sbc	r17, r1
    4b28:	21 09       	sbc	r18, r1
    4b2a:	31 09       	sbc	r19, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4b2c:	0c 19       	sub	r16, r12
    4b2e:	1d 09       	sbc	r17, r13
    4b30:	2e 09       	sbc	r18, r14
    4b32:	3f 09       	sbc	r19, r15
    4b34:	00 83       	st	Z, r16
    4b36:	11 83       	std	Z+1, r17	; 0x01
    4b38:	22 83       	std	Z+2, r18	; 0x02
    4b3a:	33 83       	std	Z+3, r19	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    4b3c:	56 53       	subi	r21, 0x36	; 54
    4b3e:	65 46       	sbci	r22, 0x65	; 101
    4b40:	74 4c       	sbci	r23, 0xC4	; 196
    4b42:	08 c0       	rjmp	.+16     	; 0x4b54 <nrk_time_sub+0xdc>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    4b44:	0c 19       	sub	r16, r12
    4b46:	1d 09       	sbc	r17, r13
    4b48:	2e 09       	sbc	r18, r14
    4b4a:	3f 09       	sbc	r19, r15
    4b4c:	00 83       	st	Z, r16
    4b4e:	11 83       	std	Z+1, r17	; 0x01
    4b50:	22 83       	std	Z+2, r18	; 0x02
    4b52:	33 83       	std	Z+3, r19	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    4b54:	48 1b       	sub	r20, r24
    4b56:	59 0b       	sbc	r21, r25
    4b58:	6a 0b       	sbc	r22, r26
    4b5a:	7b 0b       	sbc	r23, r27
    4b5c:	44 83       	std	Z+4, r20	; 0x04
    4b5e:	55 83       	std	Z+5, r21	; 0x05
    4b60:	66 83       	std	Z+6, r22	; 0x06
    4b62:	77 83       	std	Z+7, r23	; 0x07
return NRK_OK;
    4b64:	81 e0       	ldi	r24, 0x01	; 1
    4b66:	01 c0       	rjmp	.+2      	; 0x4b6a <nrk_time_sub+0xf2>
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    4b68:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    4b6a:	60 96       	adiw	r28, 0x10	; 16
    4b6c:	0f b6       	in	r0, 0x3f	; 63
    4b6e:	f8 94       	cli
    4b70:	de bf       	out	0x3e, r29	; 62
    4b72:	0f be       	out	0x3f, r0	; 63
    4b74:	cd bf       	out	0x3d, r28	; 61
    4b76:	df 91       	pop	r29
    4b78:	cf 91       	pop	r28
    4b7a:	1f 91       	pop	r17
    4b7c:	0f 91       	pop	r16
    4b7e:	ff 90       	pop	r15
    4b80:	ef 90       	pop	r14
    4b82:	df 90       	pop	r13
    4b84:	cf 90       	pop	r12
    4b86:	bf 90       	pop	r11
    4b88:	af 90       	pop	r10
    4b8a:	9f 90       	pop	r9
    4b8c:	8f 90       	pop	r8
    4b8e:	08 95       	ret

00004b90 <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    4b90:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    4b92:	44 81       	ldd	r20, Z+4	; 0x04
    4b94:	55 81       	ldd	r21, Z+5	; 0x05
    4b96:	66 81       	ldd	r22, Z+6	; 0x06
    4b98:	77 81       	ldd	r23, Z+7	; 0x07
    4b9a:	41 15       	cp	r20, r1
    4b9c:	8a ec       	ldi	r24, 0xCA	; 202
    4b9e:	58 07       	cpc	r21, r24
    4ba0:	8a e9       	ldi	r24, 0x9A	; 154
    4ba2:	68 07       	cpc	r22, r24
    4ba4:	8b e3       	ldi	r24, 0x3B	; 59
    4ba6:	78 07       	cpc	r23, r24
    4ba8:	98 f0       	brcs	.+38     	; 0x4bd0 <nrk_time_compact_nanos+0x40>
    {
    t->nano_secs-=NANOS_PER_SEC;
    4baa:	5a 5c       	subi	r21, 0xCA	; 202
    4bac:	6a 49       	sbci	r22, 0x9A	; 154
    4bae:	7b 43       	sbci	r23, 0x3B	; 59
    4bb0:	44 83       	std	Z+4, r20	; 0x04
    4bb2:	55 83       	std	Z+5, r21	; 0x05
    4bb4:	66 83       	std	Z+6, r22	; 0x06
    4bb6:	77 83       	std	Z+7, r23	; 0x07
    t->secs++;
    4bb8:	80 81       	ld	r24, Z
    4bba:	91 81       	ldd	r25, Z+1	; 0x01
    4bbc:	a2 81       	ldd	r26, Z+2	; 0x02
    4bbe:	b3 81       	ldd	r27, Z+3	; 0x03
    4bc0:	01 96       	adiw	r24, 0x01	; 1
    4bc2:	a1 1d       	adc	r26, r1
    4bc4:	b1 1d       	adc	r27, r1
    4bc6:	80 83       	st	Z, r24
    4bc8:	91 83       	std	Z+1, r25	; 0x01
    4bca:	a2 83       	std	Z+2, r26	; 0x02
    4bcc:	b3 83       	std	Z+3, r27	; 0x03
    4bce:	e1 cf       	rjmp	.-62     	; 0x4b92 <nrk_time_compact_nanos+0x2>
    }
}
    4bd0:	08 95       	ret

00004bd2 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4bd2:	8f 92       	push	r8
    4bd4:	9f 92       	push	r9
    4bd6:	af 92       	push	r10
    4bd8:	bf 92       	push	r11
    4bda:	cf 92       	push	r12
    4bdc:	df 92       	push	r13
    4bde:	ef 92       	push	r14
    4be0:	ff 92       	push	r15
    4be2:	0f 93       	push	r16
    4be4:	1f 93       	push	r17
    4be6:	cf 93       	push	r28
    4be8:	df 93       	push	r29
    4bea:	cd b7       	in	r28, 0x3d	; 61
    4bec:	de b7       	in	r29, 0x3e	; 62
    4bee:	60 97       	sbiw	r28, 0x10	; 16
    4bf0:	0f b6       	in	r0, 0x3f	; 63
    4bf2:	f8 94       	cli
    4bf4:	de bf       	out	0x3e, r29	; 62
    4bf6:	0f be       	out	0x3f, r0	; 63
    4bf8:	cd bf       	out	0x3d, r28	; 61
    4bfa:	09 83       	std	Y+1, r16	; 0x01
    4bfc:	1a 83       	std	Y+2, r17	; 0x02
    4bfe:	2b 83       	std	Y+3, r18	; 0x03
    4c00:	3c 83       	std	Y+4, r19	; 0x04
    4c02:	4d 83       	std	Y+5, r20	; 0x05
    4c04:	5e 83       	std	Y+6, r21	; 0x06
    4c06:	6f 83       	std	Y+7, r22	; 0x07
    4c08:	78 87       	std	Y+8, r23	; 0x08
    4c0a:	89 86       	std	Y+9, r8	; 0x09
    4c0c:	9a 86       	std	Y+10, r9	; 0x0a
    4c0e:	ab 86       	std	Y+11, r10	; 0x0b
    4c10:	bc 86       	std	Y+12, r11	; 0x0c
    4c12:	cd 86       	std	Y+13, r12	; 0x0d
    4c14:	de 86       	std	Y+14, r13	; 0x0e
    4c16:	ef 86       	std	Y+15, r14	; 0x0f
    4c18:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    4c1a:	09 85       	ldd	r16, Y+9	; 0x09
    4c1c:	1a 85       	ldd	r17, Y+10	; 0x0a
    4c1e:	2b 85       	ldd	r18, Y+11	; 0x0b
    4c20:	3c 85       	ldd	r19, Y+12	; 0x0c
    4c22:	49 81       	ldd	r20, Y+1	; 0x01
    4c24:	5a 81       	ldd	r21, Y+2	; 0x02
    4c26:	6b 81       	ldd	r22, Y+3	; 0x03
    4c28:	7c 81       	ldd	r23, Y+4	; 0x04
    4c2a:	40 0f       	add	r20, r16
    4c2c:	51 1f       	adc	r21, r17
    4c2e:	62 1f       	adc	r22, r18
    4c30:	73 1f       	adc	r23, r19
    4c32:	fc 01       	movw	r30, r24
    4c34:	40 83       	st	Z, r20
    4c36:	51 83       	std	Z+1, r21	; 0x01
    4c38:	62 83       	std	Z+2, r22	; 0x02
    4c3a:	73 83       	std	Z+3, r23	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    4c3c:	0d 85       	ldd	r16, Y+13	; 0x0d
    4c3e:	1e 85       	ldd	r17, Y+14	; 0x0e
    4c40:	2f 85       	ldd	r18, Y+15	; 0x0f
    4c42:	38 89       	ldd	r19, Y+16	; 0x10
    4c44:	4d 81       	ldd	r20, Y+5	; 0x05
    4c46:	5e 81       	ldd	r21, Y+6	; 0x06
    4c48:	6f 81       	ldd	r22, Y+7	; 0x07
    4c4a:	78 85       	ldd	r23, Y+8	; 0x08
    4c4c:	40 0f       	add	r20, r16
    4c4e:	51 1f       	adc	r21, r17
    4c50:	62 1f       	adc	r22, r18
    4c52:	73 1f       	adc	r23, r19
    4c54:	44 83       	std	Z+4, r20	; 0x04
    4c56:	55 83       	std	Z+5, r21	; 0x05
    4c58:	66 83       	std	Z+6, r22	; 0x06
    4c5a:	77 83       	std	Z+7, r23	; 0x07
nrk_time_compact_nanos(result);
    4c5c:	0e 94 c8 25 	call	0x4b90	; 0x4b90 <nrk_time_compact_nanos>
return NRK_OK;
}
    4c60:	81 e0       	ldi	r24, 0x01	; 1
    4c62:	60 96       	adiw	r28, 0x10	; 16
    4c64:	0f b6       	in	r0, 0x3f	; 63
    4c66:	f8 94       	cli
    4c68:	de bf       	out	0x3e, r29	; 62
    4c6a:	0f be       	out	0x3f, r0	; 63
    4c6c:	cd bf       	out	0x3d, r28	; 61
    4c6e:	df 91       	pop	r29
    4c70:	cf 91       	pop	r28
    4c72:	1f 91       	pop	r17
    4c74:	0f 91       	pop	r16
    4c76:	ff 90       	pop	r15
    4c78:	ef 90       	pop	r14
    4c7a:	df 90       	pop	r13
    4c7c:	cf 90       	pop	r12
    4c7e:	bf 90       	pop	r11
    4c80:	af 90       	pop	r10
    4c82:	9f 90       	pop	r9
    4c84:	8f 90       	pop	r8
    4c86:	08 95       	ret

00004c88 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4c88:	e3 e8       	ldi	r30, 0x83	; 131
    4c8a:	fb e0       	ldi	r31, 0x0B	; 11
    4c8c:	60 83       	st	Z, r22
    4c8e:	71 83       	std	Z+1, r23	; 0x01
    4c90:	82 83       	std	Z+2, r24	; 0x02
    4c92:	93 83       	std	Z+3, r25	; 0x03
  nrk_system_time.nano_secs=nano_secs;
    4c94:	24 83       	std	Z+4, r18	; 0x04
    4c96:	35 83       	std	Z+5, r19	; 0x05
    4c98:	46 83       	std	Z+6, r20	; 0x06
    4c9a:	57 83       	std	Z+7, r21	; 0x07
    4c9c:	08 95       	ret

00004c9e <_nrk_time_to_ticks>:
}

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    4c9e:	2f 92       	push	r2
    4ca0:	3f 92       	push	r3
    4ca2:	4f 92       	push	r4
    4ca4:	5f 92       	push	r5
    4ca6:	6f 92       	push	r6
    4ca8:	7f 92       	push	r7
    4caa:	8f 92       	push	r8
    4cac:	9f 92       	push	r9
    4cae:	af 92       	push	r10
    4cb0:	bf 92       	push	r11
    4cb2:	cf 92       	push	r12
    4cb4:	df 92       	push	r13
    4cb6:	ef 92       	push	r14
    4cb8:	ff 92       	push	r15
    4cba:	0f 93       	push	r16
    4cbc:	1f 93       	push	r17
    4cbe:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4cc0:	c0 80       	ld	r12, Z
    4cc2:	d1 80       	ldd	r13, Z+1	; 0x01
    4cc4:	e2 80       	ldd	r14, Z+2	; 0x02
    4cc6:	f3 80       	ldd	r15, Z+3	; 0x03
    4cc8:	c1 14       	cp	r12, r1
    4cca:	d1 04       	cpc	r13, r1
    4ccc:	e1 04       	cpc	r14, r1
    4cce:	f1 04       	cpc	r15, r1
    4cd0:	e1 f1       	breq	.+120    	; 0x4d4a <_nrk_time_to_ticks+0xac>
{
   tmp=t->nano_secs;
    4cd2:	84 81       	ldd	r24, Z+4	; 0x04
    4cd4:	95 81       	ldd	r25, Z+5	; 0x05
    4cd6:	a6 81       	ldd	r26, Z+6	; 0x06
    4cd8:	b7 81       	ldd	r27, Z+7	; 0x07
   if(t->secs>65) return 0;
    4cda:	22 e4       	ldi	r18, 0x42	; 66
    4cdc:	c2 16       	cp	r12, r18
    4cde:	d1 04       	cpc	r13, r1
    4ce0:	e1 04       	cpc	r14, r1
    4ce2:	f1 04       	cpc	r15, r1
    4ce4:	f0 f5       	brcc	.+124    	; 0x4d62 <_nrk_time_to_ticks+0xc4>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    4ce6:	1c 01       	movw	r2, r24
    4ce8:	2d 01       	movw	r4, r26
    4cea:	61 2c       	mov	r6, r1
    4cec:	71 2c       	mov	r7, r1
    4cee:	43 01       	movw	r8, r6
    4cf0:	e0 e0       	ldi	r30, 0x00	; 0
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4cf2:	8e 2f       	mov	r24, r30
    4cf4:	90 e0       	ldi	r25, 0x00	; 0
    4cf6:	a0 e0       	ldi	r26, 0x00	; 0
    4cf8:	b0 e0       	ldi	r27, 0x00	; 0
    4cfa:	8c 15       	cp	r24, r12
    4cfc:	9d 05       	cpc	r25, r13
    4cfe:	ae 05       	cpc	r26, r14
    4d00:	bf 05       	cpc	r27, r15
    4d02:	88 f4       	brcc	.+34     	; 0x4d26 <_nrk_time_to_ticks+0x88>
    4d04:	91 01       	movw	r18, r2
    4d06:	a2 01       	movw	r20, r4
    4d08:	b3 01       	movw	r22, r6
    4d0a:	c4 01       	movw	r24, r8
    4d0c:	36 53       	subi	r19, 0x36	; 54
    4d0e:	45 46       	sbci	r20, 0x65	; 101
    4d10:	54 4c       	sbci	r21, 0xC4	; 196
    4d12:	6f 4f       	sbci	r22, 0xFF	; 255
    4d14:	7f 4f       	sbci	r23, 0xFF	; 255
    4d16:	8f 4f       	sbci	r24, 0xFF	; 255
    4d18:	9f 4f       	sbci	r25, 0xFF	; 255
    4d1a:	19 01       	movw	r2, r18
    4d1c:	2a 01       	movw	r4, r20
    4d1e:	3b 01       	movw	r6, r22
    4d20:	4c 01       	movw	r8, r24
    4d22:	ef 5f       	subi	r30, 0xFF	; 255
    4d24:	e6 cf       	rjmp	.-52     	; 0x4cf2 <_nrk_time_to_ticks+0x54>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4d26:	83 eb       	ldi	r24, 0xB3	; 179
    4d28:	a8 2e       	mov	r10, r24
    4d2a:	96 ee       	ldi	r25, 0xE6	; 230
    4d2c:	b9 2e       	mov	r11, r25
    4d2e:	2e e0       	ldi	r18, 0x0E	; 14
    4d30:	c2 2e       	mov	r12, r18
    4d32:	d1 2c       	mov	r13, r1
    4d34:	e1 2c       	mov	r14, r1
    4d36:	f1 2c       	mov	r15, r1
    4d38:	00 e0       	ldi	r16, 0x00	; 0
    4d3a:	10 e0       	ldi	r17, 0x00	; 0
    4d3c:	91 01       	movw	r18, r2
    4d3e:	a2 01       	movw	r20, r4
    4d40:	b3 01       	movw	r22, r6
    4d42:	c4 01       	movw	r24, r8
    4d44:	0e 94 68 32 	call	0x64d0	; 0x64d0 <__udivdi3>
    4d48:	0a c0       	rjmp	.+20     	; 0x4d5e <_nrk_time_to_ticks+0xc0>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4d4a:	64 81       	ldd	r22, Z+4	; 0x04
    4d4c:	75 81       	ldd	r23, Z+5	; 0x05
    4d4e:	86 81       	ldd	r24, Z+6	; 0x06
    4d50:	97 81       	ldd	r25, Z+7	; 0x07
    4d52:	23 eb       	ldi	r18, 0xB3	; 179
    4d54:	36 ee       	ldi	r19, 0xE6	; 230
    4d56:	4e e0       	ldi	r20, 0x0E	; 14
    4d58:	50 e0       	ldi	r21, 0x00	; 0
    4d5a:	0e 94 44 32 	call	0x6488	; 0x6488 <__udivmodsi4>
    4d5e:	c9 01       	movw	r24, r18
    4d60:	02 c0       	rjmp	.+4      	; 0x4d66 <_nrk_time_to_ticks+0xc8>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    4d62:	80 e0       	ldi	r24, 0x00	; 0
    4d64:	90 e0       	ldi	r25, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    4d66:	1f 91       	pop	r17
    4d68:	0f 91       	pop	r16
    4d6a:	ff 90       	pop	r15
    4d6c:	ef 90       	pop	r14
    4d6e:	df 90       	pop	r13
    4d70:	cf 90       	pop	r12
    4d72:	bf 90       	pop	r11
    4d74:	af 90       	pop	r10
    4d76:	9f 90       	pop	r9
    4d78:	8f 90       	pop	r8
    4d7a:	7f 90       	pop	r7
    4d7c:	6f 90       	pop	r6
    4d7e:	5f 90       	pop	r5
    4d80:	4f 90       	pop	r4
    4d82:	3f 90       	pop	r3
    4d84:	2f 90       	pop	r2
    4d86:	08 95       	ret

00004d88 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4d88:	cf 92       	push	r12
    4d8a:	df 92       	push	r13
    4d8c:	ef 92       	push	r14
    4d8e:	ff 92       	push	r15
    4d90:	cf 93       	push	r28
    4d92:	df 93       	push	r29
    4d94:	cd b7       	in	r28, 0x3d	; 61
    4d96:	de b7       	in	r29, 0x3e	; 62
    4d98:	28 97       	sbiw	r28, 0x08	; 8
    4d9a:	0f b6       	in	r0, 0x3f	; 63
    4d9c:	f8 94       	cli
    4d9e:	de bf       	out	0x3e, r29	; 62
    4da0:	0f be       	out	0x3f, r0	; 63
    4da2:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4da4:	6b 01       	movw	r12, r22
    4da6:	7c 01       	movw	r14, r24
    4da8:	2a e0       	ldi	r18, 0x0A	; 10
    4daa:	f6 94       	lsr	r15
    4dac:	e7 94       	ror	r14
    4dae:	d7 94       	ror	r13
    4db0:	c7 94       	ror	r12
    4db2:	2a 95       	dec	r18
    4db4:	d1 f7       	brne	.-12     	; 0x4daa <_nrk_ticks_to_time+0x22>
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    4db6:	c9 82       	std	Y+1, r12	; 0x01
    4db8:	da 82       	std	Y+2, r13	; 0x02
    4dba:	eb 82       	std	Y+3, r14	; 0x03
    4dbc:	fc 82       	std	Y+4, r15	; 0x04
nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    4dbe:	9b 01       	movw	r18, r22
    4dc0:	ac 01       	movw	r20, r24
    4dc2:	33 70       	andi	r19, 0x03	; 3
    4dc4:	44 27       	eor	r20, r20
    4dc6:	55 27       	eor	r21, r21
    4dc8:	63 eb       	ldi	r22, 0xB3	; 179
    4dca:	76 ee       	ldi	r23, 0xE6	; 230
    4dcc:	8e e0       	ldi	r24, 0x0E	; 14
    4dce:	90 e0       	ldi	r25, 0x00	; 0
    4dd0:	0e 94 20 32 	call	0x6440	; 0x6440 <__mulsi3>

return t;
    4dd4:	2c 2d       	mov	r18, r12
    4dd6:	3a 81       	ldd	r19, Y+2	; 0x02
    4dd8:	4b 81       	ldd	r20, Y+3	; 0x03
    4dda:	5c 81       	ldd	r21, Y+4	; 0x04
}
    4ddc:	28 96       	adiw	r28, 0x08	; 8
    4dde:	0f b6       	in	r0, 0x3f	; 63
    4de0:	f8 94       	cli
    4de2:	de bf       	out	0x3e, r29	; 62
    4de4:	0f be       	out	0x3f, r0	; 63
    4de6:	cd bf       	out	0x3d, r28	; 61
    4de8:	df 91       	pop	r29
    4dea:	cf 91       	pop	r28
    4dec:	ff 90       	pop	r15
    4dee:	ef 90       	pop	r14
    4df0:	df 90       	pop	r13
    4df2:	cf 90       	pop	r12
    4df4:	08 95       	ret

00004df6 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    4df6:	2f 92       	push	r2
    4df8:	3f 92       	push	r3
    4dfa:	4f 92       	push	r4
    4dfc:	5f 92       	push	r5
    4dfe:	6f 92       	push	r6
    4e00:	7f 92       	push	r7
    4e02:	8f 92       	push	r8
    4e04:	9f 92       	push	r9
    4e06:	af 92       	push	r10
    4e08:	bf 92       	push	r11
    4e0a:	cf 92       	push	r12
    4e0c:	df 92       	push	r13
    4e0e:	ef 92       	push	r14
    4e10:	ff 92       	push	r15
    4e12:	0f 93       	push	r16
    4e14:	1f 93       	push	r17
    4e16:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4e18:	c0 80       	ld	r12, Z
    4e1a:	d1 80       	ldd	r13, Z+1	; 0x01
    4e1c:	e2 80       	ldd	r14, Z+2	; 0x02
    4e1e:	f3 80       	ldd	r15, Z+3	; 0x03
    4e20:	c1 14       	cp	r12, r1
    4e22:	d1 04       	cpc	r13, r1
    4e24:	e1 04       	cpc	r14, r1
    4e26:	f1 04       	cpc	r15, r1
    4e28:	b9 f1       	breq	.+110    	; 0x4e98 <_nrk_time_to_ticks_long+0xa2>
{
   tmp=t->nano_secs;
    4e2a:	84 81       	ldd	r24, Z+4	; 0x04
    4e2c:	95 81       	ldd	r25, Z+5	; 0x05
    4e2e:	a6 81       	ldd	r26, Z+6	; 0x06
    4e30:	b7 81       	ldd	r27, Z+7	; 0x07
    4e32:	1c 01       	movw	r2, r24
    4e34:	2d 01       	movw	r4, r26
    4e36:	61 2c       	mov	r6, r1
    4e38:	71 2c       	mov	r7, r1
    4e3a:	43 01       	movw	r8, r6
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4e3c:	e0 e0       	ldi	r30, 0x00	; 0
    4e3e:	8e 2f       	mov	r24, r30
    4e40:	90 e0       	ldi	r25, 0x00	; 0
    4e42:	a0 e0       	ldi	r26, 0x00	; 0
    4e44:	b0 e0       	ldi	r27, 0x00	; 0
    4e46:	8c 15       	cp	r24, r12
    4e48:	9d 05       	cpc	r25, r13
    4e4a:	ae 05       	cpc	r26, r14
    4e4c:	bf 05       	cpc	r27, r15
    4e4e:	88 f4       	brcc	.+34     	; 0x4e72 <_nrk_time_to_ticks_long+0x7c>
    4e50:	91 01       	movw	r18, r2
    4e52:	a2 01       	movw	r20, r4
    4e54:	b3 01       	movw	r22, r6
    4e56:	c4 01       	movw	r24, r8
    4e58:	36 53       	subi	r19, 0x36	; 54
    4e5a:	45 46       	sbci	r20, 0x65	; 101
    4e5c:	54 4c       	sbci	r21, 0xC4	; 196
    4e5e:	6f 4f       	sbci	r22, 0xFF	; 255
    4e60:	7f 4f       	sbci	r23, 0xFF	; 255
    4e62:	8f 4f       	sbci	r24, 0xFF	; 255
    4e64:	9f 4f       	sbci	r25, 0xFF	; 255
    4e66:	19 01       	movw	r2, r18
    4e68:	2a 01       	movw	r4, r20
    4e6a:	3b 01       	movw	r6, r22
    4e6c:	4c 01       	movw	r8, r24
    4e6e:	ef 5f       	subi	r30, 0xFF	; 255
    4e70:	e6 cf       	rjmp	.-52     	; 0x4e3e <_nrk_time_to_ticks_long+0x48>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4e72:	83 eb       	ldi	r24, 0xB3	; 179
    4e74:	a8 2e       	mov	r10, r24
    4e76:	96 ee       	ldi	r25, 0xE6	; 230
    4e78:	b9 2e       	mov	r11, r25
    4e7a:	2e e0       	ldi	r18, 0x0E	; 14
    4e7c:	c2 2e       	mov	r12, r18
    4e7e:	d1 2c       	mov	r13, r1
    4e80:	e1 2c       	mov	r14, r1
    4e82:	f1 2c       	mov	r15, r1
    4e84:	00 e0       	ldi	r16, 0x00	; 0
    4e86:	10 e0       	ldi	r17, 0x00	; 0
    4e88:	91 01       	movw	r18, r2
    4e8a:	a2 01       	movw	r20, r4
    4e8c:	b3 01       	movw	r22, r6
    4e8e:	c4 01       	movw	r24, r8
    4e90:	0e 94 68 32 	call	0x64d0	; 0x64d0 <__udivdi3>
    4e94:	ca 01       	movw	r24, r20
    4e96:	0b c0       	rjmp	.+22     	; 0x4eae <_nrk_time_to_ticks_long+0xb8>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4e98:	64 81       	ldd	r22, Z+4	; 0x04
    4e9a:	75 81       	ldd	r23, Z+5	; 0x05
    4e9c:	86 81       	ldd	r24, Z+6	; 0x06
    4e9e:	97 81       	ldd	r25, Z+7	; 0x07
    4ea0:	23 eb       	ldi	r18, 0xB3	; 179
    4ea2:	36 ee       	ldi	r19, 0xE6	; 230
    4ea4:	4e e0       	ldi	r20, 0x0E	; 14
    4ea6:	50 e0       	ldi	r21, 0x00	; 0
    4ea8:	0e 94 44 32 	call	0x6488	; 0x6488 <__udivmodsi4>
    4eac:	ca 01       	movw	r24, r20
}
return ticks;
}
    4eae:	b9 01       	movw	r22, r18
    4eb0:	1f 91       	pop	r17
    4eb2:	0f 91       	pop	r16
    4eb4:	ff 90       	pop	r15
    4eb6:	ef 90       	pop	r14
    4eb8:	df 90       	pop	r13
    4eba:	cf 90       	pop	r12
    4ebc:	bf 90       	pop	r11
    4ebe:	af 90       	pop	r10
    4ec0:	9f 90       	pop	r9
    4ec2:	8f 90       	pop	r8
    4ec4:	7f 90       	pop	r7
    4ec6:	6f 90       	pop	r6
    4ec8:	5f 90       	pop	r5
    4eca:	4f 90       	pop	r4
    4ecc:	3f 90       	pop	r3
    4ece:	2f 90       	pop	r2
    4ed0:	08 95       	ret

00004ed2 <nrk_idle_task>:
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
    4ed2:	c2 e0       	ldi	r28, 0x02	; 2
{
  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    4ed4:	d1 e0       	ldi	r29, 0x01	; 1
{
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{
  nrk_stack_check(); 
    4ed6:	0e 94 39 1e 	call	0x3c72	; 0x3c72 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    4eda:	0e 94 c3 2c 	call	0x5986	; 0x5986 <_nrk_get_next_wakeup>
    4ede:	84 30       	cpi	r24, 0x04	; 4
    4ee0:	28 f4       	brcc	.+10     	; 0x4eec <nrk_idle_task+0x1a>
    {
	    _nrk_cpu_state=CPU_IDLE;
    4ee2:	d0 93 80 0b 	sts	0x0B80, r29
	    nrk_idle();
    4ee6:	0e 94 d2 2f 	call	0x5fa4	; 0x5fa4 <nrk_idle>
    4eea:	08 c0       	rjmp	.+16     	; 0x4efc <nrk_idle_task+0x2a>
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
    4eec:	8a e0       	ldi	r24, 0x0A	; 10
    4eee:	90 e0       	ldi	r25, 0x00	; 0
    4ef0:	0e 94 db 2b 	call	0x57b6	; 0x57b6 <nrk_spin_wait_us>
	    _nrk_cpu_state=CPU_SLEEP;
    4ef4:	c0 93 80 0b 	sts	0x0B80, r28
	    nrk_sleep();
    4ef8:	0e 94 c6 2f 	call	0x5f8c	; 0x5f8c <nrk_sleep>
	    nrk_idle();
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    4efc:	80 91 df 09 	lds	r24, 0x09DF
    4f00:	85 35       	cpi	r24, 0x55	; 85
    4f02:	19 f0       	breq	.+6      	; 0x4f0a <nrk_idle_task+0x38>
    4f04:	88 e0       	ldi	r24, 0x08	; 8
    4f06:	0e 94 b2 1c 	call	0x3964	; 0x3964 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    4f0a:	80 91 fe 40 	lds	r24, 0x40FE
    4f0e:	85 35       	cpi	r24, 0x55	; 85
    4f10:	11 f3       	breq	.-60     	; 0x4ed6 <nrk_idle_task+0x4>
    4f12:	88 e0       	ldi	r24, 0x08	; 8
    4f14:	0e 94 b2 1c 	call	0x3964	; 0x3964 <nrk_error_add>
    4f18:	de cf       	rjmp	.-68     	; 0x4ed6 <nrk_idle_task+0x4>

00004f1a <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    4f1a:	2f 92       	push	r2
    4f1c:	3f 92       	push	r3
    4f1e:	4f 92       	push	r4
    4f20:	5f 92       	push	r5
    4f22:	6f 92       	push	r6
    4f24:	7f 92       	push	r7
    4f26:	8f 92       	push	r8
    4f28:	9f 92       	push	r9
    4f2a:	af 92       	push	r10
    4f2c:	bf 92       	push	r11
    4f2e:	cf 92       	push	r12
    4f30:	df 92       	push	r13
    4f32:	ef 92       	push	r14
    4f34:	ff 92       	push	r15
    4f36:	0f 93       	push	r16
    4f38:	1f 93       	push	r17
    4f3a:	cf 93       	push	r28
    4f3c:	df 93       	push	r29
    4f3e:	00 d0       	rcall	.+0      	; 0x4f40 <_nrk_scheduler+0x26>
    4f40:	1f 92       	push	r1
    4f42:	cd b7       	in	r28, 0x3d	; 61
    4f44:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    nrk_int_enable();   // this should be removed...  Not needed
    4f46:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <nrk_int_enable>


#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_precision_os_timer_reset();
    4f4a:	0e 94 f7 2b 	call	0x57ee	; 0x57ee <_nrk_precision_os_timer_reset>
    _nrk_high_speed_timer_reset();
    4f4e:	0e 94 15 2c 	call	0x582a	; 0x582a <_nrk_high_speed_timer_reset>
    start_time_stamp=_nrk_high_speed_timer_get();
    4f52:	0e 94 1d 2c 	call	0x583a	; 0x583a <_nrk_high_speed_timer_get>
    4f56:	1c 01       	movw	r2, r24
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    4f58:	8a ef       	ldi	r24, 0xFA	; 250
    4f5a:	0e 94 c7 2c 	call	0x598e	; 0x598e <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    4f5e:	0e 94 c3 2f 	call	0x5f86	; 0x5f86 <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    4f62:	0e 94 91 2a 	call	0x5522	; 0x5522 <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    4f66:	b0 90 33 09 	lds	r11, 0x0933
    4f6a:	ab 2d       	mov	r26, r11
    4f6c:	b0 e0       	ldi	r27, 0x00	; 0
    4f6e:	23 eb       	ldi	r18, 0xB3	; 179
    4f70:	36 ee       	ldi	r19, 0xE6	; 230
    4f72:	4e e0       	ldi	r20, 0x0E	; 14
    4f74:	50 e0       	ldi	r21, 0x00	; 0
    4f76:	0e 94 15 32 	call	0x642a	; 0x642a <__muluhisi3>
    4f7a:	00 91 87 0b 	lds	r16, 0x0B87
    4f7e:	10 91 88 0b 	lds	r17, 0x0B88
    4f82:	20 91 89 0b 	lds	r18, 0x0B89
    4f86:	30 91 8a 0b 	lds	r19, 0x0B8A
    4f8a:	6b 01       	movw	r12, r22
    4f8c:	7c 01       	movw	r14, r24
    4f8e:	c0 0e       	add	r12, r16
    4f90:	d1 1e       	adc	r13, r17
    4f92:	e2 1e       	adc	r14, r18
    4f94:	f3 1e       	adc	r15, r19
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4f96:	c7 01       	movw	r24, r14
    4f98:	b6 01       	movw	r22, r12
    4f9a:	23 eb       	ldi	r18, 0xB3	; 179
    4f9c:	36 ee       	ldi	r19, 0xE6	; 230
    4f9e:	4e e0       	ldi	r20, 0x0E	; 14
    4fa0:	50 e0       	ldi	r21, 0x00	; 0
    4fa2:	0e 94 44 32 	call	0x6488	; 0x6488 <__udivmodsi4>
    4fa6:	c6 1a       	sub	r12, r22
    4fa8:	d7 0a       	sbc	r13, r23
    4faa:	e8 0a       	sbc	r14, r24
    4fac:	f9 0a       	sbc	r15, r25
    4fae:	c0 92 87 0b 	sts	0x0B87, r12
    4fb2:	d0 92 88 0b 	sts	0x0B88, r13
    4fb6:	e0 92 89 0b 	sts	0x0B89, r14
    4fba:	f0 92 8a 0b 	sts	0x0B8A, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    4fbe:	e0 91 8c 0b 	lds	r30, 0x0B8C
    4fc2:	f0 91 8d 0b 	lds	r31, 0x0B8D
    4fc6:	80 85       	ldd	r24, Z+8	; 0x08
    4fc8:	81 11       	cpse	r24, r1
    4fca:	30 c0       	rjmp	.+96     	; 0x502c <_nrk_scheduler+0x112>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    4fcc:	80 91 80 0b 	lds	r24, 0x0B80
    4fd0:	82 30       	cpi	r24, 0x02	; 2
    4fd2:	19 f4       	brne	.+6      	; 0x4fda <_nrk_scheduler+0xc0>
    4fd4:	8b 2d       	mov	r24, r11
    4fd6:	0e 94 40 18 	call	0x3080	; 0x3080 <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    4fda:	e0 91 8c 0b 	lds	r30, 0x0B8C
    4fde:	f0 91 8d 0b 	lds	r31, 0x0B8D
    4fe2:	60 91 33 09 	lds	r22, 0x0933
    4fe6:	80 85       	ldd	r24, Z+8	; 0x08
    4fe8:	0e 94 a8 18 	call	0x3150	; 0x3150 <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    4fec:	e0 91 8c 0b 	lds	r30, 0x0B8C
    4ff0:	f0 91 8d 0b 	lds	r31, 0x0B8D
    4ff4:	60 e0       	ldi	r22, 0x00	; 0
    4ff6:	80 85       	ldd	r24, Z+8	; 0x08
    4ff8:	0e 94 e5 18 	call	0x31ca	; 0x31ca <_nrk_stats_task_suspend>
    4ffc:	80 91 87 0b 	lds	r24, 0x0B87
    5000:	90 91 88 0b 	lds	r25, 0x0B88
    5004:	a0 91 89 0b 	lds	r26, 0x0B89
    5008:	b0 91 8a 0b 	lds	r27, 0x0B8A
    500c:	00 91 83 0b 	lds	r16, 0x0B83
    5010:	10 91 84 0b 	lds	r17, 0x0B84
    5014:	20 91 85 0b 	lds	r18, 0x0B85
    5018:	30 91 86 0b 	lds	r19, 0x0B86

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    501c:	43 eb       	ldi	r20, 0xB3	; 179
    501e:	84 2e       	mov	r8, r20
    5020:	46 ee       	ldi	r20, 0xE6	; 230
    5022:	94 2e       	mov	r9, r20
    5024:	4e e0       	ldi	r20, 0x0E	; 14
    5026:	a4 2e       	mov	r10, r20
    5028:	b1 2c       	mov	r11, r1
    502a:	07 c0       	rjmp	.+14     	; 0x503a <_nrk_scheduler+0x120>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    502c:	95 81       	ldd	r25, Z+5	; 0x05
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    502e:	6b 2d       	mov	r22, r11
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    5030:	91 11       	cpse	r25, r1
    5032:	e2 cf       	rjmp	.-60     	; 0x4ff8 <_nrk_scheduler+0xde>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    5034:	0e 94 a8 18 	call	0x3150	; 0x3150 <_nrk_stats_task_preempted>
    5038:	e1 cf       	rjmp	.-62     	; 0x4ffc <_nrk_scheduler+0xe2>
    503a:	68 01       	movw	r12, r16
    503c:	79 01       	movw	r14, r18
    503e:	4f ef       	ldi	r20, 0xFF	; 255
    5040:	c4 1a       	sub	r12, r20
    5042:	d4 0a       	sbc	r13, r20
    5044:	e4 0a       	sbc	r14, r20
    5046:	f4 0a       	sbc	r15, r20
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    5048:	81 15       	cp	r24, r1
    504a:	5a ec       	ldi	r21, 0xCA	; 202
    504c:	95 07       	cpc	r25, r21
    504e:	5a e9       	ldi	r21, 0x9A	; 154
    5050:	a5 07       	cpc	r26, r21
    5052:	5b e3       	ldi	r21, 0x3B	; 59
    5054:	b5 07       	cpc	r27, r21
    5056:	c8 f0       	brcs	.+50     	; 0x508a <_nrk_scheduler+0x170>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    5058:	2c 01       	movw	r4, r24
    505a:	3d 01       	movw	r6, r26
    505c:	2a ec       	ldi	r18, 0xCA	; 202
    505e:	52 1a       	sub	r5, r18
    5060:	2a e9       	ldi	r18, 0x9A	; 154
    5062:	62 0a       	sbc	r6, r18
    5064:	2b e3       	ldi	r18, 0x3B	; 59
    5066:	72 0a       	sbc	r7, r18
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5068:	c3 01       	movw	r24, r6
    506a:	b2 01       	movw	r22, r4
    506c:	a5 01       	movw	r20, r10
    506e:	94 01       	movw	r18, r8
    5070:	0e 94 44 32 	call	0x6488	; 0x6488 <__udivmodsi4>
    5074:	a3 01       	movw	r20, r6
    5076:	92 01       	movw	r18, r4
    5078:	26 1b       	sub	r18, r22
    507a:	37 0b       	sbc	r19, r23
    507c:	48 0b       	sbc	r20, r24
    507e:	59 0b       	sbc	r21, r25
    5080:	da 01       	movw	r26, r20
    5082:	c9 01       	movw	r24, r18
    5084:	97 01       	movw	r18, r14
    5086:	86 01       	movw	r16, r12
    5088:	d8 cf       	rjmp	.-80     	; 0x503a <_nrk_scheduler+0x120>
    508a:	80 93 87 0b 	sts	0x0B87, r24
    508e:	90 93 88 0b 	sts	0x0B88, r25
    5092:	a0 93 89 0b 	sts	0x0B89, r26
    5096:	b0 93 8a 0b 	sts	0x0B8A, r27
    509a:	00 93 83 0b 	sts	0x0B83, r16
    509e:	10 93 84 0b 	sts	0x0B84, r17
    50a2:	20 93 85 0b 	sts	0x0B85, r18
    50a6:	30 93 86 0b 	sts	0x0B86, r19
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    50aa:	e0 91 8c 0b 	lds	r30, 0x0B8C
    50ae:	f0 91 8d 0b 	lds	r31, 0x0B8D
    50b2:	85 81       	ldd	r24, Z+5	; 0x05
    50b4:	88 23       	and	r24, r24
    50b6:	39 f1       	breq	.+78     	; 0x5106 <_nrk_scheduler+0x1ec>
    50b8:	81 85       	ldd	r24, Z+9	; 0x09
    50ba:	84 30       	cpi	r24, 0x04	; 4
    50bc:	21 f1       	breq	.+72     	; 0x5106 <_nrk_scheduler+0x1ec>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    50be:	87 81       	ldd	r24, Z+7	; 0x07
    50c0:	82 30       	cpi	r24, 0x02	; 2
    50c2:	29 f0       	breq	.+10     	; 0x50ce <_nrk_scheduler+0x1b4>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    50c4:	88 23       	and	r24, r24
    50c6:	41 f0       	breq	.+16     	; 0x50d8 <_nrk_scheduler+0x1be>
    50c8:	86 81       	ldd	r24, Z+6	; 0x06
    50ca:	81 11       	cpse	r24, r1
    50cc:	02 c0       	rjmp	.+4      	; 0x50d2 <_nrk_scheduler+0x1b8>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    50ce:	85 e0       	ldi	r24, 0x05	; 5
    50d0:	01 c0       	rjmp	.+2      	; 0x50d4 <_nrk_scheduler+0x1ba>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    50d2:	83 e0       	ldi	r24, 0x03	; 3
    50d4:	81 87       	std	Z+9, r24	; 0x09
    50d6:	14 c0       	rjmp	.+40     	; 0x5100 <_nrk_scheduler+0x1e6>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    50d8:	83 e0       	ldi	r24, 0x03	; 3
    50da:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    50dc:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    50de:	16 82       	std	Z+6, r1	; 0x06
	    // agr added to fix initial startup scheduling problem
            if(nrk_cur_task_TCB->next_wakeup==0) {
    50e0:	85 89       	ldd	r24, Z+21	; 0x15
    50e2:	96 89       	ldd	r25, Z+22	; 0x16
    50e4:	a7 89       	ldd	r26, Z+23	; 0x17
    50e6:	b0 8d       	ldd	r27, Z+24	; 0x18
    50e8:	89 2b       	or	r24, r25
    50ea:	8a 2b       	or	r24, r26
    50ec:	8b 2b       	or	r24, r27
    50ee:	41 f4       	brne	.+16     	; 0x5100 <_nrk_scheduler+0x1e6>
		nrk_cur_task_TCB->next_wakeup=nrk_cur_task_TCB->next_period;
    50f0:	81 8d       	ldd	r24, Z+25	; 0x19
    50f2:	92 8d       	ldd	r25, Z+26	; 0x1a
    50f4:	a3 8d       	ldd	r26, Z+27	; 0x1b
    50f6:	b4 8d       	ldd	r27, Z+28	; 0x1c
    50f8:	85 8b       	std	Z+21, r24	; 0x15
    50fa:	96 8b       	std	Z+22, r25	; 0x16
    50fc:	a7 8b       	std	Z+23, r26	; 0x17
    50fe:	b0 8f       	std	Z+24, r27	; 0x18
		}
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    5100:	80 85       	ldd	r24, Z+8	; 0x08
    5102:	0e 94 4e 22 	call	0x449c	; 0x449c <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    5106:	e0 91 8c 0b 	lds	r30, 0x0B8C
    510a:	f0 91 8d 0b 	lds	r31, 0x0B8D
    510e:	85 a1       	ldd	r24, Z+37	; 0x25
    5110:	96 a1       	ldd	r25, Z+38	; 0x26
    5112:	a7 a1       	ldd	r26, Z+39	; 0x27
    5114:	b0 a5       	ldd	r27, Z+40	; 0x28
    5116:	89 2b       	or	r24, r25
    5118:	8a 2b       	or	r24, r26
    511a:	8b 2b       	or	r24, r27
    511c:	09 f4       	brne	.+2      	; 0x5120 <_nrk_scheduler+0x206>
    511e:	4e c0       	rjmp	.+156    	; 0x51bc <_nrk_scheduler+0x2a2>
    5120:	80 85       	ldd	r24, Z+8	; 0x08
    5122:	88 23       	and	r24, r24
    5124:	09 f4       	brne	.+2      	; 0x5128 <_nrk_scheduler+0x20e>
    5126:	4a c0       	rjmp	.+148    	; 0x51bc <_nrk_scheduler+0x2a2>
    5128:	91 85       	ldd	r25, Z+9	; 0x09
    512a:	94 30       	cpi	r25, 0x04	; 4
    512c:	09 f4       	brne	.+2      	; 0x5130 <_nrk_scheduler+0x216>
    512e:	46 c0       	rjmp	.+140    	; 0x51bc <_nrk_scheduler+0x2a2>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    5130:	45 8d       	ldd	r20, Z+29	; 0x1d
    5132:	56 8d       	ldd	r21, Z+30	; 0x1e
    5134:	67 8d       	ldd	r22, Z+31	; 0x1f
    5136:	70 a1       	ldd	r23, Z+32	; 0x20
    5138:	00 91 33 09 	lds	r16, 0x0933
    513c:	10 e0       	ldi	r17, 0x00	; 0
    513e:	20 e0       	ldi	r18, 0x00	; 0
    5140:	30 e0       	ldi	r19, 0x00	; 0
    5142:	40 17       	cp	r20, r16
    5144:	51 07       	cpc	r21, r17
    5146:	62 07       	cpc	r22, r18
    5148:	73 07       	cpc	r23, r19
    514a:	98 f4       	brcc	.+38     	; 0x5172 <_nrk_scheduler+0x258>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    514c:	0e 94 75 18 	call	0x30ea	; 0x30ea <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    5150:	e0 91 8c 0b 	lds	r30, 0x0B8C
    5154:	f0 91 8d 0b 	lds	r31, 0x0B8D
    5158:	60 85       	ldd	r22, Z+8	; 0x08
    515a:	82 e0       	ldi	r24, 0x02	; 2
    515c:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    5160:	e0 91 8c 0b 	lds	r30, 0x0B8C
    5164:	f0 91 8d 0b 	lds	r31, 0x0B8D
    5168:	15 8e       	std	Z+29, r1	; 0x1d
    516a:	16 8e       	std	Z+30, r1	; 0x1e
    516c:	17 8e       	std	Z+31, r1	; 0x1f
    516e:	10 a2       	std	Z+32, r1	; 0x20
    5170:	08 c0       	rjmp	.+16     	; 0x5182 <_nrk_scheduler+0x268>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    5172:	40 1b       	sub	r20, r16
    5174:	51 0b       	sbc	r21, r17
    5176:	62 0b       	sbc	r22, r18
    5178:	73 0b       	sbc	r23, r19
    517a:	45 8f       	std	Z+29, r20	; 0x1d
    517c:	56 8f       	std	Z+30, r21	; 0x1e
    517e:	67 8f       	std	Z+31, r22	; 0x1f
    5180:	70 a3       	std	Z+32, r23	; 0x20

        task_ID= nrk_cur_task_TCB->task_ID;
    5182:	e0 91 8c 0b 	lds	r30, 0x0B8C
    5186:	f0 91 8d 0b 	lds	r31, 0x0B8D
    518a:	10 85       	ldd	r17, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    518c:	85 8d       	ldd	r24, Z+29	; 0x1d
    518e:	96 8d       	ldd	r25, Z+30	; 0x1e
    5190:	a7 8d       	ldd	r26, Z+31	; 0x1f
    5192:	b0 a1       	ldd	r27, Z+32	; 0x20
    5194:	89 2b       	or	r24, r25
    5196:	8a 2b       	or	r24, r26
    5198:	8b 2b       	or	r24, r27
    519a:	81 f4       	brne	.+32     	; 0x51bc <_nrk_scheduler+0x2a2>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    519c:	81 2f       	mov	r24, r17
    519e:	0e 94 75 18 	call	0x30ea	; 0x30ea <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    51a2:	61 2f       	mov	r22, r17
    51a4:	83 e0       	ldi	r24, 0x03	; 3
    51a6:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    51aa:	e0 91 8c 0b 	lds	r30, 0x0B8C
    51ae:	f0 91 8d 0b 	lds	r31, 0x0B8D
    51b2:	83 e0       	ldi	r24, 0x03	; 3
    51b4:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    51b6:	81 2f       	mov	r24, r17
    51b8:	0e 94 4e 22 	call	0x449c	; 0x449c <nrk_rem_from_readyQ>
    51bc:	85 ea       	ldi	r24, 0xA5	; 165
    51be:	9a e0       	ldi	r25, 0x0A	; 10
    51c0:	9b 83       	std	Y+3, r25	; 0x03
    51c2:	8a 83       	std	Y+2, r24	; 0x02

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    51c4:	00 e6       	ldi	r16, 0x60	; 96
    51c6:	1a ee       	ldi	r17, 0xEA	; 234
    51c8:	19 82       	std	Y+1, r1	; 0x01
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    51ca:	2a ef       	ldi	r18, 0xFA	; 250
    51cc:	c2 2e       	mov	r12, r18
    51ce:	d1 2c       	mov	r13, r1
    51d0:	e1 2c       	mov	r14, r1
    51d2:	f1 2c       	mov	r15, r1
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    51d4:	81 2c       	mov	r8, r1
    51d6:	91 2c       	mov	r9, r1
    51d8:	54 01       	movw	r10, r8
    51da:	83 94       	inc	r8
    51dc:	ea 81       	ldd	r30, Y+2	; 0x02
    51de:	fb 81       	ldd	r31, Y+3	; 0x03
    51e0:	31 97       	sbiw	r30, 0x01	; 1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    51e2:	80 81       	ld	r24, Z
    51e4:	8f 3f       	cpi	r24, 0xFF	; 255
    51e6:	09 f4       	brne	.+2      	; 0x51ea <_nrk_scheduler+0x2d0>
    51e8:	04 c1       	rjmp	.+520    	; 0x53f2 <_nrk_scheduler+0x4d8>
    51ea:	ea 81       	ldd	r30, Y+2	; 0x02
    51ec:	fb 81       	ldd	r31, Y+3	; 0x03
    51ee:	34 97       	sbiw	r30, 0x04	; 4
        nrk_task_TCB[task_ID].suspend_flag=0;
    51f0:	10 82       	st	Z, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    51f2:	88 23       	and	r24, r24
    51f4:	09 f4       	brne	.+2      	; 0x51f8 <_nrk_scheduler+0x2de>
    51f6:	67 c0       	rjmp	.+206    	; 0x52c6 <_nrk_scheduler+0x3ac>
    51f8:	ea 81       	ldd	r30, Y+2	; 0x02
    51fa:	fb 81       	ldd	r31, Y+3	; 0x03
    51fc:	80 81       	ld	r24, Z
    51fe:	84 30       	cpi	r24, 0x04	; 4
    5200:	09 f4       	brne	.+2      	; 0x5204 <_nrk_scheduler+0x2ea>
    5202:	61 c0       	rjmp	.+194    	; 0x52c6 <_nrk_scheduler+0x3ac>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    5204:	44 84       	ldd	r4, Z+12	; 0x0c
    5206:	55 84       	ldd	r5, Z+13	; 0x0d
    5208:	66 84       	ldd	r6, Z+14	; 0x0e
    520a:	77 84       	ldd	r7, Z+15	; 0x0f
    520c:	60 91 33 09 	lds	r22, 0x0933
    5210:	70 e0       	ldi	r23, 0x00	; 0
    5212:	80 e0       	ldi	r24, 0x00	; 0
    5214:	90 e0       	ldi	r25, 0x00	; 0
    5216:	46 16       	cp	r4, r22
    5218:	57 06       	cpc	r5, r23
    521a:	68 06       	cpc	r6, r24
    521c:	79 06       	cpc	r7, r25
    521e:	48 f0       	brcs	.+18     	; 0x5232 <_nrk_scheduler+0x318>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    5220:	46 1a       	sub	r4, r22
    5222:	57 0a       	sbc	r5, r23
    5224:	68 0a       	sbc	r6, r24
    5226:	79 0a       	sbc	r7, r25
    5228:	44 86       	std	Z+12, r4	; 0x0c
    522a:	55 86       	std	Z+13, r5	; 0x0d
    522c:	66 86       	std	Z+14, r6	; 0x0e
    522e:	77 86       	std	Z+15, r7	; 0x0f
    5230:	06 c0       	rjmp	.+12     	; 0x523e <_nrk_scheduler+0x324>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    5232:	ea 81       	ldd	r30, Y+2	; 0x02
    5234:	fb 81       	ldd	r31, Y+3	; 0x03
    5236:	14 86       	std	Z+12, r1	; 0x0c
    5238:	15 86       	std	Z+13, r1	; 0x0d
    523a:	16 86       	std	Z+14, r1	; 0x0e
    523c:	17 86       	std	Z+15, r1	; 0x0f
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    523e:	ea 81       	ldd	r30, Y+2	; 0x02
    5240:	fb 81       	ldd	r31, Y+3	; 0x03
    5242:	40 88       	ldd	r4, Z+16	; 0x10
    5244:	51 88       	ldd	r5, Z+17	; 0x11
    5246:	62 88       	ldd	r6, Z+18	; 0x12
    5248:	73 88       	ldd	r7, Z+19	; 0x13
    524a:	46 16       	cp	r4, r22
    524c:	57 06       	cpc	r5, r23
    524e:	68 06       	cpc	r6, r24
    5250:	79 06       	cpc	r7, r25
    5252:	48 f0       	brcs	.+18     	; 0x5266 <_nrk_scheduler+0x34c>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    5254:	46 1a       	sub	r4, r22
    5256:	57 0a       	sbc	r5, r23
    5258:	68 0a       	sbc	r6, r24
    525a:	79 0a       	sbc	r7, r25
    525c:	40 8a       	std	Z+16, r4	; 0x10
    525e:	51 8a       	std	Z+17, r5	; 0x11
    5260:	62 8a       	std	Z+18, r6	; 0x12
    5262:	73 8a       	std	Z+19, r7	; 0x13
    5264:	1e c0       	rjmp	.+60     	; 0x52a2 <_nrk_scheduler+0x388>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    5266:	ea 81       	ldd	r30, Y+2	; 0x02
    5268:	fb 81       	ldd	r31, Y+3	; 0x03
    526a:	20 8d       	ldd	r18, Z+24	; 0x18
    526c:	31 8d       	ldd	r19, Z+25	; 0x19
    526e:	42 8d       	ldd	r20, Z+26	; 0x1a
    5270:	53 8d       	ldd	r21, Z+27	; 0x1b
    5272:	62 17       	cp	r22, r18
    5274:	73 07       	cpc	r23, r19
    5276:	84 07       	cpc	r24, r20
    5278:	95 07       	cpc	r25, r21
    527a:	58 f4       	brcc	.+22     	; 0x5292 <_nrk_scheduler+0x378>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    527c:	29 01       	movw	r4, r18
    527e:	3a 01       	movw	r6, r20
    5280:	46 1a       	sub	r4, r22
    5282:	57 0a       	sbc	r5, r23
    5284:	68 0a       	sbc	r6, r24
    5286:	79 0a       	sbc	r7, r25
    5288:	40 8a       	std	Z+16, r4	; 0x10
    528a:	51 8a       	std	Z+17, r5	; 0x11
    528c:	62 8a       	std	Z+18, r6	; 0x12
    528e:	73 8a       	std	Z+19, r7	; 0x13
    5290:	08 c0       	rjmp	.+16     	; 0x52a2 <_nrk_scheduler+0x388>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    5292:	0e 94 44 32 	call	0x6488	; 0x6488 <__udivmodsi4>
    5296:	ea 81       	ldd	r30, Y+2	; 0x02
    5298:	fb 81       	ldd	r31, Y+3	; 0x03
    529a:	60 8b       	std	Z+16, r22	; 0x10
    529c:	71 8b       	std	Z+17, r23	; 0x11
    529e:	82 8b       	std	Z+18, r24	; 0x12
    52a0:	93 8b       	std	Z+19, r25	; 0x13
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    52a2:	ea 81       	ldd	r30, Y+2	; 0x02
    52a4:	fb 81       	ldd	r31, Y+3	; 0x03
    52a6:	80 89       	ldd	r24, Z+16	; 0x10
    52a8:	91 89       	ldd	r25, Z+17	; 0x11
    52aa:	a2 89       	ldd	r26, Z+18	; 0x12
    52ac:	b3 89       	ldd	r27, Z+19	; 0x13
    52ae:	89 2b       	or	r24, r25
    52b0:	8a 2b       	or	r24, r26
    52b2:	8b 2b       	or	r24, r27
    52b4:	41 f4       	brne	.+16     	; 0x52c6 <_nrk_scheduler+0x3ac>
    52b6:	80 8d       	ldd	r24, Z+24	; 0x18
    52b8:	91 8d       	ldd	r25, Z+25	; 0x19
    52ba:	a2 8d       	ldd	r26, Z+26	; 0x1a
    52bc:	b3 8d       	ldd	r27, Z+27	; 0x1b
    52be:	80 8b       	std	Z+16, r24	; 0x10
    52c0:	91 8b       	std	Z+17, r25	; 0x11
    52c2:	a2 8b       	std	Z+18, r26	; 0x12
    52c4:	b3 8b       	std	Z+19, r27	; 0x13

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    52c6:	ea 81       	ldd	r30, Y+2	; 0x02
    52c8:	fb 81       	ldd	r31, Y+3	; 0x03
    52ca:	80 81       	ld	r24, Z
    52cc:	83 30       	cpi	r24, 0x03	; 3
    52ce:	09 f0       	breq	.+2      	; 0x52d2 <_nrk_scheduler+0x3b8>
    52d0:	90 c0       	rjmp	.+288    	; 0x53f2 <_nrk_scheduler+0x4d8>
        {
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    52d2:	84 85       	ldd	r24, Z+12	; 0x0c
    52d4:	95 85       	ldd	r25, Z+13	; 0x0d
    52d6:	a6 85       	ldd	r26, Z+14	; 0x0e
    52d8:	b7 85       	ldd	r27, Z+15	; 0x0f
    52da:	89 2b       	or	r24, r25
    52dc:	8a 2b       	or	r24, r26
    52de:	8b 2b       	or	r24, r27
    52e0:	09 f0       	breq	.+2      	; 0x52e4 <_nrk_scheduler+0x3ca>
    52e2:	74 c0       	rjmp	.+232    	; 0x53cc <_nrk_scheduler+0x4b2>
    52e4:	df 01       	movw	r26, r30
    52e6:	12 97       	sbiw	r26, 0x02	; 2
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    52e8:	8c 91       	ld	r24, X
    52ea:	9f 01       	movw	r18, r30
    52ec:	23 50       	subi	r18, 0x03	; 3
    52ee:	31 09       	sbc	r19, r1
    52f0:	88 23       	and	r24, r24
    52f2:	a9 f0       	breq	.+42     	; 0x531e <_nrk_scheduler+0x404>
    52f4:	f9 01       	movw	r30, r18
    52f6:	80 81       	ld	r24, Z
    52f8:	88 23       	and	r24, r24
    52fa:	89 f0       	breq	.+34     	; 0x531e <_nrk_scheduler+0x404>
    52fc:	b5 01       	movw	r22, r10
    52fe:	a4 01       	movw	r20, r8
    5300:	00 90 7c 0b 	lds	r0, 0x0B7C
    5304:	04 c0       	rjmp	.+8      	; 0x530e <_nrk_scheduler+0x3f4>
    5306:	44 0f       	add	r20, r20
    5308:	55 1f       	adc	r21, r21
    530a:	66 1f       	adc	r22, r22
    530c:	77 1f       	adc	r23, r23
    530e:	0a 94       	dec	r0
    5310:	d2 f7       	brpl	.-12     	; 0x5306 <_nrk_scheduler+0x3ec>
    5312:	ea 81       	ldd	r30, Y+2	; 0x02
    5314:	fb 81       	ldd	r31, Y+3	; 0x03
    5316:	40 87       	std	Z+8, r20	; 0x08
    5318:	51 87       	std	Z+9, r21	; 0x09
    531a:	62 87       	std	Z+10, r22	; 0x0a
    531c:	73 87       	std	Z+11, r23	; 0x0b
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    531e:	1c 92       	st	X, r1
                nrk_task_TCB[task_ID].nw_flag=0;
    5320:	f9 01       	movw	r30, r18
    5322:	10 82       	st	Z, r1
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
    5324:	ea 81       	ldd	r30, Y+2	; 0x02
    5326:	fb 81       	ldd	r31, Y+3	; 0x03
    5328:	a0 a1       	ldd	r26, Z+32	; 0x20
    532a:	b1 a1       	ldd	r27, Z+33	; 0x21
    532c:	a1 30       	cpi	r26, 0x01	; 1
    532e:	b1 05       	cpc	r27, r1
    5330:	19 f5       	brne	.+70     	; 0x5378 <_nrk_scheduler+0x45e>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    5332:	84 8d       	ldd	r24, Z+28	; 0x1c
    5334:	95 8d       	ldd	r25, Z+29	; 0x1d
    5336:	a6 8d       	ldd	r26, Z+30	; 0x1e
    5338:	b7 8d       	ldd	r27, Z+31	; 0x1f
    533a:	84 8b       	std	Z+20, r24	; 0x14
    533c:	95 8b       	std	Z+21, r25	; 0x15
    533e:	a6 8b       	std	Z+22, r26	; 0x16
    5340:	b7 8b       	std	Z+23, r27	; 0x17
                    nrk_task_TCB[task_ID].task_state = READY;
    5342:	92 e0       	ldi	r25, 0x02	; 2
    5344:	49 2e       	mov	r4, r25
    5346:	40 82       	st	Z, r4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    5348:	80 89       	ldd	r24, Z+16	; 0x10
    534a:	91 89       	ldd	r25, Z+17	; 0x11
    534c:	a2 89       	ldd	r26, Z+18	; 0x12
    534e:	b3 89       	ldd	r27, Z+19	; 0x13
    5350:	84 87       	std	Z+12, r24	; 0x0c
    5352:	95 87       	std	Z+13, r25	; 0x0d
    5354:	a6 87       	std	Z+14, r26	; 0x0e
    5356:	b7 87       	std	Z+15, r27	; 0x0f
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5358:	80 8d       	ldd	r24, Z+24	; 0x18
    535a:	91 8d       	ldd	r25, Z+25	; 0x19
    535c:	a2 8d       	ldd	r26, Z+26	; 0x1a
    535e:	b3 8d       	ldd	r27, Z+27	; 0x1b
    5360:	89 2b       	or	r24, r25
    5362:	8a 2b       	or	r24, r26
    5364:	8b 2b       	or	r24, r27
    5366:	21 f4       	brne	.+8      	; 0x5370 <_nrk_scheduler+0x456>
    5368:	c4 86       	std	Z+12, r12	; 0x0c
    536a:	d5 86       	std	Z+13, r13	; 0x0d
    536c:	e6 86       	std	Z+14, r14	; 0x0e
    536e:	f7 86       	std	Z+15, r15	; 0x0f
		    nrk_add_to_readyQ(task_ID);
    5370:	89 81       	ldd	r24, Y+1	; 0x01
    5372:	0e 94 9e 21 	call	0x433c	; 0x433c <nrk_add_to_readyQ>
    5376:	2a c0       	rjmp	.+84     	; 0x53cc <_nrk_scheduler+0x4b2>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    5378:	ea 81       	ldd	r30, Y+2	; 0x02
    537a:	fb 81       	ldd	r31, Y+3	; 0x03
    537c:	44 8d       	ldd	r20, Z+28	; 0x1c
    537e:	55 8d       	ldd	r21, Z+29	; 0x1d
    5380:	66 8d       	ldd	r22, Z+30	; 0x1e
    5382:	77 8d       	ldd	r23, Z+31	; 0x1f
    5384:	44 8b       	std	Z+20, r20	; 0x14
    5386:	55 8b       	std	Z+21, r21	; 0x15
    5388:	66 8b       	std	Z+22, r22	; 0x16
    538a:	77 8b       	std	Z+23, r23	; 0x17
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    538c:	40 8c       	ldd	r4, Z+24	; 0x18
    538e:	51 8c       	ldd	r5, Z+25	; 0x19
    5390:	62 8c       	ldd	r6, Z+26	; 0x1a
    5392:	73 8c       	ldd	r7, Z+27	; 0x1b
    5394:	11 97       	sbiw	r26, 0x01	; 1
    5396:	a3 01       	movw	r20, r6
    5398:	92 01       	movw	r18, r4
    539a:	0e 94 15 32 	call	0x642a	; 0x642a <__muluhisi3>
    539e:	64 87       	std	Z+12, r22	; 0x0c
    53a0:	75 87       	std	Z+13, r23	; 0x0d
    53a2:	86 87       	std	Z+14, r24	; 0x0e
    53a4:	97 87       	std	Z+15, r25	; 0x0f
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    53a6:	60 8b       	std	Z+16, r22	; 0x10
    53a8:	71 8b       	std	Z+17, r23	; 0x11
    53aa:	82 8b       	std	Z+18, r24	; 0x12
    53ac:	93 8b       	std	Z+19, r25	; 0x13
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    53ae:	45 28       	or	r4, r5
    53b0:	46 28       	or	r4, r6
    53b2:	47 28       	or	r4, r7
    53b4:	21 f4       	brne	.+8      	; 0x53be <_nrk_scheduler+0x4a4>
    53b6:	c4 86       	std	Z+12, r12	; 0x0c
    53b8:	d5 86       	std	Z+13, r13	; 0x0d
    53ba:	e6 86       	std	Z+14, r14	; 0x0e
    53bc:	f7 86       	std	Z+15, r15	; 0x0f
                    nrk_task_TCB[task_ID].num_periods=1;
    53be:	44 24       	eor	r4, r4
    53c0:	43 94       	inc	r4
    53c2:	51 2c       	mov	r5, r1
    53c4:	ea 81       	ldd	r30, Y+2	; 0x02
    53c6:	fb 81       	ldd	r31, Y+3	; 0x03
    53c8:	51 a2       	std	Z+33, r5	; 0x21
    53ca:	40 a2       	std	Z+32, r4	; 0x20
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    53cc:	ea 81       	ldd	r30, Y+2	; 0x02
    53ce:	fb 81       	ldd	r31, Y+3	; 0x03
    53d0:	84 85       	ldd	r24, Z+12	; 0x0c
    53d2:	95 85       	ldd	r25, Z+13	; 0x0d
    53d4:	a6 85       	ldd	r26, Z+14	; 0x0e
    53d6:	b7 85       	ldd	r27, Z+15	; 0x0f
    53d8:	00 97       	sbiw	r24, 0x00	; 0
    53da:	a1 05       	cpc	r26, r1
    53dc:	b1 05       	cpc	r27, r1
    53de:	49 f0       	breq	.+18     	; 0x53f2 <_nrk_scheduler+0x4d8>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
    53e0:	a8 01       	movw	r20, r16
    53e2:	60 e0       	ldi	r22, 0x00	; 0
    53e4:	70 e0       	ldi	r23, 0x00	; 0
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    53e6:	84 17       	cp	r24, r20
    53e8:	95 07       	cpc	r25, r21
    53ea:	a6 07       	cpc	r26, r22
    53ec:	b7 07       	cpc	r27, r23
    53ee:	08 f4       	brcc	.+2      	; 0x53f2 <_nrk_scheduler+0x4d8>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
            {
                // Find closest next_wake task
                next_wake=nrk_task_TCB[task_ID].next_wakeup;
    53f0:	8c 01       	movw	r16, r24
    53f2:	f9 81       	ldd	r31, Y+1	; 0x01
    53f4:	ff 5f       	subi	r31, 0xFF	; 255
    53f6:	f9 83       	std	Y+1, r31	; 0x01
    53f8:	2a 81       	ldd	r18, Y+2	; 0x02
    53fa:	3b 81       	ldd	r19, Y+3	; 0x03
    53fc:	25 5d       	subi	r18, 0xD5	; 213
    53fe:	3f 4f       	sbci	r19, 0xFF	; 255
    5400:	3b 83       	std	Y+3, r19	; 0x03
    5402:	2a 83       	std	Y+2, r18	; 0x02

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    5404:	f5 30       	cpi	r31, 0x05	; 5
    5406:	09 f0       	breq	.+2      	; 0x540a <_nrk_scheduler+0x4f0>
    5408:	e9 ce       	rjmp	.-558    	; 0x51dc <_nrk_scheduler+0x2c2>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    540a:	e0 91 8c 0b 	lds	r30, 0x0B8C
    540e:	f0 91 8d 0b 	lds	r31, 0x0B8D
    5412:	80 85       	ldd	r24, Z+8	; 0x08
    5414:	0e 94 87 18 	call	0x310e	; 0x310e <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    5418:	0e 94 8d 21 	call	0x431a	; 0x431a <nrk_get_high_ready_task_ID>
    541c:	f8 2e       	mov	r15, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    541e:	3b e2       	ldi	r19, 0x2B	; 43
    5420:	83 02       	muls	r24, r19
    5422:	f0 01       	movw	r30, r0
    5424:	11 24       	eor	r1, r1
    5426:	e4 56       	subi	r30, 0x64	; 100
    5428:	f5 4f       	sbci	r31, 0xF5	; 245
    542a:	22 85       	ldd	r18, Z+10	; 0x0a
    542c:	20 93 8e 0b 	sts	0x0B8E, r18
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    5430:	f0 93 7e 0b 	sts	0x0B7E, r31
    5434:	e0 93 7d 0b 	sts	0x0B7D, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    5438:	88 23       	and	r24, r24
    543a:	f9 f0       	breq	.+62     	; 0x547a <_nrk_scheduler+0x560>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    543c:	85 a1       	ldd	r24, Z+37	; 0x25
    543e:	96 a1       	ldd	r25, Z+38	; 0x26
    5440:	a7 a1       	ldd	r26, Z+39	; 0x27
    5442:	b0 a5       	ldd	r27, Z+40	; 0x28
    5444:	89 2b       	or	r24, r25
    5446:	8a 2b       	or	r24, r26
    5448:	8b 2b       	or	r24, r27
    544a:	99 f0       	breq	.+38     	; 0x5472 <_nrk_scheduler+0x558>
    544c:	85 8d       	ldd	r24, Z+29	; 0x1d
    544e:	96 8d       	ldd	r25, Z+30	; 0x1e
    5450:	a7 8d       	ldd	r26, Z+31	; 0x1f
    5452:	b0 a1       	ldd	r27, Z+32	; 0x20
    5454:	8a 3f       	cpi	r24, 0xFA	; 250
    5456:	91 05       	cpc	r25, r1
    5458:	a1 05       	cpc	r26, r1
    545a:	b1 05       	cpc	r27, r1
    545c:	50 f4       	brcc	.+20     	; 0x5472 <_nrk_scheduler+0x558>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    545e:	a8 01       	movw	r20, r16
    5460:	60 e0       	ldi	r22, 0x00	; 0
    5462:	70 e0       	ldi	r23, 0x00	; 0
    5464:	84 17       	cp	r24, r20
    5466:	95 07       	cpc	r25, r21
    5468:	a6 07       	cpc	r26, r22
    546a:	b7 07       	cpc	r27, r23
    546c:	e8 f4       	brcc	.+58     	; 0x54a8 <_nrk_scheduler+0x58e>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
    546e:	8c 01       	movw	r16, r24
    5470:	1b c0       	rjmp	.+54     	; 0x54a8 <_nrk_scheduler+0x58e>
    5472:	0b 3f       	cpi	r16, 0xFB	; 251
    5474:	11 05       	cpc	r17, r1
    5476:	c0 f0       	brcs	.+48     	; 0x54a8 <_nrk_scheduler+0x58e>
    5478:	12 c0       	rjmp	.+36     	; 0x549e <_nrk_scheduler+0x584>
        // Make sure you wake up from the idle task a little earlier
        // if you would go into deep sleep...
        // After waking from deep sleep, the next context swap must be at least
        // NRK_SLEEP_WAKEUP_TIME-1 away to make sure the CPU wakes up in time.
#ifndef NRK_NO_POWER_DOWN
        if(next_wake>NRK_SLEEP_WAKEUP_TIME)
    547a:	04 30       	cpi	r16, 0x04	; 4
    547c:	11 05       	cpc	r17, r1
    547e:	a0 f0       	brcs	.+40     	; 0x54a8 <_nrk_scheduler+0x58e>
        {
            if(next_wake-NRK_SLEEP_WAKEUP_TIME<MAX_SCHED_WAKEUP_TIME)
    5480:	c8 01       	movw	r24, r16
    5482:	03 97       	sbiw	r24, 0x03	; 3
    5484:	8a 3f       	cpi	r24, 0xFA	; 250
    5486:	91 05       	cpc	r25, r1
    5488:	38 f4       	brcc	.+14     	; 0x5498 <_nrk_scheduler+0x57e>
    548a:	8c 01       	movw	r16, r24
    548c:	82 30       	cpi	r24, 0x02	; 2
    548e:	91 05       	cpc	r25, r1
    5490:	58 f4       	brcc	.+22     	; 0x54a8 <_nrk_scheduler+0x58e>
    5492:	02 e0       	ldi	r16, 0x02	; 2
    5494:	10 e0       	ldi	r17, 0x00	; 0
    5496:	08 c0       	rjmp	.+16     	; 0x54a8 <_nrk_scheduler+0x58e>
                else
                {
                    next_wake=next_wake-NRK_SLEEP_WAKEUP_TIME;
                }
            }
            else if(next_wake>NRK_SLEEP_WAKEUP_TIME+MAX_SCHED_WAKEUP_TIME)
    5498:	0d 3f       	cpi	r16, 0xFD	; 253
    549a:	11 05       	cpc	r17, r1
    549c:	19 f0       	breq	.+6      	; 0x54a4 <_nrk_scheduler+0x58a>
            {
                next_wake=MAX_SCHED_WAKEUP_TIME;
    549e:	0a ef       	ldi	r16, 0xFA	; 250
    54a0:	10 e0       	ldi	r17, 0x00	; 0
    54a2:	02 c0       	rjmp	.+4      	; 0x54a8 <_nrk_scheduler+0x58e>
            }
            else
            {
                next_wake=MAX_SCHED_WAKEUP_TIME-NRK_SLEEP_WAKEUP_TIME;
    54a4:	07 ef       	ldi	r16, 0xF7	; 247
    54a6:	10 e0       	ldi	r17, 0x00	; 0
//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    54a8:	20 93 7f 0b 	sts	0x0B7F, r18
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    54ac:	f0 93 8d 0b 	sts	0x0B8D, r31
    54b0:	e0 93 8c 0b 	sts	0x0B8C, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    54b4:	00 93 33 09 	sts	0x0933, r16

    // Maybe the signals are triggering this problem?
    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    54b8:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <_nrk_os_timer_get>
    54bc:	28 2f       	mov	r18, r24
    54be:	30 e0       	ldi	r19, 0x00	; 0
    54c0:	2f 5f       	subi	r18, 0xFF	; 255
    54c2:	3f 4f       	sbci	r19, 0xFF	; 255
    54c4:	20 17       	cp	r18, r16
    54c6:	31 07       	cpc	r19, r17
    54c8:	40 f0       	brcs	.+16     	; 0x54da <_nrk_scheduler+0x5c0>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    54ca:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <_nrk_os_timer_get>
    54ce:	08 2f       	mov	r16, r24
    54d0:	10 e0       	ldi	r17, 0x00	; 0
    54d2:	0e 5f       	subi	r16, 0xFE	; 254
    54d4:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    54d6:	00 93 33 09 	sts	0x0933, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    54da:	f1 10       	cpse	r15, r1
    54dc:	10 92 80 0b 	sts	0x0B80, r1

    _nrk_set_next_wakeup(next_wake);
    54e0:	80 2f       	mov	r24, r16
    54e2:	0e 94 c7 2c 	call	0x598e	; 0x598e <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
    54e6:	6c ed       	ldi	r22, 0xDC	; 220
    54e8:	75 e0       	ldi	r23, 0x05	; 5
    54ea:	c1 01       	movw	r24, r2
    54ec:	0e 94 2f 2c 	call	0x585e	; 0x585e <nrk_high_speed_timer_wait>
#endif
    nrk_stack_pointer_restore();
    54f0:	0e 94 4c 30 	call	0x6098	; 0x6098 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();

}
    54f4:	0f 90       	pop	r0
    54f6:	0f 90       	pop	r0
    54f8:	0f 90       	pop	r0
    54fa:	df 91       	pop	r29
    54fc:	cf 91       	pop	r28
    54fe:	1f 91       	pop	r17
    5500:	0f 91       	pop	r16
    5502:	ff 90       	pop	r15
    5504:	ef 90       	pop	r14
    5506:	df 90       	pop	r13
    5508:	cf 90       	pop	r12
    550a:	bf 90       	pop	r11
    550c:	af 90       	pop	r10
    550e:	9f 90       	pop	r9
    5510:	8f 90       	pop	r8
    5512:	7f 90       	pop	r7
    5514:	6f 90       	pop	r6
    5516:	5f 90       	pop	r5
    5518:	4f 90       	pop	r4
    551a:	3f 90       	pop	r3
    551c:	2f 90       	pop	r2
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    //nrk_int_enable();
    nrk_start_high_ready_task();
    551e:	0c 94 57 30 	jmp	0x60ae	; 0x60ae <nrk_start_high_ready_task>

00005522 <_nrk_sw_wdt_check>:
    5522:	3f 92       	push	r3
    5524:	4f 92       	push	r4
    5526:	5f 92       	push	r5
    5528:	6f 92       	push	r6
    552a:	7f 92       	push	r7
    552c:	8f 92       	push	r8
    552e:	9f 92       	push	r9
    5530:	af 92       	push	r10
    5532:	bf 92       	push	r11
    5534:	cf 92       	push	r12
    5536:	df 92       	push	r13
    5538:	ef 92       	push	r14
    553a:	ff 92       	push	r15
    553c:	0f 93       	push	r16
    553e:	1f 93       	push	r17
    5540:	cf 93       	push	r28
    5542:	df 93       	push	r29
    5544:	cd b7       	in	r28, 0x3d	; 61
    5546:	de b7       	in	r29, 0x3e	; 62
    5548:	60 97       	sbiw	r28, 0x10	; 16
    554a:	0f b6       	in	r0, 0x3f	; 63
    554c:	f8 94       	cli
    554e:	de bf       	out	0x3e, r29	; 62
    5550:	0f be       	out	0x3f, r0	; 63
    5552:	cd bf       	out	0x3d, r28	; 61
    5554:	ce 01       	movw	r24, r28
    5556:	09 96       	adiw	r24, 0x09	; 9
    5558:	0e 94 df 24 	call	0x49be	; 0x49be <nrk_time_get>
    555c:	8f e8       	ldi	r24, 0x8F	; 143
    555e:	48 2e       	mov	r4, r24
    5560:	8b e0       	ldi	r24, 0x0B	; 11
    5562:	58 2e       	mov	r5, r24
    5564:	61 2c       	mov	r6, r1
    5566:	71 2c       	mov	r7, r1
    5568:	93 e1       	ldi	r25, 0x13	; 19
    556a:	39 2e       	mov	r3, r25
    556c:	d2 01       	movw	r26, r4
    556e:	12 96       	adiw	r26, 0x02	; 2
    5570:	8c 91       	ld	r24, X
    5572:	81 30       	cpi	r24, 0x01	; 1
    5574:	51 f5       	brne	.+84     	; 0x55ca <_nrk_sw_wdt_check+0xa8>
    5576:	36 9c       	mul	r3, r6
    5578:	f0 01       	movw	r30, r0
    557a:	37 9c       	mul	r3, r7
    557c:	f0 0d       	add	r31, r0
    557e:	11 24       	eor	r1, r1
    5580:	e6 56       	subi	r30, 0x66	; 102
    5582:	f4 4f       	sbci	r31, 0xF4	; 244
    5584:	89 84       	ldd	r8, Y+9	; 0x09
    5586:	9a 84       	ldd	r9, Y+10	; 0x0a
    5588:	ab 84       	ldd	r10, Y+11	; 0x0b
    558a:	bc 84       	ldd	r11, Y+12	; 0x0c
    558c:	cd 84       	ldd	r12, Y+13	; 0x0d
    558e:	de 84       	ldd	r13, Y+14	; 0x0e
    5590:	ef 84       	ldd	r14, Y+15	; 0x0f
    5592:	f8 88       	ldd	r15, Y+16	; 0x10
    5594:	00 81       	ld	r16, Z
    5596:	11 81       	ldd	r17, Z+1	; 0x01
    5598:	22 81       	ldd	r18, Z+2	; 0x02
    559a:	33 81       	ldd	r19, Z+3	; 0x03
    559c:	44 81       	ldd	r20, Z+4	; 0x04
    559e:	55 81       	ldd	r21, Z+5	; 0x05
    55a0:	66 81       	ldd	r22, Z+6	; 0x06
    55a2:	77 81       	ldd	r23, Z+7	; 0x07
    55a4:	ce 01       	movw	r24, r28
    55a6:	01 96       	adiw	r24, 0x01	; 1
    55a8:	0e 94 3c 25 	call	0x4a78	; 0x4a78 <nrk_time_sub>
    55ac:	8f 3f       	cpi	r24, 0xFF	; 255
    55ae:	69 f4       	brne	.+26     	; 0x55ca <_nrk_sw_wdt_check+0xa8>
    55b0:	66 2d       	mov	r22, r6
    55b2:	85 e1       	ldi	r24, 0x15	; 21
    55b4:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
    55b8:	d2 01       	movw	r26, r4
    55ba:	ed 91       	ld	r30, X+
    55bc:	fc 91       	ld	r31, X
    55be:	30 97       	sbiw	r30, 0x00	; 0
    55c0:	19 f4       	brne	.+6      	; 0x55c8 <_nrk_sw_wdt_check+0xa6>
    55c2:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <nrk_halt>
    55c6:	01 c0       	rjmp	.+2      	; 0x55ca <_nrk_sw_wdt_check+0xa8>
    55c8:	09 95       	icall
    55ca:	bf ef       	ldi	r27, 0xFF	; 255
    55cc:	6b 1a       	sub	r6, r27
    55ce:	7b 0a       	sbc	r7, r27
    55d0:	e3 e1       	ldi	r30, 0x13	; 19
    55d2:	4e 0e       	add	r4, r30
    55d4:	51 1c       	adc	r5, r1
    55d6:	f3 e0       	ldi	r31, 0x03	; 3
    55d8:	6f 16       	cp	r6, r31
    55da:	71 04       	cpc	r7, r1
    55dc:	39 f6       	brne	.-114    	; 0x556c <_nrk_sw_wdt_check+0x4a>
    55de:	60 96       	adiw	r28, 0x10	; 16
    55e0:	0f b6       	in	r0, 0x3f	; 63
    55e2:	f8 94       	cli
    55e4:	de bf       	out	0x3e, r29	; 62
    55e6:	0f be       	out	0x3f, r0	; 63
    55e8:	cd bf       	out	0x3d, r28	; 61
    55ea:	df 91       	pop	r29
    55ec:	cf 91       	pop	r28
    55ee:	1f 91       	pop	r17
    55f0:	0f 91       	pop	r16
    55f2:	ff 90       	pop	r15
    55f4:	ef 90       	pop	r14
    55f6:	df 90       	pop	r13
    55f8:	cf 90       	pop	r12
    55fa:	bf 90       	pop	r11
    55fc:	af 90       	pop	r10
    55fe:	9f 90       	pop	r9
    5600:	8f 90       	pop	r8
    5602:	7f 90       	pop	r7
    5604:	6f 90       	pop	r6
    5606:	5f 90       	pop	r5
    5608:	4f 90       	pop	r4
    560a:	3f 90       	pop	r3
    560c:	08 95       	ret

0000560e <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    560e:	ef e8       	ldi	r30, 0x8F	; 143
    5610:	fb e0       	ldi	r31, 0x0B	; 11
    5612:	12 82       	std	Z+2, r1	; 0x02
    5614:	15 8a       	std	Z+21, r1	; 0x15
    5616:	10 a6       	std	Z+40, r1	; 0x28
    5618:	08 95       	ret

0000561a <nrk_sw_wdt_init>:
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    561a:	cf 93       	push	r28
    561c:	df 93       	push	r29
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    561e:	83 30       	cpi	r24, 0x03	; 3
    5620:	e0 f4       	brcc	.+56     	; 0x565a <nrk_sw_wdt_init+0x40>
    sw_wdts[id].error_func=func;
    5622:	93 e1       	ldi	r25, 0x13	; 19
    5624:	89 9f       	mul	r24, r25
    5626:	f0 01       	movw	r30, r0
    5628:	11 24       	eor	r1, r1
    562a:	e1 57       	subi	r30, 0x71	; 113
    562c:	f4 4f       	sbci	r31, 0xF4	; 244
    562e:	51 83       	std	Z+1, r21	; 0x01
    5630:	40 83       	st	Z, r20
    sw_wdts[id].period.secs=period->secs;
    5632:	eb 01       	movw	r28, r22
    5634:	88 81       	ld	r24, Y
    5636:	99 81       	ldd	r25, Y+1	; 0x01
    5638:	aa 81       	ldd	r26, Y+2	; 0x02
    563a:	bb 81       	ldd	r27, Y+3	; 0x03
    563c:	83 83       	std	Z+3, r24	; 0x03
    563e:	94 83       	std	Z+4, r25	; 0x04
    5640:	a5 83       	std	Z+5, r26	; 0x05
    5642:	b6 83       	std	Z+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    5644:	8c 81       	ldd	r24, Y+4	; 0x04
    5646:	9d 81       	ldd	r25, Y+5	; 0x05
    5648:	ae 81       	ldd	r26, Y+6	; 0x06
    564a:	bf 81       	ldd	r27, Y+7	; 0x07
    564c:	87 83       	std	Z+7, r24	; 0x07
    564e:	90 87       	std	Z+8, r25	; 0x08
    5650:	a1 87       	std	Z+9, r26	; 0x09
    5652:	b2 87       	std	Z+10, r27	; 0x0a
    sw_wdts[id].active=0;
    5654:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    5656:	81 e0       	ldi	r24, 0x01	; 1
    5658:	01 c0       	rjmp	.+2      	; 0x565c <nrk_sw_wdt_init+0x42>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    565a:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    565c:	df 91       	pop	r29
    565e:	cf 91       	pop	r28
    5660:	08 95       	ret

00005662 <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    5662:	cf 92       	push	r12
    5664:	df 92       	push	r13
    5666:	ef 92       	push	r14
    5668:	ff 92       	push	r15
    566a:	0f 93       	push	r16
    566c:	1f 93       	push	r17
    566e:	cf 93       	push	r28
    5670:	df 93       	push	r29
    5672:	cd b7       	in	r28, 0x3d	; 61
    5674:	de b7       	in	r29, 0x3e	; 62
    5676:	28 97       	sbiw	r28, 0x08	; 8
    5678:	0f b6       	in	r0, 0x3f	; 63
    567a:	f8 94       	cli
    567c:	de bf       	out	0x3e, r29	; 62
    567e:	0f be       	out	0x3f, r0	; 63
    5680:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5682:	83 30       	cpi	r24, 0x03	; 3
    5684:	a8 f5       	brcc	.+106    	; 0x56f0 <nrk_sw_wdt_update+0x8e>
    5686:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    5688:	ce 01       	movw	r24, r28
    568a:	01 96       	adiw	r24, 0x01	; 1
    568c:	0e 94 df 24 	call	0x49be	; 0x49be <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5690:	23 e1       	ldi	r18, 0x13	; 19
    5692:	12 9f       	mul	r17, r18
    5694:	c0 01       	movw	r24, r0
    5696:	11 24       	eor	r1, r1
    5698:	8c 01       	movw	r16, r24
    569a:	01 57       	subi	r16, 0x71	; 113
    569c:	14 4f       	sbci	r17, 0xF4	; 244
    569e:	f8 01       	movw	r30, r16
    56a0:	c3 80       	ldd	r12, Z+3	; 0x03
    56a2:	d4 80       	ldd	r13, Z+4	; 0x04
    56a4:	e5 80       	ldd	r14, Z+5	; 0x05
    56a6:	f6 80       	ldd	r15, Z+6	; 0x06
    56a8:	49 81       	ldd	r20, Y+1	; 0x01
    56aa:	5a 81       	ldd	r21, Y+2	; 0x02
    56ac:	6b 81       	ldd	r22, Y+3	; 0x03
    56ae:	7c 81       	ldd	r23, Y+4	; 0x04
    56b0:	4c 0d       	add	r20, r12
    56b2:	5d 1d       	adc	r21, r13
    56b4:	6e 1d       	adc	r22, r14
    56b6:	7f 1d       	adc	r23, r15
    56b8:	43 87       	std	Z+11, r20	; 0x0b
    56ba:	54 87       	std	Z+12, r21	; 0x0c
    56bc:	65 87       	std	Z+13, r22	; 0x0d
    56be:	76 87       	std	Z+14, r23	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    56c0:	c7 80       	ldd	r12, Z+7	; 0x07
    56c2:	d0 84       	ldd	r13, Z+8	; 0x08
    56c4:	e1 84       	ldd	r14, Z+9	; 0x09
    56c6:	f2 84       	ldd	r15, Z+10	; 0x0a
    56c8:	4d 81       	ldd	r20, Y+5	; 0x05
    56ca:	5e 81       	ldd	r21, Y+6	; 0x06
    56cc:	6f 81       	ldd	r22, Y+7	; 0x07
    56ce:	78 85       	ldd	r23, Y+8	; 0x08
    56d0:	4c 0d       	add	r20, r12
    56d2:	5d 1d       	adc	r21, r13
    56d4:	6e 1d       	adc	r22, r14
    56d6:	7f 1d       	adc	r23, r15
    56d8:	47 87       	std	Z+15, r20	; 0x0f
    56da:	50 8b       	std	Z+16, r21	; 0x10
    56dc:	61 8b       	std	Z+17, r22	; 0x11
    56de:	72 8b       	std	Z+18, r23	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    56e0:	86 56       	subi	r24, 0x66	; 102
    56e2:	94 4f       	sbci	r25, 0xF4	; 244
    56e4:	0e 94 c8 25 	call	0x4b90	; 0x4b90 <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    56e8:	81 e0       	ldi	r24, 0x01	; 1
    56ea:	f8 01       	movw	r30, r16
    56ec:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    56ee:	01 c0       	rjmp	.+2      	; 0x56f2 <nrk_sw_wdt_update+0x90>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    56f0:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    56f2:	28 96       	adiw	r28, 0x08	; 8
    56f4:	0f b6       	in	r0, 0x3f	; 63
    56f6:	f8 94       	cli
    56f8:	de bf       	out	0x3e, r29	; 62
    56fa:	0f be       	out	0x3f, r0	; 63
    56fc:	cd bf       	out	0x3d, r28	; 61
    56fe:	df 91       	pop	r29
    5700:	cf 91       	pop	r28
    5702:	1f 91       	pop	r17
    5704:	0f 91       	pop	r16
    5706:	ff 90       	pop	r15
    5708:	ef 90       	pop	r14
    570a:	df 90       	pop	r13
    570c:	cf 90       	pop	r12
    570e:	08 95       	ret

00005710 <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    5710:	1f 93       	push	r17
    5712:	cf 93       	push	r28
    5714:	df 93       	push	r29
    5716:	cd b7       	in	r28, 0x3d	; 61
    5718:	de b7       	in	r29, 0x3e	; 62
    571a:	28 97       	sbiw	r28, 0x08	; 8
    571c:	0f b6       	in	r0, 0x3f	; 63
    571e:	f8 94       	cli
    5720:	de bf       	out	0x3e, r29	; 62
    5722:	0f be       	out	0x3f, r0	; 63
    5724:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5726:	83 30       	cpi	r24, 0x03	; 3
    5728:	70 f5       	brcc	.+92     	; 0x5786 <nrk_sw_wdt_start+0x76>
    572a:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    572c:	ce 01       	movw	r24, r28
    572e:	01 96       	adiw	r24, 0x01	; 1
    5730:	0e 94 df 24 	call	0x49be	; 0x49be <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5734:	83 e1       	ldi	r24, 0x13	; 19
    5736:	18 9f       	mul	r17, r24
    5738:	f0 01       	movw	r30, r0
    573a:	11 24       	eor	r1, r1
    573c:	e1 57       	subi	r30, 0x71	; 113
    573e:	f4 4f       	sbci	r31, 0xF4	; 244
    5740:	43 81       	ldd	r20, Z+3	; 0x03
    5742:	54 81       	ldd	r21, Z+4	; 0x04
    5744:	65 81       	ldd	r22, Z+5	; 0x05
    5746:	76 81       	ldd	r23, Z+6	; 0x06
    5748:	89 81       	ldd	r24, Y+1	; 0x01
    574a:	9a 81       	ldd	r25, Y+2	; 0x02
    574c:	ab 81       	ldd	r26, Y+3	; 0x03
    574e:	bc 81       	ldd	r27, Y+4	; 0x04
    5750:	84 0f       	add	r24, r20
    5752:	95 1f       	adc	r25, r21
    5754:	a6 1f       	adc	r26, r22
    5756:	b7 1f       	adc	r27, r23
    5758:	83 87       	std	Z+11, r24	; 0x0b
    575a:	94 87       	std	Z+12, r25	; 0x0c
    575c:	a5 87       	std	Z+13, r26	; 0x0d
    575e:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5760:	47 81       	ldd	r20, Z+7	; 0x07
    5762:	50 85       	ldd	r21, Z+8	; 0x08
    5764:	61 85       	ldd	r22, Z+9	; 0x09
    5766:	72 85       	ldd	r23, Z+10	; 0x0a
    5768:	8d 81       	ldd	r24, Y+5	; 0x05
    576a:	9e 81       	ldd	r25, Y+6	; 0x06
    576c:	af 81       	ldd	r26, Y+7	; 0x07
    576e:	b8 85       	ldd	r27, Y+8	; 0x08
    5770:	84 0f       	add	r24, r20
    5772:	95 1f       	adc	r25, r21
    5774:	a6 1f       	adc	r26, r22
    5776:	b7 1f       	adc	r27, r23
    5778:	87 87       	std	Z+15, r24	; 0x0f
    577a:	90 8b       	std	Z+16, r25	; 0x10
    577c:	a1 8b       	std	Z+17, r26	; 0x11
    577e:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    5780:	81 e0       	ldi	r24, 0x01	; 1
    5782:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    5784:	01 c0       	rjmp	.+2      	; 0x5788 <nrk_sw_wdt_start+0x78>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5786:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    5788:	28 96       	adiw	r28, 0x08	; 8
    578a:	0f b6       	in	r0, 0x3f	; 63
    578c:	f8 94       	cli
    578e:	de bf       	out	0x3e, r29	; 62
    5790:	0f be       	out	0x3f, r0	; 63
    5792:	cd bf       	out	0x3d, r28	; 61
    5794:	df 91       	pop	r29
    5796:	cf 91       	pop	r28
    5798:	1f 91       	pop	r17
    579a:	08 95       	ret

0000579c <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    579c:	83 30       	cpi	r24, 0x03	; 3
    579e:	48 f4       	brcc	.+18     	; 0x57b2 <nrk_sw_wdt_stop+0x16>
    sw_wdts[id].active=0;
    57a0:	93 e1       	ldi	r25, 0x13	; 19
    57a2:	89 9f       	mul	r24, r25
    57a4:	f0 01       	movw	r30, r0
    57a6:	11 24       	eor	r1, r1
    57a8:	e1 57       	subi	r30, 0x71	; 113
    57aa:	f4 4f       	sbci	r31, 0xF4	; 244
    57ac:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    57ae:	81 e0       	ldi	r24, 0x01	; 1
    57b0:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    57b2:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    57b4:	08 95       	ret

000057b6 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    57ce:	01 97       	sbiw	r24, 0x01	; 1
    57d0:	91 f7       	brne	.-28     	; 0x57b6 <nrk_spin_wait_us>

}
    57d2:	08 95       	ret

000057d4 <_nrk_precision_os_timer_stop>:
  _nrk_time_trigger=0;
}

void _nrk_precision_os_timer_stop()
{
  TCCR5B=0; // no clock
    57d4:	10 92 21 01 	sts	0x0121, r1
    57d8:	08 95       	ret

000057da <_nrk_precision_os_timer_start>:

void _nrk_precision_os_timer_start()
{
  // Set timer 5 to count up to the number of timer 5 ticks per OS tick and then reset to 0
  // Whenever you read it, this should indicate the offset into the OS tick
  TCCR5B=BM(WGM52) | BM(CS50);  // clk I/O no prescale, CTC match on OCR5A
    57da:	89 e0       	ldi	r24, 0x09	; 9
    57dc:	80 93 21 01 	sts	0x0121, r24
  OCR5A=PRECISION_TICKS_PER_TICK;  // Reset to 0 each tick...
    57e0:	8d e8       	ldi	r24, 0x8D	; 141
    57e2:	9c e3       	ldi	r25, 0x3C	; 60
    57e4:	90 93 29 01 	sts	0x0129, r25
    57e8:	80 93 28 01 	sts	0x0128, r24
    57ec:	08 95       	ret

000057ee <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    57ee:	10 92 25 01 	sts	0x0125, r1
    57f2:	10 92 24 01 	sts	0x0124, r1
    57f6:	08 95       	ret

000057f8 <_nrk_precision_os_timer_get>:
}

inline uint16_t _nrk_precision_os_timer_get()
{
    57f8:	cf 93       	push	r28
    57fa:	df 93       	push	r29
    57fc:	00 d0       	rcall	.+0      	; 0x57fe <_nrk_precision_os_timer_get+0x6>
    57fe:	cd b7       	in	r28, 0x3d	; 61
    5800:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  tmp=TCNT5;
    5802:	80 91 24 01 	lds	r24, 0x0124
    5806:	90 91 25 01 	lds	r25, 0x0125
    580a:	9a 83       	std	Y+2, r25	; 0x02
    580c:	89 83       	std	Y+1, r24	; 0x01
  
  return tmp;
    580e:	89 81       	ldd	r24, Y+1	; 0x01
    5810:	9a 81       	ldd	r25, Y+2	; 0x02
}
    5812:	0f 90       	pop	r0
    5814:	0f 90       	pop	r0
    5816:	df 91       	pop	r29
    5818:	cf 91       	pop	r28
    581a:	08 95       	ret

0000581c <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
  TCCR1B=0;  // no clock 
    581c:	10 92 81 00 	sts	0x0081, r1
    5820:	08 95       	ret

00005822 <_nrk_high_speed_timer_start>:
}

void _nrk_high_speed_timer_start()
{
  TCCR1B=BM(CS10);  // clk I/O no prescaler 
    5822:	81 e0       	ldi	r24, 0x01	; 1
    5824:	80 93 81 00 	sts	0x0081, r24
    5828:	08 95       	ret

0000582a <_nrk_high_speed_timer_reset>:

void _nrk_high_speed_timer_reset()
{
//  nrk_int_disable();
  //SFIOR |= BM(PSR321);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    582a:	83 b5       	in	r24, 0x23	; 35
    582c:	81 60       	ori	r24, 0x01	; 1
    582e:	83 bd       	out	0x23, r24	; 35
  TCNT1=0;
    5830:	10 92 85 00 	sts	0x0085, r1
    5834:	10 92 84 00 	sts	0x0084, r1
    5838:	08 95       	ret

0000583a <_nrk_high_speed_timer_get>:
ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    583a:	cf 93       	push	r28
    583c:	df 93       	push	r29
    583e:	00 d0       	rcall	.+0      	; 0x5840 <_nrk_high_speed_timer_get+0x6>
    5840:	cd b7       	in	r28, 0x3d	; 61
    5842:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  //nrk_int_disable();
  tmp=TCNT1;
    5844:	80 91 84 00 	lds	r24, 0x0084
    5848:	90 91 85 00 	lds	r25, 0x0085
    584c:	9a 83       	std	Y+2, r25	; 0x02
    584e:	89 83       	std	Y+1, r24	; 0x01
  //nrk_int_enable();
  return tmp;
    5850:	89 81       	ldd	r24, Y+1	; 0x01
    5852:	9a 81       	ldd	r25, Y+2	; 0x02
}
    5854:	0f 90       	pop	r0
    5856:	0f 90       	pop	r0
    5858:	df 91       	pop	r29
    585a:	cf 91       	pop	r28
    585c:	08 95       	ret

0000585e <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    585e:	cf 92       	push	r12
    5860:	df 92       	push	r13
    5862:	ef 92       	push	r14
    5864:	ff 92       	push	r15
    5866:	cf 93       	push	r28
    5868:	df 93       	push	r29
uint32_t tmp;

// Adjust for 16MHz clock
// Copy into tmp to avoid overflow problem
tmp=start*2;
    586a:	ec 01       	movw	r28, r24
    586c:	cc 0f       	add	r28, r28
    586e:	dd 1f       	adc	r29, r29
if(tmp>65400) start=0;
    5870:	c9 37       	cpi	r28, 0x79	; 121
    5872:	8f ef       	ldi	r24, 0xFF	; 255
    5874:	d8 07       	cpc	r29, r24
    5876:	10 f0       	brcs	.+4      	; 0x587c <nrk_high_speed_timer_wait+0x1e>
    5878:	c0 e0       	ldi	r28, 0x00	; 0
    587a:	d0 e0       	ldi	r29, 0x00	; 0
else start=tmp;
tmp=(uint32_t)start+(uint32_t)ticks;
    587c:	6b 01       	movw	r12, r22
    587e:	e1 2c       	mov	r14, r1
    5880:	f1 2c       	mov	r15, r1
    5882:	cc 0e       	add	r12, r28
    5884:	dd 1e       	adc	r13, r29
    5886:	e1 1c       	adc	r14, r1
    5888:	f1 1c       	adc	r15, r1
if(tmp>65536) 
    588a:	81 e0       	ldi	r24, 0x01	; 1
    588c:	c8 16       	cp	r12, r24
    588e:	d1 04       	cpc	r13, r1
    5890:	e8 06       	cpc	r14, r24
    5892:	f1 04       	cpc	r15, r1
    5894:	40 f0       	brcs	.+16     	; 0x58a6 <nrk_high_speed_timer_wait+0x48>
	{
	tmp-=65536;
    5896:	81 e0       	ldi	r24, 0x01	; 1
    5898:	e8 1a       	sub	r14, r24
    589a:	f1 08       	sbc	r15, r1
	do{}while(_nrk_high_speed_timer_get()>start);
    589c:	0e 94 1d 2c 	call	0x583a	; 0x583a <_nrk_high_speed_timer_get>
    58a0:	c8 17       	cp	r28, r24
    58a2:	d9 07       	cpc	r29, r25
    58a4:	d8 f3       	brcs	.-10     	; 0x589c <nrk_high_speed_timer_wait+0x3e>
	}

ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
    58a6:	0e 94 1d 2c 	call	0x583a	; 0x583a <_nrk_high_speed_timer_get>
    58aa:	8c 15       	cp	r24, r12
    58ac:	9d 05       	cpc	r25, r13
    58ae:	d8 f3       	brcs	.-10     	; 0x58a6 <nrk_high_speed_timer_wait+0x48>
}
    58b0:	df 91       	pop	r29
    58b2:	cf 91       	pop	r28
    58b4:	ff 90       	pop	r15
    58b6:	ef 90       	pop	r14
    58b8:	df 90       	pop	r13
    58ba:	cf 90       	pop	r12
    58bc:	08 95       	ret

000058be <_nrk_os_timer_stop>:
  return tmp;
}

inline void _nrk_os_timer_stop()
{
  TCCR2B=0;  // stop timer 
    58be:	10 92 b1 00 	sts	0x00B1, r1
  TIMSK2 &=  ~BM(OCIE2A) ;
    58c2:	e0 e7       	ldi	r30, 0x70	; 112
    58c4:	f0 e0       	ldi	r31, 0x00	; 0
    58c6:	80 81       	ld	r24, Z
    58c8:	8d 7f       	andi	r24, 0xFD	; 253
    58ca:	80 83       	st	Z, r24
  //TIMSK2 &=  ~BM(OCIE2B) ;
  TIMSK2 &=  ~BM(TOIE2) ;
    58cc:	80 81       	ld	r24, Z
    58ce:	8e 7f       	andi	r24, 0xFE	; 254
    58d0:	80 83       	st	Z, r24
    58d2:	08 95       	ret

000058d4 <_nrk_os_timer_set>:
}

inline void _nrk_os_timer_set(uint8_t v)
{
TCNT2=v;
    58d4:	80 93 b2 00 	sts	0x00B2, r24
    58d8:	08 95       	ret

000058da <_nrk_os_timer_start>:
   
inline void _nrk_os_timer_start()
{
  //GTCCR |= BM(PSRASY);              // reset prescaler
  //TCNT2 = 0;                  // reset counter
  TIMSK2 |=   BM(OCIE2A)| BM(TOIE2);// | BM(OCIE2B);//| BM(TICIE1);    // Enable interrupt
    58da:	e0 e7       	ldi	r30, 0x70	; 112
    58dc:	f0 e0       	ldi	r31, 0x00	; 0
    58de:	80 81       	ld	r24, Z
    58e0:	83 60       	ori	r24, 0x03	; 3
    58e2:	80 83       	st	Z, r24
  TCCR2B = BM(CS21) | BM(CS20); //|     // reset counter on interrupt, set divider to 128
    58e4:	83 e0       	ldi	r24, 0x03	; 3
    58e6:	80 93 b1 00 	sts	0x00B1, r24
    58ea:	08 95       	ret

000058ec <_nrk_os_timer_reset>:
}

inline void _nrk_os_timer_reset()
{

    GTCCR |= BM(PSRASY);              // reset prescaler
    58ec:	83 b5       	in	r24, 0x23	; 35
    58ee:	82 60       	ori	r24, 0x02	; 2
    58f0:	83 bd       	out	0x23, r24	; 35
    TCNT2 = 0;                  // reset counter
    58f2:	10 92 b2 00 	sts	0x00B2, r1
    _nrk_time_trigger=0;
    58f6:	10 92 bf 06 	sts	0x06BF, r1
    _nrk_prev_timer_val=0;
    58fa:	10 92 33 09 	sts	0x0933, r1
    58fe:	08 95       	ret

00005900 <_nrk_setup_timer>:
    } while (--timeout);

}


void _nrk_setup_timer() {
    5900:	cf 93       	push	r28
    5902:	df 93       	push	r29
  _nrk_prev_timer_val=254;
    5904:	8e ef       	ldi	r24, 0xFE	; 254
    5906:	80 93 33 09 	sts	0x0933, r24
 
// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
  ASSR = BM(AS2);
    590a:	80 e2       	ldi	r24, 0x20	; 32
    590c:	80 93 b6 00 	sts	0x00B6, r24
  OCR2A = _nrk_prev_timer_val;
    5910:	80 91 33 09 	lds	r24, 0x0933
    5914:	80 93 b3 00 	sts	0x00B3, r24
  //OCR2B = 2;
  TIFR2 =   BM(OCF2A) | BM(TOV2); //| BM(OCF2B2) ;       // Clear interrupt flag
    5918:	83 e0       	ldi	r24, 0x03	; 3
    591a:	87 bb       	out	0x17, r24	; 23
  TCCR2A = BM(WGM21);
    591c:	92 e0       	ldi	r25, 0x02	; 2
    591e:	90 93 b0 00 	sts	0x00B0, r25
  TCCR2B = BM(CS21) | BM(CS20); //|      // reset counter on interrupt, set divider to 128
    5922:	80 93 b1 00 	sts	0x00B1, r24
  GTCCR |= BM(PSRASY);              // reset prescaler
    5926:	93 b5       	in	r25, 0x23	; 35
    5928:	92 60       	ori	r25, 0x02	; 2
    592a:	93 bd       	out	0x23, r25	; 35
   // Clear interrupt flag
  TIFR2 =   BM(OCF2A) | BM(TOV2);    
    592c:	87 bb       	out	0x17, r24	; 23
  // reset counter on interrupt, set divider to 128
  TCCR0A = BM(WGM01) | BM(CS01) | BM(CS00); 
    592e:	84 bd       	out	0x24, r24	; 36
  // reset prescaler
  //GTCCR |= TSM;              
  GTCCR |= BM(PSRASY);              // reset prescaler
    5930:	83 b5       	in	r24, 0x23	; 35
    5932:	82 60       	ori	r24, 0x02	; 2
    5934:	83 bd       	out	0x23, r24	; 35

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR1A=0;  
    5936:	10 92 80 00 	sts	0x0080, r1
  TCCR1B=BM(CS10);  // clk I/O no prescale
    593a:	81 e0       	ldi	r24, 0x01	; 1
    593c:	80 93 81 00 	sts	0x0081, r24
  TCNT1=0;  // 16 bit
    5940:	10 92 85 00 	sts	0x0085, r1
    5944:	10 92 84 00 	sts	0x0084, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    5948:	83 b5       	in	r24, 0x23	; 35
    594a:	82 60       	ori	r24, 0x02	; 2
    594c:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    594e:	83 b5       	in	r24, 0x23	; 35
    5950:	81 60       	ori	r24, 0x01	; 1
    5952:	83 bd       	out	0x23, r24	; 35

// Timer 5 High Precision Time Sync Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR5A=0;
    5954:	10 92 20 01 	sts	0x0120, r1
  //TIFR5=0; // Clear interrupt flags
  //TIMSK5=BM(TOIE5); // Overflow interrupt enable
  TCNT5=0;  // 16 bit
    5958:	c4 e2       	ldi	r28, 0x24	; 36
    595a:	d1 e0       	ldi	r29, 0x01	; 1
    595c:	19 82       	std	Y+1, r1	; 0x01
    595e:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    5960:	83 b5       	in	r24, 0x23	; 35
    5962:	82 60       	ori	r24, 0x02	; 2
    5964:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    5966:	83 b5       	in	r24, 0x23	; 35
    5968:	81 60       	ori	r24, 0x01	; 1
    596a:	83 bd       	out	0x23, r24	; 35

  _nrk_os_timer_reset();
    596c:	0e 94 76 2c 	call	0x58ec	; 0x58ec <_nrk_os_timer_reset>
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    5970:	19 82       	std	Y+1, r1	; 0x01
    5972:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler

  _nrk_os_timer_reset();
  _nrk_precision_os_timer_reset();
  _nrk_os_timer_start();
    5974:	0e 94 6d 2c 	call	0x58da	; 0x58da <_nrk_os_timer_start>
  _nrk_precision_os_timer_start();
    5978:	0e 94 ed 2b 	call	0x57da	; 0x57da <_nrk_precision_os_timer_start>
  _nrk_time_trigger=0;
    597c:	10 92 bf 06 	sts	0x06BF, r1
}
    5980:	df 91       	pop	r29
    5982:	cf 91       	pop	r28
    5984:	08 95       	ret

00005986 <_nrk_get_next_wakeup>:
}


uint8_t _nrk_get_next_wakeup()
{
	return (uint8_t)(OCR2A+1);
    5986:	80 91 b3 00 	lds	r24, 0x00B3
}
    598a:	8f 5f       	subi	r24, 0xFF	; 255
    598c:	08 95       	ret

0000598e <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
   OCR2A = nw-1;
    598e:	81 50       	subi	r24, 0x01	; 1
    5990:	80 93 b3 00 	sts	0x00B3, r24
    5994:	08 95       	ret

00005996 <nrk_timer_int_stop>:
}

int8_t nrk_timer_int_stop(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5996:	81 11       	cpse	r24, r1
    5998:	02 c0       	rjmp	.+4      	; 0x599e <nrk_timer_int_stop+0x8>
	{
	TIMSK3 = 0;
    599a:	10 92 71 00 	sts	0x0071, r1
	}
return NRK_ERROR;
}
    599e:	8f ef       	ldi	r24, 0xFF	; 255
    59a0:	08 95       	ret

000059a2 <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    59a2:	81 11       	cpse	r24, r1
    59a4:	06 c0       	rjmp	.+12     	; 0x59b2 <nrk_timer_int_reset+0x10>
	{
	TCNT3=0;
    59a6:	10 92 95 00 	sts	0x0095, r1
    59aa:	10 92 94 00 	sts	0x0094, r1
	return NRK_OK;
    59ae:	81 e0       	ldi	r24, 0x01	; 1
    59b0:	08 95       	ret
	}
return NRK_ERROR;
    59b2:	8f ef       	ldi	r24, 0xFF	; 255
}
    59b4:	08 95       	ret

000059b6 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    59b6:	81 11       	cpse	r24, r1
    59b8:	05 c0       	rjmp	.+10     	; 0x59c4 <nrk_timer_int_read+0xe>
	{
	return TCNT3;
    59ba:	80 91 94 00 	lds	r24, 0x0094
    59be:	90 91 95 00 	lds	r25, 0x0095
    59c2:	08 95       	ret
	}
return 0;
    59c4:	80 e0       	ldi	r24, 0x00	; 0
    59c6:	90 e0       	ldi	r25, 0x00	; 0

}
    59c8:	08 95       	ret

000059ca <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
if(timer==NRK_APP_TIMER_0)
    59ca:	81 11       	cpse	r24, r1
    59cc:	05 c0       	rjmp	.+10     	; 0x59d8 <nrk_timer_int_start+0xe>
	{
		TIMSK3 = BM(OCIE3A);
    59ce:	82 e0       	ldi	r24, 0x02	; 2
    59d0:	80 93 71 00 	sts	0x0071, r24
	return NRK_OK;
    59d4:	81 e0       	ldi	r24, 0x01	; 1
    59d6:	08 95       	ret
	}
return NRK_ERROR;
    59d8:	8f ef       	ldi	r24, 0xFF	; 255
}
    59da:	08 95       	ret

000059dc <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
if(timer==NRK_APP_TIMER_0)
    59dc:	81 11       	cpse	r24, r1
    59de:	35 c0       	rjmp	.+106    	; 0x5a4a <nrk_timer_int_configure+0x6e>
	{
	if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    59e0:	cb 01       	movw	r24, r22
    59e2:	01 97       	sbiw	r24, 0x01	; 1
    59e4:	05 97       	sbiw	r24, 0x05	; 5
    59e6:	10 f4       	brcc	.+4      	; 0x59ec <nrk_timer_int_configure+0x10>
    59e8:	60 93 30 09 	sts	0x0930, r22
	TCCR3A = 0;  
    59ec:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = BM(WGM32);  // Automatic restart on compare, count up
    59f0:	88 e0       	ldi	r24, 0x08	; 8
    59f2:	80 93 91 00 	sts	0x0091, r24
        OCR3AH = (compare_value >> 8) & 0xFF;	
    59f6:	50 93 99 00 	sts	0x0099, r21
  	OCR3AL = (compare_value & 0xFF );
    59fa:	40 93 98 00 	sts	0x0098, r20
	app_timer0_callback=callback_func;
    59fe:	30 93 1d 06 	sts	0x061D, r19
    5a02:	20 93 1c 06 	sts	0x061C, r18
	if(app_timer0_prescale==1) TCCR3B |= BM(CS30);  
    5a06:	80 91 30 09 	lds	r24, 0x0930
    5a0a:	81 30       	cpi	r24, 0x01	; 1
    5a0c:	21 f4       	brne	.+8      	; 0x5a16 <nrk_timer_int_configure+0x3a>
    5a0e:	80 91 91 00 	lds	r24, 0x0091
    5a12:	81 60       	ori	r24, 0x01	; 1
    5a14:	11 c0       	rjmp	.+34     	; 0x5a38 <nrk_timer_int_configure+0x5c>
	// Divide by 1
	else if(app_timer0_prescale==2) TCCR3B |= BM(CS31); 
    5a16:	82 30       	cpi	r24, 0x02	; 2
    5a18:	21 f4       	brne	.+8      	; 0x5a22 <nrk_timer_int_configure+0x46>
    5a1a:	80 91 91 00 	lds	r24, 0x0091
    5a1e:	82 60       	ori	r24, 0x02	; 2
    5a20:	0b c0       	rjmp	.+22     	; 0x5a38 <nrk_timer_int_configure+0x5c>
	// Divide by 8
	else if(app_timer0_prescale==3) TCCR3B |= BM(CS31) | BM(CS30);  
    5a22:	83 30       	cpi	r24, 0x03	; 3
    5a24:	21 f4       	brne	.+8      	; 0x5a2e <nrk_timer_int_configure+0x52>
    5a26:	80 91 91 00 	lds	r24, 0x0091
    5a2a:	83 60       	ori	r24, 0x03	; 3
    5a2c:	05 c0       	rjmp	.+10     	; 0x5a38 <nrk_timer_int_configure+0x5c>
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
    5a2e:	84 30       	cpi	r24, 0x04	; 4
    5a30:	31 f4       	brne	.+12     	; 0x5a3e <nrk_timer_int_configure+0x62>
    5a32:	80 91 91 00 	lds	r24, 0x0091
    5a36:	84 60       	ori	r24, 0x04	; 4
    5a38:	80 93 91 00 	sts	0x0091, r24
    5a3c:	08 c0       	rjmp	.+16     	; 0x5a4e <nrk_timer_int_configure+0x72>
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
    5a3e:	85 30       	cpi	r24, 0x05	; 5
    5a40:	31 f4       	brne	.+12     	; 0x5a4e <nrk_timer_int_configure+0x72>
    5a42:	80 91 91 00 	lds	r24, 0x0091
    5a46:	85 60       	ori	r24, 0x05	; 5
    5a48:	f7 cf       	rjmp	.-18     	; 0x5a38 <nrk_timer_int_configure+0x5c>
	// Divide by 1024
	return NRK_OK;
	}

return NRK_ERROR;
    5a4a:	8f ef       	ldi	r24, 0xFF	; 255
    5a4c:	08 95       	ret
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
	// Divide by 1024
	return NRK_OK;
    5a4e:	81 e0       	ldi	r24, 0x01	; 1
	}

return NRK_ERROR;
}
    5a50:	08 95       	ret

00005a52 <_nrk_os_timer_get>:


inline uint8_t _nrk_os_timer_get()
{
  return (volatile uint8_t)TCNT2;
    5a52:	80 91 b2 00 	lds	r24, 0x00B2
}
    5a56:	08 95       	ret

00005a58 <__vector_default>:

//--------------------------------------------------------------------------------------
//  Default ISR 
//--------------------------------------------------------------------------------------
SIGNAL(__vector_default) {
    5a58:	1f 92       	push	r1
    5a5a:	0f 92       	push	r0
    5a5c:	0f b6       	in	r0, 0x3f	; 63
    5a5e:	0f 92       	push	r0
    5a60:	11 24       	eor	r1, r1
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5a62:	60 e0       	ldi	r22, 0x00	; 0
    5a64:	8a e0       	ldi	r24, 0x0A	; 10
    5a66:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
	while(1);
    5a6a:	ff cf       	rjmp	.-2      	; 0x5a6a <__vector_default+0x12>

00005a6c <__vector_13>:

// This is the SUSPEND for the OS timer Tick
void TIMER2_COMPA_vect( void ) __attribute__ ( ( signal,naked ));
void TIMER2_COMPA_vect(void) {

asm volatile (
    5a6c:	0f 92       	push	r0
    5a6e:	0f b6       	in	r0, 0x3f	; 63
    5a70:	0f 92       	push	r0
    5a72:	1f 92       	push	r1
    5a74:	2f 92       	push	r2
    5a76:	3f 92       	push	r3
    5a78:	4f 92       	push	r4
    5a7a:	5f 92       	push	r5
    5a7c:	6f 92       	push	r6
    5a7e:	7f 92       	push	r7
    5a80:	8f 92       	push	r8
    5a82:	9f 92       	push	r9
    5a84:	af 92       	push	r10
    5a86:	bf 92       	push	r11
    5a88:	cf 92       	push	r12
    5a8a:	df 92       	push	r13
    5a8c:	ef 92       	push	r14
    5a8e:	ff 92       	push	r15
    5a90:	0f 93       	push	r16
    5a92:	1f 93       	push	r17
    5a94:	2f 93       	push	r18
    5a96:	3f 93       	push	r19
    5a98:	4f 93       	push	r20
    5a9a:	5f 93       	push	r21
    5a9c:	6f 93       	push	r22
    5a9e:	7f 93       	push	r23
    5aa0:	8f 93       	push	r24
    5aa2:	9f 93       	push	r25
    5aa4:	af 93       	push	r26
    5aa6:	bf 93       	push	r27
    5aa8:	cf 93       	push	r28
    5aaa:	df 93       	push	r29
    5aac:	ef 93       	push	r30
    5aae:	ff 93       	push	r31
    5ab0:	a0 91 8c 0b 	lds	r26, 0x0B8C
    5ab4:	b0 91 8d 0b 	lds	r27, 0x0B8D
    5ab8:	0d b6       	in	r0, 0x3d	; 61
    5aba:	0d 92       	st	X+, r0
    5abc:	0e b6       	in	r0, 0x3e	; 62
    5abe:	0d 92       	st	X+, r0
    5ac0:	1f 92       	push	r1
    5ac2:	a0 91 9b 08 	lds	r26, 0x089B
    5ac6:	b0 91 9c 08 	lds	r27, 0x089C
    5aca:	1e 90       	ld	r1, -X
    5acc:	be bf       	out	0x3e, r27	; 62
    5ace:	ad bf       	out	0x3d, r26	; 61
    5ad0:	08 95       	ret

00005ad2 <__vector_32>:
);

}


SIGNAL(TIMER3_COMPA_vect) {
    5ad2:	1f 92       	push	r1
    5ad4:	0f 92       	push	r0
    5ad6:	0f b6       	in	r0, 0x3f	; 63
    5ad8:	0f 92       	push	r0
    5ada:	11 24       	eor	r1, r1
    5adc:	0b b6       	in	r0, 0x3b	; 59
    5ade:	0f 92       	push	r0
    5ae0:	2f 93       	push	r18
    5ae2:	3f 93       	push	r19
    5ae4:	4f 93       	push	r20
    5ae6:	5f 93       	push	r21
    5ae8:	6f 93       	push	r22
    5aea:	7f 93       	push	r23
    5aec:	8f 93       	push	r24
    5aee:	9f 93       	push	r25
    5af0:	af 93       	push	r26
    5af2:	bf 93       	push	r27
    5af4:	ef 93       	push	r30
    5af6:	ff 93       	push	r31
	if(app_timer0_callback!=NULL) app_timer0_callback();
    5af8:	e0 91 1c 06 	lds	r30, 0x061C
    5afc:	f0 91 1d 06 	lds	r31, 0x061D
    5b00:	30 97       	sbiw	r30, 0x00	; 0
    5b02:	11 f0       	breq	.+4      	; 0x5b08 <__vector_32+0x36>
    5b04:	09 95       	icall
    5b06:	04 c0       	rjmp	.+8      	; 0x5b10 <__vector_32+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5b08:	60 e0       	ldi	r22, 0x00	; 0
    5b0a:	8a e0       	ldi	r24, 0x0A	; 10
    5b0c:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
	return;  	
}
    5b10:	ff 91       	pop	r31
    5b12:	ef 91       	pop	r30
    5b14:	bf 91       	pop	r27
    5b16:	af 91       	pop	r26
    5b18:	9f 91       	pop	r25
    5b1a:	8f 91       	pop	r24
    5b1c:	7f 91       	pop	r23
    5b1e:	6f 91       	pop	r22
    5b20:	5f 91       	pop	r21
    5b22:	4f 91       	pop	r20
    5b24:	3f 91       	pop	r19
    5b26:	2f 91       	pop	r18
    5b28:	0f 90       	pop	r0
    5b2a:	0b be       	out	0x3b, r0	; 59
    5b2c:	0f 90       	pop	r0
    5b2e:	0f be       	out	0x3f, r0	; 63
    5b30:	0f 90       	pop	r0
    5b32:	1f 90       	pop	r1
    5b34:	18 95       	reti

00005b36 <SIG_OUTPUT_COMPARE1A>:

//--------------------------------------------------------------------------------------
//  TIMER 1 COMPARE ISR
//--------------------------------------------------------------------------------------
SIGNAL(SIG_OUTPUT_COMPARE1A) {
    5b36:	1f 92       	push	r1
    5b38:	0f 92       	push	r0
    5b3a:	0f b6       	in	r0, 0x3f	; 63
    5b3c:	0f 92       	push	r0
    5b3e:	11 24       	eor	r1, r1

	return;  	
} 
    5b40:	0f 90       	pop	r0
    5b42:	0f be       	out	0x3f, r0	; 63
    5b44:	0f 90       	pop	r0
    5b46:	1f 90       	pop	r1
    5b48:	18 95       	reti

00005b4a <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    5b4a:	04 b6       	in	r0, 0x34	; 52
    5b4c:	03 fe       	sbrs	r0, 3
    5b4e:	02 c0       	rjmp	.+4      	; 0x5b54 <_nrk_startup_error+0xa>
	{
	// don't clear wdt
	error|=0x10;
    5b50:	80 e1       	ldi	r24, 0x10	; 16
    5b52:	01 c0       	rjmp	.+2      	; 0x5b56 <_nrk_startup_error+0xc>
#include <nrk_error.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    5b54:	80 e0       	ldi	r24, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    5b56:	04 b6       	in	r0, 0x34	; 52
    5b58:	02 fe       	sbrs	r0, 2
    5b5a:	06 c0       	rjmp	.+12     	; 0x5b68 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    5b5c:	94 b7       	in	r25, 0x34	; 52
    5b5e:	9b 7f       	andi	r25, 0xFB	; 251
    5b60:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    5b62:	04 b6       	in	r0, 0x34	; 52
    5b64:	00 fe       	sbrs	r0, 0
		error|=0x04;
    5b66:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    5b68:	04 b6       	in	r0, 0x34	; 52
    5b6a:	01 fe       	sbrs	r0, 1
    5b6c:	05 c0       	rjmp	.+10     	; 0x5b78 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    5b6e:	94 b7       	in	r25, 0x34	; 52
    5b70:	9d 7f       	andi	r25, 0xFD	; 253
    5b72:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    5b74:	82 60       	ori	r24, 0x02	; 2
    5b76:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    5b78:	81 11       	cpse	r24, r1
    5b7a:	0c c0       	rjmp	.+24     	; 0x5b94 <_nrk_startup_error+0x4a>


// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    5b7c:	04 b6       	in	r0, 0x34	; 52
    5b7e:	00 fe       	sbrs	r0, 0
    5b80:	04 c0       	rjmp	.+8      	; 0x5b8a <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    5b82:	94 b7       	in	r25, 0x34	; 52
    5b84:	9e 7f       	andi	r25, 0xFE	; 254
    5b86:	94 bf       	out	0x34, r25	; 52
    5b88:	01 c0       	rjmp	.+2      	; 0x5b8c <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    5b8a:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR2A!=0) error|=0x01;
    5b8c:	90 91 b0 00 	lds	r25, 0x00B0
    5b90:	91 11       	cpse	r25, r1
    5b92:	81 e0       	ldi	r24, 0x01	; 1

return error;
}
    5b94:	08 95       	ret

00005b96 <nrk_ext_int_enable>:
#include <nrk_cfg.h>


int8_t  nrk_ext_int_enable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK |= BM(INT0); return NRK_OK; }
    5b96:	81 11       	cpse	r24, r1
    5b98:	02 c0       	rjmp	.+4      	; 0x5b9e <nrk_ext_int_enable+0x8>
    5b9a:	e8 9a       	sbi	0x1d, 0	; 29
    5b9c:	39 c0       	rjmp	.+114    	; 0x5c10 <nrk_ext_int_enable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK |= BM(INT1); return NRK_OK; }
    5b9e:	81 30       	cpi	r24, 0x01	; 1
    5ba0:	11 f4       	brne	.+4      	; 0x5ba6 <nrk_ext_int_enable+0x10>
    5ba2:	e9 9a       	sbi	0x1d, 1	; 29
    5ba4:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK |= BM(INT2); return NRK_OK; }
    5ba6:	82 30       	cpi	r24, 0x02	; 2
    5ba8:	11 f4       	brne	.+4      	; 0x5bae <nrk_ext_int_enable+0x18>
    5baa:	ea 9a       	sbi	0x1d, 2	; 29
    5bac:	31 c0       	rjmp	.+98     	; 0x5c10 <nrk_ext_int_enable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 |= BM(PCINT0); return NRK_OK; }
    5bae:	83 30       	cpi	r24, 0x03	; 3
    5bb0:	21 f4       	brne	.+8      	; 0x5bba <nrk_ext_int_enable+0x24>
    5bb2:	80 91 6b 00 	lds	r24, 0x006B
    5bb6:	81 60       	ori	r24, 0x01	; 1
    5bb8:	29 c0       	rjmp	.+82     	; 0x5c0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 |= BM(PCINT1); return NRK_OK; }
    5bba:	84 30       	cpi	r24, 0x04	; 4
    5bbc:	21 f4       	brne	.+8      	; 0x5bc6 <nrk_ext_int_enable+0x30>
    5bbe:	80 91 6b 00 	lds	r24, 0x006B
    5bc2:	82 60       	ori	r24, 0x02	; 2
    5bc4:	23 c0       	rjmp	.+70     	; 0x5c0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 |= BM(PCINT2); return NRK_OK; }
    5bc6:	85 30       	cpi	r24, 0x05	; 5
    5bc8:	21 f4       	brne	.+8      	; 0x5bd2 <nrk_ext_int_enable+0x3c>
    5bca:	80 91 6b 00 	lds	r24, 0x006B
    5bce:	84 60       	ori	r24, 0x04	; 4
    5bd0:	1d c0       	rjmp	.+58     	; 0x5c0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 |= BM(PCINT3); return NRK_OK; }
    5bd2:	86 30       	cpi	r24, 0x06	; 6
    5bd4:	21 f4       	brne	.+8      	; 0x5bde <nrk_ext_int_enable+0x48>
    5bd6:	80 91 6b 00 	lds	r24, 0x006B
    5bda:	88 60       	ori	r24, 0x08	; 8
    5bdc:	17 c0       	rjmp	.+46     	; 0x5c0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 |= BM(PCINT4); return NRK_OK; }
    5bde:	87 30       	cpi	r24, 0x07	; 7
    5be0:	21 f4       	brne	.+8      	; 0x5bea <nrk_ext_int_enable+0x54>
    5be2:	80 91 6b 00 	lds	r24, 0x006B
    5be6:	80 61       	ori	r24, 0x10	; 16
    5be8:	11 c0       	rjmp	.+34     	; 0x5c0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 |= BM(PCINT5); return NRK_OK; }
    5bea:	88 30       	cpi	r24, 0x08	; 8
    5bec:	21 f4       	brne	.+8      	; 0x5bf6 <nrk_ext_int_enable+0x60>
    5bee:	80 91 6b 00 	lds	r24, 0x006B
    5bf2:	80 62       	ori	r24, 0x20	; 32
    5bf4:	0b c0       	rjmp	.+22     	; 0x5c0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 |= BM(PCINT6); return NRK_OK; }
    5bf6:	89 30       	cpi	r24, 0x09	; 9
    5bf8:	21 f4       	brne	.+8      	; 0x5c02 <nrk_ext_int_enable+0x6c>
    5bfa:	80 91 6b 00 	lds	r24, 0x006B
    5bfe:	80 64       	ori	r24, 0x40	; 64
    5c00:	05 c0       	rjmp	.+10     	; 0x5c0c <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 |= BM(PCINT7); return NRK_OK; }
    5c02:	8a 30       	cpi	r24, 0x0A	; 10
    5c04:	39 f4       	brne	.+14     	; 0x5c14 <nrk_ext_int_enable+0x7e>
    5c06:	80 91 6b 00 	lds	r24, 0x006B
    5c0a:	80 68       	ori	r24, 0x80	; 128
    5c0c:	80 93 6b 00 	sts	0x006B, r24
    5c10:	81 e0       	ldi	r24, 0x01	; 1
    5c12:	08 95       	ret
return NRK_ERROR;
    5c14:	8f ef       	ldi	r24, 0xFF	; 255
}
    5c16:	08 95       	ret

00005c18 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK &= ~BM(INT0); return NRK_OK; }
    5c18:	81 11       	cpse	r24, r1
    5c1a:	02 c0       	rjmp	.+4      	; 0x5c20 <nrk_ext_int_disable+0x8>
    5c1c:	e8 98       	cbi	0x1d, 0	; 29
    5c1e:	39 c0       	rjmp	.+114    	; 0x5c92 <nrk_ext_int_disable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK &= ~BM(INT1); return NRK_OK; }
    5c20:	81 30       	cpi	r24, 0x01	; 1
    5c22:	11 f4       	brne	.+4      	; 0x5c28 <nrk_ext_int_disable+0x10>
    5c24:	e9 98       	cbi	0x1d, 1	; 29
    5c26:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK &= ~BM(INT1); return NRK_OK; }
    5c28:	82 30       	cpi	r24, 0x02	; 2
    5c2a:	11 f4       	brne	.+4      	; 0x5c30 <nrk_ext_int_disable+0x18>
    5c2c:	e9 98       	cbi	0x1d, 1	; 29
    5c2e:	31 c0       	rjmp	.+98     	; 0x5c92 <nrk_ext_int_disable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 &= ~BM(PCINT0); return NRK_OK; }
    5c30:	83 30       	cpi	r24, 0x03	; 3
    5c32:	21 f4       	brne	.+8      	; 0x5c3c <nrk_ext_int_disable+0x24>
    5c34:	80 91 6b 00 	lds	r24, 0x006B
    5c38:	8e 7f       	andi	r24, 0xFE	; 254
    5c3a:	29 c0       	rjmp	.+82     	; 0x5c8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 &= ~BM(PCINT1); return NRK_OK; }
    5c3c:	84 30       	cpi	r24, 0x04	; 4
    5c3e:	21 f4       	brne	.+8      	; 0x5c48 <nrk_ext_int_disable+0x30>
    5c40:	80 91 6b 00 	lds	r24, 0x006B
    5c44:	8d 7f       	andi	r24, 0xFD	; 253
    5c46:	23 c0       	rjmp	.+70     	; 0x5c8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 &= ~BM(PCINT2); return NRK_OK; }
    5c48:	85 30       	cpi	r24, 0x05	; 5
    5c4a:	21 f4       	brne	.+8      	; 0x5c54 <nrk_ext_int_disable+0x3c>
    5c4c:	80 91 6b 00 	lds	r24, 0x006B
    5c50:	8b 7f       	andi	r24, 0xFB	; 251
    5c52:	1d c0       	rjmp	.+58     	; 0x5c8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 &= ~BM(PCINT3); return NRK_OK; }
    5c54:	86 30       	cpi	r24, 0x06	; 6
    5c56:	21 f4       	brne	.+8      	; 0x5c60 <nrk_ext_int_disable+0x48>
    5c58:	80 91 6b 00 	lds	r24, 0x006B
    5c5c:	87 7f       	andi	r24, 0xF7	; 247
    5c5e:	17 c0       	rjmp	.+46     	; 0x5c8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 &= ~BM(PCINT4); return NRK_OK; }
    5c60:	87 30       	cpi	r24, 0x07	; 7
    5c62:	21 f4       	brne	.+8      	; 0x5c6c <nrk_ext_int_disable+0x54>
    5c64:	80 91 6b 00 	lds	r24, 0x006B
    5c68:	8f 7e       	andi	r24, 0xEF	; 239
    5c6a:	11 c0       	rjmp	.+34     	; 0x5c8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 &= ~BM(PCINT5); return NRK_OK; }
    5c6c:	88 30       	cpi	r24, 0x08	; 8
    5c6e:	21 f4       	brne	.+8      	; 0x5c78 <nrk_ext_int_disable+0x60>
    5c70:	80 91 6b 00 	lds	r24, 0x006B
    5c74:	8f 7d       	andi	r24, 0xDF	; 223
    5c76:	0b c0       	rjmp	.+22     	; 0x5c8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 &= ~BM(PCINT6); return NRK_OK; }
    5c78:	89 30       	cpi	r24, 0x09	; 9
    5c7a:	21 f4       	brne	.+8      	; 0x5c84 <nrk_ext_int_disable+0x6c>
    5c7c:	80 91 6b 00 	lds	r24, 0x006B
    5c80:	8f 7b       	andi	r24, 0xBF	; 191
    5c82:	05 c0       	rjmp	.+10     	; 0x5c8e <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 &= ~BM(PCINT7); return NRK_OK; }
    5c84:	8a 30       	cpi	r24, 0x0A	; 10
    5c86:	39 f4       	brne	.+14     	; 0x5c96 <nrk_ext_int_disable+0x7e>
    5c88:	80 91 6b 00 	lds	r24, 0x006B
    5c8c:	8f 77       	andi	r24, 0x7F	; 127
    5c8e:	80 93 6b 00 	sts	0x006B, r24
    5c92:	81 e0       	ldi	r24, 0x01	; 1
    5c94:	08 95       	ret
return NRK_ERROR;
    5c96:	8f ef       	ldi	r24, 0xFF	; 255
}
    5c98:	08 95       	ret

00005c9a <nrk_ext_int_configure>:



int8_t  nrk_ext_int_configure(uint8_t pin, uint8_t mode, void *callback_func)
{
if(pin==NRK_EXT_INT_0)
    5c9a:	81 11       	cpse	r24, r1
    5c9c:	26 c0       	rjmp	.+76     	; 0x5cea <nrk_ext_int_configure+0x50>
	{
	ext_int0_callback=callback_func;
    5c9e:	50 93 ea 0b 	sts	0x0BEA, r21
    5ca2:	40 93 e9 0b 	sts	0x0BE9, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC01) | BM(ISC00));
    5ca6:	61 11       	cpse	r22, r1
    5ca8:	04 c0       	rjmp	.+8      	; 0x5cb2 <nrk_ext_int_configure+0x18>
    5caa:	80 91 69 00 	lds	r24, 0x0069
    5cae:	8c 7f       	andi	r24, 0xFC	; 252
    5cb0:	3d c0       	rjmp	.+122    	; 0x5d2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5cb2:	61 30       	cpi	r22, 0x01	; 1
    5cb4:	49 f4       	brne	.+18     	; 0x5cc8 <nrk_ext_int_configure+0x2e>
		{ EICRA &= (~BM(ISC01)); EICRA |= BM(ISC00); }
    5cb6:	80 91 69 00 	lds	r24, 0x0069
    5cba:	8d 7f       	andi	r24, 0xFD	; 253
    5cbc:	80 93 69 00 	sts	0x0069, r24
    5cc0:	80 91 69 00 	lds	r24, 0x0069
    5cc4:	81 60       	ori	r24, 0x01	; 1
    5cc6:	32 c0       	rjmp	.+100    	; 0x5d2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5cc8:	62 30       	cpi	r22, 0x02	; 2
    5cca:	49 f4       	brne	.+18     	; 0x5cde <nrk_ext_int_configure+0x44>
		{ EICRA |= BM(ISC01); EICRA &= (~BM(ISC00)); }
    5ccc:	80 91 69 00 	lds	r24, 0x0069
    5cd0:	82 60       	ori	r24, 0x02	; 2
    5cd2:	80 93 69 00 	sts	0x0069, r24
    5cd6:	80 91 69 00 	lds	r24, 0x0069
    5cda:	8e 7f       	andi	r24, 0xFE	; 254
    5cdc:	27 c0       	rjmp	.+78     	; 0x5d2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
    5cde:	63 30       	cpi	r22, 0x03	; 3
    5ce0:	39 f5       	brne	.+78     	; 0x5d30 <nrk_ext_int_configure+0x96>
    5ce2:	80 91 69 00 	lds	r24, 0x0069
    5ce6:	83 60       	ori	r24, 0x03	; 3
    5ce8:	21 c0       	rjmp	.+66     	; 0x5d2c <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_1)
    5cea:	81 30       	cpi	r24, 0x01	; 1
    5cec:	49 f5       	brne	.+82     	; 0x5d40 <nrk_ext_int_configure+0xa6>
	{
	ext_int1_callback=callback_func;
    5cee:	50 93 e8 0b 	sts	0x0BE8, r21
    5cf2:	40 93 e7 0b 	sts	0x0BE7, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
    5cf6:	61 11       	cpse	r22, r1
    5cf8:	04 c0       	rjmp	.+8      	; 0x5d02 <nrk_ext_int_configure+0x68>
    5cfa:	80 91 69 00 	lds	r24, 0x0069
    5cfe:	83 7f       	andi	r24, 0xF3	; 243
    5d00:	15 c0       	rjmp	.+42     	; 0x5d2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5d02:	61 30       	cpi	r22, 0x01	; 1
    5d04:	49 f4       	brne	.+18     	; 0x5d18 <nrk_ext_int_configure+0x7e>
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
    5d06:	80 91 69 00 	lds	r24, 0x0069
    5d0a:	87 7f       	andi	r24, 0xF7	; 247
    5d0c:	80 93 69 00 	sts	0x0069, r24
    5d10:	80 91 69 00 	lds	r24, 0x0069
    5d14:	84 60       	ori	r24, 0x04	; 4
    5d16:	0a c0       	rjmp	.+20     	; 0x5d2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5d18:	62 30       	cpi	r22, 0x02	; 2
    5d1a:	61 f4       	brne	.+24     	; 0x5d34 <nrk_ext_int_configure+0x9a>
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
    5d1c:	80 91 69 00 	lds	r24, 0x0069
    5d20:	88 60       	ori	r24, 0x08	; 8
    5d22:	80 93 69 00 	sts	0x0069, r24
    5d26:	80 91 69 00 	lds	r24, 0x0069
    5d2a:	8b 7f       	andi	r24, 0xFB	; 251
    5d2c:	80 93 69 00 	sts	0x0069, r24
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
	return NRK_OK;
    5d30:	81 e0       	ldi	r24, 0x01	; 1
    5d32:	08 95       	ret
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
	if(mode==NRK_LEVEL_TRIGGER) 
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
	if(mode==NRK_FALLING_EDGE) 
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
    5d34:	63 30       	cpi	r22, 0x03	; 3
    5d36:	e1 f7       	brne	.-8      	; 0x5d30 <nrk_ext_int_configure+0x96>
    5d38:	80 91 69 00 	lds	r24, 0x0069
    5d3c:	8c 60       	ori	r24, 0x0C	; 12
    5d3e:	f6 cf       	rjmp	.-20     	; 0x5d2c <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_2)
    5d40:	82 30       	cpi	r24, 0x02	; 2
    5d42:	31 f5       	brne	.+76     	; 0x5d90 <nrk_ext_int_configure+0xf6>
	{
	ext_int2_callback=callback_func;
    5d44:	50 93 ec 0b 	sts	0x0BEC, r21
    5d48:	40 93 eb 0b 	sts	0x0BEB, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC21) | BM(ISC20));
    5d4c:	61 11       	cpse	r22, r1
    5d4e:	04 c0       	rjmp	.+8      	; 0x5d58 <nrk_ext_int_configure+0xbe>
    5d50:	80 91 69 00 	lds	r24, 0x0069
    5d54:	8f 7c       	andi	r24, 0xCF	; 207
    5d56:	ea cf       	rjmp	.-44     	; 0x5d2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5d58:	61 30       	cpi	r22, 0x01	; 1
    5d5a:	49 f4       	brne	.+18     	; 0x5d6e <nrk_ext_int_configure+0xd4>
		{ EICRA &= (~BM(ISC21)); EICRA |= BM(ISC20); }
    5d5c:	80 91 69 00 	lds	r24, 0x0069
    5d60:	8f 7d       	andi	r24, 0xDF	; 223
    5d62:	80 93 69 00 	sts	0x0069, r24
    5d66:	80 91 69 00 	lds	r24, 0x0069
    5d6a:	80 61       	ori	r24, 0x10	; 16
    5d6c:	df cf       	rjmp	.-66     	; 0x5d2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5d6e:	62 30       	cpi	r22, 0x02	; 2
    5d70:	49 f4       	brne	.+18     	; 0x5d84 <nrk_ext_int_configure+0xea>
		{ EICRA |= BM(ISC21); EICRA &= (~BM(ISC20)); }
    5d72:	80 91 69 00 	lds	r24, 0x0069
    5d76:	80 62       	ori	r24, 0x20	; 32
    5d78:	80 93 69 00 	sts	0x0069, r24
    5d7c:	80 91 69 00 	lds	r24, 0x0069
    5d80:	8f 7e       	andi	r24, 0xEF	; 239
    5d82:	d4 cf       	rjmp	.-88     	; 0x5d2c <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC21) | BM(ISC20);
    5d84:	63 30       	cpi	r22, 0x03	; 3
    5d86:	a1 f6       	brne	.-88     	; 0x5d30 <nrk_ext_int_configure+0x96>
    5d88:	80 91 69 00 	lds	r24, 0x0069
    5d8c:	80 63       	ori	r24, 0x30	; 48
    5d8e:	ce cf       	rjmp	.-100    	; 0x5d2c <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}



if(pin==NRK_PC_INT_0 || pin==NRK_PC_INT_1 || pin==NRK_PC_INT_2 || pin==NRK_PC_INT_3 || pin==NRK_PC_INT_4 || pin==NRK_PC_INT_5 || pin==NRK_PC_INT_6 || pin==NRK_PC_INT_7){
    5d90:	83 50       	subi	r24, 0x03	; 3
    5d92:	88 30       	cpi	r24, 0x08	; 8
    5d94:	50 f4       	brcc	.+20     	; 0x5daa <nrk_ext_int_configure+0x110>
	PCICR |= BM(PCIE0);	
    5d96:	80 91 68 00 	lds	r24, 0x0068
    5d9a:	81 60       	ori	r24, 0x01	; 1
    5d9c:	80 93 68 00 	sts	0x0068, r24
	pc_int0_callback=callback_func;
    5da0:	50 93 ee 0b 	sts	0x0BEE, r21
    5da4:	40 93 ed 0b 	sts	0x0BED, r20
    5da8:	c3 cf       	rjmp	.-122    	; 0x5d30 <nrk_ext_int_configure+0x96>
	return NRK_OK;
	}
return NRK_ERROR;
    5daa:	8f ef       	ldi	r24, 0xFF	; 255
}
    5dac:	08 95       	ret

00005dae <__vector_9>:

#ifndef NRK_DISABLE_EXT_INT
SIGNAL(PCINT0_vect) {
    5dae:	1f 92       	push	r1
    5db0:	0f 92       	push	r0
    5db2:	0f b6       	in	r0, 0x3f	; 63
    5db4:	0f 92       	push	r0
    5db6:	11 24       	eor	r1, r1
    5db8:	0b b6       	in	r0, 0x3b	; 59
    5dba:	0f 92       	push	r0
    5dbc:	2f 93       	push	r18
    5dbe:	3f 93       	push	r19
    5dc0:	4f 93       	push	r20
    5dc2:	5f 93       	push	r21
    5dc4:	6f 93       	push	r22
    5dc6:	7f 93       	push	r23
    5dc8:	8f 93       	push	r24
    5dca:	9f 93       	push	r25
    5dcc:	af 93       	push	r26
    5dce:	bf 93       	push	r27
    5dd0:	ef 93       	push	r30
    5dd2:	ff 93       	push	r31
	if(pc_int0_callback!=NULL) pc_int0_callback();
    5dd4:	e0 91 ed 0b 	lds	r30, 0x0BED
    5dd8:	f0 91 ee 0b 	lds	r31, 0x0BEE
    5ddc:	30 97       	sbiw	r30, 0x00	; 0
    5dde:	11 f0       	breq	.+4      	; 0x5de4 <__vector_9+0x36>
    5de0:	09 95       	icall
    5de2:	04 c0       	rjmp	.+8      	; 0x5dec <__vector_9+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5de4:	60 e0       	ldi	r22, 0x00	; 0
    5de6:	8a e0       	ldi	r24, 0x0A	; 10
    5de8:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
	return;  	
}
    5dec:	ff 91       	pop	r31
    5dee:	ef 91       	pop	r30
    5df0:	bf 91       	pop	r27
    5df2:	af 91       	pop	r26
    5df4:	9f 91       	pop	r25
    5df6:	8f 91       	pop	r24
    5df8:	7f 91       	pop	r23
    5dfa:	6f 91       	pop	r22
    5dfc:	5f 91       	pop	r21
    5dfe:	4f 91       	pop	r20
    5e00:	3f 91       	pop	r19
    5e02:	2f 91       	pop	r18
    5e04:	0f 90       	pop	r0
    5e06:	0b be       	out	0x3b, r0	; 59
    5e08:	0f 90       	pop	r0
    5e0a:	0f be       	out	0x3f, r0	; 63
    5e0c:	0f 90       	pop	r0
    5e0e:	1f 90       	pop	r1
    5e10:	18 95       	reti

00005e12 <__vector_1>:


SIGNAL(INT0_vect) {
    5e12:	1f 92       	push	r1
    5e14:	0f 92       	push	r0
    5e16:	0f b6       	in	r0, 0x3f	; 63
    5e18:	0f 92       	push	r0
    5e1a:	11 24       	eor	r1, r1
    5e1c:	0b b6       	in	r0, 0x3b	; 59
    5e1e:	0f 92       	push	r0
    5e20:	2f 93       	push	r18
    5e22:	3f 93       	push	r19
    5e24:	4f 93       	push	r20
    5e26:	5f 93       	push	r21
    5e28:	6f 93       	push	r22
    5e2a:	7f 93       	push	r23
    5e2c:	8f 93       	push	r24
    5e2e:	9f 93       	push	r25
    5e30:	af 93       	push	r26
    5e32:	bf 93       	push	r27
    5e34:	ef 93       	push	r30
    5e36:	ff 93       	push	r31
	if(ext_int0_callback!=NULL) ext_int0_callback();
    5e38:	e0 91 e9 0b 	lds	r30, 0x0BE9
    5e3c:	f0 91 ea 0b 	lds	r31, 0x0BEA
    5e40:	30 97       	sbiw	r30, 0x00	; 0
    5e42:	11 f0       	breq	.+4      	; 0x5e48 <__vector_1+0x36>
    5e44:	09 95       	icall
    5e46:	04 c0       	rjmp	.+8      	; 0x5e50 <__vector_1+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5e48:	60 e0       	ldi	r22, 0x00	; 0
    5e4a:	8a e0       	ldi	r24, 0x0A	; 10
    5e4c:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
	return;  	
}
    5e50:	ff 91       	pop	r31
    5e52:	ef 91       	pop	r30
    5e54:	bf 91       	pop	r27
    5e56:	af 91       	pop	r26
    5e58:	9f 91       	pop	r25
    5e5a:	8f 91       	pop	r24
    5e5c:	7f 91       	pop	r23
    5e5e:	6f 91       	pop	r22
    5e60:	5f 91       	pop	r21
    5e62:	4f 91       	pop	r20
    5e64:	3f 91       	pop	r19
    5e66:	2f 91       	pop	r18
    5e68:	0f 90       	pop	r0
    5e6a:	0b be       	out	0x3b, r0	; 59
    5e6c:	0f 90       	pop	r0
    5e6e:	0f be       	out	0x3f, r0	; 63
    5e70:	0f 90       	pop	r0
    5e72:	1f 90       	pop	r1
    5e74:	18 95       	reti

00005e76 <__vector_2>:

SIGNAL(INT1_vect) {
    5e76:	1f 92       	push	r1
    5e78:	0f 92       	push	r0
    5e7a:	0f b6       	in	r0, 0x3f	; 63
    5e7c:	0f 92       	push	r0
    5e7e:	11 24       	eor	r1, r1
    5e80:	0b b6       	in	r0, 0x3b	; 59
    5e82:	0f 92       	push	r0
    5e84:	2f 93       	push	r18
    5e86:	3f 93       	push	r19
    5e88:	4f 93       	push	r20
    5e8a:	5f 93       	push	r21
    5e8c:	6f 93       	push	r22
    5e8e:	7f 93       	push	r23
    5e90:	8f 93       	push	r24
    5e92:	9f 93       	push	r25
    5e94:	af 93       	push	r26
    5e96:	bf 93       	push	r27
    5e98:	ef 93       	push	r30
    5e9a:	ff 93       	push	r31
	if(ext_int1_callback!=NULL) ext_int1_callback();
    5e9c:	e0 91 e7 0b 	lds	r30, 0x0BE7
    5ea0:	f0 91 e8 0b 	lds	r31, 0x0BE8
    5ea4:	30 97       	sbiw	r30, 0x00	; 0
    5ea6:	11 f0       	breq	.+4      	; 0x5eac <__vector_2+0x36>
    5ea8:	09 95       	icall
    5eaa:	04 c0       	rjmp	.+8      	; 0x5eb4 <__vector_2+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5eac:	60 e0       	ldi	r22, 0x00	; 0
    5eae:	8a e0       	ldi	r24, 0x0A	; 10
    5eb0:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
	return;  	
}
    5eb4:	ff 91       	pop	r31
    5eb6:	ef 91       	pop	r30
    5eb8:	bf 91       	pop	r27
    5eba:	af 91       	pop	r26
    5ebc:	9f 91       	pop	r25
    5ebe:	8f 91       	pop	r24
    5ec0:	7f 91       	pop	r23
    5ec2:	6f 91       	pop	r22
    5ec4:	5f 91       	pop	r21
    5ec6:	4f 91       	pop	r20
    5ec8:	3f 91       	pop	r19
    5eca:	2f 91       	pop	r18
    5ecc:	0f 90       	pop	r0
    5ece:	0b be       	out	0x3b, r0	; 59
    5ed0:	0f 90       	pop	r0
    5ed2:	0f be       	out	0x3f, r0	; 63
    5ed4:	0f 90       	pop	r0
    5ed6:	1f 90       	pop	r1
    5ed8:	18 95       	reti

00005eda <__vector_3>:

SIGNAL(INT2_vect) {
    5eda:	1f 92       	push	r1
    5edc:	0f 92       	push	r0
    5ede:	0f b6       	in	r0, 0x3f	; 63
    5ee0:	0f 92       	push	r0
    5ee2:	11 24       	eor	r1, r1
    5ee4:	0b b6       	in	r0, 0x3b	; 59
    5ee6:	0f 92       	push	r0
    5ee8:	2f 93       	push	r18
    5eea:	3f 93       	push	r19
    5eec:	4f 93       	push	r20
    5eee:	5f 93       	push	r21
    5ef0:	6f 93       	push	r22
    5ef2:	7f 93       	push	r23
    5ef4:	8f 93       	push	r24
    5ef6:	9f 93       	push	r25
    5ef8:	af 93       	push	r26
    5efa:	bf 93       	push	r27
    5efc:	ef 93       	push	r30
    5efe:	ff 93       	push	r31
	if(ext_int2_callback!=NULL) ext_int2_callback();
    5f00:	e0 91 eb 0b 	lds	r30, 0x0BEB
    5f04:	f0 91 ec 0b 	lds	r31, 0x0BEC
    5f08:	30 97       	sbiw	r30, 0x00	; 0
    5f0a:	11 f0       	breq	.+4      	; 0x5f10 <__vector_3+0x36>
    5f0c:	09 95       	icall
    5f0e:	04 c0       	rjmp	.+8      	; 0x5f18 <__vector_3+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5f10:	60 e0       	ldi	r22, 0x00	; 0
    5f12:	8a e0       	ldi	r24, 0x0A	; 10
    5f14:	0e 94 c1 1c 	call	0x3982	; 0x3982 <nrk_kernel_error_add>
	return;  	
}
    5f18:	ff 91       	pop	r31
    5f1a:	ef 91       	pop	r30
    5f1c:	bf 91       	pop	r27
    5f1e:	af 91       	pop	r26
    5f20:	9f 91       	pop	r25
    5f22:	8f 91       	pop	r24
    5f24:	7f 91       	pop	r23
    5f26:	6f 91       	pop	r22
    5f28:	5f 91       	pop	r21
    5f2a:	4f 91       	pop	r20
    5f2c:	3f 91       	pop	r19
    5f2e:	2f 91       	pop	r18
    5f30:	0f 90       	pop	r0
    5f32:	0b be       	out	0x3b, r0	; 59
    5f34:	0f 90       	pop	r0
    5f36:	0f be       	out	0x3f, r0	; 63
    5f38:	0f 90       	pop	r0
    5f3a:	1f 90       	pop	r1
    5f3c:	18 95       	reti

00005f3e <nrk_watchdog_disable>:
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    5f3e:	a8 95       	wdr
#include <util/atomic.h>

void nrk_watchdog_disable()
{
nrk_watchdog_reset();
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    5f40:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5f42:	f8 94       	cli
{
	MCUSR &= ~(1<<WDRF);
    5f44:	84 b7       	in	r24, 0x34	; 52
    5f46:	87 7f       	andi	r24, 0xF7	; 247
    5f48:	84 bf       	out	0x34, r24	; 52
	WDTCSR |= (1<<WDCE) | (1<<WDE);
    5f4a:	e0 e6       	ldi	r30, 0x60	; 96
    5f4c:	f0 e0       	ldi	r31, 0x00	; 0
    5f4e:	80 81       	ld	r24, Z
    5f50:	88 61       	ori	r24, 0x18	; 24
    5f52:	80 83       	st	Z, r24
	WDTCSR = 0;
    5f54:	10 82       	st	Z, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5f56:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5f58:	08 95       	ret

00005f5a <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    5f5a:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5f5c:	f8 94       	cli
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    5f5e:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
{
nrk_watchdog_reset();
MCUSR &= ~(1<<WDRF);
    5f60:	84 b7       	in	r24, 0x34	; 52
    5f62:	87 7f       	andi	r24, 0xF7	; 247
    5f64:	84 bf       	out	0x34, r24	; 52
WDTCSR |= (1<<WDCE) | (1<<WDE);
    5f66:	e0 e6       	ldi	r30, 0x60	; 96
    5f68:	f0 e0       	ldi	r31, 0x00	; 0
    5f6a:	80 81       	ld	r24, Z
    5f6c:	88 61       	ori	r24, 0x18	; 24
    5f6e:	80 83       	st	Z, r24
WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP0);
    5f70:	8d e0       	ldi	r24, 0x0D	; 13
    5f72:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5f74:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    5f76:	08 95       	ret

00005f78 <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5f78:	04 b6       	in	r0, 0x34	; 52
    5f7a:	03 fe       	sbrs	r0, 3
    5f7c:	02 c0       	rjmp	.+4      	; 0x5f82 <nrk_watchdog_check+0xa>
return NRK_ERROR;
    5f7e:	8f ef       	ldi	r24, 0xFF	; 255
    5f80:	08 95       	ret
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5f82:	81 e0       	ldi	r24, 0x01	; 1
return NRK_ERROR;
}
    5f84:	08 95       	ret

00005f86 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
wdt_reset();
    5f86:	a8 95       	wdr
    5f88:	08 95       	ret

00005f8a <nrk_battery_save>:
*********************************************************************************************************
*/


void nrk_battery_save()
{
    5f8a:	08 95       	ret

00005f8c <nrk_sleep>:

void nrk_sleep()
{
    //PRR0 = 0xff;
    //PRR1 = 0xff;
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    5f8c:	83 b7       	in	r24, 0x33	; 51
    5f8e:	81 7f       	andi	r24, 0xF1	; 241
    5f90:	86 60       	ori	r24, 0x06	; 6
    5f92:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    5f94:	83 b7       	in	r24, 0x33	; 51
    5f96:	81 60       	ori	r24, 0x01	; 1
    5f98:	83 bf       	out	0x33, r24	; 51
    5f9a:	88 95       	sleep
    5f9c:	83 b7       	in	r24, 0x33	; 51
    5f9e:	8e 7f       	andi	r24, 0xFE	; 254
    5fa0:	83 bf       	out	0x33, r24	; 51
    5fa2:	08 95       	ret

00005fa4 <nrk_idle>:
}

void nrk_idle()
{

    set_sleep_mode( SLEEP_MODE_IDLE);
    5fa4:	83 b7       	in	r24, 0x33	; 51
    5fa6:	81 7f       	andi	r24, 0xF1	; 241
    5fa8:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    5faa:	83 b7       	in	r24, 0x33	; 51
    5fac:	81 60       	ori	r24, 0x01	; 1
    5fae:	83 bf       	out	0x33, r24	; 51
    5fb0:	88 95       	sleep
    5fb2:	83 b7       	in	r24, 0x33	; 51
    5fb4:	8e 7f       	andi	r24, 0xFE	; 254
    5fb6:	83 bf       	out	0x33, r24	; 51
    5fb8:	08 95       	ret

00005fba <nrk_task_set_entry_function>:

}

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
task->task=func;
    5fba:	fc 01       	movw	r30, r24
    5fbc:	76 83       	std	Z+6, r23	; 0x06
    5fbe:	65 83       	std	Z+5, r22	; 0x05
    5fc0:	08 95       	ret

00005fc2 <nrk_task_set_stk>:
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    5fc2:	ef 92       	push	r14
    5fc4:	ff 92       	push	r15
    5fc6:	0f 93       	push	r16
    5fc8:	1f 93       	push	r17
    5fca:	cf 93       	push	r28
    5fcc:	df 93       	push	r29
    5fce:	8c 01       	movw	r16, r24
    5fd0:	7b 01       	movw	r14, r22
    5fd2:	ea 01       	movw	r28, r20

if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    5fd4:	40 32       	cpi	r20, 0x20	; 32
    5fd6:	51 05       	cpc	r21, r1
    5fd8:	18 f4       	brcc	.+6      	; 0x5fe0 <nrk_task_set_stk+0x1e>
    5fda:	81 e1       	ldi	r24, 0x11	; 17
    5fdc:	0e 94 b2 1c 	call	0x3964	; 0x3964 <nrk_error_add>
task->Ptos = (void *) &stk_base[stk_size-1];
    5fe0:	21 97       	sbiw	r28, 0x01	; 1
    5fe2:	ce 0d       	add	r28, r14
    5fe4:	df 1d       	adc	r29, r15
    5fe6:	f8 01       	movw	r30, r16
    5fe8:	d2 83       	std	Z+2, r29	; 0x02
    5fea:	c1 83       	std	Z+1, r28	; 0x01
task->Pbos = (void *) &stk_base[0];
    5fec:	f4 82       	std	Z+4, r15	; 0x04
    5fee:	e3 82       	std	Z+3, r14	; 0x03

}
    5ff0:	df 91       	pop	r29
    5ff2:	cf 91       	pop	r28
    5ff4:	1f 91       	pop	r17
    5ff6:	0f 91       	pop	r16
    5ff8:	ff 90       	pop	r15
    5ffa:	ef 90       	pop	r14
    5ffc:	08 95       	ret

00005ffe <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */ 
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow    
    5ffe:	25 e5       	ldi	r18, 0x55	; 85
    6000:	fa 01       	movw	r30, r20
    6002:	20 83       	st	Z, r18
    *(--stk) = 0x4344;   // C D    	
    *(--stk) = 0x4142;   // A B
*/
    --stk;
    stkc = (unsigned char*)stk;	
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    6004:	fb 01       	movw	r30, r22
    6006:	32 97       	sbiw	r30, 0x02	; 2
    6008:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    600a:	31 96       	adiw	r30, 0x01	; 1
    600c:	80 83       	st	Z, r24
	
    *(--stk) = 0;
    600e:	33 97       	sbiw	r30, 0x03	; 3
    6010:	11 82       	std	Z+1, r1	; 0x01
    6012:	10 82       	st	Z, r1
    *(--stk) = 0;       
    6014:	32 97       	sbiw	r30, 0x02	; 2
    6016:	11 82       	std	Z+1, r1	; 0x01
    6018:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    601a:	32 97       	sbiw	r30, 0x02	; 2
    601c:	11 82       	std	Z+1, r1	; 0x01
    601e:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    6020:	32 97       	sbiw	r30, 0x02	; 2
    6022:	11 82       	std	Z+1, r1	; 0x01
    6024:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    6026:	32 97       	sbiw	r30, 0x02	; 2
    6028:	11 82       	std	Z+1, r1	; 0x01
    602a:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    602c:	32 97       	sbiw	r30, 0x02	; 2
    602e:	11 82       	std	Z+1, r1	; 0x01
    6030:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    6032:	32 97       	sbiw	r30, 0x02	; 2
    6034:	11 82       	std	Z+1, r1	; 0x01
    6036:	10 82       	st	Z, r1
    *(--stk) = 0; 
    6038:	32 97       	sbiw	r30, 0x02	; 2
    603a:	11 82       	std	Z+1, r1	; 0x01
    603c:	10 82       	st	Z, r1

    *(--stk) = 0; 
    603e:	32 97       	sbiw	r30, 0x02	; 2
    6040:	11 82       	std	Z+1, r1	; 0x01
    6042:	10 82       	st	Z, r1
    *(--stk) = 0; 
    6044:	32 97       	sbiw	r30, 0x02	; 2
    6046:	11 82       	std	Z+1, r1	; 0x01
    6048:	10 82       	st	Z, r1
    *(--stk) = 0; 
    604a:	32 97       	sbiw	r30, 0x02	; 2
    604c:	11 82       	std	Z+1, r1	; 0x01
    604e:	10 82       	st	Z, r1
    *(--stk) = 0; 
    6050:	32 97       	sbiw	r30, 0x02	; 2
    6052:	11 82       	std	Z+1, r1	; 0x01
    6054:	10 82       	st	Z, r1
    *(--stk) = 0; 
    6056:	32 97       	sbiw	r30, 0x02	; 2
    6058:	11 82       	std	Z+1, r1	; 0x01
    605a:	10 82       	st	Z, r1
    *(--stk) = 0; 
    605c:	32 97       	sbiw	r30, 0x02	; 2
    605e:	11 82       	std	Z+1, r1	; 0x01
    6060:	10 82       	st	Z, r1
    *(--stk) = 0; 
    6062:	32 97       	sbiw	r30, 0x02	; 2
    6064:	11 82       	std	Z+1, r1	; 0x01
    6066:	10 82       	st	Z, r1
    *(--stk) = 0; 
    6068:	32 97       	sbiw	r30, 0x02	; 2
    606a:	11 82       	std	Z+1, r1	; 0x01
    606c:	10 82       	st	Z, r1
    *(--stk) = 0;
    606e:	cb 01       	movw	r24, r22
    6070:	84 97       	sbiw	r24, 0x24	; 36
    6072:	fc 01       	movw	r30, r24
    6074:	11 82       	std	Z+1, r1	; 0x01
    6076:	10 82       	st	Z, r1


    return ((void *)stk);
}
    6078:	08 95       	ret

0000607a <nrk_stack_pointer_init>:
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
        nrk_kernel_stk[0]=STK_CANARY_VAL;
        nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    #else
        stkc = (unsigned char *)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
        *stkc = STK_CANARY_VAL;
    607a:	85 e5       	ldi	r24, 0x55	; 85
    607c:	80 93 fe 40 	sts	0x40FE, r24
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
        nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    6080:	ee ef       	ldi	r30, 0xFE	; 254
    6082:	f1 e4       	ldi	r31, 0x41	; 65
    6084:	f0 93 9c 08 	sts	0x089C, r31
    6088:	e0 93 9b 08 	sts	0x089B, r30
    #endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    608c:	81 e0       	ldi	r24, 0x01	; 1
    608e:	98 e1       	ldi	r25, 0x18	; 24
    6090:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    6092:	80 93 ff 41 	sts	0x41FF, r24
    6096:	08 95       	ret

00006098 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
        *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    6098:	81 e0       	ldi	r24, 0x01	; 1
    609a:	98 e1       	ldi	r25, 0x18	; 24
    609c:	90 93 fe 41 	sts	0x41FE, r25
        *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    60a0:	80 93 ff 41 	sts	0x41FF, r24
    60a4:	08 95       	ret

000060a6 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

  _nrk_setup_timer();
    60a6:	0e 94 80 2c 	call	0x5900	; 0x5900 <_nrk_setup_timer>
  nrk_int_enable();  
    60aa:	0c 94 58 16 	jmp	0x2cb0	; 0x2cb0 <nrk_int_enable>

000060ae <nrk_start_high_ready_task>:
    60ae:	a0 91 7d 0b 	lds	r26, 0x0B7D
    60b2:	b0 91 7e 0b 	lds	r27, 0x0B7E
    60b6:	cd 91       	ld	r28, X+
    60b8:	cd bf       	out	0x3d, r28	; 61
    60ba:	dd 91       	ld	r29, X+
    60bc:	de bf       	out	0x3e, r29	; 62
    60be:	ff 91       	pop	r31
    60c0:	ef 91       	pop	r30
    60c2:	df 91       	pop	r29
    60c4:	cf 91       	pop	r28
    60c6:	bf 91       	pop	r27
    60c8:	af 91       	pop	r26
    60ca:	9f 91       	pop	r25
    60cc:	8f 91       	pop	r24
    60ce:	7f 91       	pop	r23
    60d0:	6f 91       	pop	r22
    60d2:	5f 91       	pop	r21
    60d4:	4f 91       	pop	r20
    60d6:	3f 91       	pop	r19
    60d8:	2f 91       	pop	r18
    60da:	1f 91       	pop	r17
    60dc:	0f 91       	pop	r16
    60de:	ff 90       	pop	r15
    60e0:	ef 90       	pop	r14
    60e2:	df 90       	pop	r13
    60e4:	cf 90       	pop	r12
    60e6:	bf 90       	pop	r11
    60e8:	af 90       	pop	r10
    60ea:	9f 90       	pop	r9
    60ec:	8f 90       	pop	r8
    60ee:	7f 90       	pop	r7
    60f0:	6f 90       	pop	r6
    60f2:	5f 90       	pop	r5
    60f4:	4f 90       	pop	r4
    60f6:	3f 90       	pop	r3
    60f8:	2f 90       	pop	r2
    60fa:	1f 90       	pop	r1
    60fc:	0f 90       	pop	r0
    60fe:	0f be       	out	0x3f, r0	; 63
    6100:	0f 90       	pop	r0
    6102:	18 95       	reti

00006104 <main>:
void nrk_create_taskset();

int
main ()
{
  nrk_setup_ports();
    6104:	0e 94 07 12 	call	0x240e	; 0x240e <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    6108:	80 e1       	ldi	r24, 0x10	; 16
    610a:	90 e0       	ldi	r25, 0x00	; 0
    610c:	0e 94 8b 15 	call	0x2b16	; 0x2b16 <nrk_setup_uart>

  tdma_init (TDMA_CLIENT, DEFAULT_CHANNEL, mac_address);
    6110:	40 91 bd 06 	lds	r20, 0x06BD
    6114:	50 91 be 06 	lds	r21, 0x06BE
    6118:	6d e0       	ldi	r22, 0x0D	; 13
    611a:	82 e0       	ldi	r24, 0x02	; 2
    611c:	0e 94 80 07 	call	0xf00	; 0xf00 <tdma_init>

  //tdma_aes_setkey(aes_key);
  //tdma_aes_enable();

  tdma_tx_slot_add (mac_address&0xFFFF);
    6120:	80 91 bd 06 	lds	r24, 0x06BD
    6124:	90 91 be 06 	lds	r25, 0x06BE
    6128:	0e 94 c6 05 	call	0xb8c	; 0xb8c <tdma_tx_slot_add>

  TWI_Master_Initialise();
    612c:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <TWI_Master_Initialise>
  sei();
    6130:	78 94       	sei
  // init_adxl345();
  // init_itg3200();
  // init_hmc5843();
  /* initialize sequence number, used to sync with master */
  sequenceNo = 0; 
    6132:	10 92 bc 06 	sts	0x06BC, r1
    6136:	10 92 bb 06 	sts	0x06BB, r1

  /* initialize tx_buf ready flag */
  packetReady = true;
    613a:	81 e0       	ldi	r24, 0x01	; 1
    613c:	80 93 1b 06 	sts	0x061B, r24
  
  nrk_init();
    6140:	0e 94 5d 16 	call	0x2cba	; 0x2cba <nrk_init>

  mac_address = CLIENT_MAC;
    6144:	81 e0       	ldi	r24, 0x01	; 1
    6146:	90 e0       	ldi	r25, 0x00	; 0
    6148:	90 93 be 06 	sts	0x06BE, r25
    614c:	80 93 bd 06 	sts	0x06BD, r24

  nrk_led_clr(ORANGE_LED);
    6150:	82 e0       	ldi	r24, 0x02	; 2
    6152:	90 e0       	ldi	r25, 0x00	; 0
    6154:	0e 94 22 15 	call	0x2a44	; 0x2a44 <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    6158:	83 e0       	ldi	r24, 0x03	; 3
    615a:	90 e0       	ldi	r25, 0x00	; 0
    615c:	0e 94 22 15 	call	0x2a44	; 0x2a44 <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
    6160:	81 e0       	ldi	r24, 0x01	; 1
    6162:	90 e0       	ldi	r25, 0x00	; 0
    6164:	0e 94 22 15 	call	0x2a44	; 0x2a44 <nrk_led_clr>
  nrk_led_clr(RED_LED);
    6168:	80 e0       	ldi	r24, 0x00	; 0
    616a:	90 e0       	ldi	r25, 0x00	; 0
    616c:	0e 94 22 15 	call	0x2a44	; 0x2a44 <nrk_led_clr>
 
  nrk_time_set(0,0);
    6170:	20 e0       	ldi	r18, 0x00	; 0
    6172:	30 e0       	ldi	r19, 0x00	; 0
    6174:	a9 01       	movw	r20, r18
    6176:	60 e0       	ldi	r22, 0x00	; 0
    6178:	70 e0       	ldi	r23, 0x00	; 0
    617a:	cb 01       	movw	r24, r22
    617c:	0e 94 44 26 	call	0x4c88	; 0x4c88 <nrk_time_set>
  nrk_create_taskset();
    6180:	0e 94 55 04 	call	0x8aa	; 0x8aa <nrk_create_taskset>
  nrk_start();
    6184:	0e 94 0a 17 	call	0x2e14	; 0x2e14 <nrk_start>
  
  return 0;
}
    6188:	80 e0       	ldi	r24, 0x00	; 0
    618a:	90 e0       	ldi	r25, 0x00	; 0
    618c:	08 95       	ret

0000618e <vfprintf>:
    618e:	6f 92       	push	r6
    6190:	7f 92       	push	r7
    6192:	8f 92       	push	r8
    6194:	9f 92       	push	r9
    6196:	af 92       	push	r10
    6198:	bf 92       	push	r11
    619a:	cf 92       	push	r12
    619c:	df 92       	push	r13
    619e:	ef 92       	push	r14
    61a0:	ff 92       	push	r15
    61a2:	0f 93       	push	r16
    61a4:	1f 93       	push	r17
    61a6:	cf 93       	push	r28
    61a8:	df 93       	push	r29
    61aa:	cd b7       	in	r28, 0x3d	; 61
    61ac:	de b7       	in	r29, 0x3e	; 62
    61ae:	2c 97       	sbiw	r28, 0x0c	; 12
    61b0:	0f b6       	in	r0, 0x3f	; 63
    61b2:	f8 94       	cli
    61b4:	de bf       	out	0x3e, r29	; 62
    61b6:	0f be       	out	0x3f, r0	; 63
    61b8:	cd bf       	out	0x3d, r28	; 61
    61ba:	6c 01       	movw	r12, r24
    61bc:	5b 01       	movw	r10, r22
    61be:	7a 01       	movw	r14, r20
    61c0:	fc 01       	movw	r30, r24
    61c2:	17 82       	std	Z+7, r1	; 0x07
    61c4:	16 82       	std	Z+6, r1	; 0x06
    61c6:	83 81       	ldd	r24, Z+3	; 0x03
    61c8:	81 ff       	sbrs	r24, 1
    61ca:	0e c1       	rjmp	.+540    	; 0x63e8 <vfprintf+0x25a>
    61cc:	ce 01       	movw	r24, r28
    61ce:	01 96       	adiw	r24, 0x01	; 1
    61d0:	4c 01       	movw	r8, r24
    61d2:	f6 01       	movw	r30, r12
    61d4:	03 81       	ldd	r16, Z+3	; 0x03
    61d6:	f5 01       	movw	r30, r10
    61d8:	03 fd       	sbrc	r16, 3
    61da:	15 91       	lpm	r17, Z+
    61dc:	03 ff       	sbrs	r16, 3
    61de:	11 91       	ld	r17, Z+
    61e0:	5f 01       	movw	r10, r30
    61e2:	11 23       	and	r17, r17
    61e4:	09 f4       	brne	.+2      	; 0x61e8 <vfprintf+0x5a>
    61e6:	fc c0       	rjmp	.+504    	; 0x63e0 <vfprintf+0x252>
    61e8:	15 32       	cpi	r17, 0x25	; 37
    61ea:	49 f4       	brne	.+18     	; 0x61fe <vfprintf+0x70>
    61ec:	03 fd       	sbrc	r16, 3
    61ee:	15 91       	lpm	r17, Z+
    61f0:	03 ff       	sbrs	r16, 3
    61f2:	11 91       	ld	r17, Z+
    61f4:	5f 01       	movw	r10, r30
    61f6:	15 32       	cpi	r17, 0x25	; 37
    61f8:	11 f0       	breq	.+4      	; 0x61fe <vfprintf+0x70>
    61fa:	20 e0       	ldi	r18, 0x00	; 0
    61fc:	1b c0       	rjmp	.+54     	; 0x6234 <vfprintf+0xa6>
    61fe:	b6 01       	movw	r22, r12
    6200:	81 2f       	mov	r24, r17
    6202:	90 e0       	ldi	r25, 0x00	; 0
    6204:	0e 94 47 33 	call	0x668e	; 0x668e <fputc>
    6208:	37 01       	movw	r6, r14
    620a:	73 01       	movw	r14, r6
    620c:	e2 cf       	rjmp	.-60     	; 0x61d2 <vfprintf+0x44>
    620e:	11 23       	and	r17, r17
    6210:	09 f4       	brne	.+2      	; 0x6214 <vfprintf+0x86>
    6212:	e6 c0       	rjmp	.+460    	; 0x63e0 <vfprintf+0x252>
    6214:	61 2f       	mov	r22, r17
    6216:	70 e0       	ldi	r23, 0x00	; 0
    6218:	86 e1       	ldi	r24, 0x16	; 22
    621a:	96 e0       	ldi	r25, 0x06	; 6
    621c:	2c 87       	std	Y+12, r18	; 0x0c
    621e:	0e 94 da 32 	call	0x65b4	; 0x65b4 <strchr_P>
    6222:	2c 85       	ldd	r18, Y+12	; 0x0c
    6224:	89 2b       	or	r24, r25
    6226:	49 f0       	breq	.+18     	; 0x623a <vfprintf+0xac>
    6228:	f5 01       	movw	r30, r10
    622a:	03 fd       	sbrc	r16, 3
    622c:	15 91       	lpm	r17, Z+
    622e:	03 ff       	sbrs	r16, 3
    6230:	11 91       	ld	r17, Z+
    6232:	5f 01       	movw	r10, r30
    6234:	27 ff       	sbrs	r18, 7
    6236:	eb cf       	rjmp	.-42     	; 0x620e <vfprintf+0x80>
    6238:	09 c0       	rjmp	.+18     	; 0x624c <vfprintf+0xbe>
    623a:	13 32       	cpi	r17, 0x23	; 35
    623c:	29 f0       	breq	.+10     	; 0x6248 <vfprintf+0xba>
    623e:	1c 36       	cpi	r17, 0x6C	; 108
    6240:	09 f0       	breq	.+2      	; 0x6244 <vfprintf+0xb6>
    6242:	d5 c0       	rjmp	.+426    	; 0x63ee <vfprintf+0x260>
    6244:	20 68       	ori	r18, 0x80	; 128
    6246:	f0 cf       	rjmp	.-32     	; 0x6228 <vfprintf+0x9a>
    6248:	20 e1       	ldi	r18, 0x10	; 16
    624a:	ee cf       	rjmp	.-36     	; 0x6228 <vfprintf+0x9a>
    624c:	02 2f       	mov	r16, r18
    624e:	11 23       	and	r17, r17
    6250:	09 f4       	brne	.+2      	; 0x6254 <vfprintf+0xc6>
    6252:	c6 c0       	rjmp	.+396    	; 0x63e0 <vfprintf+0x252>
    6254:	61 2f       	mov	r22, r17
    6256:	70 e0       	ldi	r23, 0x00	; 0
    6258:	8f e0       	ldi	r24, 0x0F	; 15
    625a:	96 e0       	ldi	r25, 0x06	; 6
    625c:	2c 87       	std	Y+12, r18	; 0x0c
    625e:	0e 94 da 32 	call	0x65b4	; 0x65b4 <strchr_P>
    6262:	2c 85       	ldd	r18, Y+12	; 0x0c
    6264:	89 2b       	or	r24, r25
    6266:	41 f0       	breq	.+16     	; 0x6278 <vfprintf+0xea>
    6268:	37 01       	movw	r6, r14
    626a:	f4 e0       	ldi	r31, 0x04	; 4
    626c:	6f 0e       	add	r6, r31
    626e:	71 1c       	adc	r7, r1
    6270:	b6 01       	movw	r22, r12
    6272:	8f e3       	ldi	r24, 0x3F	; 63
    6274:	90 e0       	ldi	r25, 0x00	; 0
    6276:	11 c0       	rjmp	.+34     	; 0x629a <vfprintf+0x10c>
    6278:	13 36       	cpi	r17, 0x63	; 99
    627a:	39 f0       	breq	.+14     	; 0x628a <vfprintf+0xfc>
    627c:	13 37       	cpi	r17, 0x73	; 115
    627e:	81 f0       	breq	.+32     	; 0x62a0 <vfprintf+0x112>
    6280:	13 35       	cpi	r17, 0x53	; 83
    6282:	19 f5       	brne	.+70     	; 0x62ca <vfprintf+0x13c>
    6284:	02 2f       	mov	r16, r18
    6286:	01 60       	ori	r16, 0x01	; 1
    6288:	0b c0       	rjmp	.+22     	; 0x62a0 <vfprintf+0x112>
    628a:	37 01       	movw	r6, r14
    628c:	82 e0       	ldi	r24, 0x02	; 2
    628e:	68 0e       	add	r6, r24
    6290:	71 1c       	adc	r7, r1
    6292:	b6 01       	movw	r22, r12
    6294:	f7 01       	movw	r30, r14
    6296:	80 81       	ld	r24, Z
    6298:	91 81       	ldd	r25, Z+1	; 0x01
    629a:	0e 94 47 33 	call	0x668e	; 0x668e <fputc>
    629e:	b5 cf       	rjmp	.-150    	; 0x620a <vfprintf+0x7c>
    62a0:	37 01       	movw	r6, r14
    62a2:	f2 e0       	ldi	r31, 0x02	; 2
    62a4:	6f 0e       	add	r6, r31
    62a6:	71 1c       	adc	r7, r1
    62a8:	f7 01       	movw	r30, r14
    62aa:	e0 80       	ld	r14, Z
    62ac:	f1 80       	ldd	r15, Z+1	; 0x01
    62ae:	f7 01       	movw	r30, r14
    62b0:	00 fd       	sbrc	r16, 0
    62b2:	85 91       	lpm	r24, Z+
    62b4:	00 ff       	sbrs	r16, 0
    62b6:	81 91       	ld	r24, Z+
    62b8:	7f 01       	movw	r14, r30
    62ba:	88 23       	and	r24, r24
    62bc:	09 f4       	brne	.+2      	; 0x62c0 <vfprintf+0x132>
    62be:	a5 cf       	rjmp	.-182    	; 0x620a <vfprintf+0x7c>
    62c0:	b6 01       	movw	r22, r12
    62c2:	90 e0       	ldi	r25, 0x00	; 0
    62c4:	0e 94 47 33 	call	0x668e	; 0x668e <fputc>
    62c8:	f2 cf       	rjmp	.-28     	; 0x62ae <vfprintf+0x120>
    62ca:	14 36       	cpi	r17, 0x64	; 100
    62cc:	11 f0       	breq	.+4      	; 0x62d2 <vfprintf+0x144>
    62ce:	19 36       	cpi	r17, 0x69	; 105
    62d0:	29 f5       	brne	.+74     	; 0x631c <vfprintf+0x18e>
    62d2:	37 01       	movw	r6, r14
    62d4:	27 ff       	sbrs	r18, 7
    62d6:	09 c0       	rjmp	.+18     	; 0x62ea <vfprintf+0x15c>
    62d8:	f4 e0       	ldi	r31, 0x04	; 4
    62da:	6f 0e       	add	r6, r31
    62dc:	71 1c       	adc	r7, r1
    62de:	f7 01       	movw	r30, r14
    62e0:	60 81       	ld	r22, Z
    62e2:	71 81       	ldd	r23, Z+1	; 0x01
    62e4:	82 81       	ldd	r24, Z+2	; 0x02
    62e6:	93 81       	ldd	r25, Z+3	; 0x03
    62e8:	0a c0       	rjmp	.+20     	; 0x62fe <vfprintf+0x170>
    62ea:	f2 e0       	ldi	r31, 0x02	; 2
    62ec:	6f 0e       	add	r6, r31
    62ee:	71 1c       	adc	r7, r1
    62f0:	f7 01       	movw	r30, r14
    62f2:	60 81       	ld	r22, Z
    62f4:	71 81       	ldd	r23, Z+1	; 0x01
    62f6:	88 27       	eor	r24, r24
    62f8:	77 fd       	sbrc	r23, 7
    62fa:	80 95       	com	r24
    62fc:	98 2f       	mov	r25, r24
    62fe:	02 2f       	mov	r16, r18
    6300:	0f 7e       	andi	r16, 0xEF	; 239
    6302:	97 ff       	sbrs	r25, 7
    6304:	08 c0       	rjmp	.+16     	; 0x6316 <vfprintf+0x188>
    6306:	90 95       	com	r25
    6308:	80 95       	com	r24
    630a:	70 95       	com	r23
    630c:	61 95       	neg	r22
    630e:	7f 4f       	sbci	r23, 0xFF	; 255
    6310:	8f 4f       	sbci	r24, 0xFF	; 255
    6312:	9f 4f       	sbci	r25, 0xFF	; 255
    6314:	00 64       	ori	r16, 0x40	; 64
    6316:	2a e0       	ldi	r18, 0x0A	; 10
    6318:	30 e0       	ldi	r19, 0x00	; 0
    631a:	33 c0       	rjmp	.+102    	; 0x6382 <vfprintf+0x1f4>
    631c:	10 37       	cpi	r17, 0x70	; 112
    631e:	99 f0       	breq	.+38     	; 0x6346 <vfprintf+0x1b8>
    6320:	40 f4       	brcc	.+16     	; 0x6332 <vfprintf+0x1a4>
    6322:	18 35       	cpi	r17, 0x58	; 88
    6324:	b1 f0       	breq	.+44     	; 0x6352 <vfprintf+0x1c4>
    6326:	1f 36       	cpi	r17, 0x6F	; 111
    6328:	09 f0       	breq	.+2      	; 0x632c <vfprintf+0x19e>
    632a:	5a c0       	rjmp	.+180    	; 0x63e0 <vfprintf+0x252>
    632c:	28 e0       	ldi	r18, 0x08	; 8
    632e:	30 e0       	ldi	r19, 0x00	; 0
    6330:	14 c0       	rjmp	.+40     	; 0x635a <vfprintf+0x1cc>
    6332:	15 37       	cpi	r17, 0x75	; 117
    6334:	19 f0       	breq	.+6      	; 0x633c <vfprintf+0x1ae>
    6336:	18 37       	cpi	r17, 0x78	; 120
    6338:	41 f0       	breq	.+16     	; 0x634a <vfprintf+0x1bc>
    633a:	52 c0       	rjmp	.+164    	; 0x63e0 <vfprintf+0x252>
    633c:	02 2f       	mov	r16, r18
    633e:	0f 7e       	andi	r16, 0xEF	; 239
    6340:	2a e0       	ldi	r18, 0x0A	; 10
    6342:	30 e0       	ldi	r19, 0x00	; 0
    6344:	0a c0       	rjmp	.+20     	; 0x635a <vfprintf+0x1cc>
    6346:	02 2f       	mov	r16, r18
    6348:	00 61       	ori	r16, 0x10	; 16
    634a:	04 62       	ori	r16, 0x24	; 36
    634c:	20 e1       	ldi	r18, 0x10	; 16
    634e:	30 e0       	ldi	r19, 0x00	; 0
    6350:	04 c0       	rjmp	.+8      	; 0x635a <vfprintf+0x1cc>
    6352:	02 2f       	mov	r16, r18
    6354:	04 60       	ori	r16, 0x04	; 4
    6356:	20 e1       	ldi	r18, 0x10	; 16
    6358:	32 e0       	ldi	r19, 0x02	; 2
    635a:	37 01       	movw	r6, r14
    635c:	07 ff       	sbrs	r16, 7
    635e:	09 c0       	rjmp	.+18     	; 0x6372 <vfprintf+0x1e4>
    6360:	f4 e0       	ldi	r31, 0x04	; 4
    6362:	6f 0e       	add	r6, r31
    6364:	71 1c       	adc	r7, r1
    6366:	f7 01       	movw	r30, r14
    6368:	60 81       	ld	r22, Z
    636a:	71 81       	ldd	r23, Z+1	; 0x01
    636c:	82 81       	ldd	r24, Z+2	; 0x02
    636e:	93 81       	ldd	r25, Z+3	; 0x03
    6370:	08 c0       	rjmp	.+16     	; 0x6382 <vfprintf+0x1f4>
    6372:	f2 e0       	ldi	r31, 0x02	; 2
    6374:	6f 0e       	add	r6, r31
    6376:	71 1c       	adc	r7, r1
    6378:	f7 01       	movw	r30, r14
    637a:	60 81       	ld	r22, Z
    637c:	71 81       	ldd	r23, Z+1	; 0x01
    637e:	80 e0       	ldi	r24, 0x00	; 0
    6380:	90 e0       	ldi	r25, 0x00	; 0
    6382:	a4 01       	movw	r20, r8
    6384:	0e 94 f9 33 	call	0x67f2	; 0x67f2 <__ultoa_invert>
    6388:	18 2f       	mov	r17, r24
    638a:	18 19       	sub	r17, r8
    638c:	06 ff       	sbrs	r16, 6
    638e:	05 c0       	rjmp	.+10     	; 0x639a <vfprintf+0x20c>
    6390:	b6 01       	movw	r22, r12
    6392:	8d e2       	ldi	r24, 0x2D	; 45
    6394:	90 e0       	ldi	r25, 0x00	; 0
    6396:	0e 94 47 33 	call	0x668e	; 0x668e <fputc>
    639a:	04 ff       	sbrs	r16, 4
    639c:	15 c0       	rjmp	.+42     	; 0x63c8 <vfprintf+0x23a>
    639e:	fe 01       	movw	r30, r28
    63a0:	e1 0f       	add	r30, r17
    63a2:	f1 1d       	adc	r31, r1
    63a4:	80 81       	ld	r24, Z
    63a6:	80 33       	cpi	r24, 0x30	; 48
    63a8:	79 f0       	breq	.+30     	; 0x63c8 <vfprintf+0x23a>
    63aa:	b6 01       	movw	r22, r12
    63ac:	80 e3       	ldi	r24, 0x30	; 48
    63ae:	90 e0       	ldi	r25, 0x00	; 0
    63b0:	0e 94 47 33 	call	0x668e	; 0x668e <fputc>
    63b4:	02 ff       	sbrs	r16, 2
    63b6:	08 c0       	rjmp	.+16     	; 0x63c8 <vfprintf+0x23a>
    63b8:	00 72       	andi	r16, 0x20	; 32
    63ba:	80 2f       	mov	r24, r16
    63bc:	90 e0       	ldi	r25, 0x00	; 0
    63be:	b6 01       	movw	r22, r12
    63c0:	88 5a       	subi	r24, 0xA8	; 168
    63c2:	9f 4f       	sbci	r25, 0xFF	; 255
    63c4:	0e 94 47 33 	call	0x668e	; 0x668e <fputc>
    63c8:	11 50       	subi	r17, 0x01	; 1
    63ca:	f4 01       	movw	r30, r8
    63cc:	e1 0f       	add	r30, r17
    63ce:	f1 1d       	adc	r31, r1
    63d0:	80 81       	ld	r24, Z
    63d2:	b6 01       	movw	r22, r12
    63d4:	90 e0       	ldi	r25, 0x00	; 0
    63d6:	0e 94 47 33 	call	0x668e	; 0x668e <fputc>
    63da:	11 11       	cpse	r17, r1
    63dc:	f5 cf       	rjmp	.-22     	; 0x63c8 <vfprintf+0x23a>
    63de:	15 cf       	rjmp	.-470    	; 0x620a <vfprintf+0x7c>
    63e0:	f6 01       	movw	r30, r12
    63e2:	86 81       	ldd	r24, Z+6	; 0x06
    63e4:	97 81       	ldd	r25, Z+7	; 0x07
    63e6:	05 c0       	rjmp	.+10     	; 0x63f2 <vfprintf+0x264>
    63e8:	8f ef       	ldi	r24, 0xFF	; 255
    63ea:	9f ef       	ldi	r25, 0xFF	; 255
    63ec:	02 c0       	rjmp	.+4      	; 0x63f2 <vfprintf+0x264>
    63ee:	02 2f       	mov	r16, r18
    63f0:	31 cf       	rjmp	.-414    	; 0x6254 <vfprintf+0xc6>
    63f2:	2c 96       	adiw	r28, 0x0c	; 12
    63f4:	0f b6       	in	r0, 0x3f	; 63
    63f6:	f8 94       	cli
    63f8:	de bf       	out	0x3e, r29	; 62
    63fa:	0f be       	out	0x3f, r0	; 63
    63fc:	cd bf       	out	0x3d, r28	; 61
    63fe:	df 91       	pop	r29
    6400:	cf 91       	pop	r28
    6402:	1f 91       	pop	r17
    6404:	0f 91       	pop	r16
    6406:	ff 90       	pop	r15
    6408:	ef 90       	pop	r14
    640a:	df 90       	pop	r13
    640c:	cf 90       	pop	r12
    640e:	bf 90       	pop	r11
    6410:	af 90       	pop	r10
    6412:	9f 90       	pop	r9
    6414:	8f 90       	pop	r8
    6416:	7f 90       	pop	r7
    6418:	6f 90       	pop	r6
    641a:	08 95       	ret

0000641c <__usmulhisi3>:
    641c:	0e 94 cb 32 	call	0x6596	; 0x6596 <__umulhisi3>

00006420 <__usmulhisi3_tail>:
    6420:	b7 ff       	sbrs	r27, 7
    6422:	08 95       	ret
    6424:	82 1b       	sub	r24, r18
    6426:	93 0b       	sbc	r25, r19
    6428:	08 95       	ret

0000642a <__muluhisi3>:
    642a:	0e 94 cb 32 	call	0x6596	; 0x6596 <__umulhisi3>
    642e:	a5 9f       	mul	r26, r21
    6430:	90 0d       	add	r25, r0
    6432:	b4 9f       	mul	r27, r20
    6434:	90 0d       	add	r25, r0
    6436:	a4 9f       	mul	r26, r20
    6438:	80 0d       	add	r24, r0
    643a:	91 1d       	adc	r25, r1
    643c:	11 24       	eor	r1, r1
    643e:	08 95       	ret

00006440 <__mulsi3>:
    6440:	db 01       	movw	r26, r22
    6442:	8f 93       	push	r24
    6444:	9f 93       	push	r25
    6446:	0e 94 15 32 	call	0x642a	; 0x642a <__muluhisi3>
    644a:	bf 91       	pop	r27
    644c:	af 91       	pop	r26
    644e:	a2 9f       	mul	r26, r18
    6450:	80 0d       	add	r24, r0
    6452:	91 1d       	adc	r25, r1
    6454:	a3 9f       	mul	r26, r19
    6456:	90 0d       	add	r25, r0
    6458:	b2 9f       	mul	r27, r18
    645a:	90 0d       	add	r25, r0
    645c:	11 24       	eor	r1, r1
    645e:	08 95       	ret

00006460 <__udivmodhi4>:
    6460:	aa 1b       	sub	r26, r26
    6462:	bb 1b       	sub	r27, r27
    6464:	51 e1       	ldi	r21, 0x11	; 17
    6466:	07 c0       	rjmp	.+14     	; 0x6476 <__udivmodhi4_ep>

00006468 <__udivmodhi4_loop>:
    6468:	aa 1f       	adc	r26, r26
    646a:	bb 1f       	adc	r27, r27
    646c:	a6 17       	cp	r26, r22
    646e:	b7 07       	cpc	r27, r23
    6470:	10 f0       	brcs	.+4      	; 0x6476 <__udivmodhi4_ep>
    6472:	a6 1b       	sub	r26, r22
    6474:	b7 0b       	sbc	r27, r23

00006476 <__udivmodhi4_ep>:
    6476:	88 1f       	adc	r24, r24
    6478:	99 1f       	adc	r25, r25
    647a:	5a 95       	dec	r21
    647c:	a9 f7       	brne	.-22     	; 0x6468 <__udivmodhi4_loop>
    647e:	80 95       	com	r24
    6480:	90 95       	com	r25
    6482:	bc 01       	movw	r22, r24
    6484:	cd 01       	movw	r24, r26
    6486:	08 95       	ret

00006488 <__udivmodsi4>:
    6488:	a1 e2       	ldi	r26, 0x21	; 33
    648a:	1a 2e       	mov	r1, r26
    648c:	aa 1b       	sub	r26, r26
    648e:	bb 1b       	sub	r27, r27
    6490:	fd 01       	movw	r30, r26
    6492:	0d c0       	rjmp	.+26     	; 0x64ae <__udivmodsi4_ep>

00006494 <__udivmodsi4_loop>:
    6494:	aa 1f       	adc	r26, r26
    6496:	bb 1f       	adc	r27, r27
    6498:	ee 1f       	adc	r30, r30
    649a:	ff 1f       	adc	r31, r31
    649c:	a2 17       	cp	r26, r18
    649e:	b3 07       	cpc	r27, r19
    64a0:	e4 07       	cpc	r30, r20
    64a2:	f5 07       	cpc	r31, r21
    64a4:	20 f0       	brcs	.+8      	; 0x64ae <__udivmodsi4_ep>
    64a6:	a2 1b       	sub	r26, r18
    64a8:	b3 0b       	sbc	r27, r19
    64aa:	e4 0b       	sbc	r30, r20
    64ac:	f5 0b       	sbc	r31, r21

000064ae <__udivmodsi4_ep>:
    64ae:	66 1f       	adc	r22, r22
    64b0:	77 1f       	adc	r23, r23
    64b2:	88 1f       	adc	r24, r24
    64b4:	99 1f       	adc	r25, r25
    64b6:	1a 94       	dec	r1
    64b8:	69 f7       	brne	.-38     	; 0x6494 <__udivmodsi4_loop>
    64ba:	60 95       	com	r22
    64bc:	70 95       	com	r23
    64be:	80 95       	com	r24
    64c0:	90 95       	com	r25
    64c2:	9b 01       	movw	r18, r22
    64c4:	ac 01       	movw	r20, r24
    64c6:	bd 01       	movw	r22, r26
    64c8:	cf 01       	movw	r24, r30
    64ca:	08 95       	ret

000064cc <__umoddi3>:
    64cc:	68 94       	set
    64ce:	01 c0       	rjmp	.+2      	; 0x64d2 <__udivdi3_umoddi3>

000064d0 <__udivdi3>:
    64d0:	e8 94       	clt

000064d2 <__udivdi3_umoddi3>:
    64d2:	8f 92       	push	r8
    64d4:	9f 92       	push	r9
    64d6:	cf 93       	push	r28
    64d8:	df 93       	push	r29
    64da:	0e 94 74 32 	call	0x64e8	; 0x64e8 <__udivmod64>
    64de:	df 91       	pop	r29
    64e0:	cf 91       	pop	r28
    64e2:	9f 90       	pop	r9
    64e4:	8f 90       	pop	r8
    64e6:	08 95       	ret

000064e8 <__udivmod64>:
    64e8:	88 24       	eor	r8, r8
    64ea:	99 24       	eor	r9, r9
    64ec:	f4 01       	movw	r30, r8
    64ee:	e4 01       	movw	r28, r8
    64f0:	b0 e4       	ldi	r27, 0x40	; 64
    64f2:	9f 93       	push	r25
    64f4:	aa 27       	eor	r26, r26
    64f6:	9a 15       	cp	r25, r10
    64f8:	8b 04       	cpc	r8, r11
    64fa:	9c 04       	cpc	r9, r12
    64fc:	ed 05       	cpc	r30, r13
    64fe:	fe 05       	cpc	r31, r14
    6500:	cf 05       	cpc	r28, r15
    6502:	d0 07       	cpc	r29, r16
    6504:	a1 07       	cpc	r26, r17
    6506:	98 f4       	brcc	.+38     	; 0x652e <__udivmod64+0x46>
    6508:	ad 2f       	mov	r26, r29
    650a:	dc 2f       	mov	r29, r28
    650c:	cf 2f       	mov	r28, r31
    650e:	fe 2f       	mov	r31, r30
    6510:	e9 2d       	mov	r30, r9
    6512:	98 2c       	mov	r9, r8
    6514:	89 2e       	mov	r8, r25
    6516:	98 2f       	mov	r25, r24
    6518:	87 2f       	mov	r24, r23
    651a:	76 2f       	mov	r23, r22
    651c:	65 2f       	mov	r22, r21
    651e:	54 2f       	mov	r21, r20
    6520:	43 2f       	mov	r20, r19
    6522:	32 2f       	mov	r19, r18
    6524:	22 27       	eor	r18, r18
    6526:	b8 50       	subi	r27, 0x08	; 8
    6528:	31 f7       	brne	.-52     	; 0x64f6 <__udivmod64+0xe>
    652a:	bf 91       	pop	r27
    652c:	27 c0       	rjmp	.+78     	; 0x657c <__udivmod64+0x94>
    652e:	1b 2e       	mov	r1, r27
    6530:	bf 91       	pop	r27
    6532:	bb 27       	eor	r27, r27
    6534:	22 0f       	add	r18, r18
    6536:	33 1f       	adc	r19, r19
    6538:	44 1f       	adc	r20, r20
    653a:	55 1f       	adc	r21, r21
    653c:	66 1f       	adc	r22, r22
    653e:	77 1f       	adc	r23, r23
    6540:	88 1f       	adc	r24, r24
    6542:	99 1f       	adc	r25, r25
    6544:	88 1c       	adc	r8, r8
    6546:	99 1c       	adc	r9, r9
    6548:	ee 1f       	adc	r30, r30
    654a:	ff 1f       	adc	r31, r31
    654c:	cc 1f       	adc	r28, r28
    654e:	dd 1f       	adc	r29, r29
    6550:	aa 1f       	adc	r26, r26
    6552:	bb 1f       	adc	r27, r27
    6554:	8a 14       	cp	r8, r10
    6556:	9b 04       	cpc	r9, r11
    6558:	ec 05       	cpc	r30, r12
    655a:	fd 05       	cpc	r31, r13
    655c:	ce 05       	cpc	r28, r14
    655e:	df 05       	cpc	r29, r15
    6560:	a0 07       	cpc	r26, r16
    6562:	b1 07       	cpc	r27, r17
    6564:	48 f0       	brcs	.+18     	; 0x6578 <__udivmod64+0x90>
    6566:	8a 18       	sub	r8, r10
    6568:	9b 08       	sbc	r9, r11
    656a:	ec 09       	sbc	r30, r12
    656c:	fd 09       	sbc	r31, r13
    656e:	ce 09       	sbc	r28, r14
    6570:	df 09       	sbc	r29, r15
    6572:	a0 0b       	sbc	r26, r16
    6574:	b1 0b       	sbc	r27, r17
    6576:	21 60       	ori	r18, 0x01	; 1
    6578:	1a 94       	dec	r1
    657a:	e1 f6       	brne	.-72     	; 0x6534 <__udivmod64+0x4c>
    657c:	2e f4       	brtc	.+10     	; 0x6588 <__udivmod64+0xa0>
    657e:	94 01       	movw	r18, r8
    6580:	af 01       	movw	r20, r30
    6582:	be 01       	movw	r22, r28
    6584:	cd 01       	movw	r24, r26
    6586:	00 0c       	add	r0, r0
    6588:	08 95       	ret

0000658a <__tablejump2__>:
    658a:	ee 0f       	add	r30, r30
    658c:	ff 1f       	adc	r31, r31

0000658e <__tablejump__>:
    658e:	05 90       	lpm	r0, Z+
    6590:	f4 91       	lpm	r31, Z
    6592:	e0 2d       	mov	r30, r0
    6594:	09 94       	ijmp

00006596 <__umulhisi3>:
    6596:	a2 9f       	mul	r26, r18
    6598:	b0 01       	movw	r22, r0
    659a:	b3 9f       	mul	r27, r19
    659c:	c0 01       	movw	r24, r0
    659e:	a3 9f       	mul	r26, r19
    65a0:	70 0d       	add	r23, r0
    65a2:	81 1d       	adc	r24, r1
    65a4:	11 24       	eor	r1, r1
    65a6:	91 1d       	adc	r25, r1
    65a8:	b2 9f       	mul	r27, r18
    65aa:	70 0d       	add	r23, r0
    65ac:	81 1d       	adc	r24, r1
    65ae:	11 24       	eor	r1, r1
    65b0:	91 1d       	adc	r25, r1
    65b2:	08 95       	ret

000065b4 <strchr_P>:
    65b4:	fc 01       	movw	r30, r24
    65b6:	05 90       	lpm	r0, Z+
    65b8:	06 16       	cp	r0, r22
    65ba:	21 f0       	breq	.+8      	; 0x65c4 <strchr_P+0x10>
    65bc:	00 20       	and	r0, r0
    65be:	d9 f7       	brne	.-10     	; 0x65b6 <strchr_P+0x2>
    65c0:	c0 01       	movw	r24, r0
    65c2:	08 95       	ret
    65c4:	31 97       	sbiw	r30, 0x01	; 1
    65c6:	cf 01       	movw	r24, r30
    65c8:	08 95       	ret

000065ca <memcpy>:
    65ca:	fb 01       	movw	r30, r22
    65cc:	dc 01       	movw	r26, r24
    65ce:	02 c0       	rjmp	.+4      	; 0x65d4 <memcpy+0xa>
    65d0:	01 90       	ld	r0, Z+
    65d2:	0d 92       	st	X+, r0
    65d4:	41 50       	subi	r20, 0x01	; 1
    65d6:	50 40       	sbci	r21, 0x00	; 0
    65d8:	d8 f7       	brcc	.-10     	; 0x65d0 <memcpy+0x6>
    65da:	08 95       	ret

000065dc <strncmp>:
    65dc:	fb 01       	movw	r30, r22
    65de:	dc 01       	movw	r26, r24
    65e0:	41 50       	subi	r20, 0x01	; 1
    65e2:	50 40       	sbci	r21, 0x00	; 0
    65e4:	30 f0       	brcs	.+12     	; 0x65f2 <strncmp+0x16>
    65e6:	8d 91       	ld	r24, X+
    65e8:	01 90       	ld	r0, Z+
    65ea:	80 19       	sub	r24, r0
    65ec:	19 f4       	brne	.+6      	; 0x65f4 <strncmp+0x18>
    65ee:	00 20       	and	r0, r0
    65f0:	b9 f7       	brne	.-18     	; 0x65e0 <strncmp+0x4>
    65f2:	88 1b       	sub	r24, r24
    65f4:	99 0b       	sbc	r25, r25
    65f6:	08 95       	ret

000065f8 <fdevopen>:
    65f8:	0f 93       	push	r16
    65fa:	1f 93       	push	r17
    65fc:	cf 93       	push	r28
    65fe:	df 93       	push	r29
    6600:	00 97       	sbiw	r24, 0x00	; 0
    6602:	31 f4       	brne	.+12     	; 0x6610 <fdevopen+0x18>
    6604:	61 15       	cp	r22, r1
    6606:	71 05       	cpc	r23, r1
    6608:	19 f4       	brne	.+6      	; 0x6610 <fdevopen+0x18>
    660a:	80 e0       	ldi	r24, 0x00	; 0
    660c:	90 e0       	ldi	r25, 0x00	; 0
    660e:	3a c0       	rjmp	.+116    	; 0x6684 <fdevopen+0x8c>
    6610:	8b 01       	movw	r16, r22
    6612:	ec 01       	movw	r28, r24
    6614:	6e e0       	ldi	r22, 0x0E	; 14
    6616:	70 e0       	ldi	r23, 0x00	; 0
    6618:	81 e0       	ldi	r24, 0x01	; 1
    661a:	90 e0       	ldi	r25, 0x00	; 0
    661c:	0e 94 6d 34 	call	0x68da	; 0x68da <calloc>
    6620:	fc 01       	movw	r30, r24
    6622:	00 97       	sbiw	r24, 0x00	; 0
    6624:	91 f3       	breq	.-28     	; 0x660a <fdevopen+0x12>
    6626:	80 e8       	ldi	r24, 0x80	; 128
    6628:	83 83       	std	Z+3, r24	; 0x03
    662a:	01 15       	cp	r16, r1
    662c:	11 05       	cpc	r17, r1
    662e:	71 f0       	breq	.+28     	; 0x664c <fdevopen+0x54>
    6630:	13 87       	std	Z+11, r17	; 0x0b
    6632:	02 87       	std	Z+10, r16	; 0x0a
    6634:	81 e8       	ldi	r24, 0x81	; 129
    6636:	83 83       	std	Z+3, r24	; 0x03
    6638:	80 91 ef 0b 	lds	r24, 0x0BEF
    663c:	90 91 f0 0b 	lds	r25, 0x0BF0
    6640:	89 2b       	or	r24, r25
    6642:	21 f4       	brne	.+8      	; 0x664c <fdevopen+0x54>
    6644:	f0 93 f0 0b 	sts	0x0BF0, r31
    6648:	e0 93 ef 0b 	sts	0x0BEF, r30
    664c:	20 97       	sbiw	r28, 0x00	; 0
    664e:	c9 f0       	breq	.+50     	; 0x6682 <fdevopen+0x8a>
    6650:	d1 87       	std	Z+9, r29	; 0x09
    6652:	c0 87       	std	Z+8, r28	; 0x08
    6654:	83 81       	ldd	r24, Z+3	; 0x03
    6656:	82 60       	ori	r24, 0x02	; 2
    6658:	83 83       	std	Z+3, r24	; 0x03
    665a:	80 91 f1 0b 	lds	r24, 0x0BF1
    665e:	90 91 f2 0b 	lds	r25, 0x0BF2
    6662:	89 2b       	or	r24, r25
    6664:	71 f4       	brne	.+28     	; 0x6682 <fdevopen+0x8a>
    6666:	f0 93 f2 0b 	sts	0x0BF2, r31
    666a:	e0 93 f1 0b 	sts	0x0BF1, r30
    666e:	80 91 f3 0b 	lds	r24, 0x0BF3
    6672:	90 91 f4 0b 	lds	r25, 0x0BF4
    6676:	89 2b       	or	r24, r25
    6678:	21 f4       	brne	.+8      	; 0x6682 <fdevopen+0x8a>
    667a:	f0 93 f4 0b 	sts	0x0BF4, r31
    667e:	e0 93 f3 0b 	sts	0x0BF3, r30
    6682:	cf 01       	movw	r24, r30
    6684:	df 91       	pop	r29
    6686:	cf 91       	pop	r28
    6688:	1f 91       	pop	r17
    668a:	0f 91       	pop	r16
    668c:	08 95       	ret

0000668e <fputc>:
    668e:	0f 93       	push	r16
    6690:	1f 93       	push	r17
    6692:	cf 93       	push	r28
    6694:	df 93       	push	r29
    6696:	fb 01       	movw	r30, r22
    6698:	23 81       	ldd	r18, Z+3	; 0x03
    669a:	21 fd       	sbrc	r18, 1
    669c:	03 c0       	rjmp	.+6      	; 0x66a4 <fputc+0x16>
    669e:	8f ef       	ldi	r24, 0xFF	; 255
    66a0:	9f ef       	ldi	r25, 0xFF	; 255
    66a2:	28 c0       	rjmp	.+80     	; 0x66f4 <fputc+0x66>
    66a4:	22 ff       	sbrs	r18, 2
    66a6:	16 c0       	rjmp	.+44     	; 0x66d4 <fputc+0x46>
    66a8:	46 81       	ldd	r20, Z+6	; 0x06
    66aa:	57 81       	ldd	r21, Z+7	; 0x07
    66ac:	24 81       	ldd	r18, Z+4	; 0x04
    66ae:	35 81       	ldd	r19, Z+5	; 0x05
    66b0:	42 17       	cp	r20, r18
    66b2:	53 07       	cpc	r21, r19
    66b4:	44 f4       	brge	.+16     	; 0x66c6 <fputc+0x38>
    66b6:	a0 81       	ld	r26, Z
    66b8:	b1 81       	ldd	r27, Z+1	; 0x01
    66ba:	9d 01       	movw	r18, r26
    66bc:	2f 5f       	subi	r18, 0xFF	; 255
    66be:	3f 4f       	sbci	r19, 0xFF	; 255
    66c0:	31 83       	std	Z+1, r19	; 0x01
    66c2:	20 83       	st	Z, r18
    66c4:	8c 93       	st	X, r24
    66c6:	26 81       	ldd	r18, Z+6	; 0x06
    66c8:	37 81       	ldd	r19, Z+7	; 0x07
    66ca:	2f 5f       	subi	r18, 0xFF	; 255
    66cc:	3f 4f       	sbci	r19, 0xFF	; 255
    66ce:	37 83       	std	Z+7, r19	; 0x07
    66d0:	26 83       	std	Z+6, r18	; 0x06
    66d2:	10 c0       	rjmp	.+32     	; 0x66f4 <fputc+0x66>
    66d4:	eb 01       	movw	r28, r22
    66d6:	09 2f       	mov	r16, r25
    66d8:	18 2f       	mov	r17, r24
    66da:	00 84       	ldd	r0, Z+8	; 0x08
    66dc:	f1 85       	ldd	r31, Z+9	; 0x09
    66de:	e0 2d       	mov	r30, r0
    66e0:	09 95       	icall
    66e2:	89 2b       	or	r24, r25
    66e4:	e1 f6       	brne	.-72     	; 0x669e <fputc+0x10>
    66e6:	8e 81       	ldd	r24, Y+6	; 0x06
    66e8:	9f 81       	ldd	r25, Y+7	; 0x07
    66ea:	01 96       	adiw	r24, 0x01	; 1
    66ec:	9f 83       	std	Y+7, r25	; 0x07
    66ee:	8e 83       	std	Y+6, r24	; 0x06
    66f0:	81 2f       	mov	r24, r17
    66f2:	90 2f       	mov	r25, r16
    66f4:	df 91       	pop	r29
    66f6:	cf 91       	pop	r28
    66f8:	1f 91       	pop	r17
    66fa:	0f 91       	pop	r16
    66fc:	08 95       	ret

000066fe <printf>:
    66fe:	cf 93       	push	r28
    6700:	df 93       	push	r29
    6702:	cd b7       	in	r28, 0x3d	; 61
    6704:	de b7       	in	r29, 0x3e	; 62
    6706:	ae 01       	movw	r20, r28
    6708:	4b 5f       	subi	r20, 0xFB	; 251
    670a:	5f 4f       	sbci	r21, 0xFF	; 255
    670c:	fa 01       	movw	r30, r20
    670e:	61 91       	ld	r22, Z+
    6710:	71 91       	ld	r23, Z+
    6712:	af 01       	movw	r20, r30
    6714:	80 91 f1 0b 	lds	r24, 0x0BF1
    6718:	90 91 f2 0b 	lds	r25, 0x0BF2
    671c:	0e 94 c7 30 	call	0x618e	; 0x618e <vfprintf>
    6720:	df 91       	pop	r29
    6722:	cf 91       	pop	r28
    6724:	08 95       	ret

00006726 <putchar>:
    6726:	60 91 f1 0b 	lds	r22, 0x0BF1
    672a:	70 91 f2 0b 	lds	r23, 0x0BF2
    672e:	0c 94 47 33 	jmp	0x668e	; 0x668e <fputc>

00006732 <puts>:
    6732:	0f 93       	push	r16
    6734:	1f 93       	push	r17
    6736:	cf 93       	push	r28
    6738:	df 93       	push	r29
    673a:	e0 91 f1 0b 	lds	r30, 0x0BF1
    673e:	f0 91 f2 0b 	lds	r31, 0x0BF2
    6742:	23 81       	ldd	r18, Z+3	; 0x03
    6744:	21 ff       	sbrs	r18, 1
    6746:	1b c0       	rjmp	.+54     	; 0x677e <puts+0x4c>
    6748:	8c 01       	movw	r16, r24
    674a:	d0 e0       	ldi	r29, 0x00	; 0
    674c:	c0 e0       	ldi	r28, 0x00	; 0
    674e:	f8 01       	movw	r30, r16
    6750:	81 91       	ld	r24, Z+
    6752:	8f 01       	movw	r16, r30
    6754:	60 91 f1 0b 	lds	r22, 0x0BF1
    6758:	70 91 f2 0b 	lds	r23, 0x0BF2
    675c:	db 01       	movw	r26, r22
    675e:	18 96       	adiw	r26, 0x08	; 8
    6760:	ed 91       	ld	r30, X+
    6762:	fc 91       	ld	r31, X
    6764:	19 97       	sbiw	r26, 0x09	; 9
    6766:	88 23       	and	r24, r24
    6768:	31 f0       	breq	.+12     	; 0x6776 <puts+0x44>
    676a:	09 95       	icall
    676c:	89 2b       	or	r24, r25
    676e:	79 f3       	breq	.-34     	; 0x674e <puts+0x1c>
    6770:	df ef       	ldi	r29, 0xFF	; 255
    6772:	cf ef       	ldi	r28, 0xFF	; 255
    6774:	ec cf       	rjmp	.-40     	; 0x674e <puts+0x1c>
    6776:	8a e0       	ldi	r24, 0x0A	; 10
    6778:	09 95       	icall
    677a:	89 2b       	or	r24, r25
    677c:	19 f0       	breq	.+6      	; 0x6784 <puts+0x52>
    677e:	8f ef       	ldi	r24, 0xFF	; 255
    6780:	9f ef       	ldi	r25, 0xFF	; 255
    6782:	02 c0       	rjmp	.+4      	; 0x6788 <puts+0x56>
    6784:	8d 2f       	mov	r24, r29
    6786:	9c 2f       	mov	r25, r28
    6788:	df 91       	pop	r29
    678a:	cf 91       	pop	r28
    678c:	1f 91       	pop	r17
    678e:	0f 91       	pop	r16
    6790:	08 95       	ret

00006792 <sprintf>:
    6792:	0f 93       	push	r16
    6794:	1f 93       	push	r17
    6796:	cf 93       	push	r28
    6798:	df 93       	push	r29
    679a:	cd b7       	in	r28, 0x3d	; 61
    679c:	de b7       	in	r29, 0x3e	; 62
    679e:	2e 97       	sbiw	r28, 0x0e	; 14
    67a0:	0f b6       	in	r0, 0x3f	; 63
    67a2:	f8 94       	cli
    67a4:	de bf       	out	0x3e, r29	; 62
    67a6:	0f be       	out	0x3f, r0	; 63
    67a8:	cd bf       	out	0x3d, r28	; 61
    67aa:	0d 89       	ldd	r16, Y+21	; 0x15
    67ac:	1e 89       	ldd	r17, Y+22	; 0x16
    67ae:	86 e0       	ldi	r24, 0x06	; 6
    67b0:	8c 83       	std	Y+4, r24	; 0x04
    67b2:	1a 83       	std	Y+2, r17	; 0x02
    67b4:	09 83       	std	Y+1, r16	; 0x01
    67b6:	8f ef       	ldi	r24, 0xFF	; 255
    67b8:	9f e7       	ldi	r25, 0x7F	; 127
    67ba:	9e 83       	std	Y+6, r25	; 0x06
    67bc:	8d 83       	std	Y+5, r24	; 0x05
    67be:	ae 01       	movw	r20, r28
    67c0:	47 5e       	subi	r20, 0xE7	; 231
    67c2:	5f 4f       	sbci	r21, 0xFF	; 255
    67c4:	6f 89       	ldd	r22, Y+23	; 0x17
    67c6:	78 8d       	ldd	r23, Y+24	; 0x18
    67c8:	ce 01       	movw	r24, r28
    67ca:	01 96       	adiw	r24, 0x01	; 1
    67cc:	0e 94 c7 30 	call	0x618e	; 0x618e <vfprintf>
    67d0:	2f 81       	ldd	r18, Y+7	; 0x07
    67d2:	38 85       	ldd	r19, Y+8	; 0x08
    67d4:	f8 01       	movw	r30, r16
    67d6:	e2 0f       	add	r30, r18
    67d8:	f3 1f       	adc	r31, r19
    67da:	10 82       	st	Z, r1
    67dc:	2e 96       	adiw	r28, 0x0e	; 14
    67de:	0f b6       	in	r0, 0x3f	; 63
    67e0:	f8 94       	cli
    67e2:	de bf       	out	0x3e, r29	; 62
    67e4:	0f be       	out	0x3f, r0	; 63
    67e6:	cd bf       	out	0x3d, r28	; 61
    67e8:	df 91       	pop	r29
    67ea:	cf 91       	pop	r28
    67ec:	1f 91       	pop	r17
    67ee:	0f 91       	pop	r16
    67f0:	08 95       	ret

000067f2 <__ultoa_invert>:
    67f2:	fa 01       	movw	r30, r20
    67f4:	aa 27       	eor	r26, r26
    67f6:	28 30       	cpi	r18, 0x08	; 8
    67f8:	51 f1       	breq	.+84     	; 0x684e <__ultoa_invert+0x5c>
    67fa:	20 31       	cpi	r18, 0x10	; 16
    67fc:	81 f1       	breq	.+96     	; 0x685e <__ultoa_invert+0x6c>
    67fe:	e8 94       	clt
    6800:	6f 93       	push	r22
    6802:	6e 7f       	andi	r22, 0xFE	; 254
    6804:	6e 5f       	subi	r22, 0xFE	; 254
    6806:	7f 4f       	sbci	r23, 0xFF	; 255
    6808:	8f 4f       	sbci	r24, 0xFF	; 255
    680a:	9f 4f       	sbci	r25, 0xFF	; 255
    680c:	af 4f       	sbci	r26, 0xFF	; 255
    680e:	b1 e0       	ldi	r27, 0x01	; 1
    6810:	3e d0       	rcall	.+124    	; 0x688e <__ultoa_invert+0x9c>
    6812:	b4 e0       	ldi	r27, 0x04	; 4
    6814:	3c d0       	rcall	.+120    	; 0x688e <__ultoa_invert+0x9c>
    6816:	67 0f       	add	r22, r23
    6818:	78 1f       	adc	r23, r24
    681a:	89 1f       	adc	r24, r25
    681c:	9a 1f       	adc	r25, r26
    681e:	a1 1d       	adc	r26, r1
    6820:	68 0f       	add	r22, r24
    6822:	79 1f       	adc	r23, r25
    6824:	8a 1f       	adc	r24, r26
    6826:	91 1d       	adc	r25, r1
    6828:	a1 1d       	adc	r26, r1
    682a:	6a 0f       	add	r22, r26
    682c:	71 1d       	adc	r23, r1
    682e:	81 1d       	adc	r24, r1
    6830:	91 1d       	adc	r25, r1
    6832:	a1 1d       	adc	r26, r1
    6834:	20 d0       	rcall	.+64     	; 0x6876 <__ultoa_invert+0x84>
    6836:	09 f4       	brne	.+2      	; 0x683a <__ultoa_invert+0x48>
    6838:	68 94       	set
    683a:	3f 91       	pop	r19
    683c:	2a e0       	ldi	r18, 0x0A	; 10
    683e:	26 9f       	mul	r18, r22
    6840:	11 24       	eor	r1, r1
    6842:	30 19       	sub	r19, r0
    6844:	30 5d       	subi	r19, 0xD0	; 208
    6846:	31 93       	st	Z+, r19
    6848:	de f6       	brtc	.-74     	; 0x6800 <__ultoa_invert+0xe>
    684a:	cf 01       	movw	r24, r30
    684c:	08 95       	ret
    684e:	46 2f       	mov	r20, r22
    6850:	47 70       	andi	r20, 0x07	; 7
    6852:	40 5d       	subi	r20, 0xD0	; 208
    6854:	41 93       	st	Z+, r20
    6856:	b3 e0       	ldi	r27, 0x03	; 3
    6858:	0f d0       	rcall	.+30     	; 0x6878 <__ultoa_invert+0x86>
    685a:	c9 f7       	brne	.-14     	; 0x684e <__ultoa_invert+0x5c>
    685c:	f6 cf       	rjmp	.-20     	; 0x684a <__ultoa_invert+0x58>
    685e:	46 2f       	mov	r20, r22
    6860:	4f 70       	andi	r20, 0x0F	; 15
    6862:	40 5d       	subi	r20, 0xD0	; 208
    6864:	4a 33       	cpi	r20, 0x3A	; 58
    6866:	18 f0       	brcs	.+6      	; 0x686e <__ultoa_invert+0x7c>
    6868:	49 5d       	subi	r20, 0xD9	; 217
    686a:	31 fd       	sbrc	r19, 1
    686c:	40 52       	subi	r20, 0x20	; 32
    686e:	41 93       	st	Z+, r20
    6870:	02 d0       	rcall	.+4      	; 0x6876 <__ultoa_invert+0x84>
    6872:	a9 f7       	brne	.-22     	; 0x685e <__ultoa_invert+0x6c>
    6874:	ea cf       	rjmp	.-44     	; 0x684a <__ultoa_invert+0x58>
    6876:	b4 e0       	ldi	r27, 0x04	; 4
    6878:	a6 95       	lsr	r26
    687a:	97 95       	ror	r25
    687c:	87 95       	ror	r24
    687e:	77 95       	ror	r23
    6880:	67 95       	ror	r22
    6882:	ba 95       	dec	r27
    6884:	c9 f7       	brne	.-14     	; 0x6878 <__ultoa_invert+0x86>
    6886:	00 97       	sbiw	r24, 0x00	; 0
    6888:	61 05       	cpc	r22, r1
    688a:	71 05       	cpc	r23, r1
    688c:	08 95       	ret
    688e:	9b 01       	movw	r18, r22
    6890:	ac 01       	movw	r20, r24
    6892:	0a 2e       	mov	r0, r26
    6894:	06 94       	lsr	r0
    6896:	57 95       	ror	r21
    6898:	47 95       	ror	r20
    689a:	37 95       	ror	r19
    689c:	27 95       	ror	r18
    689e:	ba 95       	dec	r27
    68a0:	c9 f7       	brne	.-14     	; 0x6894 <__ultoa_invert+0xa2>
    68a2:	62 0f       	add	r22, r18
    68a4:	73 1f       	adc	r23, r19
    68a6:	84 1f       	adc	r24, r20
    68a8:	95 1f       	adc	r25, r21
    68aa:	a0 1d       	adc	r26, r0
    68ac:	08 95       	ret

000068ae <__eerd_byte_m128rfa1>:
    68ae:	f9 99       	sbic	0x1f, 1	; 31
    68b0:	fe cf       	rjmp	.-4      	; 0x68ae <__eerd_byte_m128rfa1>
    68b2:	92 bd       	out	0x22, r25	; 34
    68b4:	81 bd       	out	0x21, r24	; 33
    68b6:	f8 9a       	sbi	0x1f, 0	; 31
    68b8:	99 27       	eor	r25, r25
    68ba:	80 b5       	in	r24, 0x20	; 32
    68bc:	08 95       	ret

000068be <__eewr_byte_m128rfa1>:
    68be:	26 2f       	mov	r18, r22

000068c0 <__eewr_r18_m128rfa1>:
    68c0:	f9 99       	sbic	0x1f, 1	; 31
    68c2:	fe cf       	rjmp	.-4      	; 0x68c0 <__eewr_r18_m128rfa1>
    68c4:	1f ba       	out	0x1f, r1	; 31
    68c6:	92 bd       	out	0x22, r25	; 34
    68c8:	81 bd       	out	0x21, r24	; 33
    68ca:	20 bd       	out	0x20, r18	; 32
    68cc:	0f b6       	in	r0, 0x3f	; 63
    68ce:	f8 94       	cli
    68d0:	fa 9a       	sbi	0x1f, 2	; 31
    68d2:	f9 9a       	sbi	0x1f, 1	; 31
    68d4:	0f be       	out	0x3f, r0	; 63
    68d6:	01 96       	adiw	r24, 0x01	; 1
    68d8:	08 95       	ret

000068da <calloc>:
    68da:	0f 93       	push	r16
    68dc:	1f 93       	push	r17
    68de:	cf 93       	push	r28
    68e0:	df 93       	push	r29
    68e2:	86 9f       	mul	r24, r22
    68e4:	80 01       	movw	r16, r0
    68e6:	87 9f       	mul	r24, r23
    68e8:	10 0d       	add	r17, r0
    68ea:	96 9f       	mul	r25, r22
    68ec:	10 0d       	add	r17, r0
    68ee:	11 24       	eor	r1, r1
    68f0:	c8 01       	movw	r24, r16
    68f2:	0e 94 89 34 	call	0x6912	; 0x6912 <malloc>
    68f6:	ec 01       	movw	r28, r24
    68f8:	00 97       	sbiw	r24, 0x00	; 0
    68fa:	29 f0       	breq	.+10     	; 0x6906 <calloc+0x2c>
    68fc:	a8 01       	movw	r20, r16
    68fe:	60 e0       	ldi	r22, 0x00	; 0
    6900:	70 e0       	ldi	r23, 0x00	; 0
    6902:	0e 94 b6 35 	call	0x6b6c	; 0x6b6c <memset>
    6906:	ce 01       	movw	r24, r28
    6908:	df 91       	pop	r29
    690a:	cf 91       	pop	r28
    690c:	1f 91       	pop	r17
    690e:	0f 91       	pop	r16
    6910:	08 95       	ret

00006912 <malloc>:
    6912:	cf 93       	push	r28
    6914:	df 93       	push	r29
    6916:	82 30       	cpi	r24, 0x02	; 2
    6918:	91 05       	cpc	r25, r1
    691a:	10 f4       	brcc	.+4      	; 0x6920 <malloc+0xe>
    691c:	82 e0       	ldi	r24, 0x02	; 2
    691e:	90 e0       	ldi	r25, 0x00	; 0
    6920:	e0 91 f7 0b 	lds	r30, 0x0BF7
    6924:	f0 91 f8 0b 	lds	r31, 0x0BF8
    6928:	20 e0       	ldi	r18, 0x00	; 0
    692a:	30 e0       	ldi	r19, 0x00	; 0
    692c:	c0 e0       	ldi	r28, 0x00	; 0
    692e:	d0 e0       	ldi	r29, 0x00	; 0
    6930:	30 97       	sbiw	r30, 0x00	; 0
    6932:	11 f1       	breq	.+68     	; 0x6978 <malloc+0x66>
    6934:	40 81       	ld	r20, Z
    6936:	51 81       	ldd	r21, Z+1	; 0x01
    6938:	48 17       	cp	r20, r24
    693a:	59 07       	cpc	r21, r25
    693c:	c0 f0       	brcs	.+48     	; 0x696e <malloc+0x5c>
    693e:	48 17       	cp	r20, r24
    6940:	59 07       	cpc	r21, r25
    6942:	61 f4       	brne	.+24     	; 0x695c <malloc+0x4a>
    6944:	82 81       	ldd	r24, Z+2	; 0x02
    6946:	93 81       	ldd	r25, Z+3	; 0x03
    6948:	20 97       	sbiw	r28, 0x00	; 0
    694a:	19 f0       	breq	.+6      	; 0x6952 <malloc+0x40>
    694c:	9b 83       	std	Y+3, r25	; 0x03
    694e:	8a 83       	std	Y+2, r24	; 0x02
    6950:	2b c0       	rjmp	.+86     	; 0x69a8 <malloc+0x96>
    6952:	90 93 f8 0b 	sts	0x0BF8, r25
    6956:	80 93 f7 0b 	sts	0x0BF7, r24
    695a:	26 c0       	rjmp	.+76     	; 0x69a8 <malloc+0x96>
    695c:	21 15       	cp	r18, r1
    695e:	31 05       	cpc	r19, r1
    6960:	19 f0       	breq	.+6      	; 0x6968 <malloc+0x56>
    6962:	42 17       	cp	r20, r18
    6964:	53 07       	cpc	r21, r19
    6966:	18 f4       	brcc	.+6      	; 0x696e <malloc+0x5c>
    6968:	9a 01       	movw	r18, r20
    696a:	be 01       	movw	r22, r28
    696c:	df 01       	movw	r26, r30
    696e:	ef 01       	movw	r28, r30
    6970:	02 80       	ldd	r0, Z+2	; 0x02
    6972:	f3 81       	ldd	r31, Z+3	; 0x03
    6974:	e0 2d       	mov	r30, r0
    6976:	dc cf       	rjmp	.-72     	; 0x6930 <malloc+0x1e>
    6978:	21 15       	cp	r18, r1
    697a:	31 05       	cpc	r19, r1
    697c:	09 f1       	breq	.+66     	; 0x69c0 <malloc+0xae>
    697e:	28 1b       	sub	r18, r24
    6980:	39 0b       	sbc	r19, r25
    6982:	24 30       	cpi	r18, 0x04	; 4
    6984:	31 05       	cpc	r19, r1
    6986:	90 f4       	brcc	.+36     	; 0x69ac <malloc+0x9a>
    6988:	12 96       	adiw	r26, 0x02	; 2
    698a:	8d 91       	ld	r24, X+
    698c:	9c 91       	ld	r25, X
    698e:	13 97       	sbiw	r26, 0x03	; 3
    6990:	61 15       	cp	r22, r1
    6992:	71 05       	cpc	r23, r1
    6994:	21 f0       	breq	.+8      	; 0x699e <malloc+0x8c>
    6996:	fb 01       	movw	r30, r22
    6998:	93 83       	std	Z+3, r25	; 0x03
    699a:	82 83       	std	Z+2, r24	; 0x02
    699c:	04 c0       	rjmp	.+8      	; 0x69a6 <malloc+0x94>
    699e:	90 93 f8 0b 	sts	0x0BF8, r25
    69a2:	80 93 f7 0b 	sts	0x0BF7, r24
    69a6:	fd 01       	movw	r30, r26
    69a8:	32 96       	adiw	r30, 0x02	; 2
    69aa:	44 c0       	rjmp	.+136    	; 0x6a34 <malloc+0x122>
    69ac:	fd 01       	movw	r30, r26
    69ae:	e2 0f       	add	r30, r18
    69b0:	f3 1f       	adc	r31, r19
    69b2:	81 93       	st	Z+, r24
    69b4:	91 93       	st	Z+, r25
    69b6:	22 50       	subi	r18, 0x02	; 2
    69b8:	31 09       	sbc	r19, r1
    69ba:	2d 93       	st	X+, r18
    69bc:	3c 93       	st	X, r19
    69be:	3a c0       	rjmp	.+116    	; 0x6a34 <malloc+0x122>
    69c0:	20 91 f5 0b 	lds	r18, 0x0BF5
    69c4:	30 91 f6 0b 	lds	r19, 0x0BF6
    69c8:	23 2b       	or	r18, r19
    69ca:	41 f4       	brne	.+16     	; 0x69dc <malloc+0xca>
    69cc:	20 91 23 02 	lds	r18, 0x0223
    69d0:	30 91 24 02 	lds	r19, 0x0224
    69d4:	30 93 f6 0b 	sts	0x0BF6, r19
    69d8:	20 93 f5 0b 	sts	0x0BF5, r18
    69dc:	20 91 21 02 	lds	r18, 0x0221
    69e0:	30 91 22 02 	lds	r19, 0x0222
    69e4:	21 15       	cp	r18, r1
    69e6:	31 05       	cpc	r19, r1
    69e8:	41 f4       	brne	.+16     	; 0x69fa <malloc+0xe8>
    69ea:	2d b7       	in	r18, 0x3d	; 61
    69ec:	3e b7       	in	r19, 0x3e	; 62
    69ee:	40 91 25 02 	lds	r20, 0x0225
    69f2:	50 91 26 02 	lds	r21, 0x0226
    69f6:	24 1b       	sub	r18, r20
    69f8:	35 0b       	sbc	r19, r21
    69fa:	e0 91 f5 0b 	lds	r30, 0x0BF5
    69fe:	f0 91 f6 0b 	lds	r31, 0x0BF6
    6a02:	e2 17       	cp	r30, r18
    6a04:	f3 07       	cpc	r31, r19
    6a06:	a0 f4       	brcc	.+40     	; 0x6a30 <malloc+0x11e>
    6a08:	2e 1b       	sub	r18, r30
    6a0a:	3f 0b       	sbc	r19, r31
    6a0c:	28 17       	cp	r18, r24
    6a0e:	39 07       	cpc	r19, r25
    6a10:	78 f0       	brcs	.+30     	; 0x6a30 <malloc+0x11e>
    6a12:	ac 01       	movw	r20, r24
    6a14:	4e 5f       	subi	r20, 0xFE	; 254
    6a16:	5f 4f       	sbci	r21, 0xFF	; 255
    6a18:	24 17       	cp	r18, r20
    6a1a:	35 07       	cpc	r19, r21
    6a1c:	48 f0       	brcs	.+18     	; 0x6a30 <malloc+0x11e>
    6a1e:	4e 0f       	add	r20, r30
    6a20:	5f 1f       	adc	r21, r31
    6a22:	50 93 f6 0b 	sts	0x0BF6, r21
    6a26:	40 93 f5 0b 	sts	0x0BF5, r20
    6a2a:	81 93       	st	Z+, r24
    6a2c:	91 93       	st	Z+, r25
    6a2e:	02 c0       	rjmp	.+4      	; 0x6a34 <malloc+0x122>
    6a30:	e0 e0       	ldi	r30, 0x00	; 0
    6a32:	f0 e0       	ldi	r31, 0x00	; 0
    6a34:	cf 01       	movw	r24, r30
    6a36:	df 91       	pop	r29
    6a38:	cf 91       	pop	r28
    6a3a:	08 95       	ret

00006a3c <free>:
    6a3c:	0f 93       	push	r16
    6a3e:	1f 93       	push	r17
    6a40:	cf 93       	push	r28
    6a42:	df 93       	push	r29
    6a44:	00 97       	sbiw	r24, 0x00	; 0
    6a46:	09 f4       	brne	.+2      	; 0x6a4a <free+0xe>
    6a48:	8c c0       	rjmp	.+280    	; 0x6b62 <free+0x126>
    6a4a:	fc 01       	movw	r30, r24
    6a4c:	32 97       	sbiw	r30, 0x02	; 2
    6a4e:	13 82       	std	Z+3, r1	; 0x03
    6a50:	12 82       	std	Z+2, r1	; 0x02
    6a52:	00 91 f7 0b 	lds	r16, 0x0BF7
    6a56:	10 91 f8 0b 	lds	r17, 0x0BF8
    6a5a:	01 15       	cp	r16, r1
    6a5c:	11 05       	cpc	r17, r1
    6a5e:	81 f4       	brne	.+32     	; 0x6a80 <free+0x44>
    6a60:	20 81       	ld	r18, Z
    6a62:	31 81       	ldd	r19, Z+1	; 0x01
    6a64:	82 0f       	add	r24, r18
    6a66:	93 1f       	adc	r25, r19
    6a68:	20 91 f5 0b 	lds	r18, 0x0BF5
    6a6c:	30 91 f6 0b 	lds	r19, 0x0BF6
    6a70:	28 17       	cp	r18, r24
    6a72:	39 07       	cpc	r19, r25
    6a74:	79 f5       	brne	.+94     	; 0x6ad4 <free+0x98>
    6a76:	f0 93 f6 0b 	sts	0x0BF6, r31
    6a7a:	e0 93 f5 0b 	sts	0x0BF5, r30
    6a7e:	71 c0       	rjmp	.+226    	; 0x6b62 <free+0x126>
    6a80:	d8 01       	movw	r26, r16
    6a82:	40 e0       	ldi	r20, 0x00	; 0
    6a84:	50 e0       	ldi	r21, 0x00	; 0
    6a86:	ae 17       	cp	r26, r30
    6a88:	bf 07       	cpc	r27, r31
    6a8a:	50 f4       	brcc	.+20     	; 0x6aa0 <free+0x64>
    6a8c:	12 96       	adiw	r26, 0x02	; 2
    6a8e:	2d 91       	ld	r18, X+
    6a90:	3c 91       	ld	r19, X
    6a92:	13 97       	sbiw	r26, 0x03	; 3
    6a94:	ad 01       	movw	r20, r26
    6a96:	21 15       	cp	r18, r1
    6a98:	31 05       	cpc	r19, r1
    6a9a:	09 f1       	breq	.+66     	; 0x6ade <free+0xa2>
    6a9c:	d9 01       	movw	r26, r18
    6a9e:	f3 cf       	rjmp	.-26     	; 0x6a86 <free+0x4a>
    6aa0:	9d 01       	movw	r18, r26
    6aa2:	da 01       	movw	r26, r20
    6aa4:	33 83       	std	Z+3, r19	; 0x03
    6aa6:	22 83       	std	Z+2, r18	; 0x02
    6aa8:	60 81       	ld	r22, Z
    6aaa:	71 81       	ldd	r23, Z+1	; 0x01
    6aac:	86 0f       	add	r24, r22
    6aae:	97 1f       	adc	r25, r23
    6ab0:	82 17       	cp	r24, r18
    6ab2:	93 07       	cpc	r25, r19
    6ab4:	69 f4       	brne	.+26     	; 0x6ad0 <free+0x94>
    6ab6:	ec 01       	movw	r28, r24
    6ab8:	28 81       	ld	r18, Y
    6aba:	39 81       	ldd	r19, Y+1	; 0x01
    6abc:	26 0f       	add	r18, r22
    6abe:	37 1f       	adc	r19, r23
    6ac0:	2e 5f       	subi	r18, 0xFE	; 254
    6ac2:	3f 4f       	sbci	r19, 0xFF	; 255
    6ac4:	31 83       	std	Z+1, r19	; 0x01
    6ac6:	20 83       	st	Z, r18
    6ac8:	8a 81       	ldd	r24, Y+2	; 0x02
    6aca:	9b 81       	ldd	r25, Y+3	; 0x03
    6acc:	93 83       	std	Z+3, r25	; 0x03
    6ace:	82 83       	std	Z+2, r24	; 0x02
    6ad0:	45 2b       	or	r20, r21
    6ad2:	29 f4       	brne	.+10     	; 0x6ade <free+0xa2>
    6ad4:	f0 93 f8 0b 	sts	0x0BF8, r31
    6ad8:	e0 93 f7 0b 	sts	0x0BF7, r30
    6adc:	42 c0       	rjmp	.+132    	; 0x6b62 <free+0x126>
    6ade:	13 96       	adiw	r26, 0x03	; 3
    6ae0:	fc 93       	st	X, r31
    6ae2:	ee 93       	st	-X, r30
    6ae4:	12 97       	sbiw	r26, 0x02	; 2
    6ae6:	ed 01       	movw	r28, r26
    6ae8:	49 91       	ld	r20, Y+
    6aea:	59 91       	ld	r21, Y+
    6aec:	9e 01       	movw	r18, r28
    6aee:	24 0f       	add	r18, r20
    6af0:	35 1f       	adc	r19, r21
    6af2:	e2 17       	cp	r30, r18
    6af4:	f3 07       	cpc	r31, r19
    6af6:	71 f4       	brne	.+28     	; 0x6b14 <free+0xd8>
    6af8:	80 81       	ld	r24, Z
    6afa:	91 81       	ldd	r25, Z+1	; 0x01
    6afc:	84 0f       	add	r24, r20
    6afe:	95 1f       	adc	r25, r21
    6b00:	02 96       	adiw	r24, 0x02	; 2
    6b02:	11 96       	adiw	r26, 0x01	; 1
    6b04:	9c 93       	st	X, r25
    6b06:	8e 93       	st	-X, r24
    6b08:	82 81       	ldd	r24, Z+2	; 0x02
    6b0a:	93 81       	ldd	r25, Z+3	; 0x03
    6b0c:	13 96       	adiw	r26, 0x03	; 3
    6b0e:	9c 93       	st	X, r25
    6b10:	8e 93       	st	-X, r24
    6b12:	12 97       	sbiw	r26, 0x02	; 2
    6b14:	e0 e0       	ldi	r30, 0x00	; 0
    6b16:	f0 e0       	ldi	r31, 0x00	; 0
    6b18:	d8 01       	movw	r26, r16
    6b1a:	12 96       	adiw	r26, 0x02	; 2
    6b1c:	8d 91       	ld	r24, X+
    6b1e:	9c 91       	ld	r25, X
    6b20:	13 97       	sbiw	r26, 0x03	; 3
    6b22:	00 97       	sbiw	r24, 0x00	; 0
    6b24:	19 f0       	breq	.+6      	; 0x6b2c <free+0xf0>
    6b26:	f8 01       	movw	r30, r16
    6b28:	8c 01       	movw	r16, r24
    6b2a:	f6 cf       	rjmp	.-20     	; 0x6b18 <free+0xdc>
    6b2c:	8d 91       	ld	r24, X+
    6b2e:	9c 91       	ld	r25, X
    6b30:	98 01       	movw	r18, r16
    6b32:	2e 5f       	subi	r18, 0xFE	; 254
    6b34:	3f 4f       	sbci	r19, 0xFF	; 255
    6b36:	82 0f       	add	r24, r18
    6b38:	93 1f       	adc	r25, r19
    6b3a:	20 91 f5 0b 	lds	r18, 0x0BF5
    6b3e:	30 91 f6 0b 	lds	r19, 0x0BF6
    6b42:	28 17       	cp	r18, r24
    6b44:	39 07       	cpc	r19, r25
    6b46:	69 f4       	brne	.+26     	; 0x6b62 <free+0x126>
    6b48:	30 97       	sbiw	r30, 0x00	; 0
    6b4a:	29 f4       	brne	.+10     	; 0x6b56 <free+0x11a>
    6b4c:	10 92 f8 0b 	sts	0x0BF8, r1
    6b50:	10 92 f7 0b 	sts	0x0BF7, r1
    6b54:	02 c0       	rjmp	.+4      	; 0x6b5a <free+0x11e>
    6b56:	13 82       	std	Z+3, r1	; 0x03
    6b58:	12 82       	std	Z+2, r1	; 0x02
    6b5a:	10 93 f6 0b 	sts	0x0BF6, r17
    6b5e:	00 93 f5 0b 	sts	0x0BF5, r16
    6b62:	df 91       	pop	r29
    6b64:	cf 91       	pop	r28
    6b66:	1f 91       	pop	r17
    6b68:	0f 91       	pop	r16
    6b6a:	08 95       	ret

00006b6c <memset>:
    6b6c:	dc 01       	movw	r26, r24
    6b6e:	01 c0       	rjmp	.+2      	; 0x6b72 <memset+0x6>
    6b70:	6d 93       	st	X+, r22
    6b72:	41 50       	subi	r20, 0x01	; 1
    6b74:	50 40       	sbci	r21, 0x00	; 0
    6b76:	e0 f7       	brcc	.-8      	; 0x6b70 <memset+0x4>
    6b78:	08 95       	ret

00006b7a <_exit>:
    6b7a:	f8 94       	cli

00006b7c <__stop_program>:
    6b7c:	ff cf       	rjmp	.-2      	; 0x6b7c <__stop_program>
