# Reading pref.tcl
# do ESM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE {C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/ESM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:38 on Mar 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE" C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/ESM.v 
# -- Compiling module ESM
# 
# Top level modules:
# 	ESM
# End time: 23:37:38 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components {C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components/InstructionBuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:38 on Mar 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components" C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components/InstructionBuffer.v 
# -- Compiling module InstructionBuffer
# 
# Top level modules:
# 	InstructionBuffer
# End time: 23:37:38 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components {C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components/ESM_Core.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:38 on Mar 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components" C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components/ESM_Core.v 
# -- Compiling module ESM_Core
# 
# Top level modules:
# 	ESM_Core
# End time: 23:37:38 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components {C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components/ESM_Core_IDA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:39 on Mar 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components" C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components/ESM_Core_IDA.v 
# -- Compiling module ESM_Core_IDA
# 
# Top level modules:
# 	ESM_Core_IDA
# End time: 23:37:39 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components {C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components/IRT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:39 on Mar 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components" C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/components/IRT.v 
# -- Compiling module IRT
# 
# Top level modules:
# 	IRT
# End time: 23:37:39 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/.test {C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/.test/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:39 on Mar 10,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/.test" C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/.test/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 23:37:39 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 23:37:39 on Mar 10,2025
# Loading work.tb
# Loading work.ESM
# Loading work.InstructionBuffer
# Loading work.ESM_Core
# Loading work.ESM_Core_IDA
# Loading work.IRT
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#     0 is executed
#     1 is executed
#     2 is executed
#     3 is executed
#     4 is executed
#     5 is executed
#     6 is executed
#     7 is executed
#     8 is executed
#     9 is executed
#    10 is executed
#    11 is executed
#    12 is executed
#    13 is executed
#    14 is executed
#    15 is executed
#    16 is executed
#    17 is executed
#    18 is executed
#    19 is executed
#    20 is executed
#    21 is executed
#    22 is executed
#    23 is executed
#    24 is executed
#    25 is executed
#    26 is executed
#    27 is executed
#    28 is executed
#    29 is executed
#    30 is executed
# ** Note: $stop    : C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/.test/tb.v(51)
#    Time: 310 ns  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/.test/tb.v line 51
add wave -position insertpoint  \
sim:/tb/dut/buffer_index
add wave -position insertpoint  \
sim:/tb/dut/buffer/Instr_buffer
add wave -position insertpoint  \
sim:/tb/dut/buffer/valid_entries
add wave -position insertpoint  \
sim:/tb/dut/Core/IDA/irt_table/IRT_RD
add wave -position insertpoint  \
sim:/tb/dut/Core/IDA/irt_table/IRT_RS
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#     0 is executed
#     1 is executed
#     2 is executed
#     3 is executed
#     4 is executed
#     5 is executed
#     6 is executed
#     7 is executed
#     8 is executed
#     9 is executed
#    10 is executed
#    11 is executed
#    12 is executed
#    13 is executed
#    14 is executed
#    15 is executed
#    16 is executed
#    17 is executed
#    18 is executed
#    19 is executed
#    20 is executed
#    21 is executed
#    22 is executed
#    23 is executed
#    24 is executed
#    25 is executed
#    26 is executed
#    27 is executed
#    28 is executed
#    29 is executed
#    30 is executed
# ** Note: $stop    : C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/.test/tb.v(51)
#    Time: 310 ns  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/nawaz/OneDrive/Desktop/programing/verilog/ESM_MODULE/ESM_MODULE/.test/tb.v line 51
# End time: 23:39:22 on Mar 10,2025, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
