s1(20Jun2021:11:08:15):  ncverilog ../01_RTL/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s2(20Jun2021:11:11:23):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s3(20Jun2021:11:14:58):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s4(20Jun2021:11:17:40):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s5(20Jun2021:11:19:28):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s6(20Jun2021:11:21:56):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s7(20Jun2021:11:25:09):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s8(20Jun2021:11:32:57):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s9(20Jun2021:11:34:06):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s10(20Jun2021:11:36:22):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s11(20Jun2021:13:15:06):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s12(20Jun2021:13:17:58):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s13(20Jun2021:13:20:43):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s14(20Jun2021:14:15:21):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s15(20Jun2021:14:16:58):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s16(20Jun2021:14:18:10):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s17(20Jun2021:14:20:29):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s18(20Jun2021:14:22:55):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
s19(20Jun2021:14:41:11):  ncverilog ../03_GATESIM/TESTBED.v ../02_SYN/Netlist/conv_syn.v /home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src +access+r +define+GATE+VCD 
