# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program VSD

![RISC-V](https://img.shields.io/badge/RISC-V-VSD-blue) ![Participants](https://img.shields.io/badge/Participants-India-orange) ![India](https://img.shields.io/badge/Made%20in-India-green)

## Welcome to my journey through the SoC Tapeout Program VSD!
This repository documents my week-by-week progress with tasks inside each week.

## ğŸ“‘ Table of Contents
1. [System Requirements](#-system-requirements)
2. [Setup Instructions](#-setup-instructions)
   - [Update Packages](#1ï¸âƒ£-update-packages)
   - [Yosys Installation](#2ï¸âƒ£-yosys-installation)
   - [Icarus Verilog Installation](#3ï¸âƒ£-icarus-verilog-installation)
   - [GTKWave Installation](#4ï¸âƒ£-gtkwave-installation)
3. [Notes](#-notes)

---

## ğŸ–¥ï¸ System Requirements
- Ubuntu 20.04 or higher  
- 6 GB RAM  
- 50 GB HDD  
- 4 vCPU  

---

## âš™ï¸ Setup Instructions

### 1ï¸âƒ£ Update Packages
```bash
sudo apt update
sudo apt install build-essential dkms linux-headers-$(uname -r)



1ï¸âƒ£ Yosys Installation
$ sudo apt-get update
$ git clone https://github.com/YosysHQ/yosys.git
$ cd yosys
$ sudo apt install make (If make is not installed please install it)
$ sudo apt-get install build-essential clang bison flex \
libreadline-dev gawk tcl-dev libffi-dev git \
graphviz xdot pkg-config python3 libboost-system-dev \
libboost-python-dev libboost-filesystem-dev zlib1g-dev
$ make config-gcc
$ make
$ sudo make install

<img width="753" height="181" alt="Screenshot from 2025-09-20 12-22-47" src="https://github.com/user-attachments/assets/e4748942-f36f-403a-9ee1-f9a664eaa2f4" />




2ï¸âƒ£ Icarus Verilog Installation

sudo apt-get update

sudo apt-get install iverilog
make config-gcc<img width="721" height="424" alt="Screenshot from 2025-09-20 12-23-10" src="https://github.com/user-attachments/assets/bfd04d3a-c5be-4d2f-8f2b-e324b67d0eeb" />

3ï¸âƒ£ GTKWave Installation

sudo apt-get update

sudo apt install gtkwave

<img width="724" height="417" alt="Screenshot from 2025-09-20 12-23-35" src="https://github.com/user-attachments/assets/5c0d7ee3-cb7a-460d-a51f-254c37c40db2" />


"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of Indiaâ€™s largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nationâ€™s semiconductor ecosystem."

## ğŸ“… Week 0 â€” Setup & Tools
| Task         | Description                           | Status    |
|--------------|---------------------------------------|-----------|
| Task 0       | ğŸ› ï¸ Tools Installation â€” Installed Iverilog, Yosys, and gtkWave | âœ… Done    |

## ğŸŒŸ Key Learnings from Week 0
- Installed and verified open-source EDA tools successfully.
- Learned about basic environment setup for RTL design and synthesis.
- Prepared the system for upcoming RTL â†’ GDSII flow experiments.

## ğŸ™ Acknowledgment
I am thankful to Kunal Ghosh and Team VLSI System Design (VSD) for the opportunity to participate in the ongoing RISC-V SoC Tapeout Program.

I also acknowledge the support of RISC-V International, India Semiconductor Mission (ISM), VLSI Society of India (VSI), and Efabless for making this initiative possible.

## ğŸ“ˆ Weekly Progress Tracker
| Week0 | Week 1 | Week 2 |
|-------|--------|--------|
| âœ…     |        |        |

## ğŸ”— Program Links
- [VSD Website](https://www.vlsisystemdesign.com/)
- [RISC-V](https://riscv.org/)
- [Efabless](https://efabless.com/)
