

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug 12 18:48:32 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       Chp_apc_d3
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      493|      493| 19.720 us | 19.720 us |  493|  493|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop    |      492|      492|        41|          -|          -|    12|    no    |
        | + W_Row_Loop_W_Col_Loop_Chan_Loop  |       37|       37|         4|          2|          1|    18|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     565|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     402|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     221|    -|
|Register         |        -|      -|     108|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      5|     413|    1188|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U3  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U2  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  305|  402|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_weights_U  |conv_1_conv_weights  |        1|  0|   0|    0|    54|   32|     1|         1728|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                     |        1|  0|   0|    0|    54|   32|     1|         1728|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_811_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln18_fu_464_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln21_fu_693_p2       |     +    |      0|  0|  13|           1|           4|
    |add_ln26_1_fu_445_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_524_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_3_fu_602_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_4_fu_620_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_5_fu_651_p2     |     +    |      0|  0|  71|          64|          64|
    |add_ln26_6_fu_679_p2     |     +    |      0|  0|   8|           7|           7|
    |add_ln26_fu_440_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln34_fu_423_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln8_fu_327_p2        |     +    |      0|  0|  13|           4|           1|
    |c_fu_391_p2              |     +    |      0|  0|  10|           2|           1|
    |ch_fu_715_p2             |     +    |      0|  0|  10|           1|           2|
    |f_fu_806_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_333_p2              |     +    |      0|  0|  10|           2|           1|
    |wc_fu_570_p2             |     +    |      0|  0|  10|           1|           2|
    |wr_fu_470_p2             |     +    |      0|  0|  10|           1|           2|
    |sub_ln26_1_fu_673_p2     |     -    |      0|  0|   8|           7|           7|
    |sub_ln26_fu_514_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln26_fu_564_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_789_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_385_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_339_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln14_fu_379_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_458_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln21_fu_476_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln24_fu_558_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_1_fu_777_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_771_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_725_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_720_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln8_fu_321_p2       |   icmp   |      0|  0|   9|           4|           4|
    |empty_5_fu_738_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_576_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_783_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_397_p2        |    or    |      0|  0|   2|           1|           1|
    |grp_fu_309_p1            |  select  |      0|  0|  32|           1|          32|
    |merge_i_fu_744_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_817_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln21_fu_699_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln26_1_fu_482_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln26_2_fu_490_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_3_fu_529_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_4_fu_544_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln26_5_fu_582_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln26_6_fu_590_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_7_fu_633_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln34_1_fu_353_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_2_fu_403_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_3_fu_411_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_fu_345_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln7_i_fu_730_p3   |  select  |      0|  0|  31|           1|          31|
    |w_sum_1_fu_795_p3        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_fu_552_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_fu_373_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 565|         207|         306|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_ch_0_phi_fu_297_p4              |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten29_phi_fu_241_p4  |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_263_p4    |   9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_274_p4              |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_252_p4              |   9|          2|    2|          4|
    |c_0_reg_215                                |   9|          2|    2|          4|
    |ch_0_reg_293                               |   9|          2|    2|          4|
    |f_0_reg_226                                |   9|          2|    2|          4|
    |grp_fu_304_p0                              |  15|          3|   32|         96|
    |grp_fu_304_p1                              |  15|          3|   32|         96|
    |indvar_flatten29_reg_237                   |   9|          2|    5|         10|
    |indvar_flatten40_reg_203                   |   9|          2|    4|          8|
    |indvar_flatten54_reg_181                   |   9|          2|    4|          8|
    |indvar_flatten_reg_259                     |   9|          2|    4|          8|
    |r_0_reg_192                                |   9|          2|    2|          4|
    |w_sum_2_reg_281                            |   9|          2|   32|         64|
    |wc_0_reg_270                               |   9|          2|    2|          4|
    |wr_0_reg_248                               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 221|         47|  142|        353|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_reg_884                 |   5|   0|    5|          0|
    |add_ln8_reg_828                  |   4|   0|    4|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_215                      |   2|   0|    2|          0|
    |ch_0_reg_293                     |   2|   0|    2|          0|
    |ch_reg_939                       |   2|   0|    2|          0|
    |conv_out_0_addr_reg_860          |   2|   0|    2|          0|
    |conv_out_1_addr_reg_865          |   2|   0|    2|          0|
    |conv_out_2_addr_reg_870          |   2|   0|    2|          0|
    |f_0_reg_226                      |   2|   0|    2|          0|
    |icmp_ln11_reg_833                |   1|   0|    1|          0|
    |icmp_ln18_reg_880                |   1|   0|    1|          0|
    |icmp_ln18_reg_880_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten29_reg_237         |   5|   0|    5|          0|
    |indvar_flatten40_reg_203         |   4|   0|    4|          0|
    |indvar_flatten54_reg_181         |   4|   0|    4|          0|
    |indvar_flatten_reg_259           |   4|   0|    4|          0|
    |r_0_reg_192                      |   2|   0|    2|          0|
    |select_ln21_reg_924              |   4|   0|    4|          0|
    |select_ln26_2_reg_889            |   2|   0|    2|          0|
    |select_ln26_5_reg_894            |   2|   0|    2|          0|
    |select_ln26_6_reg_899            |   2|   0|    2|          0|
    |select_ln34_1_reg_838            |   2|   0|    2|          0|
    |select_ln34_2_reg_845            |   2|   0|    2|          0|
    |select_ln34_3_reg_852            |   2|   0|    2|          0|
    |trunc_ln26_2_reg_919             |   1|   0|    1|          0|
    |w_sum_2_reg_281                  |  32|   0|   32|          0|
    |wc_0_reg_270                     |   2|   0|    2|          0|
    |wr_0_reg_248                     |   2|   0|    2|          0|
    |zext_ln18_reg_875                |   2|   0|    7|          5|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 108|   0|  113|          5|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0     | out |    4|  ap_memory |    input_0   |     array    |
|input_0_ce0          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0           |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0     | out |    4|  ap_memory |    input_1   |     array    |
|input_1_ce0          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0           |  in |   32|  ap_memory |    input_1   |     array    |
|conv_out_0_address0  | out |    2|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |    2|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
|conv_out_2_address0  | out |    2|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_ce0       | out |    1|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_we0       | out |    1|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_d0        | out |   32|  ap_memory |  conv_out_2  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %input_1), !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %input_0), !map !14"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %conv_out_2), !map !20"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %conv_out_1), !map !27"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %conv_out_0), !map !32"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 4.56>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten54 = phi i4 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [conv.cpp:8]   --->   Operation 16 'phi' 'indvar_flatten54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln34_1, %Filter1_Loop_end ]" [conv.cpp:34]   --->   Operation 17 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten40 = phi i4 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [conv.cpp:11]   --->   Operation 18 'phi' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %select_ln34_3, %Filter1_Loop_end ]" [conv.cpp:34]   --->   Operation 19 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 20 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.12ns)   --->   "%icmp_ln8 = icmp eq i4 %indvar_flatten54, -4" [conv.cpp:8]   --->   Operation 21 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.36ns)   --->   "%add_ln8 = add i4 %indvar_flatten54, 1" [conv.cpp:8]   --->   Operation 22 'add' 'add_ln8' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %4, label %Filter1_Loop_begin" [conv.cpp:8]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [conv.cpp:8]   --->   Operation 24 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 26 'speclooptripcount' 'empty_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.12ns)   --->   "%icmp_ln11 = icmp eq i4 %indvar_flatten40, 6" [conv.cpp:11]   --->   Operation 27 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.62ns)   --->   "%select_ln34 = select i1 %icmp_ln11, i2 0, i2 %c_0" [conv.cpp:34]   --->   Operation 28 'select' 'select_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.62ns)   --->   "%select_ln34_1 = select i1 %icmp_ln11, i2 %r, i2 %r_0" [conv.cpp:34]   --->   Operation 29 'select' 'select_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln34_1, i1 false)" [conv.cpp:34]   --->   Operation 30 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i3 %tmp_2 to i4" [conv.cpp:34]   --->   Operation 31 'zext' 'zext_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln11, true" [conv.cpp:34]   --->   Operation 32 'xor' 'xor_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i2 %f_0, -1" [conv.cpp:14]   --->   Operation 33 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln14, %xor_ln34" [conv.cpp:34]   --->   Operation 34 'and' 'and_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.00ns)   --->   "%c = add i2 %select_ln34, 1" [conv.cpp:11]   --->   Operation 35 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34 = or i1 %and_ln34, %icmp_ln11" [conv.cpp:34]   --->   Operation 37 'or' 'or_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %or_ln34, i2 0, i2 %f_0" [conv.cpp:34]   --->   Operation 38 'select' 'select_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.62ns)   --->   "%select_ln34_3 = select i1 %and_ln34, i2 %c, i2 %select_ln34" [conv.cpp:34]   --->   Operation 39 'select' 'select_ln34_3' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i2 %select_ln34_3 to i4" [conv.cpp:34]   --->   Operation 40 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.18ns)   --->   "%add_ln34 = add i4 %zext_ln34_1, %zext_ln34" [conv.cpp:34]   --->   Operation 41 'add' 'add_ln34' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i4 %add_ln34 to i64" [conv.cpp:34]   --->   Operation 42 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%conv_out_0_addr = getelementptr [4 x float]* %conv_out_0, i64 0, i64 %zext_ln34_2" [conv.cpp:34]   --->   Operation 43 'getelementptr' 'conv_out_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [4 x float]* %conv_out_1, i64 0, i64 %zext_ln34_2" [conv.cpp:34]   --->   Operation 44 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%conv_out_2_addr = getelementptr [4 x float]* %conv_out_2, i64 0, i64 %zext_ln34_2" [conv.cpp:34]   --->   Operation 45 'getelementptr' 'conv_out_2_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [conv.cpp:15]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind" [conv.cpp:15]   --->   Operation 47 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln34_2 to i7" [conv.cpp:18]   --->   Operation 48 'zext' 'zext_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.18ns)   --->   "br label %2" [conv.cpp:18]   --->   Operation 49 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 50 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 11.1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i5 [ 0, %Filter1_Loop_begin ], [ %add_ln18, %Chan_Loop ]" [conv.cpp:18]   --->   Operation 51 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %select_ln26_2, %Chan_Loop ]" [conv.cpp:26]   --->   Operation 52 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %Filter1_Loop_begin ], [ %select_ln21, %Chan_Loop ]" [conv.cpp:21]   --->   Operation 53 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %select_ln26_6, %Chan_Loop ]" [conv.cpp:26]   --->   Operation 54 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_3, %Chan_Loop ]"   --->   Operation 55 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ch_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %ch, %Chan_Loop ]"   --->   Operation 56 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %select_ln34_1, %wr_0" [conv.cpp:26]   --->   Operation 57 'add' 'add_ln26' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 %select_ln34_3, %wc_0" [conv.cpp:26]   --->   Operation 58 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln26, i2 %add_ln26_1)" [conv.cpp:26]   --->   Operation 59 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.12ns)   --->   "%icmp_ln18 = icmp eq i5 %indvar_flatten29, -14" [conv.cpp:18]   --->   Operation 60 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.36ns)   --->   "%add_ln18 = add i5 %indvar_flatten29, 1" [conv.cpp:18]   --->   Operation 61 'add' 'add_ln18' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %3, label %Chan_Loop" [conv.cpp:18]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.00ns)   --->   "%wr = add i2 1, %wr_0" [conv.cpp:18]   --->   Operation 63 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.12ns)   --->   "%icmp_ln21 = icmp eq i4 %indvar_flatten, 6" [conv.cpp:21]   --->   Operation 64 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.62ns)   --->   "%select_ln26_1 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [conv.cpp:26]   --->   Operation 65 'select' 'select_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.62ns)   --->   "%select_ln26_2 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [conv.cpp:26]   --->   Operation 66 'select' 'select_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %select_ln26_2 to i5" [conv.cpp:26]   --->   Operation 67 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln26_2, i2 0)" [conv.cpp:26]   --->   Operation 68 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_6 to i5" [conv.cpp:26]   --->   Operation 69 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.36ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln26" [conv.cpp:26]   --->   Operation 70 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv.cpp:26]   --->   Operation 71 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.00ns)   --->   "%add_ln26_2 = add i2 %select_ln34_1, %wr" [conv.cpp:26]   --->   Operation 72 'add' 'add_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_7)   --->   "%select_ln26_3 = select i1 %icmp_ln21, i2 %add_ln26_2, i2 %add_ln26" [conv.cpp:26]   --->   Operation 73 'select' 'select_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_4)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln26_2, i2 %select_ln34_3)" [conv.cpp:26]   --->   Operation 74 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln26_4 = select i1 %icmp_ln21, i4 %tmp_7, i4 %tmp_3" [conv.cpp:26]   --->   Operation 75 'select' 'select_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln26)   --->   "%xor_ln26 = xor i1 %icmp_ln21, true" [conv.cpp:26]   --->   Operation 76 'xor' 'xor_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.61ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0, -2" [conv.cpp:24]   --->   Operation 77 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln26 = and i1 %icmp_ln24, %xor_ln26" [conv.cpp:26]   --->   Operation 78 'and' 'and_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.00ns)   --->   "%wc = add i2 1, %select_ln26_1" [conv.cpp:21]   --->   Operation 79 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_5)   --->   "%or_ln26 = or i1 %and_ln26, %icmp_ln21" [conv.cpp:26]   --->   Operation 80 'or' 'or_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln26_5 = select i1 %or_ln26, i2 0, i2 %ch_0" [conv.cpp:26]   --->   Operation 81 'select' 'select_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.62ns)   --->   "%select_ln26_6 = select i1 %and_ln26, i2 %wc, i2 %select_ln26_1" [conv.cpp:26]   --->   Operation 82 'select' 'select_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i2 %select_ln26_6 to i6" [conv.cpp:26]   --->   Operation 83 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.36ns)   --->   "%add_ln26_3 = add i6 %zext_ln26_2, %sext_ln26" [conv.cpp:26]   --->   Operation 84 'add' 'add_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_3, i1 false)" [conv.cpp:26]   --->   Operation 85 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i7 %tmp_9 to i64" [conv.cpp:26]   --->   Operation 86 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.00ns)   --->   "%add_ln26_4 = add i2 %select_ln34_3, %wc" [conv.cpp:26]   --->   Operation 87 'add' 'add_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_7)   --->   "%tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln26_3, i2 %add_ln26_4)" [conv.cpp:26]   --->   Operation 88 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln26_7 = select i1 %and_ln26, i4 %tmp_10, i4 %select_ln26_4" [conv.cpp:26]   --->   Operation 89 'select' 'select_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %select_ln26_7 to i64" [conv.cpp:26]   --->   Operation 90 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [16 x float]* %input_1, i64 0, i64 %zext_ln26_3" [conv.cpp:26]   --->   Operation 91 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (1.42ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv.cpp:26]   --->   Operation 92 'load' 'input_1_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [16 x float]* %input_0, i64 0, i64 %zext_ln26_3" [conv.cpp:26]   --->   Operation 93 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (1.42ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv.cpp:26]   --->   Operation 94 'load' 'input_0_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %select_ln26_5 to i64" [conv.cpp:26]   --->   Operation 95 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.38ns)   --->   "%add_ln26_5 = add i64 %zext_ln26_4, %sext_ln26_1" [conv.cpp:26]   --->   Operation 96 'add' 'add_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i64 %add_ln26_5 to i7" [conv.cpp:26]   --->   Operation 97 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i64 %add_ln26_5 to i5" [conv.cpp:26]   --->   Operation 98 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl_cast = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %trunc_ln26_1, i2 0)" [conv.cpp:26]   --->   Operation 99 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i7 %p_shl_cast, %trunc_ln26" [conv.cpp:26]   --->   Operation 100 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (2.34ns) (root node of TernaryAdder)   --->   "%add_ln26_6 = add i7 %zext_ln18, %sub_ln26_1" [conv.cpp:26]   --->   Operation 101 'add' 'add_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 2.34> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %add_ln26_6 to i64" [conv.cpp:26]   --->   Operation 102 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%conv_weights_addr = getelementptr [54 x float]* @conv_weights, i64 0, i64 %zext_ln26_5" [conv.cpp:26]   --->   Operation 103 'getelementptr' 'conv_weights_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (2.66ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv.cpp:26]   --->   Operation 104 'load' 'conv_weights_load' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i2 %select_ln26_5 to i1" [conv.cpp:26]   --->   Operation 105 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.36ns)   --->   "%add_ln21 = add i4 1, %indvar_flatten" [conv.cpp:21]   --->   Operation 106 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.65ns)   --->   "%select_ln21 = select i1 %icmp_ln21, i4 1, i4 %add_ln21" [conv.cpp:21]   --->   Operation 107 'select' 'select_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.7>
ST_4 : Operation 108 [1/2] (1.42ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv.cpp:26]   --->   Operation 108 'load' 'input_1_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 109 [1/2] (1.42ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv.cpp:26]   --->   Operation 109 'load' 'input_0_load' <Predicate = (!icmp_ln18)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 110 [1/2] (2.66ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv.cpp:26]   --->   Operation 110 'load' 'conv_weights_load' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_4 : Operation 111 [1/1] (0.61ns)   --->   "%select_ln26 = select i1 %trunc_ln26_2, float %input_1_load, float %input_0_load" [conv.cpp:26]   --->   Operation 111 'select' 'select_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [2/2] (10.1ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %select_ln26" [conv.cpp:26]   --->   Operation 112 'fmul' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.00ns)   --->   "%ch = add i2 1, %select_ln26_5" [conv.cpp:24]   --->   Operation 113 'add' 'ch' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 26.1>
ST_5 : Operation 114 [1/2] (10.1ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %select_ln26" [conv.cpp:26]   --->   Operation 114 'fmul' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv.cpp:26]   --->   Operation 115 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 15.9>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 116 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 117 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @W_Col_Loop_Chan_Loop)"   --->   Operation 118 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind" [conv.cpp:25]   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str7) nounwind" [conv.cpp:25]   --->   Operation 120 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv.cpp:26]   --->   Operation 121 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 122 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv.cpp:26]   --->   Operation 122 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str7, i32 %tmp_8) nounwind" [conv.cpp:27]   --->   Operation 123 'specregionend' 'empty_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 124 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 17.2>
ST_7 : Operation 125 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i2 %select_ln34_2, 0" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 125 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.61ns)   --->   "%icmp_ln7_1 = icmp eq i2 %select_ln34_2, 1" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 126 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln7_i = select i1 %icmp_ln7_1, float 2.000000e+00, float 1.000000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 127 'select' 'select_ln7_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_5 = or i1 %icmp_ln7_1, %icmp_ln7" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 128 'or' 'empty_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.61ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_5, float %select_ln7_i, float 1.500000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 129 'select' 'merge_i' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 130 [2/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_2, %merge_i" [conv.cpp:30]   --->   Operation 130 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 4> <Delay = 33.7>
ST_8 : Operation 131 [1/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_2, %merge_i" [conv.cpp:30]   --->   Operation 131 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum to i32" [conv.cpp:33]   --->   Operation 132 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 133 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 134 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp, -1" [conv.cpp:33]   --->   Operation 135 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 136 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 137 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (15.7ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv.cpp:33]   --->   Operation 138 'fcmp' 'tmp_5' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_5" [conv.cpp:33]   --->   Operation 139 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln33, float %w_sum, float 0.000000e+00" [conv.cpp:33]   --->   Operation 140 'select' 'w_sum_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.86ns)   --->   "switch i2 %select_ln34_2, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [conv.cpp:34]   --->   Operation 141 'switch' <Predicate = true> <Delay = 0.86>
ST_8 : Operation 142 [1/1] (1.42ns)   --->   "store float %w_sum_1, float* %conv_out_1_addr, align 4" [conv.cpp:34]   --->   Operation 142 'store' <Predicate = (select_ln34_2 == 1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv.cpp:34]   --->   Operation 143 'br' <Predicate = (select_ln34_2 == 1)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (1.42ns)   --->   "store float %w_sum_1, float* %conv_out_0_addr, align 4" [conv.cpp:34]   --->   Operation 144 'store' <Predicate = (select_ln34_2 == 0)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv.cpp:34]   --->   Operation 145 'br' <Predicate = (select_ln34_2 == 0)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (1.42ns)   --->   "store float %w_sum_1, float* %conv_out_2_addr, align 4" [conv.cpp:34]   --->   Operation 146 'store' <Predicate = (select_ln34_2 != 0 & select_ln34_2 != 1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv.cpp:34]   --->   Operation 147 'br' <Predicate = (select_ln34_2 != 0 & select_ln34_2 != 1)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv.cpp:38]   --->   Operation 148 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.00ns)   --->   "%f = add i2 %select_ln34_2, 1" [conv.cpp:14]   --->   Operation 149 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (1.36ns)   --->   "%add_ln11_1 = add i4 %indvar_flatten40, 1" [conv.cpp:11]   --->   Operation 150 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.65ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i4 1, i4 %add_ln11_1" [conv.cpp:11]   --->   Operation 151 'select' 'select_ln11' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:14]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000]
br_ln8            (br               ) [ 011111111]
indvar_flatten54  (phi              ) [ 001000000]
r_0               (phi              ) [ 001000000]
indvar_flatten40  (phi              ) [ 001111111]
c_0               (phi              ) [ 001000000]
f_0               (phi              ) [ 001000000]
icmp_ln8          (icmp             ) [ 001111111]
add_ln8           (add              ) [ 011111111]
br_ln8            (br               ) [ 000000000]
r                 (add              ) [ 000000000]
specloopname_ln0  (specloopname     ) [ 000000000]
empty_7           (speclooptripcount) [ 000000000]
icmp_ln11         (icmp             ) [ 000111111]
select_ln34       (select           ) [ 000000000]
select_ln34_1     (select           ) [ 011111111]
tmp_2             (bitconcatenate   ) [ 000000000]
zext_ln34         (zext             ) [ 000000000]
xor_ln34          (xor              ) [ 000000000]
icmp_ln14         (icmp             ) [ 000000000]
and_ln34          (and              ) [ 000000000]
c                 (add              ) [ 000000000]
specloopname_ln0  (specloopname     ) [ 000000000]
or_ln34           (or               ) [ 000000000]
select_ln34_2     (select           ) [ 000111111]
select_ln34_3     (select           ) [ 011111111]
zext_ln34_1       (zext             ) [ 000000000]
add_ln34          (add              ) [ 000000000]
zext_ln34_2       (zext             ) [ 000000000]
conv_out_0_addr   (getelementptr    ) [ 000111111]
conv_out_1_addr   (getelementptr    ) [ 000111111]
conv_out_2_addr   (getelementptr    ) [ 000111111]
specloopname_ln15 (specloopname     ) [ 000000000]
tmp_4             (specregionbegin  ) [ 000111111]
zext_ln18         (zext             ) [ 000111100]
br_ln18           (br               ) [ 001111111]
ret_ln41          (ret              ) [ 000000000]
indvar_flatten29  (phi              ) [ 000100000]
wr_0              (phi              ) [ 000100000]
indvar_flatten    (phi              ) [ 000100000]
wc_0              (phi              ) [ 000100000]
w_sum_2           (phi              ) [ 000111111]
ch_0              (phi              ) [ 000100000]
add_ln26          (add              ) [ 000000000]
add_ln26_1        (add              ) [ 000000000]
tmp_3             (bitconcatenate   ) [ 000000000]
icmp_ln18         (icmp             ) [ 001111111]
add_ln18          (add              ) [ 001111111]
br_ln18           (br               ) [ 000000000]
wr                (add              ) [ 000000000]
icmp_ln21         (icmp             ) [ 000000000]
select_ln26_1     (select           ) [ 000000000]
select_ln26_2     (select           ) [ 001111111]
zext_ln26         (zext             ) [ 000000000]
tmp_6             (bitconcatenate   ) [ 000000000]
zext_ln26_1       (zext             ) [ 000000000]
sub_ln26          (sub              ) [ 000000000]
sext_ln26         (sext             ) [ 000000000]
add_ln26_2        (add              ) [ 000000000]
select_ln26_3     (select           ) [ 000000000]
tmp_7             (bitconcatenate   ) [ 000000000]
select_ln26_4     (select           ) [ 000000000]
xor_ln26          (xor              ) [ 000000000]
icmp_ln24         (icmp             ) [ 000000000]
and_ln26          (and              ) [ 000000000]
wc                (add              ) [ 000000000]
or_ln26           (or               ) [ 000000000]
select_ln26_5     (select           ) [ 000010000]
select_ln26_6     (select           ) [ 001111111]
zext_ln26_2       (zext             ) [ 000000000]
add_ln26_3        (add              ) [ 000000000]
tmp_9             (bitconcatenate   ) [ 000000000]
sext_ln26_1       (sext             ) [ 000000000]
add_ln26_4        (add              ) [ 000000000]
tmp_10            (bitconcatenate   ) [ 000000000]
select_ln26_7     (select           ) [ 000000000]
zext_ln26_3       (zext             ) [ 000000000]
input_1_addr      (getelementptr    ) [ 000010000]
input_0_addr      (getelementptr    ) [ 000010000]
zext_ln26_4       (zext             ) [ 000000000]
add_ln26_5        (add              ) [ 000000000]
trunc_ln26        (trunc            ) [ 000000000]
trunc_ln26_1      (trunc            ) [ 000000000]
p_shl_cast        (bitconcatenate   ) [ 000000000]
sub_ln26_1        (sub              ) [ 000000000]
add_ln26_6        (add              ) [ 000000000]
zext_ln26_5       (zext             ) [ 000000000]
conv_weights_addr (getelementptr    ) [ 000010000]
trunc_ln26_2      (trunc            ) [ 000010000]
add_ln21          (add              ) [ 000000000]
select_ln21       (select           ) [ 001111111]
input_1_load      (load             ) [ 000000000]
input_0_load      (load             ) [ 000000000]
conv_weights_load (load             ) [ 000101000]
select_ln26       (select           ) [ 000101000]
ch                (add              ) [ 001111111]
tmp_1             (fmul             ) [ 000010100]
specloopname_ln0  (specloopname     ) [ 000000000]
empty             (speclooptripcount) [ 000000000]
specloopname_ln0  (specloopname     ) [ 000000000]
specloopname_ln25 (specloopname     ) [ 000000000]
tmp_8             (specregionbegin  ) [ 000000000]
specpipeline_ln26 (specpipeline     ) [ 000000000]
w_sum_3           (fadd             ) [ 001111111]
empty_4           (specregionend    ) [ 000000000]
br_ln0            (br               ) [ 001111111]
icmp_ln7          (icmp             ) [ 000000000]
icmp_ln7_1        (icmp             ) [ 000000000]
select_ln7_i      (select           ) [ 000000000]
empty_5           (or               ) [ 000000000]
merge_i           (select           ) [ 000000001]
w_sum             (fadd             ) [ 000000000]
bitcast_ln33      (bitcast          ) [ 000000000]
tmp               (partselect       ) [ 000000000]
trunc_ln33        (trunc            ) [ 000000000]
icmp_ln33         (icmp             ) [ 000000000]
icmp_ln33_1       (icmp             ) [ 000000000]
or_ln33           (or               ) [ 000000000]
tmp_5             (fcmp             ) [ 000000000]
and_ln33          (and              ) [ 000000000]
w_sum_1           (select           ) [ 000000000]
switch_ln34       (switch           ) [ 000000000]
store_ln34        (store            ) [ 000000000]
br_ln34           (br               ) [ 000000000]
store_ln34        (store            ) [ 000000000]
br_ln34           (br               ) [ 000000000]
store_ln34        (store            ) [ 000000000]
br_ln34           (br               ) [ 000000000]
empty_6           (specregionend    ) [ 000000000]
f                 (add              ) [ 011111111]
add_ln11_1        (add              ) [ 000000000]
select_ln11       (select           ) [ 011111111]
br_ln14           (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_out_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_out_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Col_Loop_Chan_Loop"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="conv_out_0_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv_out_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv_out_2_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_2_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="input_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_0_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="conv_weights_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_load/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln34_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="3"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln34_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="3"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln34_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="3"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/8 "/>
</bind>
</comp>

<comp id="181" class="1005" name="indvar_flatten54_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="1"/>
<pin id="183" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten54 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten54_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten54/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="r_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="1"/>
<pin id="194" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="r_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="indvar_flatten40_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten40 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="indvar_flatten40_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="4" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten40/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="c_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="1"/>
<pin id="217" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="c_0_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="2" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="f_0_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="1"/>
<pin id="228" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="f_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="2" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="indvar_flatten29_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="1"/>
<pin id="239" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten29_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="wr_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="1"/>
<pin id="250" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="wr_0_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="2" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="indvar_flatten_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvar_flatten_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="wc_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="1"/>
<pin id="272" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="wc_0_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="2" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="w_sum_2_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="w_sum_2_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="32" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="ch_0_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="1"/>
<pin id="295" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="ch_0_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="2" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/5 w_sum/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_5_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln8_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln8_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="r_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln11_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln34_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="0" index="2" bw="2" slack="0"/>
<pin id="349" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln34_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="0" index="2" bw="2" slack="0"/>
<pin id="357" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln34_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="xor_ln34_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln14_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="2" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="and_ln34_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="c_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="or_ln34_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln34_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="0" index="2" bw="2" slack="0"/>
<pin id="407" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln34_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="2" slack="0"/>
<pin id="414" dir="0" index="2" bw="2" slack="0"/>
<pin id="415" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln34_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln34_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln34_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln18_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln26_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="1"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln26_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="1"/>
<pin id="447" dir="0" index="1" bw="2" slack="0"/>
<pin id="448" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="2" slack="0"/>
<pin id="453" dir="0" index="2" bw="2" slack="0"/>
<pin id="454" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln18_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln18_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="wr_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="2" slack="0"/>
<pin id="473" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln21_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln26_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="2" slack="0"/>
<pin id="485" dir="0" index="2" bw="2" slack="0"/>
<pin id="486" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln26_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="2" slack="0"/>
<pin id="493" dir="0" index="2" bw="2" slack="0"/>
<pin id="494" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln26_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_6_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="0" index="1" bw="2" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln26_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sub_ln26_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln26_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln26_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="1"/>
<pin id="526" dir="0" index="1" bw="2" slack="0"/>
<pin id="527" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln26_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="2" slack="0"/>
<pin id="532" dir="0" index="2" bw="2" slack="0"/>
<pin id="533" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_3/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_7_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="2" slack="0"/>
<pin id="540" dir="0" index="2" bw="2" slack="1"/>
<pin id="541" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln26_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="4" slack="0"/>
<pin id="547" dir="0" index="2" bw="4" slack="0"/>
<pin id="548" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_4/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln26_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln24_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="0"/>
<pin id="560" dir="0" index="1" bw="2" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="and_ln26_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="wc_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="2" slack="0"/>
<pin id="573" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="or_ln26_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln26_5_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="0" index="2" bw="2" slack="0"/>
<pin id="586" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_5/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln26_6_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="0" index="2" bw="2" slack="0"/>
<pin id="594" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_6/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln26_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln26_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="0"/>
<pin id="605" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_9_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="0"/>
<pin id="610" dir="0" index="1" bw="6" slack="0"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln26_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln26_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="1"/>
<pin id="622" dir="0" index="1" bw="2" slack="0"/>
<pin id="623" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_10_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="0"/>
<pin id="627" dir="0" index="1" bw="2" slack="0"/>
<pin id="628" dir="0" index="2" bw="2" slack="0"/>
<pin id="629" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln26_7_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="4" slack="0"/>
<pin id="636" dir="0" index="2" bw="4" slack="0"/>
<pin id="637" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_7/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln26_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln26_4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln26_5_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="0"/>
<pin id="653" dir="0" index="1" bw="7" slack="0"/>
<pin id="654" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln26_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="9" slack="0"/>
<pin id="659" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="trunc_ln26_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="9" slack="0"/>
<pin id="663" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="p_shl_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="7" slack="0"/>
<pin id="667" dir="0" index="1" bw="5" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sub_ln26_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="7" slack="0"/>
<pin id="675" dir="0" index="1" bw="7" slack="0"/>
<pin id="676" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln26_6_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="1"/>
<pin id="681" dir="0" index="1" bw="7" slack="0"/>
<pin id="682" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln26_5_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="0"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="trunc_ln26_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="2" slack="0"/>
<pin id="691" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_2/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln21_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="4" slack="0"/>
<pin id="696" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="select_ln21_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="4" slack="0"/>
<pin id="702" dir="0" index="2" bw="4" slack="0"/>
<pin id="703" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="select_ln26_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="0" index="2" bw="32" slack="0"/>
<pin id="711" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="ch_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="2" slack="1"/>
<pin id="718" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="icmp_ln7_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="2" slack="2"/>
<pin id="722" dir="0" index="1" bw="2" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/7 "/>
</bind>
</comp>

<comp id="725" class="1004" name="icmp_ln7_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="2" slack="2"/>
<pin id="727" dir="0" index="1" bw="2" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/7 "/>
</bind>
</comp>

<comp id="730" class="1004" name="select_ln7_i_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="0" index="2" bw="32" slack="0"/>
<pin id="734" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_i/7 "/>
</bind>
</comp>

<comp id="738" class="1004" name="empty_5_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_5/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="merge_i_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="0" index="2" bw="32" slack="0"/>
<pin id="748" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/7 "/>
</bind>
</comp>

<comp id="753" class="1004" name="bitcast_ln33_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/8 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="0" index="2" bw="6" slack="0"/>
<pin id="761" dir="0" index="3" bw="6" slack="0"/>
<pin id="762" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="767" class="1004" name="trunc_ln33_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/8 "/>
</bind>
</comp>

<comp id="771" class="1004" name="icmp_ln33_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="8" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/8 "/>
</bind>
</comp>

<comp id="777" class="1004" name="icmp_ln33_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="23" slack="0"/>
<pin id="779" dir="0" index="1" bw="23" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/8 "/>
</bind>
</comp>

<comp id="783" class="1004" name="or_ln33_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/8 "/>
</bind>
</comp>

<comp id="789" class="1004" name="and_ln33_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/8 "/>
</bind>
</comp>

<comp id="795" class="1004" name="w_sum_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="0" index="2" bw="32" slack="0"/>
<pin id="799" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/8 "/>
</bind>
</comp>

<comp id="806" class="1004" name="f_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="2" slack="3"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="add_ln11_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="3"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="select_ln11_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="3"/>
<pin id="819" dir="0" index="1" bw="4" slack="0"/>
<pin id="820" dir="0" index="2" bw="4" slack="0"/>
<pin id="821" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/8 "/>
</bind>
</comp>

<comp id="824" class="1005" name="icmp_ln8_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="828" class="1005" name="add_ln8_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="0"/>
<pin id="830" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="833" class="1005" name="icmp_ln11_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="3"/>
<pin id="835" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="838" class="1005" name="select_ln34_1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="0"/>
<pin id="840" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln34_1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="select_ln34_2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="2" slack="2"/>
<pin id="847" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln34_2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="select_ln34_3_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="0"/>
<pin id="854" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln34_3 "/>
</bind>
</comp>

<comp id="860" class="1005" name="conv_out_0_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="3"/>
<pin id="862" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_0_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="conv_out_1_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="2" slack="3"/>
<pin id="867" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_1_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="conv_out_2_addr_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="2" slack="3"/>
<pin id="872" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_2_addr "/>
</bind>
</comp>

<comp id="875" class="1005" name="zext_ln18_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="7" slack="1"/>
<pin id="877" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="880" class="1005" name="icmp_ln18_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="884" class="1005" name="add_ln18_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="0"/>
<pin id="886" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="889" class="1005" name="select_ln26_2_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="2" slack="0"/>
<pin id="891" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln26_2 "/>
</bind>
</comp>

<comp id="894" class="1005" name="select_ln26_5_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="2" slack="1"/>
<pin id="896" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_5 "/>
</bind>
</comp>

<comp id="899" class="1005" name="select_ln26_6_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="2" slack="0"/>
<pin id="901" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln26_6 "/>
</bind>
</comp>

<comp id="904" class="1005" name="input_1_addr_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="4" slack="1"/>
<pin id="906" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="909" class="1005" name="input_0_addr_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="4" slack="1"/>
<pin id="911" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="914" class="1005" name="conv_weights_addr_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="6" slack="1"/>
<pin id="916" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_addr "/>
</bind>
</comp>

<comp id="919" class="1005" name="trunc_ln26_2_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_2 "/>
</bind>
</comp>

<comp id="924" class="1005" name="select_ln21_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="0"/>
<pin id="926" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="929" class="1005" name="conv_weights_load_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_load "/>
</bind>
</comp>

<comp id="934" class="1005" name="select_ln26_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="939" class="1005" name="ch_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="2" slack="1"/>
<pin id="941" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="w_sum_3_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="954" class="1005" name="merge_i_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="959" class="1005" name="f_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="2" slack="1"/>
<pin id="961" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="964" class="1005" name="select_ln11_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="1"/>
<pin id="966" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="281" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="309" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="160" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="304" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="56" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="185" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="22" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="185" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="24" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="196" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="26" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="207" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="20" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="219" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="339" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="333" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="196" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="38" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="353" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="339" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="230" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="44" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="373" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="345" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="385" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="339" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="20" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="230" pin="4"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="385" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="391" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="345" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="369" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="439"><net_src comp="403" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="252" pin="4"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="274" pin="4"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="58" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="440" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="445" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="241" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="60" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="241" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="62" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="26" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="252" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="263" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="36" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="20" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="274" pin="4"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="476" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="470" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="252" pin="4"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="58" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="490" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="20" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="498" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="470" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="476" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="524" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="440" pin="2"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="58" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="524" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="476" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="537" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="450" pin="3"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="476" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="42" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="297" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="64" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="552" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="26" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="482" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="564" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="476" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="20" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="297" pin="4"/><net_sink comp="582" pin=2"/></net>

<net id="595"><net_src comp="564" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="570" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="482" pin="3"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="590" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="598" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="520" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="66" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="40" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="619"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="570" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="58" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="529" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="620" pin="2"/><net_sink comp="625" pin=2"/></net>

<net id="638"><net_src comp="564" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="625" pin="3"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="544" pin="3"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="650"><net_src comp="582" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="616" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="651" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="68" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="20" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="665" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="657" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="673" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="679" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="692"><net_src comp="582" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="24" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="263" pin="4"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="476" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="24" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="693" pin="2"/><net_sink comp="699" pin=2"/></net>

<net id="712"><net_src comp="134" pin="3"/><net_sink comp="707" pin=1"/></net>

<net id="713"><net_src comp="147" pin="3"/><net_sink comp="707" pin=2"/></net>

<net id="714"><net_src comp="707" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="719"><net_src comp="26" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="20" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="26" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="90" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="92" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="725" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="720" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="749"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="730" pin="3"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="94" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="752"><net_src comp="744" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="756"><net_src comp="304" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="763"><net_src comp="96" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="753" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="98" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="100" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="770"><net_src comp="753" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="757" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="102" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="767" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="104" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="771" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="315" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="800"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="304" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="56" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="803"><net_src comp="795" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="804"><net_src comp="795" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="805"><net_src comp="795" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="810"><net_src comp="26" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="203" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="24" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="24" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="823"><net_src comp="811" pin="2"/><net_sink comp="817" pin=2"/></net>

<net id="827"><net_src comp="321" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="327" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="836"><net_src comp="339" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="841"><net_src comp="353" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="848"><net_src comp="403" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="855"><net_src comp="411" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="859"><net_src comp="852" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="863"><net_src comp="106" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="868"><net_src comp="113" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="873"><net_src comp="120" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="878"><net_src comp="436" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="883"><net_src comp="458" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="464" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="892"><net_src comp="490" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="897"><net_src comp="582" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="902"><net_src comp="590" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="907"><net_src comp="127" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="912"><net_src comp="140" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="917"><net_src comp="153" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="922"><net_src comp="689" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="927"><net_src comp="699" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="932"><net_src comp="160" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="937"><net_src comp="707" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="942"><net_src comp="715" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="947"><net_src comp="309" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="952"><net_src comp="304" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="957"><net_src comp="744" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="962"><net_src comp="806" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="967"><net_src comp="817" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="207" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_0 | {8 }
	Port: conv_out_1 | {8 }
	Port: conv_out_2 | {8 }
 - Input state : 
	Port: conv_1 : input_0 | {3 4 }
	Port: conv_1 : input_1 | {3 4 }
	Port: conv_1 : conv_weights | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln34 : 2
		select_ln34_1 : 2
		tmp_2 : 3
		zext_ln34 : 4
		xor_ln34 : 2
		icmp_ln14 : 1
		and_ln34 : 2
		c : 3
		or_ln34 : 2
		select_ln34_2 : 2
		select_ln34_3 : 2
		zext_ln34_1 : 3
		add_ln34 : 4
		zext_ln34_2 : 5
		conv_out_0_addr : 6
		conv_out_1_addr : 6
		conv_out_2_addr : 6
		zext_ln18 : 3
	State 3
		add_ln26 : 1
		add_ln26_1 : 1
		tmp_3 : 2
		icmp_ln18 : 1
		add_ln18 : 1
		br_ln18 : 2
		wr : 1
		icmp_ln21 : 1
		select_ln26_1 : 2
		select_ln26_2 : 2
		zext_ln26 : 3
		tmp_6 : 3
		zext_ln26_1 : 4
		sub_ln26 : 5
		sext_ln26 : 6
		add_ln26_2 : 2
		select_ln26_3 : 3
		tmp_7 : 3
		select_ln26_4 : 4
		xor_ln26 : 2
		icmp_ln24 : 1
		and_ln26 : 2
		wc : 3
		or_ln26 : 2
		select_ln26_5 : 2
		select_ln26_6 : 2
		zext_ln26_2 : 3
		add_ln26_3 : 7
		tmp_9 : 8
		sext_ln26_1 : 9
		add_ln26_4 : 4
		tmp_10 : 5
		select_ln26_7 : 6
		zext_ln26_3 : 7
		input_1_addr : 8
		input_1_load : 9
		input_0_addr : 8
		input_0_load : 9
		zext_ln26_4 : 3
		add_ln26_5 : 10
		trunc_ln26 : 11
		trunc_ln26_1 : 11
		p_shl_cast : 12
		sub_ln26_1 : 13
		add_ln26_6 : 14
		zext_ln26_5 : 15
		conv_weights_addr : 16
		conv_weights_load : 17
		trunc_ln26_2 : 3
		add_ln21 : 1
		select_ln21 : 2
	State 4
		select_ln26 : 1
		tmp_1 : 2
	State 5
		w_sum_3 : 1
	State 6
		empty_4 : 1
	State 7
		select_ln7_i : 1
		empty_5 : 1
		merge_i : 1
		w_sum : 2
	State 8
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		tmp_5 : 1
		and_ln33 : 4
		w_sum_1 : 4
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		select_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_304      |    2    |   177   |   198   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_309      |    3    |   128   |   138   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_327    |    0    |    0    |    13   |
|          |       r_fu_333       |    0    |    0    |    10   |
|          |       c_fu_391       |    0    |    0    |    10   |
|          |    add_ln34_fu_423   |    0    |    0    |    12   |
|          |    add_ln26_fu_440   |    0    |    0    |    10   |
|          |   add_ln26_1_fu_445  |    0    |    0    |    10   |
|          |    add_ln18_fu_464   |    0    |    0    |    15   |
|          |       wr_fu_470      |    0    |    0    |    10   |
|    add   |   add_ln26_2_fu_524  |    0    |    0    |    10   |
|          |       wc_fu_570      |    0    |    0    |    10   |
|          |   add_ln26_3_fu_602  |    0    |    0    |    15   |
|          |   add_ln26_4_fu_620  |    0    |    0    |    10   |
|          |   add_ln26_5_fu_651  |    0    |    0    |    15   |
|          |   add_ln26_6_fu_679  |    0    |    0    |    8    |
|          |    add_ln21_fu_693   |    0    |    0    |    13   |
|          |       ch_fu_715      |    0    |    0    |    10   |
|          |       f_fu_806       |    0    |    0    |    10   |
|          |   add_ln11_1_fu_811  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln34_fu_345  |    0    |    0    |    2    |
|          | select_ln34_1_fu_353 |    0    |    0    |    2    |
|          | select_ln34_2_fu_403 |    0    |    0    |    2    |
|          | select_ln34_3_fu_411 |    0    |    0    |    2    |
|          | select_ln26_1_fu_482 |    0    |    0    |    2    |
|          | select_ln26_2_fu_490 |    0    |    0    |    2    |
|          | select_ln26_3_fu_529 |    0    |    0    |    2    |
|          | select_ln26_4_fu_544 |    0    |    0    |    4    |
|  select  | select_ln26_5_fu_582 |    0    |    0    |    2    |
|          | select_ln26_6_fu_590 |    0    |    0    |    2    |
|          | select_ln26_7_fu_633 |    0    |    0    |    4    |
|          |  select_ln21_fu_699  |    0    |    0    |    4    |
|          |  select_ln26_fu_707  |    0    |    0    |    32   |
|          |  select_ln7_i_fu_730 |    0    |    0    |    32   |
|          |    merge_i_fu_744    |    0    |    0    |    32   |
|          |    w_sum_1_fu_795    |    0    |    0    |    32   |
|          |  select_ln11_fu_817  |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_321   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_339   |    0    |    0    |    9    |
|          |   icmp_ln14_fu_379   |    0    |    0    |    8    |
|          |   icmp_ln18_fu_458   |    0    |    0    |    11   |
|   icmp   |   icmp_ln21_fu_476   |    0    |    0    |    9    |
|          |   icmp_ln24_fu_558   |    0    |    0    |    8    |
|          |    icmp_ln7_fu_720   |    0    |    0    |    8    |
|          |   icmp_ln7_1_fu_725  |    0    |    0    |    8    |
|          |   icmp_ln33_fu_771   |    0    |    0    |    11   |
|          |  icmp_ln33_1_fu_777  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_5_fu_315     |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln26_fu_514   |    0    |    0    |    13   |
|          |   sub_ln26_1_fu_673  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln34_fu_397    |    0    |    0    |    2    |
|    or    |    or_ln26_fu_576    |    0    |    0    |    2    |
|          |    empty_5_fu_738    |    0    |    0    |    2    |
|          |    or_ln33_fu_783    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln34_fu_385   |    0    |    0    |    2    |
|    and   |    and_ln26_fu_564   |    0    |    0    |    2    |
|          |    and_ln33_fu_789   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln34_fu_373   |    0    |    0    |    2    |
|          |    xor_ln26_fu_552   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_2_fu_361     |    0    |    0    |    0    |
|          |     tmp_3_fu_450     |    0    |    0    |    0    |
|          |     tmp_6_fu_502     |    0    |    0    |    0    |
|bitconcatenate|     tmp_7_fu_537     |    0    |    0    |    0    |
|          |     tmp_9_fu_608     |    0    |    0    |    0    |
|          |     tmp_10_fu_625    |    0    |    0    |    0    |
|          |   p_shl_cast_fu_665  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln34_fu_369   |    0    |    0    |    0    |
|          |  zext_ln34_1_fu_419  |    0    |    0    |    0    |
|          |  zext_ln34_2_fu_429  |    0    |    0    |    0    |
|          |   zext_ln18_fu_436   |    0    |    0    |    0    |
|   zext   |   zext_ln26_fu_498   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_510  |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_598  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_641  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_647  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_684  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_520   |    0    |    0    |    0    |
|          |  sext_ln26_1_fu_616  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln26_fu_657  |    0    |    0    |    0    |
|   trunc  |  trunc_ln26_1_fu_661 |    0    |    0    |    0    |
|          |  trunc_ln26_2_fu_689 |    0    |    0    |    0    |
|          |   trunc_ln33_fu_767  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_757      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   305   |   906   |
|----------|----------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|conv_weights|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln18_reg_884    |    5   |
|     add_ln8_reg_828     |    4   |
|       c_0_reg_215       |    2   |
|       ch_0_reg_293      |    2   |
|        ch_reg_939       |    2   |
| conv_out_0_addr_reg_860 |    2   |
| conv_out_1_addr_reg_865 |    2   |
| conv_out_2_addr_reg_870 |    2   |
|conv_weights_addr_reg_914|    6   |
|conv_weights_load_reg_929|   32   |
|       f_0_reg_226       |    2   |
|        f_reg_959        |    2   |
|    icmp_ln11_reg_833    |    1   |
|    icmp_ln18_reg_880    |    1   |
|     icmp_ln8_reg_824    |    1   |
| indvar_flatten29_reg_237|    5   |
| indvar_flatten40_reg_203|    4   |
| indvar_flatten54_reg_181|    4   |
|  indvar_flatten_reg_259 |    4   |
|   input_0_addr_reg_909  |    4   |
|   input_1_addr_reg_904  |    4   |
|     merge_i_reg_954     |   32   |
|       r_0_reg_192       |    2   |
|   select_ln11_reg_964   |    4   |
|   select_ln21_reg_924   |    4   |
|  select_ln26_2_reg_889  |    2   |
|  select_ln26_5_reg_894  |    2   |
|  select_ln26_6_reg_899  |    2   |
|   select_ln26_reg_934   |   32   |
|  select_ln34_1_reg_838  |    2   |
|  select_ln34_2_reg_845  |    2   |
|  select_ln34_3_reg_852  |    2   |
|      tmp_1_reg_944      |   32   |
|   trunc_ln26_2_reg_919  |    1   |
|     w_sum_2_reg_281     |   32   |
|     w_sum_3_reg_949     |   32   |
|       wc_0_reg_270      |    2   |
|       wr_0_reg_248      |    2   |
|    zext_ln18_reg_875    |    7   |
+-------------------------+--------+
|          Total          |   285  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_134    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_147    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_160    |  p0  |   2  |   6  |   12   ||    9    |
| indvar_flatten40_reg_203 |  p0  |   2  |   4  |    8   ||    9    |
|      w_sum_2_reg_281     |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_304        |  p1  |   4  |  32  |   128  ||    21   |
|        grp_fu_309        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_309        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   356  ||  9.577  ||    84   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   305  |   906  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   84   |
|  Register |    -   |    -   |    -   |   285  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    5   |    9   |   590  |   990  |
+-----------+--------+--------+--------+--------+--------+
