<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICV_BPR1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICV_BPR1, Interrupt Controller Virtual Binary Point Register 1</h1><p>The ICV_BPR1 characteristics are:</p><h2>Purpose</h2>
          <p>Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines virtual Group 1 interrupt preemption.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The GIC virtual interface control registers functional group.</li></ul><h2>Configuration</h2><p>AArch32 System register ICV_BPR1
                is architecturally mapped to
              AArch64 System register <a href="AArch64-icv_bpr1_el1.html">ICV_BPR1_EL1</a>.
          </p><h2>Attributes</h2>
          <p>ICV_BPR1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICV_BPR1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3"><a href="#BinaryPoint">BinaryPoint</a></td></tr></tbody></table><h4 id="0">
                Bits [31:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="BinaryPoint">BinaryPoint, bits [2:0]
                  </h4>
              <p>If the GIC is configured to use separate binary point fields for virtual Group 0 and virtual Group 1 interrupts, the value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field. This is done as follows:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>Binary point value</th>
                      <th>Group priority field</th>
                      <th>Subpriority field</th>
                      <th>Field with binary point</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>0</td>
                      <td>-</td>
                      <td>-</td>
                      <td>-</td>
                    </tr>
                    <tr>
                      <td>1</td>
                      <td>[7:1]</td>
                      <td>[0]</td>
                      <td>ggggggg.s</td>
                    </tr>
                    <tr>
                      <td>2</td>
                      <td>[7:2]</td>
                      <td>[1:0]</td>
                      <td>gggggg.ss</td>
                    </tr>
                    <tr>
                      <td>3</td>
                      <td>[7:3]</td>
                      <td>[2:0]</td>
                      <td>ggggg.sss</td>
                    </tr>
                    <tr>
                      <td>4</td>
                      <td>[7:4]</td>
                      <td>[3:0]</td>
                      <td>gggg.ssss</td>
                    </tr>
                    <tr>
                      <td>5</td>
                      <td>[7:5]</td>
                      <td>[4:0]</td>
                      <td>ggg.sssss</td>
                    </tr>
                    <tr>
                      <td>6</td>
                      <td>[7:6]</td>
                      <td>[5:0]</td>
                      <td>gg.ssssss</td>
                    </tr>
                    <tr>
                      <td>7</td>
                      <td>[7]</td>
                      <td>[6:0]</td>
                      <td>g.sssssss</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>Writing 0 to this field will set this field to its reset value, which is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> and non-zero.</p>
            
              <p>If <a href="AArch32-icv_ctlr.html">ICV_CTLR</a>.CBPR is set to 1, Non-secure EL1 reads return <a href="AArch32-icv_bpr0.html">ICV_BPR0</a> + 1 saturated to <span class="binarynumber">0b111</span>. Non-secure EL1 writes are ignored.</p>
            <div class="access_mechanisms"><h2>Accessing the ICV_BPR1</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 3</td><td>000</td><td>011</td><td>1100</td><td>1111</td><td>1100</td></tr></table><ul></ul></div>
          <p>When <span class="xref">HCR</span>.IMO is set to 0, execution of this encoding at Non-secure EL1 results in an access to <a href="AArch32-icc_bpr1.html">ICC_BPR1</a>.</p>
        <h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="4">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">FMO</th><th class="accessibility_control">IMO</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td><a href="AArch32-icc_bpr1.html">
                              ICC_BPR1
                              </a></td><td>
        n/a
      </td><td><a href="AArch32-icc_bpr1.html">
                              ICC_BPR1
                              </a></td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td><a href="AArch32-icc_bpr1.html">
                              ICC_BPR1
                              </a></td><td><a href="AArch32-icc_bpr1.html">
                              ICC_BPR1
                              </a></td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td><a href="AArch32-icc_bpr1.html">
                              ICC_BPR1
                              </a></td><td><a href="AArch32-icc_bpr1.html">
                              ICC_BPR1
                              </a></td><td><a href="AArch32-icc_bpr1.html">
                              ICC_BPR1
                              </a></td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td><a href="AArch32-icc_bpr1.html">
                              ICC_BPR1
                              </a></td><td><a href="AArch32-icc_bpr1.html">
                              ICC_BPR1
                              </a></td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p>
            <p>ICV_BPR1 is only accessible at Non-secure EL1 when <span class="xref">HCR</span>.IMO is set to 1.</p>
          
            <div class="note"><span class="note-header">Note</span>
              <p>When <span class="xref">HCR</span>.IMO is set to 0, at Non-secure EL1, the instruction encoding used to access ICV_BPR1 results in an access to <a href="AArch32-icc_bpr1.html">ICC_BPR1</a>.</p>
            </div>
          
            <p>The reset value is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>, but is equal to the minimum value of <a href="AArch32-icv_bpr0.html">ICV_BPR0</a> plus one.</p>
          
            <p>An attempt to program the binary point field to a value less than the reset value sets the field to the reset value.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-icc_sre.html">ICC_SRE</a>.SRE==0, Non-secure accesses to this register from EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>.SRE==0, Non-secure accesses to this register from EL1 are trapped to EL1.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; .E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; .E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul><p>
        When
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-ich_hcr.html">ICH_HCR</a>.TALL1==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.TALL1==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
