`begin_keywords "1364-2001"
module Q_CLKSRC ( clk );
input wire  clk ;
endmodule
`end_keywords
/**portGenericDumpBegin clk portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
