#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x183a160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x183a2f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1853050 .functor NOT 1, L_0x1887ce0, C4<0>, C4<0>, C4<0>;
L_0x1887a40 .functor XOR 1, L_0x18878e0, L_0x18879a0, C4<0>, C4<0>;
L_0x1887bd0 .functor XOR 1, L_0x1887a40, L_0x1887b00, C4<0>, C4<0>;
v0x187d090_0 .net *"_ivl_10", 0 0, L_0x1887b00;  1 drivers
v0x187d190_0 .net *"_ivl_12", 0 0, L_0x1887bd0;  1 drivers
v0x187d270_0 .net *"_ivl_2", 0 0, L_0x187ef70;  1 drivers
v0x187d330_0 .net *"_ivl_4", 0 0, L_0x18878e0;  1 drivers
v0x187d410_0 .net *"_ivl_6", 0 0, L_0x18879a0;  1 drivers
v0x187d540_0 .net *"_ivl_8", 0 0, L_0x1887a40;  1 drivers
v0x187d620_0 .net "a", 0 0, v0x1876880_0;  1 drivers
v0x187d6c0_0 .net "b", 0 0, v0x1876920_0;  1 drivers
v0x187d760_0 .net "c", 0 0, v0x18769c0_0;  1 drivers
v0x187d800_0 .var "clk", 0 0;
v0x187d8a0_0 .net "d", 0 0, v0x1876b00_0;  1 drivers
v0x187d940_0 .net "q_dut", 0 0, L_0x1887780;  1 drivers
v0x187d9e0_0 .net "q_ref", 0 0, L_0x18530c0;  1 drivers
v0x187da80_0 .var/2u "stats1", 159 0;
v0x187db20_0 .var/2u "strobe", 0 0;
v0x187dbc0_0 .net "tb_match", 0 0, L_0x1887ce0;  1 drivers
v0x187dc80_0 .net "tb_mismatch", 0 0, L_0x1853050;  1 drivers
v0x187dd40_0 .net "wavedrom_enable", 0 0, v0x1876bf0_0;  1 drivers
v0x187dde0_0 .net "wavedrom_title", 511 0, v0x1876c90_0;  1 drivers
L_0x187ef70 .concat [ 1 0 0 0], L_0x18530c0;
L_0x18878e0 .concat [ 1 0 0 0], L_0x18530c0;
L_0x18879a0 .concat [ 1 0 0 0], L_0x1887780;
L_0x1887b00 .concat [ 1 0 0 0], L_0x18530c0;
L_0x1887ce0 .cmp/eeq 1, L_0x187ef70, L_0x1887bd0;
S_0x183a480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x183a2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1823ea0 .functor OR 1, v0x1876880_0, v0x1876920_0, C4<0>, C4<0>;
L_0x183abe0 .functor OR 1, v0x18769c0_0, v0x1876b00_0, C4<0>, C4<0>;
L_0x18530c0 .functor AND 1, L_0x1823ea0, L_0x183abe0, C4<1>, C4<1>;
v0x18532c0_0 .net *"_ivl_0", 0 0, L_0x1823ea0;  1 drivers
v0x1853360_0 .net *"_ivl_2", 0 0, L_0x183abe0;  1 drivers
v0x1823ff0_0 .net "a", 0 0, v0x1876880_0;  alias, 1 drivers
v0x1824090_0 .net "b", 0 0, v0x1876920_0;  alias, 1 drivers
v0x1875d00_0 .net "c", 0 0, v0x18769c0_0;  alias, 1 drivers
v0x1875e10_0 .net "d", 0 0, v0x1876b00_0;  alias, 1 drivers
v0x1875ed0_0 .net "q", 0 0, L_0x18530c0;  alias, 1 drivers
S_0x1876030 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x183a2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1876880_0 .var "a", 0 0;
v0x1876920_0 .var "b", 0 0;
v0x18769c0_0 .var "c", 0 0;
v0x1876a60_0 .net "clk", 0 0, v0x187d800_0;  1 drivers
v0x1876b00_0 .var "d", 0 0;
v0x1876bf0_0 .var "wavedrom_enable", 0 0;
v0x1876c90_0 .var "wavedrom_title", 511 0;
E_0x1835100/0 .event negedge, v0x1876a60_0;
E_0x1835100/1 .event posedge, v0x1876a60_0;
E_0x1835100 .event/or E_0x1835100/0, E_0x1835100/1;
E_0x1835350 .event posedge, v0x1876a60_0;
E_0x181c9f0 .event negedge, v0x1876a60_0;
S_0x1876380 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1876030;
 .timescale -12 -12;
v0x1876580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1876680 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1876030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1876df0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x183a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x187e110 .functor NOT 1, v0x1876880_0, C4<0>, C4<0>, C4<0>;
L_0x187e1a0 .functor NOT 1, v0x1876920_0, C4<0>, C4<0>, C4<0>;
L_0x187e230 .functor AND 1, L_0x187e110, L_0x187e1a0, C4<1>, C4<1>;
L_0x187e2a0 .functor NOT 1, v0x18769c0_0, C4<0>, C4<0>, C4<0>;
L_0x187e340 .functor AND 1, L_0x187e230, L_0x187e2a0, C4<1>, C4<1>;
L_0x187e450 .functor NOT 1, v0x1876b00_0, C4<0>, C4<0>, C4<0>;
L_0x187e500 .functor AND 1, L_0x187e340, L_0x187e450, C4<1>, C4<1>;
L_0x187e610 .functor NOT 1, v0x1876880_0, C4<0>, C4<0>, C4<0>;
L_0x187e6d0 .functor NOT 1, v0x1876920_0, C4<0>, C4<0>, C4<0>;
L_0x187e740 .functor AND 1, L_0x187e610, L_0x187e6d0, C4<1>, C4<1>;
L_0x187e8b0 .functor NOT 1, v0x18769c0_0, C4<0>, C4<0>, C4<0>;
L_0x187e920 .functor AND 1, L_0x187e740, L_0x187e8b0, C4<1>, C4<1>;
L_0x187ea50 .functor AND 1, L_0x187e920, v0x1876b00_0, C4<1>, C4<1>;
L_0x187eb10 .functor OR 1, L_0x187e500, L_0x187ea50, C4<0>, C4<0>;
L_0x187e9e0 .functor NOT 1, v0x1876880_0, C4<0>, C4<0>, C4<0>;
L_0x187eca0 .functor NOT 1, v0x1876920_0, C4<0>, C4<0>, C4<0>;
L_0x187eda0 .functor AND 1, L_0x187e9e0, L_0x187eca0, C4<1>, C4<1>;
L_0x187eeb0 .functor AND 1, L_0x187eda0, v0x18769c0_0, C4<1>, C4<1>;
L_0x187f010 .functor NOT 1, v0x1876b00_0, C4<0>, C4<0>, C4<0>;
L_0x187f080 .functor AND 1, L_0x187eeb0, L_0x187f010, C4<1>, C4<1>;
L_0x187f240 .functor OR 1, L_0x187eb10, L_0x187f080, C4<0>, C4<0>;
L_0x187f350 .functor NOT 1, v0x1876880_0, C4<0>, C4<0>, C4<0>;
L_0x187f590 .functor NOT 1, v0x1876920_0, C4<0>, C4<0>, C4<0>;
L_0x187f710 .functor AND 1, L_0x187f350, L_0x187f590, C4<1>, C4<1>;
L_0x187f8f0 .functor AND 1, L_0x187f710, v0x18769c0_0, C4<1>, C4<1>;
L_0x187fac0 .functor AND 1, L_0x187f8f0, v0x1876b00_0, C4<1>, C4<1>;
L_0x187fd70 .functor OR 1, L_0x187f240, L_0x187fac0, C4<0>, C4<0>;
L_0x187fe80 .functor NOT 1, v0x1876880_0, C4<0>, C4<0>, C4<0>;
L_0x187ffe0 .functor AND 1, L_0x187fe80, v0x1876920_0, C4<1>, C4<1>;
L_0x18800a0 .functor NOT 1, v0x18769c0_0, C4<0>, C4<0>, C4<0>;
L_0x1880210 .functor AND 1, L_0x187ffe0, L_0x18800a0, C4<1>, C4<1>;
L_0x1880320 .functor NOT 1, v0x1876b00_0, C4<0>, C4<0>, C4<0>;
L_0x18804a0 .functor AND 1, L_0x1880210, L_0x1880320, C4<1>, C4<1>;
L_0x18805b0 .functor OR 1, L_0x187fd70, L_0x18804a0, C4<0>, C4<0>;
L_0x18807e0 .functor NOT 1, v0x1876880_0, C4<0>, C4<0>, C4<0>;
L_0x1880850 .functor AND 1, L_0x18807e0, v0x1876920_0, C4<1>, C4<1>;
L_0x1880a40 .functor NOT 1, v0x18769c0_0, C4<0>, C4<0>, C4<0>;
L_0x1880ab0 .functor AND 1, L_0x1880850, L_0x1880a40, C4<1>, C4<1>;
L_0x1880d00 .functor AND 1, L_0x1880ab0, v0x1876b00_0, C4<1>, C4<1>;
L_0x1880dc0 .functor OR 1, L_0x18805b0, L_0x1880d00, C4<0>, C4<0>;
L_0x1881020 .functor NOT 1, v0x1876880_0, C4<0>, C4<0>, C4<0>;
L_0x1881090 .functor AND 1, L_0x1881020, v0x1876920_0, C4<1>, C4<1>;
L_0x18812b0 .functor AND 1, L_0x1881090, v0x18769c0_0, C4<1>, C4<1>;
L_0x1881370 .functor NOT 1, v0x1876b00_0, C4<0>, C4<0>, C4<0>;
L_0x1881550 .functor AND 1, L_0x18812b0, L_0x1881370, C4<1>, C4<1>;
L_0x1881660 .functor OR 1, L_0x1880dc0, L_0x1881550, C4<0>, C4<0>;
L_0x18818f0 .functor NOT 1, v0x1876880_0, C4<0>, C4<0>, C4<0>;
L_0x1881960 .functor AND 1, L_0x18818f0, v0x1876920_0, C4<1>, C4<1>;
L_0x1881bb0 .functor AND 1, L_0x1881960, v0x18769c0_0, C4<1>, C4<1>;
L_0x1881c70 .functor AND 1, L_0x1881bb0, v0x1876b00_0, C4<1>, C4<1>;
L_0x1881ed0 .functor OR 1, L_0x1881660, L_0x1881c70, C4<0>, C4<0>;
L_0x1881fe0 .functor NOT 1, v0x1876920_0, C4<0>, C4<0>, C4<0>;
L_0x1882200 .functor AND 1, v0x1876880_0, L_0x1881fe0, C4<1>, C4<1>;
L_0x18822c0 .functor NOT 1, v0x18769c0_0, C4<0>, C4<0>, C4<0>;
L_0x18824f0 .functor AND 1, L_0x1882200, L_0x18822c0, C4<1>, C4<1>;
L_0x1882600 .functor NOT 1, v0x1876b00_0, C4<0>, C4<0>, C4<0>;
L_0x1882840 .functor AND 1, L_0x18824f0, L_0x1882600, C4<1>, C4<1>;
L_0x1882950 .functor OR 1, L_0x1881ed0, L_0x1882840, C4<0>, C4<0>;
L_0x1882c40 .functor NOT 1, v0x1876920_0, C4<0>, C4<0>, C4<0>;
L_0x1882cb0 .functor AND 1, v0x1876880_0, L_0x1882c40, C4<1>, C4<1>;
L_0x1882f60 .functor NOT 1, v0x18769c0_0, C4<0>, C4<0>, C4<0>;
L_0x1882fd0 .functor AND 1, L_0x1882cb0, L_0x1882f60, C4<1>, C4<1>;
L_0x18832e0 .functor AND 1, L_0x1882fd0, v0x1876b00_0, C4<1>, C4<1>;
L_0x18833a0 .functor OR 1, L_0x1882950, L_0x18832e0, C4<0>, C4<0>;
L_0x18836c0 .functor NOT 1, v0x1876920_0, C4<0>, C4<0>, C4<0>;
L_0x1883730 .functor AND 1, v0x1876880_0, L_0x18836c0, C4<1>, C4<1>;
L_0x1883a10 .functor AND 1, L_0x1883730, v0x18769c0_0, C4<1>, C4<1>;
L_0x1883ad0 .functor NOT 1, v0x1876b00_0, C4<0>, C4<0>, C4<0>;
L_0x1883d70 .functor AND 1, L_0x1883a10, L_0x1883ad0, C4<1>, C4<1>;
L_0x1883e80 .functor OR 1, L_0x18833a0, L_0x1883d70, C4<0>, C4<0>;
L_0x18841d0 .functor NOT 1, v0x1876920_0, C4<0>, C4<0>, C4<0>;
L_0x1884240 .functor AND 1, v0x1876880_0, L_0x18841d0, C4<1>, C4<1>;
L_0x1884550 .functor AND 1, L_0x1884240, v0x18769c0_0, C4<1>, C4<1>;
L_0x1884820 .functor AND 1, L_0x1884550, v0x1876b00_0, C4<1>, C4<1>;
L_0x1884d50 .functor OR 1, L_0x1883e80, L_0x1884820, C4<0>, C4<0>;
L_0x1884e60 .functor AND 1, v0x1876880_0, v0x1876920_0, C4<1>, C4<1>;
L_0x1885140 .functor NOT 1, v0x18769c0_0, C4<0>, C4<0>, C4<0>;
L_0x18851b0 .functor AND 1, L_0x1884e60, L_0x1885140, C4<1>, C4<1>;
L_0x1885540 .functor NOT 1, v0x1876b00_0, C4<0>, C4<0>, C4<0>;
L_0x18855b0 .functor AND 1, L_0x18851b0, L_0x1885540, C4<1>, C4<1>;
L_0x1885950 .functor OR 1, L_0x1884d50, L_0x18855b0, C4<0>, C4<0>;
L_0x1885a60 .functor AND 1, v0x1876880_0, v0x1876920_0, C4<1>, C4<1>;
L_0x1885d70 .functor NOT 1, v0x18769c0_0, C4<0>, C4<0>, C4<0>;
L_0x1885de0 .functor AND 1, L_0x1885a60, L_0x1885d70, C4<1>, C4<1>;
L_0x18861a0 .functor AND 1, L_0x1885de0, v0x1876b00_0, C4<1>, C4<1>;
L_0x1886260 .functor OR 1, L_0x1885950, L_0x18861a0, C4<0>, C4<0>;
L_0x1886630 .functor AND 1, v0x1876880_0, v0x1876920_0, C4<1>, C4<1>;
L_0x18866a0 .functor AND 1, L_0x1886630, v0x18769c0_0, C4<1>, C4<1>;
L_0x1886a30 .functor NOT 1, v0x1876b00_0, C4<0>, C4<0>, C4<0>;
L_0x1886aa0 .functor AND 1, L_0x18866a0, L_0x1886a30, C4<1>, C4<1>;
L_0x1886e90 .functor OR 1, L_0x1886260, L_0x1886aa0, C4<0>, C4<0>;
L_0x1886fa0 .functor AND 1, v0x1876880_0, v0x1876920_0, C4<1>, C4<1>;
L_0x1887300 .functor AND 1, L_0x1886fa0, v0x18769c0_0, C4<1>, C4<1>;
L_0x18873c0 .functor AND 1, L_0x1887300, v0x1876b00_0, C4<1>, C4<1>;
L_0x1887780 .functor OR 1, L_0x1886e90, L_0x18873c0, C4<0>, C4<0>;
v0x18770e0_0 .net *"_ivl_0", 0 0, L_0x187e110;  1 drivers
v0x18771c0_0 .net *"_ivl_10", 0 0, L_0x187e450;  1 drivers
v0x18772a0_0 .net *"_ivl_100", 0 0, L_0x1881ed0;  1 drivers
v0x1877390_0 .net *"_ivl_102", 0 0, L_0x1881fe0;  1 drivers
v0x1877470_0 .net *"_ivl_104", 0 0, L_0x1882200;  1 drivers
v0x18775a0_0 .net *"_ivl_106", 0 0, L_0x18822c0;  1 drivers
v0x1877680_0 .net *"_ivl_108", 0 0, L_0x18824f0;  1 drivers
v0x1877760_0 .net *"_ivl_110", 0 0, L_0x1882600;  1 drivers
v0x1877840_0 .net *"_ivl_112", 0 0, L_0x1882840;  1 drivers
v0x1877920_0 .net *"_ivl_114", 0 0, L_0x1882950;  1 drivers
v0x1877a00_0 .net *"_ivl_116", 0 0, L_0x1882c40;  1 drivers
v0x1877ae0_0 .net *"_ivl_118", 0 0, L_0x1882cb0;  1 drivers
v0x1877bc0_0 .net *"_ivl_12", 0 0, L_0x187e500;  1 drivers
v0x1877ca0_0 .net *"_ivl_120", 0 0, L_0x1882f60;  1 drivers
v0x1877d80_0 .net *"_ivl_122", 0 0, L_0x1882fd0;  1 drivers
v0x1877e60_0 .net *"_ivl_124", 0 0, L_0x18832e0;  1 drivers
v0x1877f40_0 .net *"_ivl_126", 0 0, L_0x18833a0;  1 drivers
v0x1878020_0 .net *"_ivl_128", 0 0, L_0x18836c0;  1 drivers
v0x1878100_0 .net *"_ivl_130", 0 0, L_0x1883730;  1 drivers
v0x18781e0_0 .net *"_ivl_132", 0 0, L_0x1883a10;  1 drivers
v0x18782c0_0 .net *"_ivl_134", 0 0, L_0x1883ad0;  1 drivers
v0x18783a0_0 .net *"_ivl_136", 0 0, L_0x1883d70;  1 drivers
v0x1878480_0 .net *"_ivl_138", 0 0, L_0x1883e80;  1 drivers
v0x1878560_0 .net *"_ivl_14", 0 0, L_0x187e610;  1 drivers
v0x1878640_0 .net *"_ivl_140", 0 0, L_0x18841d0;  1 drivers
v0x1878720_0 .net *"_ivl_142", 0 0, L_0x1884240;  1 drivers
v0x1878800_0 .net *"_ivl_144", 0 0, L_0x1884550;  1 drivers
v0x18788e0_0 .net *"_ivl_146", 0 0, L_0x1884820;  1 drivers
v0x18789c0_0 .net *"_ivl_148", 0 0, L_0x1884d50;  1 drivers
v0x1878aa0_0 .net *"_ivl_150", 0 0, L_0x1884e60;  1 drivers
v0x1878b80_0 .net *"_ivl_152", 0 0, L_0x1885140;  1 drivers
v0x1878c60_0 .net *"_ivl_154", 0 0, L_0x18851b0;  1 drivers
v0x1878d40_0 .net *"_ivl_156", 0 0, L_0x1885540;  1 drivers
v0x1879030_0 .net *"_ivl_158", 0 0, L_0x18855b0;  1 drivers
v0x1879110_0 .net *"_ivl_16", 0 0, L_0x187e6d0;  1 drivers
v0x18791f0_0 .net *"_ivl_160", 0 0, L_0x1885950;  1 drivers
v0x18792d0_0 .net *"_ivl_162", 0 0, L_0x1885a60;  1 drivers
v0x18793b0_0 .net *"_ivl_164", 0 0, L_0x1885d70;  1 drivers
v0x1879490_0 .net *"_ivl_166", 0 0, L_0x1885de0;  1 drivers
v0x1879570_0 .net *"_ivl_168", 0 0, L_0x18861a0;  1 drivers
v0x1879650_0 .net *"_ivl_170", 0 0, L_0x1886260;  1 drivers
v0x1879730_0 .net *"_ivl_172", 0 0, L_0x1886630;  1 drivers
v0x1879810_0 .net *"_ivl_174", 0 0, L_0x18866a0;  1 drivers
v0x18798f0_0 .net *"_ivl_176", 0 0, L_0x1886a30;  1 drivers
v0x18799d0_0 .net *"_ivl_178", 0 0, L_0x1886aa0;  1 drivers
v0x1879ab0_0 .net *"_ivl_18", 0 0, L_0x187e740;  1 drivers
v0x1879b90_0 .net *"_ivl_180", 0 0, L_0x1886e90;  1 drivers
v0x1879c70_0 .net *"_ivl_182", 0 0, L_0x1886fa0;  1 drivers
v0x1879d50_0 .net *"_ivl_184", 0 0, L_0x1887300;  1 drivers
v0x1879e30_0 .net *"_ivl_186", 0 0, L_0x18873c0;  1 drivers
v0x1879f10_0 .net *"_ivl_2", 0 0, L_0x187e1a0;  1 drivers
v0x1879ff0_0 .net *"_ivl_20", 0 0, L_0x187e8b0;  1 drivers
v0x187a0d0_0 .net *"_ivl_22", 0 0, L_0x187e920;  1 drivers
v0x187a1b0_0 .net *"_ivl_24", 0 0, L_0x187ea50;  1 drivers
v0x187a290_0 .net *"_ivl_26", 0 0, L_0x187eb10;  1 drivers
v0x187a370_0 .net *"_ivl_28", 0 0, L_0x187e9e0;  1 drivers
v0x187a450_0 .net *"_ivl_30", 0 0, L_0x187eca0;  1 drivers
v0x187a530_0 .net *"_ivl_32", 0 0, L_0x187eda0;  1 drivers
v0x187a610_0 .net *"_ivl_34", 0 0, L_0x187eeb0;  1 drivers
v0x187a6f0_0 .net *"_ivl_36", 0 0, L_0x187f010;  1 drivers
v0x187a7d0_0 .net *"_ivl_38", 0 0, L_0x187f080;  1 drivers
v0x187a8b0_0 .net *"_ivl_4", 0 0, L_0x187e230;  1 drivers
v0x187a990_0 .net *"_ivl_40", 0 0, L_0x187f240;  1 drivers
v0x187aa70_0 .net *"_ivl_42", 0 0, L_0x187f350;  1 drivers
v0x187ab50_0 .net *"_ivl_44", 0 0, L_0x187f590;  1 drivers
v0x187b040_0 .net *"_ivl_46", 0 0, L_0x187f710;  1 drivers
v0x187b120_0 .net *"_ivl_48", 0 0, L_0x187f8f0;  1 drivers
v0x187b200_0 .net *"_ivl_50", 0 0, L_0x187fac0;  1 drivers
v0x187b2e0_0 .net *"_ivl_52", 0 0, L_0x187fd70;  1 drivers
v0x187b3c0_0 .net *"_ivl_54", 0 0, L_0x187fe80;  1 drivers
v0x187b4a0_0 .net *"_ivl_56", 0 0, L_0x187ffe0;  1 drivers
v0x187b580_0 .net *"_ivl_58", 0 0, L_0x18800a0;  1 drivers
v0x187b660_0 .net *"_ivl_6", 0 0, L_0x187e2a0;  1 drivers
v0x187b740_0 .net *"_ivl_60", 0 0, L_0x1880210;  1 drivers
v0x187b820_0 .net *"_ivl_62", 0 0, L_0x1880320;  1 drivers
v0x187b900_0 .net *"_ivl_64", 0 0, L_0x18804a0;  1 drivers
v0x187b9e0_0 .net *"_ivl_66", 0 0, L_0x18805b0;  1 drivers
v0x187bac0_0 .net *"_ivl_68", 0 0, L_0x18807e0;  1 drivers
v0x187bba0_0 .net *"_ivl_70", 0 0, L_0x1880850;  1 drivers
v0x187bc80_0 .net *"_ivl_72", 0 0, L_0x1880a40;  1 drivers
v0x187bd60_0 .net *"_ivl_74", 0 0, L_0x1880ab0;  1 drivers
v0x187be40_0 .net *"_ivl_76", 0 0, L_0x1880d00;  1 drivers
v0x187bf20_0 .net *"_ivl_78", 0 0, L_0x1880dc0;  1 drivers
v0x187c000_0 .net *"_ivl_8", 0 0, L_0x187e340;  1 drivers
v0x187c0e0_0 .net *"_ivl_80", 0 0, L_0x1881020;  1 drivers
v0x187c1c0_0 .net *"_ivl_82", 0 0, L_0x1881090;  1 drivers
v0x187c2a0_0 .net *"_ivl_84", 0 0, L_0x18812b0;  1 drivers
v0x187c380_0 .net *"_ivl_86", 0 0, L_0x1881370;  1 drivers
v0x187c460_0 .net *"_ivl_88", 0 0, L_0x1881550;  1 drivers
v0x187c540_0 .net *"_ivl_90", 0 0, L_0x1881660;  1 drivers
v0x187c620_0 .net *"_ivl_92", 0 0, L_0x18818f0;  1 drivers
v0x187c700_0 .net *"_ivl_94", 0 0, L_0x1881960;  1 drivers
v0x187c7e0_0 .net *"_ivl_96", 0 0, L_0x1881bb0;  1 drivers
v0x187c8c0_0 .net *"_ivl_98", 0 0, L_0x1881c70;  1 drivers
v0x187c9a0_0 .net "a", 0 0, v0x1876880_0;  alias, 1 drivers
v0x187ca40_0 .net "b", 0 0, v0x1876920_0;  alias, 1 drivers
v0x187cb30_0 .net "c", 0 0, v0x18769c0_0;  alias, 1 drivers
v0x187cc20_0 .net "d", 0 0, v0x1876b00_0;  alias, 1 drivers
v0x187cd10_0 .net "q", 0 0, L_0x1887780;  alias, 1 drivers
S_0x187ce70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x183a2f0;
 .timescale -12 -12;
E_0x1834ea0 .event anyedge, v0x187db20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x187db20_0;
    %nor/r;
    %assign/vec4 v0x187db20_0, 0;
    %wait E_0x1834ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1876030;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1876b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18769c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1876920_0, 0;
    %assign/vec4 v0x1876880_0, 0;
    %wait E_0x181c9f0;
    %wait E_0x1835350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1876b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18769c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1876920_0, 0;
    %assign/vec4 v0x1876880_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1835100;
    %load/vec4 v0x1876880_0;
    %load/vec4 v0x1876920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18769c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1876b00_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1876b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18769c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1876920_0, 0;
    %assign/vec4 v0x1876880_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1876680;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1835100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1876b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18769c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1876920_0, 0;
    %assign/vec4 v0x1876880_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x183a2f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187db20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x183a2f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x187d800_0;
    %inv;
    %store/vec4 v0x187d800_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x183a2f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1876a60_0, v0x187dc80_0, v0x187d620_0, v0x187d6c0_0, v0x187d760_0, v0x187d8a0_0, v0x187d9e0_0, v0x187d940_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x183a2f0;
T_7 ;
    %load/vec4 v0x187da80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x187da80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x187da80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x187da80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x187da80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x187da80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x187da80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x183a2f0;
T_8 ;
    %wait E_0x1835100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x187da80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187da80_0, 4, 32;
    %load/vec4 v0x187dbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x187da80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187da80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x187da80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187da80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x187d9e0_0;
    %load/vec4 v0x187d9e0_0;
    %load/vec4 v0x187d940_0;
    %xor;
    %load/vec4 v0x187d9e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x187da80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187da80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x187da80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187da80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/circuit3/iter3/response0/top_module.sv";
